# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do pong_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/vga_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:29 on Dec 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/vga_controller.v 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 17:53:29 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:29 on Dec 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/video_sync_generator.v 
# -- Compiling module video_sync_generator
# 
# Top level modules:
# 	video_sync_generator
# End time: 17:53:29 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/pong_renderer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:29 on Dec 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/pong_renderer.v 
# -- Compiling module pong_renderer
# 
# Top level modules:
# 	pong_renderer
# End time: 17:53:29 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leowe/Downloads/Labs/PC6 {C:/Users/leowe/Downloads/Labs/PC6/pong_renderer_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:29 on Dec 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leowe/Downloads/Labs/PC6" C:/Users/leowe/Downloads/Labs/PC6/pong_renderer_tb.v 
# -- Compiling module pong_renderer_tb
# 
# Top level modules:
# 	pong_renderer_tb
# End time: 17:53:29 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  pong_renderer_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" pong_renderer_tb 
# Start time: 17:53:30 on Dec 07,2025
# Loading work.pong_renderer_tb
# Loading work.pong_renderer
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# color at ball: ffffff
# color at background: 000000
# ** Note: $stop    : C:/Users/leowe/Downloads/Labs/PC6/pong_renderer_tb.v(30)
#    Time: 2 ps  Iteration: 0  Instance: /pong_renderer_tb
# Break in Module pong_renderer_tb at C:/Users/leowe/Downloads/Labs/PC6/pong_renderer_tb.v line 30
# End time: 21:03:47 on Dec 07,2025, Elapsed time: 3:10:17
# Errors: 0, Warnings: 0
