{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669156042189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669156042189 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669156042310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669156042341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669156042341 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:U2\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:U2\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:U2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1669156042435 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1669156042435 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669156042721 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669156042737 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669156043295 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669156043295 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669156043358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669156043358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669156043358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669156043358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669156043358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669156043358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669156043358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669156043358 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669156043358 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669156043358 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669156043358 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669156043358 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669156043358 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669156043373 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "123 " "The Timing Analyzer is analyzing 123 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669156048126 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669156048157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669156048157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669156048172 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669156048438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669156048438 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669156048454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psB.s1 " "Destination node FSM_Game:U7\|psB.s1" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psB.s2 " "Destination node FSM_Game:U7\|psB.s2" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psB.s3 " "Destination node FSM_Game:U7\|psB.s3" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psB.s4 " "Destination node FSM_Game:U7\|psB.s4" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psB.s5 " "Destination node FSM_Game:U7\|psB.s5" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psB.s6 " "Destination node FSM_Game:U7\|psB.s6" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psB.s7 " "Destination node FSM_Game:U7\|psB.s7" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s9l " "Destination node FSM_Game:U7\|psR.s9l" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s9 " "Destination node FSM_Game:U7\|psR.s9" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s11l " "Destination node FSM_Game:U7\|psR.s11l" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1669156050172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "Project.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Project.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 43387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:U2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CursorUnit:U4\|MoveCursor:U2\|Generator:U1\|clkout  " "Automatically promoted node CursorUnit:U4\|MoveCursor:U2\|Generator:U1\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CursorUnit:U4\|MoveCursor:U2\|Generator:U1\|clkout~0 " "Destination node CursorUnit:U4\|MoveCursor:U2\|Generator:U1\|clkout~0" {  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Generator.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 41388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Generator.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|WideOr17  " "Automatically promoted node FSM_Game:U7\|WideOr17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|BlueX1~0  " "Automatically promoted node FSM_Game:U7\|BlueX1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority_Draw:U3\|RGB\[4\]~0 " "Destination node Priority_Draw:U3\|RGB\[4\]~0" {  } { { "Priority_Draw.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Priority_Draw.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority_Draw:U3\|RGB~8 " "Destination node Priority_Draw:U3\|RGB~8" {  } { { "Priority_Draw.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Priority_Draw.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority_Draw:U3\|RGB~9 " "Destination node Priority_Draw:U3\|RGB~9" {  } { { "Priority_Draw.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Priority_Draw.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority_Draw:U3\|RGB~16 " "Destination node Priority_Draw:U3\|RGB~16" {  } { { "Priority_Draw.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Priority_Draw.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority_Draw:U3\|RGB~17 " "Destination node Priority_Draw:U3\|RGB~17" {  } { { "Priority_Draw.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Priority_Draw.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority_Draw:U3\|RGB~22 " "Destination node Priority_Draw:U3\|RGB~22" {  } { { "Priority_Draw.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Priority_Draw.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|Timer2:T2\|Generator:U\|clkout  " "Automatically promoted node FSM_Game:U7\|Timer2:T2\|Generator:U\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Generator.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|Timer2:T3\|Generator:U\|clkout  " "Automatically promoted node FSM_Game:U7\|Timer2:T3\|Generator:U\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Generator.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|psR.EndG  " "Automatically promoted node FSM_Game:U7\|psR.EndG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s9l " "Destination node FSM_Game:U7\|psR.s9l" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s10l " "Destination node FSM_Game:U7\|psR.s10l" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s11l " "Destination node FSM_Game:U7\|psR.s11l" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s1 " "Destination node FSM_Game:U7\|psR.s1" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s11 " "Destination node FSM_Game:U7\|psR.s11" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s7 " "Destination node FSM_Game:U7\|psR.s7" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|WideOr61~0 " "Destination node FSM_Game:U7\|WideOr61~0" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s3 " "Destination node FSM_Game:U7\|psR.s3" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|psR.s5 " "Destination node FSM_Game:U7\|psR.s5" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1669156050172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|WideOr17~0  " "Automatically promoted node FSM_Game:U7\|WideOr17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|WideNor0  " "Automatically promoted node FSM_Game:U7\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|Timer:T\|Generator:Gen\|clkout  " "Automatically promoted node FSM_Game:U7\|Timer:T\|Generator:Gen\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Timer:T\|Generator:Gen\|clkout~0 " "Destination node FSM_Game:U7\|Timer:T\|Generator:Gen\|clkout~0" {  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Generator.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 40975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "Generator.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Generator.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|Load  " "Automatically promoted node FSM_Game:U7\|Load " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Timer2:T2\|Xo\[1\]~2 " "Destination node FSM_Game:U7\|Timer2:T2\|Xo\[1\]~2" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Timer2:T2\|Xo\[3\]~6 " "Destination node FSM_Game:U7\|Timer2:T2\|Xo\[3\]~6" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Timer2:T2\|Xo\[4\]~8 " "Destination node FSM_Game:U7\|Timer2:T2\|Xo\[4\]~8" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Timer2:T2\|Xo\[5\]~12 " "Destination node FSM_Game:U7\|Timer2:T2\|Xo\[5\]~12" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Timer2:T2\|Xo\[6\]~16 " "Destination node FSM_Game:U7\|Timer2:T2\|Xo\[6\]~16" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Timer2:T2\|Xo\[9\]~18 " "Destination node FSM_Game:U7\|Timer2:T2\|Xo\[9\]~18" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Timer2:T2\|Xo\[7\]~20 " "Destination node FSM_Game:U7\|Timer2:T2\|Xo\[7\]~20" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 307 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 3216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM_Game:U7\|Load " "Destination node FSM_Game:U7\|Load" {  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|WideOr62  " "Automatically promoted node FSM_Game:U7\|WideOr62 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 117 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM_Game:U7\|WideOr91  " "Automatically promoted node FSM_Game:U7\|WideOr91 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669156050172 ""}  } { { "FSM_Game.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/FSM_Game.vhd" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 2489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669156050172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669156052271 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669156052271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669156052271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669156052287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669156052287 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669156052287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669156052287 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669156052287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669156052287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669156052302 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669156052302 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669156053877 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669156053909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669156056685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669156066242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669156066450 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669156156121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:30 " "Fitter placement operations ending: elapsed time is 00:01:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669156156121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669156159847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 " "Router estimated average interconnect usage is 27% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669156214602 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669156214602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669156471462 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669156471462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:10 " "Fitter routing operations ending: elapsed time is 00:05:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669156471462 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.67 " "Total time spent on timing analysis during the Fitter is 23.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669156472305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669156472398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669156485625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669156485625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669156500433 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:32 " "Fitter post-fit operations ending: elapsed time is 00:00:32" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669156504102 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1669156505946 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 MAX 10 " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3 V Schmitt Trigger B8 " "Pin rst uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "Project.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Project.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669156506039 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50 3.3-V LVTTL P11 " "Pin clk_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50" } } } } { "Project.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Project.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669156506039 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "l 3.3-V LVTTL V7 " "Pin l uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { l } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l" } } } } { "Project.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Project.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669156506039 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ri 3.3-V LVTTL V8 " "Pin ri uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ri } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ri" } } } } { "Project.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Project.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669156506039 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "u 3.3-V LVTTL V9 " "Pin u uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { u } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "u" } } } } { "Project.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Project.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669156506039 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d 3.3-V LVTTL V10 " "Pin d uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { d } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d" } } } } { "Project.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Project.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669156506039 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hitSW 3.3-V LVTTL W6 " "Pin hitSW uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { hitSW } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hitSW" } } } } { "Project.vhd" "" { Text "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/Project.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669156506039 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1669156506039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/output_files/Project.fit.smsg " "Generated suppressed messages file C:/Users/ariel/Desktop/CPUGARAGE-RETROGAMING/Part34/Synthesis/output_files/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669156507040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6132 " "Peak virtual memory: 6132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669156511482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 00:35:11 2022 " "Processing ended: Wed Nov 23 00:35:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669156511482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:52 " "Elapsed time: 00:07:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669156511482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:45 " "Total CPU time (on all processors): 00:12:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669156511482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669156511482 ""}
