
CANOpenNode-STM32F407-Disco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a134  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006cc  0800a2c8  0800a2c8  0000b2c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a994  0800a994  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a994  0800a994  0000b994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a99c  0800a99c  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a99c  0800a99c  0000b99c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a9a0  0800a9a0  0000b9a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a9a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d8  2**0
                  CONTENTS
 10 .bss          00000498  200001d8  200001d8  0000c1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000670  20000670  0000c1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000153e1  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027bb  00000000  00000000  000215e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001498  00000000  00000000  00023da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001044  00000000  00000000  00025240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000034bb  00000000  00000000  00026284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016c69  00000000  00000000  0002973f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d570c  00000000  00000000  000403a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00115ab4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b40  00000000  00000000  00115af8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  0011c638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a2ac 	.word	0x0800a2ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800a2ac 	.word	0x0800a2ac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ed8:	f3bf 8f4f 	dsb	sy
}
 8000edc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <__NVIC_SystemReset+0x24>)
 8000ee0:	68db      	ldr	r3, [r3, #12]
 8000ee2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000ee6:	4904      	ldr	r1, [pc, #16]	@ (8000ef8 <__NVIC_SystemReset+0x24>)
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <__NVIC_SystemReset+0x28>)
 8000eea:	4313      	orrs	r3, r2
 8000eec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000eee:	f3bf 8f4f 	dsb	sy
}
 8000ef2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <__NVIC_SystemReset+0x20>
 8000ef8:	e000ed00 	.word	0xe000ed00
 8000efc:	05fa0004 	.word	0x05fa0004

08000f00 <CAN_SendNonBlocking>:
/* USER CODE BEGIN PFP */
HAL_StatusTypeDef CAN_SendNonBlocking(CAN_HandleTypeDef *hcan,
                                      CAN_TxHeaderTypeDef *header,
                                      uint8_t *data,
                                      uint32_t *mailbox)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b088      	sub	sp, #32
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	603b      	str	r3, [r7, #0]
    uint32_t startTick = HAL_GetTick();
 8000f0e:	f002 fc47 	bl	80037a0 <HAL_GetTick>
 8000f12:	61b8      	str	r0, [r7, #24]

    //  Ch ti a 2ms cho ti khi c mailbox trng
    while (HAL_CAN_GetTxMailboxesFreeLevel(hcan) == 0) {
 8000f14:	e008      	b.n	8000f28 <CAN_SendNonBlocking+0x28>
        if (HAL_GetTick() - startTick > 2) {
 8000f16:	f002 fc43 	bl	80037a0 <HAL_GetTick>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	1ad3      	subs	r3, r2, r3
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d901      	bls.n	8000f28 <CAN_SendNonBlocking+0x28>
            // Qu hn, b qua frame  trnh nghn
            return HAL_BUSY;
 8000f24:	2302      	movs	r3, #2
 8000f26:	e027      	b.n	8000f78 <CAN_SendNonBlocking+0x78>
    while (HAL_CAN_GetTxMailboxesFreeLevel(hcan) == 0) {
 8000f28:	68f8      	ldr	r0, [r7, #12]
 8000f2a:	f002 ffc2 	bl	8003eb2 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d0f0      	beq.n	8000f16 <CAN_SendNonBlocking+0x16>
        }
    }

    //  C slot trng  gi ngay
    HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(hcan, header, data, mailbox);
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	68b9      	ldr	r1, [r7, #8]
 8000f3a:	68f8      	ldr	r0, [r7, #12]
 8000f3c:	f002 fee9 	bl	8003d12 <HAL_CAN_AddTxMessage>
 8000f40:	4603      	mov	r3, r0
 8000f42:	75fb      	strb	r3, [r7, #23]

    if (status != HAL_OK) {
 8000f44:	7dfb      	ldrb	r3, [r7, #23]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d015      	beq.n	8000f76 <CAN_SendNonBlocking+0x76>
        // Nu li, th ti a 2 ln na
        for (int retry = 0; retry < 2; retry++) {
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
 8000f4e:	e00d      	b.n	8000f6c <CAN_SendNonBlocking+0x6c>
            if (HAL_CAN_AddTxMessage(hcan, header, data, mailbox) == HAL_OK) {
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	68b9      	ldr	r1, [r7, #8]
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f002 fedb 	bl	8003d12 <HAL_CAN_AddTxMessage>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d101      	bne.n	8000f66 <CAN_SendNonBlocking+0x66>
                return HAL_OK;
 8000f62:	2300      	movs	r3, #0
 8000f64:	e008      	b.n	8000f78 <CAN_SendNonBlocking+0x78>
        for (int retry = 0; retry < 2; retry++) {
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	61fb      	str	r3, [r7, #28]
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	ddee      	ble.n	8000f50 <CAN_SendNonBlocking+0x50>
            }
        }
        return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e000      	b.n	8000f78 <CAN_SendNonBlocking+0x78>
    }

    return HAL_OK;
 8000f76:	2300      	movs	r3, #0
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3720      	adds	r7, #32
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <print_uart>:
uint32_t TxMailbox;

volatile uint32_t can2_tx_success = 0;   // s gi gi thnh cng
volatile uint32_t can2_rx_success = 0;   // s gi nhn thnh cng

void print_uart(const char *msg) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff f971 	bl	8000270 <strlen>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	4803      	ldr	r0, [pc, #12]	@ (8000fa8 <print_uart+0x28>)
 8000f9a:	f005 fe8b 	bl	8006cb4 <HAL_UART_Transmit>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200003fc 	.word	0x200003fc

08000fac <set_drive_mode>:
    }
}



void set_drive_mode(uint8_t mode, uint8_t nodeId) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	@ 0x50
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	460a      	mov	r2, r1
 8000fb6:	71fb      	strb	r3, [r7, #7]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	71bb      	strb	r3, [r7, #6]
    uint32_t txMailbox;
    uint8_t data[8];
//    char msg[64];

    // === Gi NMT Start Node ===
    TxHeader.StdId = 0x000;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
    TxHeader.IDE = CAN_ID_STD;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	643b      	str	r3, [r7, #64]	@ 0x40
    TxHeader.RTR = CAN_RTR_DATA;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	647b      	str	r3, [r7, #68]	@ 0x44
    TxHeader.DLC = 2;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	64bb      	str	r3, [r7, #72]	@ 0x48
    data[0] = 0x01;       // Command: Start remote node
 8000fcc:	2301      	movs	r3, #1
 8000fce:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    data[1] = nodeId;     // Node ID
 8000fd2:	79bb      	ldrb	r3, [r7, #6]
 8000fd4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    CAN_SendNonBlocking(&hcan2, &TxHeader, data, &txMailbox);
 8000fd8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000fdc:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000fe0:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000fe4:	4836      	ldr	r0, [pc, #216]	@ (80010c0 <set_drive_mode+0x114>)
 8000fe6:	f7ff ff8b 	bl	8000f00 <CAN_SendNonBlocking>
    HAL_Delay(100);
 8000fea:	2064      	movs	r0, #100	@ 0x64
 8000fec:	f002 fbe4 	bl	80037b8 <HAL_Delay>

    // === Set Mode to Velocity (0x6060 = 3) ===
    TxHeader.StdId = 0x600 + nodeId;  // COB-ID for SDO Tx
 8000ff0:	79bb      	ldrb	r3, [r7, #6]
 8000ff2:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8000ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
    TxHeader.DLC = 8;
 8000ff8:	2308      	movs	r3, #8
 8000ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
    uint8_t mode_vel[] = {0x2F, 0x60, 0x60, 0x00, mode, 0x00, 0x00, 0x00};
 8000ffc:	232f      	movs	r3, #47	@ 0x2f
 8000ffe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001002:	2360      	movs	r3, #96	@ 0x60
 8001004:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001008:	2360      	movs	r3, #96	@ 0x60
 800100a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800100e:	2300      	movs	r3, #0
 8001010:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800101a:	2300      	movs	r3, #0
 800101c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001020:	2300      	movs	r3, #0
 8001022:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001026:	2300      	movs	r3, #0
 8001028:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    CAN_SendNonBlocking(&hcan2, &TxHeader, mode_vel, &txMailbox);
 800102c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001030:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001034:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001038:	4821      	ldr	r0, [pc, #132]	@ (80010c0 <set_drive_mode+0x114>)
 800103a:	f7ff ff61 	bl	8000f00 <CAN_SendNonBlocking>
    HAL_Delay(50);
 800103e:	2032      	movs	r0, #50	@ 0x32
 8001040:	f002 fbba 	bl	80037b8 <HAL_Delay>


    // 1. Shutdown (0x06)
    uint8_t cw_shutdown[] = {0x2F, 0x40, 0x60, 0x00, 0x06, 0x00, 0x00, 0x00};
 8001044:	4a1f      	ldr	r2, [pc, #124]	@ (80010c4 <set_drive_mode+0x118>)
 8001046:	f107 031c 	add.w	r3, r7, #28
 800104a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800104e:	e883 0003 	stmia.w	r3, {r0, r1}
    CAN_SendNonBlocking(&hcan2, &TxHeader, cw_shutdown, &txMailbox);
 8001052:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001056:	f107 021c 	add.w	r2, r7, #28
 800105a:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 800105e:	4818      	ldr	r0, [pc, #96]	@ (80010c0 <set_drive_mode+0x114>)
 8001060:	f7ff ff4e 	bl	8000f00 <CAN_SendNonBlocking>
    HAL_Delay(50);
 8001064:	2032      	movs	r0, #50	@ 0x32
 8001066:	f002 fba7 	bl	80037b8 <HAL_Delay>


    // 2. Switch ON (0x07)
    uint8_t cw_switchon[] = {0x2F, 0x40, 0x60, 0x00, 0x07, 0x00, 0x00, 0x00};
 800106a:	4a17      	ldr	r2, [pc, #92]	@ (80010c8 <set_drive_mode+0x11c>)
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001074:	e883 0003 	stmia.w	r3, {r0, r1}
    CAN_SendNonBlocking(&hcan2, &TxHeader, cw_switchon, &txMailbox);
 8001078:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800107c:	f107 0214 	add.w	r2, r7, #20
 8001080:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001084:	480e      	ldr	r0, [pc, #56]	@ (80010c0 <set_drive_mode+0x114>)
 8001086:	f7ff ff3b 	bl	8000f00 <CAN_SendNonBlocking>
    HAL_Delay(50);
 800108a:	2032      	movs	r0, #50	@ 0x32
 800108c:	f002 fb94 	bl	80037b8 <HAL_Delay>


    // 3. Enable operation (0x0F)
    uint8_t cw_enable[] = {0x2F, 0x40, 0x60, 0x00, 0x0F, 0x00, 0x00, 0x00};
 8001090:	4a0e      	ldr	r2, [pc, #56]	@ (80010cc <set_drive_mode+0x120>)
 8001092:	f107 030c 	add.w	r3, r7, #12
 8001096:	e892 0003 	ldmia.w	r2, {r0, r1}
 800109a:	e883 0003 	stmia.w	r3, {r0, r1}
    CAN_SendNonBlocking(&hcan2, &TxHeader, cw_enable, &txMailbox);
 800109e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80010a2:	f107 020c 	add.w	r2, r7, #12
 80010a6:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80010aa:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <set_drive_mode+0x114>)
 80010ac:	f7ff ff28 	bl	8000f00 <CAN_SendNonBlocking>
    HAL_Delay(100);
 80010b0:	2064      	movs	r0, #100	@ 0x64
 80010b2:	f002 fb81 	bl	80037b8 <HAL_Delay>

}
 80010b6:	bf00      	nop
 80010b8:	3750      	adds	r7, #80	@ 0x50
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	200001fc 	.word	0x200001fc
 80010c4:	0800a2f0 	.word	0x0800a2f0
 80010c8:	0800a2f8 	.word	0x0800a2f8
 80010cc:	0800a300 	.word	0x0800a300

080010d0 <delay_us>:

void delay_us(uint16_t us) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	80fb      	strh	r3, [r7, #6]
   htim1.Instance->CNT=0;
 80010da:	4b0a      	ldr	r3, [pc, #40]	@ (8001104 <delay_us+0x34>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2200      	movs	r2, #0
 80010e0:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim1);            // Start timer
 80010e2:	4808      	ldr	r0, [pc, #32]	@ (8001104 <delay_us+0x34>)
 80010e4:	f005 f8fe 	bl	80062e4 <HAL_TIM_Base_Start>
    while (htim1.Instance->CNT < us);
 80010e8:	bf00      	nop
 80010ea:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <delay_us+0x34>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010f0:	88fb      	ldrh	r3, [r7, #6]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d3f9      	bcc.n	80010ea <delay_us+0x1a>
    HAL_TIM_Base_Stop(&htim1);             // Optional: Stop to save power
 80010f6:	4803      	ldr	r0, [pc, #12]	@ (8001104 <delay_us+0x34>)
 80010f8:	f005 f95c 	bl	80063b4 <HAL_TIM_Base_Stop>
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000324 	.word	0x20000324

08001108 <PS2_ATT_LOW>:

//LAP TRINH DIEU KHIEN TAY CAM
void PS2_ATT_LOW() {
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800110c:	2200      	movs	r2, #0
 800110e:	2108      	movs	r1, #8
 8001110:	4802      	ldr	r0, [pc, #8]	@ (800111c <PS2_ATT_LOW+0x14>)
 8001112:	f003 fe51 	bl	8004db8 <HAL_GPIO_WritePin>
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40021000 	.word	0x40021000

08001120 <PS2_ATT_HIGH>:

void PS2_ATT_HIGH() {
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001124:	2201      	movs	r2, #1
 8001126:	2108      	movs	r1, #8
 8001128:	4802      	ldr	r0, [pc, #8]	@ (8001134 <PS2_ATT_HIGH+0x14>)
 800112a:	f003 fe45 	bl	8004db8 <HAL_GPIO_WritePin>
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000

08001138 <PS2_SendCommand>:
// === PS2 Controller Interface for STM32 ===
// === PS2 Initialization (3 command sequences) ===
void PS2_SendCommand(const uint8_t *tx, uint8_t *rx, uint8_t len) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af02      	add	r7, sp, #8
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	4613      	mov	r3, r2
 8001144:	71fb      	strb	r3, [r7, #7]
    PS2_ATT_LOW(); delay_us(15);
 8001146:	f7ff ffdf 	bl	8001108 <PS2_ATT_LOW>
 800114a:	200f      	movs	r0, #15
 800114c:	f7ff ffc0 	bl	80010d0 <delay_us>
    for (uint8_t i = 0; i < len; i++) {
 8001150:	2300      	movs	r3, #0
 8001152:	75fb      	strb	r3, [r7, #23]
 8001154:	e011      	b.n	800117a <PS2_SendCommand+0x42>
        HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&tx[i], (uint8_t*)&rx[i], 1, 100);
 8001156:	7dfb      	ldrb	r3, [r7, #23]
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	18d1      	adds	r1, r2, r3
 800115c:	7dfb      	ldrb	r3, [r7, #23]
 800115e:	68ba      	ldr	r2, [r7, #8]
 8001160:	441a      	add	r2, r3
 8001162:	2364      	movs	r3, #100	@ 0x64
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2301      	movs	r3, #1
 8001168:	480a      	ldr	r0, [pc, #40]	@ (8001194 <PS2_SendCommand+0x5c>)
 800116a:	f004 fcc8 	bl	8005afe <HAL_SPI_TransmitReceive>
        delay_us(10);
 800116e:	200a      	movs	r0, #10
 8001170:	f7ff ffae 	bl	80010d0 <delay_us>
    for (uint8_t i = 0; i < len; i++) {
 8001174:	7dfb      	ldrb	r3, [r7, #23]
 8001176:	3301      	adds	r3, #1
 8001178:	75fb      	strb	r3, [r7, #23]
 800117a:	7dfa      	ldrb	r2, [r7, #23]
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	429a      	cmp	r2, r3
 8001180:	d3e9      	bcc.n	8001156 <PS2_SendCommand+0x1e>
    }
    PS2_ATT_HIGH(); delay_us(30);
 8001182:	f7ff ffcd 	bl	8001120 <PS2_ATT_HIGH>
 8001186:	201e      	movs	r0, #30
 8001188:	f7ff ffa2 	bl	80010d0 <delay_us>
}
 800118c:	bf00      	nop
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200002cc 	.word	0x200002cc

08001198 <PS2_Init>:
void PS2_Init(void) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b08c      	sub	sp, #48	@ 0x30
 800119c:	af00      	add	r7, sp, #0
    const uint8_t enter_cfg[]   = {0x01, 0x43, 0x00, 0x01, 0x00};
 800119e:	4b22      	ldr	r3, [pc, #136]	@ (8001228 <PS2_Init+0x90>)
 80011a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80011a2:	2300      	movs	r3, #0
 80011a4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    const uint8_t set_analog[]  = {0x01, 0x44, 0x00, 0x01, 0x03};
 80011a8:	4a20      	ldr	r2, [pc, #128]	@ (800122c <PS2_Init+0x94>)
 80011aa:	f107 0320 	add.w	r3, r7, #32
 80011ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011b2:	6018      	str	r0, [r3, #0]
 80011b4:	3304      	adds	r3, #4
 80011b6:	7019      	strb	r1, [r3, #0]
    const uint8_t enable_rumble[]= {0x01, 0x4D, 0x00, 0x00, 0x01};
 80011b8:	4a1d      	ldr	r2, [pc, #116]	@ (8001230 <PS2_Init+0x98>)
 80011ba:	f107 0318 	add.w	r3, r7, #24
 80011be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011c2:	6018      	str	r0, [r3, #0]
 80011c4:	3304      	adds	r3, #4
 80011c6:	7019      	strb	r1, [r3, #0]
    const uint8_t exit_cfg[]    = {0x01, 0x43, 0x00, 0x00, 0x5A};
 80011c8:	4a1a      	ldr	r2, [pc, #104]	@ (8001234 <PS2_Init+0x9c>)
 80011ca:	f107 0310 	add.w	r3, r7, #16
 80011ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011d2:	6018      	str	r0, [r3, #0]
 80011d4:	3304      	adds	r3, #4
 80011d6:	7019      	strb	r1, [r3, #0]
    uint8_t rx[9];

    PS2_SendCommand(enter_cfg, rx, sizeof(enter_cfg));
 80011d8:	1d39      	adds	r1, r7, #4
 80011da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011de:	2205      	movs	r2, #5
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff ffa9 	bl	8001138 <PS2_SendCommand>
    PS2_SendCommand(set_analog, rx, sizeof(set_analog));
 80011e6:	1d39      	adds	r1, r7, #4
 80011e8:	f107 0320 	add.w	r3, r7, #32
 80011ec:	2205      	movs	r2, #5
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ffa2 	bl	8001138 <PS2_SendCommand>
    PS2_SendCommand(enable_rumble, rx, sizeof(enable_rumble));
 80011f4:	1d39      	adds	r1, r7, #4
 80011f6:	f107 0318 	add.w	r3, r7, #24
 80011fa:	2205      	movs	r2, #5
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff9b 	bl	8001138 <PS2_SendCommand>
    PS2_SendCommand(exit_cfg, rx, sizeof(exit_cfg));
 8001202:	1d39      	adds	r1, r7, #4
 8001204:	f107 0310 	add.w	r3, r7, #16
 8001208:	2205      	movs	r2, #5
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff ff94 	bl	8001138 <PS2_SendCommand>

    HAL_Delay(500);
 8001210:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001214:	f002 fad0 	bl	80037b8 <HAL_Delay>
    print_uart(" PS2 Init Done\r\n");
 8001218:	4807      	ldr	r0, [pc, #28]	@ (8001238 <PS2_Init+0xa0>)
 800121a:	f7ff feb1 	bl	8000f80 <print_uart>
}
 800121e:	bf00      	nop
 8001220:	3730      	adds	r7, #48	@ 0x30
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	01004301 	.word	0x01004301
 800122c:	0800a31c 	.word	0x0800a31c
 8001230:	0800a324 	.word	0x0800a324
 8001234:	0800a32c 	.word	0x0800a32c
 8001238:	0800a308 	.word	0x0800a308

0800123c <PS2_ReadButtons>:
    uint8_t rx, ry, lx, ly;
} PS2_Data;

bool isAnalog = false;

PS2_Data PS2_ReadButtons(void) {
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	@ 0x28
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
    PS2_Data result = {0xFFFF, 128, 128, 128, 128};
 8001244:	4a23      	ldr	r2, [pc, #140]	@ (80012d4 <PS2_ReadButtons+0x98>)
 8001246:	f107 0320 	add.w	r3, r7, #32
 800124a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800124e:	6018      	str	r0, [r3, #0]
 8001250:	3304      	adds	r3, #4
 8001252:	8019      	strh	r1, [r3, #0]
    uint8_t tx[9] = {0x01, 0x42, 0x00, 0, 0, 0, 0, 0, 0};
 8001254:	f244 2301 	movw	r3, #16897	@ 0x4201
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	f107 0318 	add.w	r3, r7, #24
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	711a      	strb	r2, [r3, #4]
    uint8_t rx[9] = {0};
 8001264:	f107 0308 	add.w	r3, r7, #8
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	721a      	strb	r2, [r3, #8]
    PS2_SendCommand(tx, rx, 9);
 8001270:	f107 0108 	add.w	r1, r7, #8
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	2209      	movs	r2, #9
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ff5c 	bl	8001138 <PS2_SendCommand>
    isAnalog = (rx[1] == 0x73);
 8001280:	7a7b      	ldrb	r3, [r7, #9]
 8001282:	2b73      	cmp	r3, #115	@ 0x73
 8001284:	bf0c      	ite	eq
 8001286:	2301      	moveq	r3, #1
 8001288:	2300      	movne	r3, #0
 800128a:	b2da      	uxtb	r2, r3
 800128c:	4b12      	ldr	r3, [pc, #72]	@ (80012d8 <PS2_ReadButtons+0x9c>)
 800128e:	701a      	strb	r2, [r3, #0]

    result.buttons = (rx[4] << 8) | rx[3];
 8001290:	7b3b      	ldrb	r3, [r7, #12]
 8001292:	b21b      	sxth	r3, r3
 8001294:	021b      	lsls	r3, r3, #8
 8001296:	b21a      	sxth	r2, r3
 8001298:	7afb      	ldrb	r3, [r7, #11]
 800129a:	b21b      	sxth	r3, r3
 800129c:	4313      	orrs	r3, r2
 800129e:	b21b      	sxth	r3, r3
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	843b      	strh	r3, [r7, #32]
    result.rx = rx[5];
 80012a4:	7b7b      	ldrb	r3, [r7, #13]
 80012a6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    result.ry = rx[6];
 80012aa:	7bbb      	ldrb	r3, [r7, #14]
 80012ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    result.lx = rx[7];
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    result.ly = rx[8];
 80012b6:	7c3b      	ldrb	r3, [r7, #16]
 80012b8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    return result;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	461a      	mov	r2, r3
 80012c0:	f107 0320 	add.w	r3, r7, #32
 80012c4:	6818      	ldr	r0, [r3, #0]
 80012c6:	6010      	str	r0, [r2, #0]
 80012c8:	889b      	ldrh	r3, [r3, #4]
 80012ca:	8093      	strh	r3, [r2, #4]
}
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	3728      	adds	r7, #40	@ 0x28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	0800a334 	.word	0x0800a334
 80012d8:	200004b5 	.word	0x200004b5

080012dc <Test_SPI_1Byte>:

void Test_SPI_1Byte(void) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	@ 0x50
 80012e0:	af02      	add	r7, sp, #8
    uint8_t tx = 0x01;       // Gi byte 0x01 (ging trong PS2 poll)
 80012e2:	2301      	movs	r3, #1
 80012e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t rx = 0x00;
 80012e8:	2300      	movs	r3, #0
 80012ea:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

    PS2_ATT_LOW();           // Ko ATT xung (CS = LOW)
 80012ee:	f7ff ff0b 	bl	8001108 <PS2_ATT_LOW>
    delay_us(15);
 80012f2:	200f      	movs	r0, #15
 80012f4:	f7ff feec 	bl	80010d0 <delay_us>

    HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, 100);
 80012f8:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 80012fc:	f107 0147 	add.w	r1, r7, #71	@ 0x47
 8001300:	2364      	movs	r3, #100	@ 0x64
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	2301      	movs	r3, #1
 8001306:	480a      	ldr	r0, [pc, #40]	@ (8001330 <Test_SPI_1Byte+0x54>)
 8001308:	f004 fbf9 	bl	8005afe <HAL_SPI_TransmitReceive>

    PS2_ATT_HIGH();          // Th ATT ln (CS = HIGH)
 800130c:	f7ff ff08 	bl	8001120 <PS2_ATT_HIGH>

    char msg[64];
    snprintf(msg, sizeof(msg), "SPI test RX: 0x%02X\r\n", rx);
 8001310:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001314:	1d38      	adds	r0, r7, #4
 8001316:	4a07      	ldr	r2, [pc, #28]	@ (8001334 <Test_SPI_1Byte+0x58>)
 8001318:	2140      	movs	r1, #64	@ 0x40
 800131a:	f006 fe5b 	bl	8007fd4 <sniprintf>
    print_uart(msg);
 800131e:	1d3b      	adds	r3, r7, #4
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fe2d 	bl	8000f80 <print_uart>
}
 8001326:	bf00      	nop
 8001328:	3748      	adds	r7, #72	@ 0x48
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200002cc 	.word	0x200002cc
 8001334:	0800a33c 	.word	0x0800a33c

08001338 <send_sdo_write_u8>:
    print_uart(msg);
}

                            //CAN THUN LP TRNH THEO TIU CHUN CIA402,301 -> IU KHIN NG C//

void send_sdo_write_u8(uint8_t nodeId, uint16_t index, uint8_t subidx, uint8_t value) {
 8001338:	b590      	push	{r4, r7, lr}
 800133a:	b08d      	sub	sp, #52	@ 0x34
 800133c:	af00      	add	r7, sp, #0
 800133e:	4604      	mov	r4, r0
 8001340:	4608      	mov	r0, r1
 8001342:	4611      	mov	r1, r2
 8001344:	461a      	mov	r2, r3
 8001346:	4623      	mov	r3, r4
 8001348:	71fb      	strb	r3, [r7, #7]
 800134a:	4603      	mov	r3, r0
 800134c:	80bb      	strh	r3, [r7, #4]
 800134e:	460b      	mov	r3, r1
 8001350:	71bb      	strb	r3, [r7, #6]
 8001352:	4613      	mov	r3, r2
 8001354:	70fb      	strb	r3, [r7, #3]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8] = {
 8001356:	232f      	movs	r3, #47	@ 0x2f
 8001358:	733b      	strb	r3, [r7, #12]
 800135a:	88bb      	ldrh	r3, [r7, #4]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	737b      	strb	r3, [r7, #13]
 8001360:	88bb      	ldrh	r3, [r7, #4]
 8001362:	0a1b      	lsrs	r3, r3, #8
 8001364:	b29b      	uxth	r3, r3
 8001366:	b2db      	uxtb	r3, r3
 8001368:	73bb      	strb	r3, [r7, #14]
 800136a:	79bb      	ldrb	r3, [r7, #6]
 800136c:	73fb      	strb	r3, [r7, #15]
 800136e:	78fb      	ldrb	r3, [r7, #3]
 8001370:	743b      	strb	r3, [r7, #16]
 8001372:	2300      	movs	r3, #0
 8001374:	747b      	strb	r3, [r7, #17]
 8001376:	2300      	movs	r3, #0
 8001378:	74bb      	strb	r3, [r7, #18]
 800137a:	2300      	movs	r3, #0
 800137c:	74fb      	strb	r3, [r7, #19]
        0x00,
        0x00,
        0x00
    };

    TxHeader.StdId = 0x600 + nodeId;
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8001384:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC = 8;
 8001386:	2308      	movs	r3, #8
 8001388:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE = CAN_ID_STD;
 800138a:	2300      	movs	r3, #0
 800138c:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 800138e:	2300      	movs	r3, #0
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24

    CAN_SendNonBlocking(&hcan2, &TxHeader, data, &txMailbox);
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	f107 020c 	add.w	r2, r7, #12
 800139a:	f107 0118 	add.w	r1, r7, #24
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <send_sdo_write_u8+0x7c>)
 80013a0:	f7ff fdae 	bl	8000f00 <CAN_SendNonBlocking>
    HAL_Delay(10);
 80013a4:	200a      	movs	r0, #10
 80013a6:	f002 fa07 	bl	80037b8 <HAL_Delay>
}
 80013aa:	bf00      	nop
 80013ac:	3734      	adds	r7, #52	@ 0x34
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd90      	pop	{r4, r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200001fc 	.word	0x200001fc

080013b8 <send_sdo_write_u16>:
void send_sdo_write_u16(uint8_t nodeId, uint16_t index, uint8_t subidx, uint16_t value) {
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b08d      	sub	sp, #52	@ 0x34
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4604      	mov	r4, r0
 80013c0:	4608      	mov	r0, r1
 80013c2:	4611      	mov	r1, r2
 80013c4:	461a      	mov	r2, r3
 80013c6:	4623      	mov	r3, r4
 80013c8:	71fb      	strb	r3, [r7, #7]
 80013ca:	4603      	mov	r3, r0
 80013cc:	80bb      	strh	r3, [r7, #4]
 80013ce:	460b      	mov	r3, r1
 80013d0:	71bb      	strb	r3, [r7, #6]
 80013d2:	4613      	mov	r3, r2
 80013d4:	807b      	strh	r3, [r7, #2]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8] = {
 80013d6:	232b      	movs	r3, #43	@ 0x2b
 80013d8:	733b      	strb	r3, [r7, #12]
 80013da:	88bb      	ldrh	r3, [r7, #4]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	737b      	strb	r3, [r7, #13]
 80013e0:	88bb      	ldrh	r3, [r7, #4]
 80013e2:	0a1b      	lsrs	r3, r3, #8
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	73bb      	strb	r3, [r7, #14]
 80013ea:	79bb      	ldrb	r3, [r7, #6]
 80013ec:	73fb      	strb	r3, [r7, #15]
 80013ee:	887b      	ldrh	r3, [r7, #2]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	743b      	strb	r3, [r7, #16]
 80013f4:	887b      	ldrh	r3, [r7, #2]
 80013f6:	0a1b      	lsrs	r3, r3, #8
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	747b      	strb	r3, [r7, #17]
 80013fe:	2300      	movs	r3, #0
 8001400:	74bb      	strb	r3, [r7, #18]
 8001402:	2300      	movs	r3, #0
 8001404:	74fb      	strb	r3, [r7, #19]
        (value >> 8) & 0xFF,
        0x00,
        0x00
    };

    TxHeader.StdId = 0x600 + nodeId;
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 800140c:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC = 8;
 800140e:	2308      	movs	r3, #8
 8001410:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE = CAN_ID_STD;
 8001412:	2300      	movs	r3, #0
 8001414:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 8001416:	2300      	movs	r3, #0
 8001418:	627b      	str	r3, [r7, #36]	@ 0x24

    CAN_SendNonBlocking(&hcan2, &TxHeader, data, &txMailbox);
 800141a:	f107 0314 	add.w	r3, r7, #20
 800141e:	f107 020c 	add.w	r2, r7, #12
 8001422:	f107 0118 	add.w	r1, r7, #24
 8001426:	4805      	ldr	r0, [pc, #20]	@ (800143c <send_sdo_write_u16+0x84>)
 8001428:	f7ff fd6a 	bl	8000f00 <CAN_SendNonBlocking>
    HAL_Delay(10);
 800142c:	200a      	movs	r0, #10
 800142e:	f002 f9c3 	bl	80037b8 <HAL_Delay>
}
 8001432:	bf00      	nop
 8001434:	3734      	adds	r7, #52	@ 0x34
 8001436:	46bd      	mov	sp, r7
 8001438:	bd90      	pop	{r4, r7, pc}
 800143a:	bf00      	nop
 800143c:	200001fc 	.word	0x200001fc

08001440 <send_sdo_write_u32>:
void send_sdo_write_u32(uint8_t nodeId, uint16_t index, uint8_t subidx, uint32_t value) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b08c      	sub	sp, #48	@ 0x30
 8001444:	af00      	add	r7, sp, #0
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	4603      	mov	r3, r0
 800144a:	71fb      	strb	r3, [r7, #7]
 800144c:	460b      	mov	r3, r1
 800144e:	80bb      	strh	r3, [r7, #4]
 8001450:	4613      	mov	r3, r2
 8001452:	71bb      	strb	r3, [r7, #6]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8] = {
 8001454:	2323      	movs	r3, #35	@ 0x23
 8001456:	733b      	strb	r3, [r7, #12]
 8001458:	88bb      	ldrh	r3, [r7, #4]
 800145a:	b2db      	uxtb	r3, r3
 800145c:	737b      	strb	r3, [r7, #13]
 800145e:	88bb      	ldrh	r3, [r7, #4]
 8001460:	0a1b      	lsrs	r3, r3, #8
 8001462:	b29b      	uxth	r3, r3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	73bb      	strb	r3, [r7, #14]
 8001468:	79bb      	ldrb	r3, [r7, #6]
 800146a:	73fb      	strb	r3, [r7, #15]
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	743b      	strb	r3, [r7, #16]
        0x23,
        index & 0xFF,
        (index >> 8) & 0xFF,
        subidx,
        value & 0xFF,
        (value >> 8) & 0xFF,
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	0a1b      	lsrs	r3, r3, #8
    uint8_t data[8] = {
 8001476:	b2db      	uxtb	r3, r3
 8001478:	747b      	strb	r3, [r7, #17]
        (value >> 16) & 0xFF,
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	0c1b      	lsrs	r3, r3, #16
    uint8_t data[8] = {
 800147e:	b2db      	uxtb	r3, r3
 8001480:	74bb      	strb	r3, [r7, #18]
        (value >> 24) & 0xFF
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	0e1b      	lsrs	r3, r3, #24
    uint8_t data[8] = {
 8001486:	b2db      	uxtb	r3, r3
 8001488:	74fb      	strb	r3, [r7, #19]
    };

    TxHeader.StdId = 0x600 + nodeId;
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8001490:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC = 8;
 8001492:	2308      	movs	r3, #8
 8001494:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE = CAN_ID_STD;
 8001496:	2300      	movs	r3, #0
 8001498:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 800149a:	2300      	movs	r3, #0
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24

    CAN_SendNonBlocking(&hcan2, &TxHeader, data, &txMailbox);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	f107 020c 	add.w	r2, r7, #12
 80014a6:	f107 0118 	add.w	r1, r7, #24
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <send_sdo_write_u32+0x80>)
 80014ac:	f7ff fd28 	bl	8000f00 <CAN_SendNonBlocking>
    HAL_Delay(10);
 80014b0:	200a      	movs	r0, #10
 80014b2:	f002 f981 	bl	80037b8 <HAL_Delay>
}
 80014b6:	bf00      	nop
 80014b8:	3730      	adds	r7, #48	@ 0x30
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200001fc 	.word	0x200001fc

080014c4 <remap_rpdo1_for_velocity>:
void remap_rpdo1_for_velocity(uint8_t nodeId) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
    // 1. Disable RPDO1
    send_sdo_write_u32(nodeId, 0x1400, 0x01, 0x80000200);
 80014ce:	79f8      	ldrb	r0, [r7, #7]
 80014d0:	4b16      	ldr	r3, [pc, #88]	@ (800152c <remap_rpdo1_for_velocity+0x68>)
 80014d2:	2201      	movs	r2, #1
 80014d4:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 80014d8:	f7ff ffb2 	bl	8001440 <send_sdo_write_u32>

    // 2. Clear existing mapping
    send_sdo_write_u8(nodeId, 0x1600, 0x00, 0);
 80014dc:	79f8      	ldrb	r0, [r7, #7]
 80014de:	2300      	movs	r3, #0
 80014e0:	2200      	movs	r2, #0
 80014e2:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 80014e6:	f7ff ff27 	bl	8001338 <send_sdo_write_u8>

    // 3. Map Controlword (0x6040, 16-bit)
    send_sdo_write_u32(nodeId, 0x1600, 0x01, 0x60400010);
 80014ea:	79f8      	ldrb	r0, [r7, #7]
 80014ec:	4b10      	ldr	r3, [pc, #64]	@ (8001530 <remap_rpdo1_for_velocity+0x6c>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 80014f4:	f7ff ffa4 	bl	8001440 <send_sdo_write_u32>

    // 4. Map Target Velocity (0x60FF, 32-bit)
    send_sdo_write_u32(nodeId, 0x1600, 0x02, 0x60FF0020);
 80014f8:	79f8      	ldrb	r0, [r7, #7]
 80014fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001534 <remap_rpdo1_for_velocity+0x70>)
 80014fc:	2202      	movs	r2, #2
 80014fe:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 8001502:	f7ff ff9d 	bl	8001440 <send_sdo_write_u32>

    // 5. Set number of mapped entries = 2
    send_sdo_write_u8(nodeId, 0x1600, 0x00, 2);
 8001506:	79f8      	ldrb	r0, [r7, #7]
 8001508:	2302      	movs	r3, #2
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 8001510:	f7ff ff12 	bl	8001338 <send_sdo_write_u8>

    // 6. Enable RPDO1 (SYNC: 0x00000200)
    send_sdo_write_u32(nodeId, 0x1400, 0x01, 0x00000200);
 8001514:	79f8      	ldrb	r0, [r7, #7]
 8001516:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800151a:	2201      	movs	r2, #1
 800151c:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8001520:	f7ff ff8e 	bl	8001440 <send_sdo_write_u32>

  //  print_uart(" RPDO1 re-mapped for CW + Target Velocity!\r\n");
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	80000200 	.word	0x80000200
 8001530:	60400010 	.word	0x60400010
 8001534:	60ff0020 	.word	0x60ff0020

08001538 <remap_tpdo1_velocity>:

    // 6. Enable RPDO1 (valid, transmission type SYNC = 1, COB-ID = 0x200 + nodeId)
    send_sdo_write_u32(nodeId, 0x1400, 0x01, 0x00000000 + (0x200 + nodeId));  // Hoc 0x40000200 nu async
}

void remap_tpdo1_velocity(uint8_t nodeId) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
    send_sdo_write_u32(nodeId, 0x1800, 0x01, 0x80000200); // disable TPDO1
 8001542:	79f8      	ldrb	r0, [r7, #7]
 8001544:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <remap_tpdo1_velocity+0x5c>)
 8001546:	2201      	movs	r2, #1
 8001548:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800154c:	f7ff ff78 	bl	8001440 <send_sdo_write_u32>
    send_sdo_write_u8(nodeId,  0x1A00, 0x00, 0);           // clear mapping
 8001550:	79f8      	ldrb	r0, [r7, #7]
 8001552:	2300      	movs	r3, #0
 8001554:	2200      	movs	r2, #0
 8001556:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 800155a:	f7ff feed 	bl	8001338 <send_sdo_write_u8>
    send_sdo_write_u32(nodeId, 0x1A00, 0x01, 0x606C0020);  // map 606C: 32-bit
 800155e:	79f8      	ldrb	r0, [r7, #7]
 8001560:	4b0d      	ldr	r3, [pc, #52]	@ (8001598 <remap_tpdo1_velocity+0x60>)
 8001562:	2201      	movs	r2, #1
 8001564:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 8001568:	f7ff ff6a 	bl	8001440 <send_sdo_write_u32>
    send_sdo_write_u8(nodeId,  0x1A00, 0x00, 1);           // 1 entry
 800156c:	79f8      	ldrb	r0, [r7, #7]
 800156e:	2301      	movs	r3, #1
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 8001576:	f7ff fedf 	bl	8001338 <send_sdo_write_u8>
    send_sdo_write_u32(nodeId, 0x1800, 0x01, 0x00000200);  // enable TPDO1
 800157a:	79f8      	ldrb	r0, [r7, #7]
 800157c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001580:	2201      	movs	r2, #1
 8001582:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8001586:	f7ff ff5b 	bl	8001440 <send_sdo_write_u32>
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	80000200 	.word	0x80000200
 8001598:	606c0020 	.word	0x606c0020

0800159c <remap_tpdo1_position>:
//remap tpdo1  c v tr
void remap_tpdo1_position(uint8_t nodeId) {
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
    send_sdo_write_u32(nodeId, 0x1800, 0x01, 0x80000200); // disable TPDO1
 80015a6:	79f8      	ldrb	r0, [r7, #7]
 80015a8:	4b16      	ldr	r3, [pc, #88]	@ (8001604 <remap_tpdo1_position+0x68>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80015b0:	f7ff ff46 	bl	8001440 <send_sdo_write_u32>
    send_sdo_write_u8(nodeId, 0x1A00, 0x00, 0); // clear mapping
 80015b4:	79f8      	ldrb	r0, [r7, #7]
 80015b6:	2300      	movs	r3, #0
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 80015be:	f7ff febb 	bl	8001338 <send_sdo_write_u8>
    send_sdo_write_u32(nodeId, 0x1A00, 0x01, 0x60410010); // map statusword (6041:00, 16-bit) vo slot 1
 80015c2:	79f8      	ldrb	r0, [r7, #7]
 80015c4:	4b10      	ldr	r3, [pc, #64]	@ (8001608 <remap_tpdo1_position+0x6c>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 80015cc:	f7ff ff38 	bl	8001440 <send_sdo_write_u32>
    send_sdo_write_u32(nodeId, 0x1A00, 0x02, 0x60640020); // map position actual (6064:00, 32-bit) vo slot 2
 80015d0:	79f8      	ldrb	r0, [r7, #7]
 80015d2:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <remap_tpdo1_position+0x70>)
 80015d4:	2202      	movs	r2, #2
 80015d6:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 80015da:	f7ff ff31 	bl	8001440 <send_sdo_write_u32>
    send_sdo_write_u8(nodeId, 0x1A00, 0x00, 2); // 2 entries
 80015de:	79f8      	ldrb	r0, [r7, #7]
 80015e0:	2302      	movs	r3, #2
 80015e2:	2200      	movs	r2, #0
 80015e4:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 80015e8:	f7ff fea6 	bl	8001338 <send_sdo_write_u8>
    send_sdo_write_u32(nodeId, 0x1800, 0x01, 0x00000200); // enable TPDO1
 80015ec:	79f8      	ldrb	r0, [r7, #7]
 80015ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015f2:	2201      	movs	r2, #1
 80015f4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80015f8:	f7ff ff22 	bl	8001440 <send_sdo_write_u32>
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	80000200 	.word	0x80000200
 8001608:	60410010 	.word	0x60410010
 800160c:	60640020 	.word	0x60640020

08001610 <send_enable_sequence>:
void send_enable_sequence(uint8_t nodeId) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
	// 1. Fault Reset trc
	    send_sdo_write_u16(nodeId, 0x6040, 0x00, 0x0080);
 800161a:	79f8      	ldrb	r0, [r7, #7]
 800161c:	2380      	movs	r3, #128	@ 0x80
 800161e:	2200      	movs	r2, #0
 8001620:	f246 0140 	movw	r1, #24640	@ 0x6040
 8001624:	f7ff fec8 	bl	80013b8 <send_sdo_write_u16>
	    HAL_Delay(10);
 8001628:	200a      	movs	r0, #10
 800162a:	f002 f8c5 	bl	80037b8 <HAL_Delay>
    send_sdo_write_u16(nodeId, 0x6040, 0x00, 0x06); HAL_Delay(10); // Shutdown
 800162e:	79f8      	ldrb	r0, [r7, #7]
 8001630:	2306      	movs	r3, #6
 8001632:	2200      	movs	r2, #0
 8001634:	f246 0140 	movw	r1, #24640	@ 0x6040
 8001638:	f7ff febe 	bl	80013b8 <send_sdo_write_u16>
 800163c:	200a      	movs	r0, #10
 800163e:	f002 f8bb 	bl	80037b8 <HAL_Delay>
    send_sdo_write_u16(nodeId, 0x6040, 0x00, 0x07); HAL_Delay(10); // Switch on
 8001642:	79f8      	ldrb	r0, [r7, #7]
 8001644:	2307      	movs	r3, #7
 8001646:	2200      	movs	r2, #0
 8001648:	f246 0140 	movw	r1, #24640	@ 0x6040
 800164c:	f7ff feb4 	bl	80013b8 <send_sdo_write_u16>
 8001650:	200a      	movs	r0, #10
 8001652:	f002 f8b1 	bl	80037b8 <HAL_Delay>
    send_sdo_write_u16(nodeId, 0x6040, 0x00, 0x0F); HAL_Delay(10); // Enable operation
 8001656:	79f8      	ldrb	r0, [r7, #7]
 8001658:	230f      	movs	r3, #15
 800165a:	2200      	movs	r2, #0
 800165c:	f246 0140 	movw	r1, #24640	@ 0x6040
 8001660:	f7ff feaa 	bl	80013b8 <send_sdo_write_u16>
 8001664:	200a      	movs	r0, #10
 8001666:	f002 f8a7 	bl	80037b8 <HAL_Delay>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <send_sync_frame>:

void send_sync_frame() {
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
    CAN_TxHeaderTypeDef tx;
    uint8_t dummy = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	71fb      	strb	r3, [r7, #7]
    uint32_t mbox;
    tx.StdId = 0x080;
 800167e:	2380      	movs	r3, #128	@ 0x80
 8001680:	60bb      	str	r3, [r7, #8]
    tx.IDE = CAN_ID_STD;
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]
    tx.RTR = CAN_RTR_DATA;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
    tx.DLC = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	61bb      	str	r3, [r7, #24]
    CAN_SendNonBlocking(&hcan2, &tx, &dummy, &mbox);
 800168e:	463b      	mov	r3, r7
 8001690:	1dfa      	adds	r2, r7, #7
 8001692:	f107 0108 	add.w	r1, r7, #8
 8001696:	4806      	ldr	r0, [pc, #24]	@ (80016b0 <send_sync_frame+0x3c>)
 8001698:	f7ff fc32 	bl	8000f00 <CAN_SendNonBlocking>
    count_sync++;
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <send_sync_frame+0x40>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	3301      	adds	r3, #1
 80016a2:	4a04      	ldr	r2, [pc, #16]	@ (80016b4 <send_sync_frame+0x40>)
 80016a4:	6013      	str	r3, [r2, #0]
}
 80016a6:	bf00      	nop
 80016a8:	3720      	adds	r7, #32
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	200001fc 	.word	0x200001fc
 80016b4:	20000448 	.word	0x20000448

080016b8 <send_velocity_rpdo>:

uint32_t txMailbox;

void send_velocity_rpdo(uint8_t node, int32_t velocity, bool toggle_cw, uint32_t accel, uint32_t decel) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b088      	sub	sp, #32
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60b9      	str	r1, [r7, #8]
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	4603      	mov	r3, r0
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	4613      	mov	r3, r2
 80016c8:	73bb      	strb	r3, [r7, #14]
    static bool toggle = false;
    uint8_t data[8];

    // 1. Set acceleration & deceleration trc khi gi velocity
    send_sdo_write_u32(node, 0x6083, 0x00, accel);  // acceleration
 80016ca:	7bf8      	ldrb	r0, [r7, #15]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f246 0183 	movw	r1, #24707	@ 0x6083
 80016d4:	f7ff feb4 	bl	8001440 <send_sdo_write_u32>
//    HAL_Delay(1);
    send_sdo_write_u32(node, 0x6084, 0x00, decel);  // deceleration
 80016d8:	7bf8      	ldrb	r0, [r7, #15]
 80016da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016dc:	2200      	movs	r2, #0
 80016de:	f246 0184 	movw	r1, #24708	@ 0x6084
 80016e2:	f7ff fead 	bl	8001440 <send_sdo_write_u32>
    HAL_Delay(1);
 80016e6:	2001      	movs	r0, #1
 80016e8:	f002 f866 	bl	80037b8 <HAL_Delay>

    // 2. Toggle CW
    uint16_t cw = toggle_cw ? (toggle ? 0x1F : 0x0F) : 0x0F;
 80016ec:	7bbb      	ldrb	r3, [r7, #14]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d007      	beq.n	8001702 <send_velocity_rpdo+0x4a>
 80016f2:	4b27      	ldr	r3, [pc, #156]	@ (8001790 <send_velocity_rpdo+0xd8>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <send_velocity_rpdo+0x46>
 80016fa:	231f      	movs	r3, #31
 80016fc:	e002      	b.n	8001704 <send_velocity_rpdo+0x4c>
 80016fe:	230f      	movs	r3, #15
 8001700:	e000      	b.n	8001704 <send_velocity_rpdo+0x4c>
 8001702:	230f      	movs	r3, #15
 8001704:	83fb      	strh	r3, [r7, #30]
    toggle = !toggle;
 8001706:	4b22      	ldr	r3, [pc, #136]	@ (8001790 <send_velocity_rpdo+0xd8>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	bf14      	ite	ne
 800170e:	2301      	movne	r3, #1
 8001710:	2300      	moveq	r3, #0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	f083 0301 	eor.w	r3, r3, #1
 8001718:	b2db      	uxtb	r3, r3
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	b2da      	uxtb	r2, r3
 8001720:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <send_velocity_rpdo+0xd8>)
 8001722:	701a      	strb	r2, [r3, #0]

    // 3. Build RPDO data (CW + velocity)
    data[0] = cw & 0xFF;
 8001724:	8bfb      	ldrh	r3, [r7, #30]
 8001726:	b2db      	uxtb	r3, r3
 8001728:	753b      	strb	r3, [r7, #20]
    data[1] = (cw >> 8) & 0xFF;
 800172a:	8bfb      	ldrh	r3, [r7, #30]
 800172c:	0a1b      	lsrs	r3, r3, #8
 800172e:	b29b      	uxth	r3, r3
 8001730:	b2db      	uxtb	r3, r3
 8001732:	757b      	strb	r3, [r7, #21]

    data[2] = (velocity >> 0) & 0xFF;
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	b2db      	uxtb	r3, r3
 8001738:	75bb      	strb	r3, [r7, #22]
    data[3] = (velocity >> 8) & 0xFF;
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	121b      	asrs	r3, r3, #8
 800173e:	b2db      	uxtb	r3, r3
 8001740:	75fb      	strb	r3, [r7, #23]
    data[4] = (velocity >> 16) & 0xFF;
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	141b      	asrs	r3, r3, #16
 8001746:	b2db      	uxtb	r3, r3
 8001748:	763b      	strb	r3, [r7, #24]
    data[5] = (velocity >> 24) & 0xFF;
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	0e1b      	lsrs	r3, r3, #24
 800174e:	b2db      	uxtb	r3, r3
 8001750:	767b      	strb	r3, [r7, #25]

    data[6] = 0;
 8001752:	2300      	movs	r3, #0
 8001754:	76bb      	strb	r3, [r7, #26]
    data[7] = 0;
 8001756:	2300      	movs	r3, #0
 8001758:	76fb      	strb	r3, [r7, #27]

    // 4. Gi RPDO
    TxHeader.StdId = 0x200 + node;
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001760:	461a      	mov	r2, r3
 8001762:	4b0c      	ldr	r3, [pc, #48]	@ (8001794 <send_velocity_rpdo+0xdc>)
 8001764:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 8001766:	4b0b      	ldr	r3, [pc, #44]	@ (8001794 <send_velocity_rpdo+0xdc>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 800176c:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <send_velocity_rpdo+0xdc>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = 8;
 8001772:	4b08      	ldr	r3, [pc, #32]	@ (8001794 <send_velocity_rpdo+0xdc>)
 8001774:	2208      	movs	r2, #8
 8001776:	611a      	str	r2, [r3, #16]

    CAN_SendNonBlocking(&hcan2, &TxHeader, data, &txMailbox);
 8001778:	f107 0214 	add.w	r2, r7, #20
 800177c:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <send_velocity_rpdo+0xe0>)
 800177e:	4905      	ldr	r1, [pc, #20]	@ (8001794 <send_velocity_rpdo+0xdc>)
 8001780:	4806      	ldr	r0, [pc, #24]	@ (800179c <send_velocity_rpdo+0xe4>)
 8001782:	f7ff fbbd 	bl	8000f00 <CAN_SendNonBlocking>
//    HAL_Delay(1);
}
 8001786:	bf00      	nop
 8001788:	3720      	adds	r7, #32
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	200004f4 	.word	0x200004f4
 8001794:	20000458 	.word	0x20000458
 8001798:	200004b8 	.word	0x200004b8
 800179c:	200001fc 	.word	0x200001fc

080017a0 <HAL_CAN_RxFifo0MsgPendingCallback>:
volatile uint8_t can_send_request = 0;//c gi can
volatile uint8_t can_send_request_auto=0;
int32_t angle_degree=0;
volatile uint8_t mode_rotate=0;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b096      	sub	sp, #88	@ 0x58
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
  static bool toggle = false;
  uint8_t rxData[8];
  uint32_t now = HAL_GetTick();
 80017a8:	f001 fffa 	bl	80037a0 <HAL_GetTick>
 80017ac:	6578      	str	r0, [r7, #84]	@ 0x54
  (void)toggle; (void)now; /* Silence unused-variable warnings when not used */
    can_rx_count++;
 80017ae:	4b8f      	ldr	r3, [pc, #572]	@ (80019ec <HAL_CAN_RxFifo0MsgPendingCallback+0x24c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	3301      	adds	r3, #1
 80017b4:	4a8d      	ldr	r2, [pc, #564]	@ (80019ec <HAL_CAN_RxFifo0MsgPendingCallback+0x24c>)
 80017b6:	6013      	str	r3, [r2, #0]
    can_rx_flag ++;
 80017b8:	4b8d      	ldr	r3, [pc, #564]	@ (80019f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	3301      	adds	r3, #1
 80017be:	4a8c      	ldr	r2, [pc, #560]	@ (80019f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x250>)
 80017c0:	6013      	str	r3, [r2, #0]
   // static uint32_t lastCheck = 0;  //  dng static, khng reset mi ln
   // char buf[64];
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK) {
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80017ca:	2100      	movs	r1, #0
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f002 fba5 	bl	8003f1c <HAL_CAN_GetRxMessage>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	f040 8145 	bne.w	8001a64 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>
       // print_uart(" Failed to get RX message in callback\r\n");
        return;
    }

    if ((rxHeader.StdId == 0x701 || rxHeader.StdId == 0x702) &&
 80017da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017dc:	f240 7201 	movw	r2, #1793	@ 0x701
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d004      	beq.n	80017ee <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
 80017e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e6:	f240 7202 	movw	r2, #1794	@ 0x702
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d114      	bne.n	8001818 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
        rxHeader.DLC == 1 && rxData[0] == 0x00) {
 80017ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    if ((rxHeader.StdId == 0x701 || rxHeader.StdId == 0x702) &&
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d111      	bne.n	8001818 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
        rxHeader.DLC == 1 && rxData[0] == 0x00) {
 80017f4:	7f3b      	ldrb	r3, [r7, #28]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10e      	bne.n	8001818 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>

        uint8_t nodeId = rxHeader.StdId - 0x700;
 80017fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017fc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if (!already_initialized[nodeId]) {
 8001800:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001804:	4a7b      	ldr	r2, [pc, #492]	@ (80019f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x254>)
 8001806:	5cd3      	ldrb	r3, [r2, r3]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b00      	cmp	r3, #0
 800180c:	d104      	bne.n	8001818 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>
            node_booted[nodeId] = 1;
 800180e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001812:	4a79      	ldr	r2, [pc, #484]	@ (80019f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x258>)
 8001814:	2101      	movs	r1, #1
 8001816:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Kim tra nu y l phn hi t node1 hoc node2 cho SDO Actual Velocity
    if (rxHeader.StdId == 0x581 || rxHeader.StdId == 0x582) {
 8001818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181a:	f240 5281 	movw	r2, #1409	@ 0x581
 800181e:	4293      	cmp	r3, r2
 8001820:	d004      	beq.n	800182c <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>
 8001822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001824:	f240 5282 	movw	r2, #1410	@ 0x582
 8001828:	4293      	cmp	r3, r2
 800182a:	d128      	bne.n	800187e <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
        if (rxData[0] == 0x43 && rxData[1] == 0x6C && rxData[2] == 0x60) {
 800182c:	7f3b      	ldrb	r3, [r7, #28]
 800182e:	2b43      	cmp	r3, #67	@ 0x43
 8001830:	d125      	bne.n	800187e <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
 8001832:	7f7b      	ldrb	r3, [r7, #29]
 8001834:	2b6c      	cmp	r3, #108	@ 0x6c
 8001836:	d122      	bne.n	800187e <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
 8001838:	7fbb      	ldrb	r3, [r7, #30]
 800183a:	2b60      	cmp	r3, #96	@ 0x60
 800183c:	d11f      	bne.n	800187e <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
            int nodeId = rxHeader.StdId - 0x580;
 800183e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001840:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 8001844:	64fb      	str	r3, [r7, #76]	@ 0x4c
//            Byte 2: Index high (0x60)    Object 0x606C: Actual Velocity
//            Byte 3: Subindex (usually 0)
//            Byte 47: D liu 32-bit (int32_t velocity)

            int32_t velocity = (int32_t)(
                ((uint32_t)rxData[4]) |
 8001846:	f897 3020 	ldrb.w	r3, [r7, #32]
 800184a:	461a      	mov	r2, r3
                ((uint32_t)rxData[5] << 8) |
 800184c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001850:	021b      	lsls	r3, r3, #8
                ((uint32_t)rxData[4]) |
 8001852:	431a      	orrs	r2, r3
                ((uint32_t)rxData[6] << 16) |
 8001854:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001858:	041b      	lsls	r3, r3, #16
                ((uint32_t)rxData[5] << 8) |
 800185a:	431a      	orrs	r2, r3
                ((uint32_t)rxData[7] << 24)
 800185c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001860:	061b      	lsls	r3, r3, #24
                ((uint32_t)rxData[6] << 16) |
 8001862:	4313      	orrs	r3, r2
            int32_t velocity = (int32_t)(
 8001864:	64bb      	str	r3, [r7, #72]	@ 0x48
            );
            if(nodeId==1) currentVel1=velocity;
 8001866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001868:	2b01      	cmp	r3, #1
 800186a:	d102      	bne.n	8001872 <HAL_CAN_RxFifo0MsgPendingCallback+0xd2>
 800186c:	4a63      	ldr	r2, [pc, #396]	@ (80019fc <HAL_CAN_RxFifo0MsgPendingCallback+0x25c>)
 800186e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001870:	6013      	str	r3, [r2, #0]
            if(nodeId==2) currentVel2=velocity;
 8001872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001874:	2b02      	cmp	r3, #2
 8001876:	d102      	bne.n	800187e <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
 8001878:	4a61      	ldr	r2, [pc, #388]	@ (8001a00 <HAL_CAN_RxFifo0MsgPendingCallback+0x260>)
 800187a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800187c:	6013      	str	r3, [r2, #0]
                  }
    }
    // Kim tra nu y l phn hi t node1 hoc node2 cho SDO Actual position
        if (rxHeader.StdId == 0x581 || rxHeader.StdId == 0x582) {
 800187e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001880:	f240 5281 	movw	r2, #1409	@ 0x581
 8001884:	4293      	cmp	r3, r2
 8001886:	d004      	beq.n	8001892 <HAL_CAN_RxFifo0MsgPendingCallback+0xf2>
 8001888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188a:	f240 5282 	movw	r2, #1410	@ 0x582
 800188e:	4293      	cmp	r3, r2
 8001890:	d12b      	bne.n	80018ea <HAL_CAN_RxFifo0MsgPendingCallback+0x14a>
            if (rxData[0] == 0x43 && rxData[1] == 0x64 && rxData[2] == 0x60 && rxData[3]==0x00) {
 8001892:	7f3b      	ldrb	r3, [r7, #28]
 8001894:	2b43      	cmp	r3, #67	@ 0x43
 8001896:	d128      	bne.n	80018ea <HAL_CAN_RxFifo0MsgPendingCallback+0x14a>
 8001898:	7f7b      	ldrb	r3, [r7, #29]
 800189a:	2b64      	cmp	r3, #100	@ 0x64
 800189c:	d125      	bne.n	80018ea <HAL_CAN_RxFifo0MsgPendingCallback+0x14a>
 800189e:	7fbb      	ldrb	r3, [r7, #30]
 80018a0:	2b60      	cmp	r3, #96	@ 0x60
 80018a2:	d122      	bne.n	80018ea <HAL_CAN_RxFifo0MsgPendingCallback+0x14a>
 80018a4:	7ffb      	ldrb	r3, [r7, #31]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d11f      	bne.n	80018ea <HAL_CAN_RxFifo0MsgPendingCallback+0x14a>
                int nodeId = rxHeader.StdId - 0x580;
 80018aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ac:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 80018b0:	647b      	str	r3, [r7, #68]	@ 0x44
    //            Byte 2: Index high (0x60)    Object 0x6064: Actual Position
    //            Byte 3: Subindex (usually 0)
    //            Byte 47: D liu 32-bit (int32_t velocity)

                int32_t pulse = (int32_t)(
                    ((uint32_t)rxData[4]) |
 80018b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018b6:	461a      	mov	r2, r3
                    ((uint32_t)rxData[5] << 8) |
 80018b8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80018bc:	021b      	lsls	r3, r3, #8
                    ((uint32_t)rxData[4]) |
 80018be:	431a      	orrs	r2, r3
                    ((uint32_t)rxData[6] << 16) |
 80018c0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80018c4:	041b      	lsls	r3, r3, #16
                    ((uint32_t)rxData[5] << 8) |
 80018c6:	431a      	orrs	r2, r3
                    ((uint32_t)rxData[7] << 24)
 80018c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018cc:	061b      	lsls	r3, r3, #24
                    ((uint32_t)rxData[6] << 16) |
 80018ce:	4313      	orrs	r3, r2
                int32_t pulse = (int32_t)(
 80018d0:	643b      	str	r3, [r7, #64]	@ 0x40
                );
                if(nodeId==1) currentpos1=pulse;
 80018d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d102      	bne.n	80018de <HAL_CAN_RxFifo0MsgPendingCallback+0x13e>
 80018d8:	4a4a      	ldr	r2, [pc, #296]	@ (8001a04 <HAL_CAN_RxFifo0MsgPendingCallback+0x264>)
 80018da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018dc:	6013      	str	r3, [r2, #0]
                if(nodeId==2) currentpos2=pulse;
 80018de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d102      	bne.n	80018ea <HAL_CAN_RxFifo0MsgPendingCallback+0x14a>
 80018e4:	4a48      	ldr	r2, [pc, #288]	@ (8001a08 <HAL_CAN_RxFifo0MsgPendingCallback+0x268>)
 80018e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018e8:	6013      	str	r3, [r2, #0]
           }
        }
    if ((rxHeader.StdId == 0x030) && (rxHeader.DLC == 8)) { // frame cha 2 vn tc
 80018ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ec:	2b30      	cmp	r3, #48	@ 0x30
 80018ee:	d117      	bne.n	8001920 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
 80018f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d114      	bne.n	8001920 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
    	   if (current_mode != MODE_AUTO) {
 80018f6:	4b45      	ldr	r3, [pc, #276]	@ (8001a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x26c>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	f040 80b3 	bne.w	8001a68 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>
    	        // Khng x l gi 0x013 nu khng  AUTO mode
    	        return;
    	    }
       // print_uart("oke\r\n");
        memcpy(&up_vel1, &rxData[0], 4);
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	4a42      	ldr	r2, [pc, #264]	@ (8001a10 <HAL_CAN_RxFifo0MsgPendingCallback+0x270>)
 8001906:	6013      	str	r3, [r2, #0]
        memcpy(&up_vel2, &rxData[4], 4);
 8001908:	6a3b      	ldr	r3, [r7, #32]
 800190a:	4a42      	ldr	r2, [pc, #264]	@ (8001a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x274>)
 800190c:	6013      	str	r3, [r2, #0]
        ready1 = 1; ready2 = 1;
 800190e:	4b42      	ldr	r3, [pc, #264]	@ (8001a18 <HAL_CAN_RxFifo0MsgPendingCallback+0x278>)
 8001910:	2201      	movs	r2, #1
 8001912:	701a      	strb	r2, [r3, #0]
 8001914:	4b41      	ldr	r3, [pc, #260]	@ (8001a1c <HAL_CAN_RxFifo0MsgPendingCallback+0x27c>)
 8001916:	2201      	movs	r2, #1
 8001918:	701a      	strb	r2, [r3, #0]
      can_send_request_auto = 1;   // set c gi
 800191a:	4b41      	ldr	r3, [pc, #260]	@ (8001a20 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
    }

    if ((rxHeader.StdId == 0x020) && (rxHeader.DLC == 8)) {
 8001920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001922:	2b20      	cmp	r3, #32
 8001924:	d117      	bne.n	8001956 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b6>
 8001926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001928:	2b08      	cmp	r3, #8
 800192a:	d114      	bne.n	8001956 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b6>
        uint32_t mode;
        memcpy(&mode, &rxData[0], 4);
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	61bb      	str	r3, [r7, #24]

        if (mode == 1) {  // MODE_PS2
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d106      	bne.n	8001944 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
            current_mode = MODE_PS2;
 8001936:	4b35      	ldr	r3, [pc, #212]	@ (8001a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x26c>)
 8001938:	2200      	movs	r2, #0
 800193a:	701a      	strb	r2, [r3, #0]
            mode_changed_flag = 1;   //  vng while reset tc 
 800193c:	4b39      	ldr	r3, [pc, #228]	@ (8001a24 <HAL_CAN_RxFifo0MsgPendingCallback+0x284>)
 800193e:	2201      	movs	r2, #1
 8001940:	701a      	strb	r2, [r3, #0]
 8001942:	e008      	b.n	8001956 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b6>
           // print_uart(" PS2 Mode\r\n");
        }
        else if (mode == 2) { // MODE_AUTO
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	2b02      	cmp	r3, #2
 8001948:	d105      	bne.n	8001956 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b6>
            current_mode = MODE_AUTO;
 800194a:	4b30      	ldr	r3, [pc, #192]	@ (8001a0c <HAL_CAN_RxFifo0MsgPendingCallback+0x26c>)
 800194c:	2201      	movs	r2, #1
 800194e:	701a      	strb	r2, [r3, #0]
            mode_changed_flag = 1;   //  vng while reset tc 
 8001950:	4b34      	ldr	r3, [pc, #208]	@ (8001a24 <HAL_CAN_RxFifo0MsgPendingCallback+0x284>)
 8001952:	2201      	movs	r2, #1
 8001954:	701a      	strb	r2, [r3, #0]
//
//        // Gi ln CAN ID 0x018  debug trn USB-CAN
//        send_temp_to_usbcan(driver_temp);
//    }
    //nhan lenh bat den sang 0x021
    if ((rxHeader.StdId == 0x021) && (rxHeader.DLC == 8)){
 8001956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001958:	2b21      	cmp	r3, #33	@ 0x21
 800195a:	d11f      	bne.n	800199c <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>
 800195c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800195e:	2b08      	cmp	r3, #8
 8001960:	d11c      	bne.n	800199c <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>
       	  uint32_t led;
       	memcpy(&led, &rxData[0], 4);
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	617b      	str	r3, [r7, #20]
   //    	                           (rxData[2] << 16) |
   //    	                           (rxData[3] << 24));
        static uint32_t last_led_cmd = 0xFFFFFFFF;  // Lu lnh trc  trnh x l li

           // Nu lnh mi khc lnh c th x l (trnh lp li nhiu ln)
           if (led != last_led_cmd) {
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	4b2f      	ldr	r3, [pc, #188]	@ (8001a28 <HAL_CAN_RxFifo0MsgPendingCallback+0x288>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d015      	beq.n	800199c <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>
               last_led_cmd = led;
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	4a2d      	ldr	r2, [pc, #180]	@ (8001a28 <HAL_CAN_RxFifo0MsgPendingCallback+0x288>)
 8001974:	6013      	str	r3, [r2, #0]
       	 if (led==1){  //01 00 00 00
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d106      	bne.n	800198a <HAL_CAN_RxFifo0MsgPendingCallback+0x1ea>
       		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800197c:	2201      	movs	r2, #1
 800197e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001982:	482a      	ldr	r0, [pc, #168]	@ (8001a2c <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 8001984:	f003 fa18 	bl	8004db8 <HAL_GPIO_WritePin>
 8001988:	e008      	b.n	800199c <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>

       	 }
       	 else if (led==2){// 02 00 00 00
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	2b02      	cmp	r3, #2
 800198e:	d105      	bne.n	800199c <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>
       		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001996:	4825      	ldr	r0, [pc, #148]	@ (8001a2c <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 8001998:	f003 fa0e 	bl	8004db8 <HAL_GPIO_WritePin>
       	 }
       }
    }
    //vo hiu hoa ps2 khi co vat can

    if ((rxHeader.StdId == 0x018) && (rxHeader.DLC == 8)){
 800199c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199e:	2b18      	cmp	r3, #24
 80019a0:	d114      	bne.n	80019cc <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>
 80019a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d111      	bne.n	80019cc <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>
          	  uint32_t stop;
          	memcpy(&stop, &rxData[0], 4);
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	613b      	str	r3, [r7, #16]
      //    	 mode = (int32_t)((rxData[0]) |
      //    	                           (rxData[1] << 8) |
      //    	                           (rxData[2] << 16) |
      //    	                           (rxData[3] << 24));
      if (stop==1||stop==2||stop==3){
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d005      	beq.n	80019be <HAL_CAN_RxFifo0MsgPendingCallback+0x21e>
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d002      	beq.n	80019be <HAL_CAN_RxFifo0MsgPendingCallback+0x21e>
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	d103      	bne.n	80019c6 <HAL_CAN_RxFifo0MsgPendingCallback+0x226>

    	  ps2_blocked=1;
 80019be:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <HAL_CAN_RxFifo0MsgPendingCallback+0x290>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	701a      	strb	r2, [r3, #0]
 80019c4:	e002      	b.n	80019cc <HAL_CAN_RxFifo0MsgPendingCallback+0x22c>
    	  //last_stop_update = HAL_GetTick();
      }
     // else if(stop==0) ps2_blocked=0;
      else ps2_blocked=0;
 80019c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <HAL_CAN_RxFifo0MsgPendingCallback+0x290>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]
    }
    if (rxHeader.StdId == 0x050 && rxHeader.DLC == 8)
 80019cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ce:	2b50      	cmp	r3, #80	@ 0x50
 80019d0:	d135      	bne.n	8001a3e <HAL_CAN_RxFifo0MsgPendingCallback+0x29e>
 80019d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019d4:	2b08      	cmp	r3, #8
 80019d6:	d132      	bne.n	8001a3e <HAL_CAN_RxFifo0MsgPendingCallback+0x29e>
       {
    	 uint32_t request;
    	 memcpy(&request, &rxData[0], 4);
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	60fb      	str	r3, [r7, #12]
    	 if(request==1) can_send_request = 1;   // set c gi
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d12a      	bne.n	8001a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x298>
 80019e2:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <HAL_CAN_RxFifo0MsgPendingCallback+0x294>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
 80019e8:	e029      	b.n	8001a3e <HAL_CAN_RxFifo0MsgPendingCallback+0x29e>
 80019ea:	bf00      	nop
 80019ec:	200001f4 	.word	0x200001f4
 80019f0:	200001f8 	.word	0x200001f8
 80019f4:	200004dc 	.word	0x200004dc
 80019f8:	200004d8 	.word	0x200004d8
 80019fc:	200004c4 	.word	0x200004c4
 8001a00:	200004c8 	.word	0x200004c8
 8001a04:	200004cc 	.word	0x200004cc
 8001a08:	200004d0 	.word	0x200004d0
 8001a0c:	20000444 	.word	0x20000444
 8001a10:	200004bc 	.word	0x200004bc
 8001a14:	200004c0 	.word	0x200004c0
 8001a18:	200004d4 	.word	0x200004d4
 8001a1c:	200004d5 	.word	0x200004d5
 8001a20:	200004e2 	.word	0x200004e2
 8001a24:	200004e0 	.word	0x200004e0
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	40020400 	.word	0x40020400
 8001a30:	200004df 	.word	0x200004df
 8001a34:	200004e1 	.word	0x200004e1
    	 else can_send_request=0;
 8001a38:	4b0d      	ldr	r3, [pc, #52]	@ (8001a70 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	701a      	strb	r2, [r3, #0]
       }
    //yu cu xoay
    if ((rxHeader.StdId == 0x040) && (rxHeader.DLC == 8)){
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	2b40      	cmp	r3, #64	@ 0x40
 8001a42:	d112      	bne.n	8001a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x2ca>
 8001a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a46:	2b08      	cmp	r3, #8
 8001a48:	d10f      	bne.n	8001a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x2ca>
          uint32_t rotate;
          memcpy(&rotate, &rxData[0], 4);
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	60bb      	str	r3, [r7, #8]
         if (rotate>0){
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d00a      	beq.n	8001a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x2ca>
        	 angle_degree=rotate;
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d4>)
 8001a5a:	601a      	str	r2, [r3, #0]
        	 mode_rotate=1;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8001a5e:	2201      	movs	r2, #1
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	e002      	b.n	8001a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x2ca>
        return;
 8001a64:	bf00      	nop
 8001a66:	e000      	b.n	8001a6a <HAL_CAN_RxFifo0MsgPendingCallback+0x2ca>
    	        return;
 8001a68:	bf00      	nop
         }
       }
}
 8001a6a:	3758      	adds	r7, #88	@ 0x58
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	200004e1 	.word	0x200004e1
 8001a74:	200004e4 	.word	0x200004e4
 8001a78:	200004e8 	.word	0x200004e8

08001a7c <send_vel_can>:
void send_vel_can(int32_t vel1, int32_t vel2) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08c      	sub	sp, #48	@ 0x30
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8];

    // ===== Gii hn tn sut gi: mi 20ms mt ln (50Hz) =====
    if (HAL_GetTick() - last_tick < 10) return;
 8001a86:	f001 fe8b 	bl	80037a0 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	4b22      	ldr	r3, [pc, #136]	@ (8001b18 <send_vel_can+0x9c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b09      	cmp	r3, #9
 8001a94:	d93c      	bls.n	8001b10 <send_vel_can+0x94>
    last_tick = HAL_GetTick();
 8001a96:	f001 fe83 	bl	80037a0 <HAL_GetTick>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	4a1e      	ldr	r2, [pc, #120]	@ (8001b18 <send_vel_can+0x9c>)
 8001a9e:	6013      	str	r3, [r2, #0]

    // ===== Header CAN =====
    TxHeader.StdId = 0x011;   // ID c nh
 8001aa0:	2311      	movs	r3, #17
 8001aa2:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC   = 8;       // 8 byte (vel1 + vel2)
 8001aa4:	2308      	movs	r3, #8
 8001aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE   = CAN_ID_STD;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	623b      	str	r3, [r7, #32]
    TxHeader.RTR   = CAN_RTR_DATA;
 8001aac:	2300      	movs	r3, #0
 8001aae:	627b      	str	r3, [r7, #36]	@ 0x24

    // ===== ng gi vel1 =====
    data[0] = (uint8_t)(vel1 & 0xFF);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)((vel1 >> 8) & 0xFF);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	121b      	asrs	r3, r3, #8
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	737b      	strb	r3, [r7, #13]
    data[2] = (uint8_t)((vel1 >> 16) & 0xFF);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	141b      	asrs	r3, r3, #16
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	73bb      	strb	r3, [r7, #14]
    data[3] = (uint8_t)((vel1 >> 24) & 0xFF);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	161b      	asrs	r3, r3, #24
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	73fb      	strb	r3, [r7, #15]

    // ===== ng gi vel2 =====
    data[4] = (uint8_t)(vel2 & 0xFF);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	743b      	strb	r3, [r7, #16]
    data[5] = (uint8_t)((vel2 >> 8) & 0xFF);
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	121b      	asrs	r3, r3, #8
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	747b      	strb	r3, [r7, #17]
    data[6] = (uint8_t)((vel2 >> 16) & 0xFF);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	141b      	asrs	r3, r3, #16
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	74bb      	strb	r3, [r7, #18]
    data[7] = (uint8_t)((vel2 >> 24) & 0xFF);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	161b      	asrs	r3, r3, #24
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	74fb      	strb	r3, [r7, #19]

    // ===== Gi nu Mailbox rnh =====
    if (CAN_SendNonBlocking(&hcan2, &TxHeader, data, &txMailbox) == HAL_OK) {
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	f107 020c 	add.w	r2, r7, #12
 8001af4:	f107 0118 	add.w	r1, r7, #24
 8001af8:	4808      	ldr	r0, [pc, #32]	@ (8001b1c <send_vel_can+0xa0>)
 8001afa:	f7ff fa01 	bl	8000f00 <CAN_SendNonBlocking>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d106      	bne.n	8001b12 <send_vel_can+0x96>
        count_send_vel_can++;
 8001b04:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <send_vel_can+0xa4>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	4a05      	ldr	r2, [pc, #20]	@ (8001b20 <send_vel_can+0xa4>)
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	e000      	b.n	8001b12 <send_vel_can+0x96>
    if (HAL_GetTick() - last_tick < 10) return;
 8001b10:	bf00      	nop
    } else {

    }
}
 8001b12:	3730      	adds	r7, #48	@ 0x30
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	200004f8 	.word	0x200004f8
 8001b1c:	200001fc 	.word	0x200001fc
 8001b20:	20000454 	.word	0x20000454

08001b24 <request_actual_velocity>:
	    CAN_SendNonBlocking(&hcan2, &TxHeader, data, &txMailbox);
	    HAL_Delay(2);
}
// => sau  gi update_vel(1,vel1,true,50000, 150000) ->  cp nht vn tc n driver v motor 1
// => sau  gi update_vel(2,vel2,true,50000, 150000) ->  cp nht vn tc n driver v motor 2
void request_actual_velocity(uint8_t nodeId) {
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08c      	sub	sp, #48	@ 0x30
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
    CAN_TxHeaderTypeDef tx;
    uint8_t txData[8] = {0x40, 0x6C, 0x60, 0x00, 0, 0, 0, 0};
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <request_actual_velocity+0x40>)
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
    uint32_t txMailbox;

    tx.StdId = 0x600 + nodeId;
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8001b3c:	61bb      	str	r3, [r7, #24]
    tx.IDE = CAN_ID_STD;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	623b      	str	r3, [r7, #32]
    tx.RTR = CAN_RTR_DATA;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
    tx.DLC = 8;
 8001b46:	2308      	movs	r3, #8
 8001b48:	62bb      	str	r3, [r7, #40]	@ 0x28

    CAN_SendNonBlocking(&hcan2, &tx, txData, &txMailbox);
 8001b4a:	f107 030c 	add.w	r3, r7, #12
 8001b4e:	f107 0210 	add.w	r2, r7, #16
 8001b52:	f107 0118 	add.w	r1, r7, #24
 8001b56:	4804      	ldr	r0, [pc, #16]	@ (8001b68 <request_actual_velocity+0x44>)
 8001b58:	f7ff f9d2 	bl	8000f00 <CAN_SendNonBlocking>
}
 8001b5c:	bf00      	nop
 8001b5e:	3730      	adds	r7, #48	@ 0x30
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	00606c40 	.word	0x00606c40
 8001b68:	200001fc 	.word	0x200001fc

08001b6c <request_actual_position>:
void request_actual_position(uint8_t nodeId) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08c      	sub	sp, #48	@ 0x30
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	71fb      	strb	r3, [r7, #7]
    CAN_TxHeaderTypeDef tx;
    uint32_t txMailbox;

    uint8_t txData[8] = {
 8001b76:	4b0d      	ldr	r3, [pc, #52]	@ (8001bac <request_actual_position+0x40>)
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	613b      	str	r3, [r7, #16]
        0x64, 0x60, // Index = 0x6064
        0x00,       // Subindex
        0x00, 0x00, 0x00, 0x00
    };

    tx.StdId = 0x600 + nodeId;
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8001b84:	61bb      	str	r3, [r7, #24]
    tx.IDE = CAN_ID_STD;
 8001b86:	2300      	movs	r3, #0
 8001b88:	623b      	str	r3, [r7, #32]
    tx.RTR = CAN_RTR_DATA;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    tx.DLC = 8;
 8001b8e:	2308      	movs	r3, #8
 8001b90:	62bb      	str	r3, [r7, #40]	@ 0x28

    CAN_SendNonBlocking(&hcan2, &tx, txData, &txMailbox);
 8001b92:	f107 0314 	add.w	r3, r7, #20
 8001b96:	f107 020c 	add.w	r2, r7, #12
 8001b9a:	f107 0118 	add.w	r1, r7, #24
 8001b9e:	4804      	ldr	r0, [pc, #16]	@ (8001bb0 <request_actual_position+0x44>)
 8001ba0:	f7ff f9ae 	bl	8000f00 <CAN_SendNonBlocking>
}
 8001ba4:	bf00      	nop
 8001ba6:	3730      	adds	r7, #48	@ 0x30
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	00606440 	.word	0x00606440
 8001bb0:	200001fc 	.word	0x200001fc

08001bb4 <HAL_CAN_TxMailbox0CompleteCallback>:

    uint32_t txMailbox;
    CAN_SendNonBlocking(&hcan2, &txHeader, txData, &txMailbox);
}

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN2) {
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a06      	ldr	r2, [pc, #24]	@ (8001bdc <HAL_CAN_TxMailbox0CompleteCallback+0x28>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d104      	bne.n	8001bd0 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>
        can2_tx_success++;
 8001bc6:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	4a04      	ldr	r2, [pc, #16]	@ (8001be0 <HAL_CAN_TxMailbox0CompleteCallback+0x2c>)
 8001bce:	6013      	str	r3, [r2, #0]
    }
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	40006800 	.word	0x40006800
 8001be0:	20000470 	.word	0x20000470

08001be4 <HAL_CAN_TxMailbox1CompleteCallback>:
void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN2) {
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a06      	ldr	r2, [pc, #24]	@ (8001c0c <HAL_CAN_TxMailbox1CompleteCallback+0x28>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d104      	bne.n	8001c00 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>
        can2_tx_success++;
 8001bf6:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	4a04      	ldr	r2, [pc, #16]	@ (8001c10 <HAL_CAN_TxMailbox1CompleteCallback+0x2c>)
 8001bfe:	6013      	str	r3, [r2, #0]
    }
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	40006800 	.word	0x40006800
 8001c10:	20000470 	.word	0x20000470

08001c14 <HAL_CAN_TxMailbox2CompleteCallback>:
void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
    if (hcan->Instance == CAN2) {
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a06      	ldr	r2, [pc, #24]	@ (8001c3c <HAL_CAN_TxMailbox2CompleteCallback+0x28>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d104      	bne.n	8001c30 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>
        can2_tx_success++;
 8001c26:	4b06      	ldr	r3, [pc, #24]	@ (8001c40 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	4a04      	ldr	r2, [pc, #16]	@ (8001c40 <HAL_CAN_TxMailbox2CompleteCallback+0x2c>)
 8001c2e:	6013      	str	r3, [r2, #0]
    }
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	40006800 	.word	0x40006800
 8001c40:	20000470 	.word	0x20000470

08001c44 <HAL_CAN_ErrorCallback>:

static uint8_t can_recover_attempts = 0;

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b0a4      	sub	sp, #144	@ 0x90
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
    uint32_t err = hcan->ErrorCode;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    if (err == HAL_CAN_ERROR_NONE) return;
 8001c54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 8098 	beq.w	8001d8e <HAL_CAN_ErrorCallback+0x14a>

    char msg[128];
    sprintf(msg, " CAN Error: 0x%08lX\r\n", err);
 8001c5e:	f107 030c 	add.w	r3, r7, #12
 8001c62:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001c66:	494c      	ldr	r1, [pc, #304]	@ (8001d98 <HAL_CAN_ErrorCallback+0x154>)
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f006 f9e9 	bl	8008040 <siprintf>

    // --- Nhm li nghim trng cn reset CAN ---
    if (err & (HAL_CAN_ERROR_BOF |
 8001c6e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001c72:	4b4a      	ldr	r3, [pc, #296]	@ (8001d9c <HAL_CAN_ErrorCallback+0x158>)
 8001c74:	4013      	ands	r3, r2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d01c      	beq.n	8001cb4 <HAL_CAN_ErrorCallback+0x70>
               HAL_CAN_ERROR_ACK |
               HAL_CAN_ERROR_TX_TERR0 | HAL_CAN_ERROR_TX_TERR1 | HAL_CAN_ERROR_TX_TERR2 |
               HAL_CAN_ERROR_RX_FOV0 | HAL_CAN_ERROR_RX_FOV1))
    {
        can_recover_attempts++;
 8001c7a:	4b49      	ldr	r3, [pc, #292]	@ (8001da0 <HAL_CAN_ErrorCallback+0x15c>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	4b47      	ldr	r3, [pc, #284]	@ (8001da0 <HAL_CAN_ErrorCallback+0x15c>)
 8001c84:	701a      	strb	r2, [r3, #0]

        HAL_CAN_Stop(hcan);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f001 fffa 	bl	8003c80 <HAL_CAN_Stop>
        HAL_CAN_DeInit(hcan);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f001 feb2 	bl	80039f6 <HAL_CAN_DeInit>
        HAL_CAN_Init(hcan);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f001 fdb4 	bl	8003800 <HAL_CAN_Init>
        HAL_CAN_Start(hcan);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f001 ffad 	bl	8003bf8 <HAL_CAN_Start>

        HAL_CAN_ActivateNotification(hcan,
 8001c9e:	f44f 410f 	mov.w	r1, #36608	@ 0x8f00
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f002 fa5c 	bl	8004160 <HAL_CAN_ActivateNotification>
            CAN_IT_ERROR_WARNING | CAN_IT_ERROR_PASSIVE |
            CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE | CAN_IT_ERROR);

        if (can_recover_attempts >= 3) {
 8001ca8:	4b3d      	ldr	r3, [pc, #244]	@ (8001da0 <HAL_CAN_ErrorCallback+0x15c>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d901      	bls.n	8001cb4 <HAL_CAN_ErrorCallback+0x70>
            NVIC_SystemReset();
 8001cb0:	f7ff f910 	bl	8000ed4 <__NVIC_SystemReset>
        }
    }

    // --- Cc li nh: ch log ---
    if (err & HAL_CAN_ERROR_EWG)  printf("CAN Warning Error\r\n");
 8001cb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d002      	beq.n	8001cc6 <HAL_CAN_ErrorCallback+0x82>
 8001cc0:	4838      	ldr	r0, [pc, #224]	@ (8001da4 <HAL_CAN_ErrorCallback+0x160>)
 8001cc2:	f006 f97f 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_EPV)  printf("CAN Passive Error\r\n");
 8001cc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d002      	beq.n	8001cd8 <HAL_CAN_ErrorCallback+0x94>
 8001cd2:	4835      	ldr	r0, [pc, #212]	@ (8001da8 <HAL_CAN_ErrorCallback+0x164>)
 8001cd4:	f006 f976 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_STF)  printf("CAN Stuff Error\r\n");
 8001cd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <HAL_CAN_ErrorCallback+0xa6>
 8001ce4:	4831      	ldr	r0, [pc, #196]	@ (8001dac <HAL_CAN_ErrorCallback+0x168>)
 8001ce6:	f006 f96d 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_FOR)  printf("CAN Form Error\r\n");
 8001cea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001cee:	f003 0310 	and.w	r3, r3, #16
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d002      	beq.n	8001cfc <HAL_CAN_ErrorCallback+0xb8>
 8001cf6:	482e      	ldr	r0, [pc, #184]	@ (8001db0 <HAL_CAN_ErrorCallback+0x16c>)
 8001cf8:	f006 f964 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_BR)   printf("CAN Bit Recessive Error\r\n");
 8001cfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <HAL_CAN_ErrorCallback+0xca>
 8001d08:	482a      	ldr	r0, [pc, #168]	@ (8001db4 <HAL_CAN_ErrorCallback+0x170>)
 8001d0a:	f006 f95b 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_BD)   printf("CAN Bit Dominant Error\r\n");
 8001d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d002      	beq.n	8001d20 <HAL_CAN_ErrorCallback+0xdc>
 8001d1a:	4827      	ldr	r0, [pc, #156]	@ (8001db8 <HAL_CAN_ErrorCallback+0x174>)
 8001d1c:	f006 f952 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_CRC)  printf("CAN CRC Error\r\n");
 8001d20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d002      	beq.n	8001d32 <HAL_CAN_ErrorCallback+0xee>
 8001d2c:	4823      	ldr	r0, [pc, #140]	@ (8001dbc <HAL_CAN_ErrorCallback+0x178>)
 8001d2e:	f006 f949 	bl	8007fc4 <puts>

    // --- Timeout & init errors ---
    if (err & HAL_CAN_ERROR_TIMEOUT)        printf("CAN Timeout Error\r\n");
 8001d32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d002      	beq.n	8001d44 <HAL_CAN_ErrorCallback+0x100>
 8001d3e:	4820      	ldr	r0, [pc, #128]	@ (8001dc0 <HAL_CAN_ErrorCallback+0x17c>)
 8001d40:	f006 f940 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_NOT_INITIALIZED)printf("CAN Not Init Error\r\n");
 8001d44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d002      	beq.n	8001d56 <HAL_CAN_ErrorCallback+0x112>
 8001d50:	481c      	ldr	r0, [pc, #112]	@ (8001dc4 <HAL_CAN_ErrorCallback+0x180>)
 8001d52:	f006 f937 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_NOT_READY)      printf("CAN Not Ready Error\r\n");
 8001d56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <HAL_CAN_ErrorCallback+0x124>
 8001d62:	4819      	ldr	r0, [pc, #100]	@ (8001dc8 <HAL_CAN_ErrorCallback+0x184>)
 8001d64:	f006 f92e 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_NOT_STARTED)    printf("CAN Not Started Error\r\n");
 8001d68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d002      	beq.n	8001d7a <HAL_CAN_ErrorCallback+0x136>
 8001d74:	4815      	ldr	r0, [pc, #84]	@ (8001dcc <HAL_CAN_ErrorCallback+0x188>)
 8001d76:	f006 f925 	bl	8007fc4 <puts>
    if (err & HAL_CAN_ERROR_PARAM)          printf("CAN Parameter Error\r\n");
 8001d7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001d7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d004      	beq.n	8001d90 <HAL_CAN_ErrorCallback+0x14c>
 8001d86:	4812      	ldr	r0, [pc, #72]	@ (8001dd0 <HAL_CAN_ErrorCallback+0x18c>)
 8001d88:	f006 f91c 	bl	8007fc4 <puts>
 8001d8c:	e000      	b.n	8001d90 <HAL_CAN_ErrorCallback+0x14c>
    if (err == HAL_CAN_ERROR_NONE) return;
 8001d8e:	bf00      	nop
}
 8001d90:	3790      	adds	r7, #144	@ 0x90
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	0800a4d8 	.word	0x0800a4d8
 8001d9c:	00015624 	.word	0x00015624
 8001da0:	200004e9 	.word	0x200004e9
 8001da4:	0800a4f4 	.word	0x0800a4f4
 8001da8:	0800a508 	.word	0x0800a508
 8001dac:	0800a51c 	.word	0x0800a51c
 8001db0:	0800a530 	.word	0x0800a530
 8001db4:	0800a540 	.word	0x0800a540
 8001db8:	0800a55c 	.word	0x0800a55c
 8001dbc:	0800a574 	.word	0x0800a574
 8001dc0:	0800a584 	.word	0x0800a584
 8001dc4:	0800a598 	.word	0x0800a598
 8001dc8:	0800a5ac 	.word	0x0800a5ac
 8001dcc:	0800a5c4 	.word	0x0800a5c4
 8001dd0:	0800a5dc 	.word	0x0800a5dc

08001dd4 <change_mode>:
	 int32_t vel1 = 0, vel2 = 0;
	 void change_mode(PS2_Data ps2)
	 {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	463b      	mov	r3, r7
 8001ddc:	e883 0003 	stmia.w	r3, {r0, r1}
	     static bool pre_select = false;
	     static uint32_t last_press_time = 0;
	     static uint8_t press_count = 0;

	     bool select_now = !(ps2.buttons & BTN_SELECT);
 8001de0:	883b      	ldrh	r3, [r7, #0]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	bf0c      	ite	eq
 8001dea:	2301      	moveq	r3, #1
 8001dec:	2300      	movne	r3, #0
 8001dee:	73fb      	strb	r3, [r7, #15]
	     uint32_t now = HAL_GetTick();
 8001df0:	f001 fcd6 	bl	80037a0 <HAL_GetTick>
 8001df4:	60b8      	str	r0, [r7, #8]

	     // pht hin nhn mi (t th -> nhn)
	     if (select_now && !pre_select && (now - last_press_time > 300)) {
 8001df6:	7bfb      	ldrb	r3, [r7, #15]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d035      	beq.n	8001e68 <change_mode+0x94>
 8001dfc:	4b1e      	ldr	r3, [pc, #120]	@ (8001e78 <change_mode+0xa4>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	f083 0301 	eor.w	r3, r3, #1
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d02e      	beq.n	8001e68 <change_mode+0x94>
 8001e0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e7c <change_mode+0xa8>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001e16:	d927      	bls.n	8001e68 <change_mode+0x94>
	         last_press_time = now;
 8001e18:	4a18      	ldr	r2, [pc, #96]	@ (8001e7c <change_mode+0xa8>)
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	6013      	str	r3, [r2, #0]
	         press_count++;
 8001e1e:	4b18      	ldr	r3, [pc, #96]	@ (8001e80 <change_mode+0xac>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	3301      	adds	r3, #1
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4b16      	ldr	r3, [pc, #88]	@ (8001e80 <change_mode+0xac>)
 8001e28:	701a      	strb	r2, [r3, #0]

	         if (press_count >= 3) {
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <change_mode+0xac>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d91a      	bls.n	8001e68 <change_mode+0x94>
	             press_count = 0;
 8001e32:	4b13      	ldr	r3, [pc, #76]	@ (8001e80 <change_mode+0xac>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	701a      	strb	r2, [r3, #0]

	             // ---- i mode ----
	             if (current_mode == MODE_AUTO) {
 8001e38:	4b12      	ldr	r3, [pc, #72]	@ (8001e84 <change_mode+0xb0>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d109      	bne.n	8001e56 <change_mode+0x82>
	                 current_mode = MODE_PS2;
 8001e42:	4b10      	ldr	r3, [pc, #64]	@ (8001e84 <change_mode+0xb0>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
	                 vel1 = 0;
 8001e48:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <change_mode+0xb4>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
	                 vel2 = 0;
 8001e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e8c <change_mode+0xb8>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	e008      	b.n	8001e68 <change_mode+0x94>

	             } else {
	                 current_mode = MODE_AUTO;
 8001e56:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <change_mode+0xb0>)
 8001e58:	2201      	movs	r2, #1
 8001e5a:	701a      	strb	r2, [r3, #0]
	                 vel1 = 0;
 8001e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <change_mode+0xb4>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
	                 vel2 = 0;
 8001e62:	4b0a      	ldr	r3, [pc, #40]	@ (8001e8c <change_mode+0xb8>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]

	             }
	         }
	     }

	     pre_select = select_now;
 8001e68:	4a03      	ldr	r2, [pc, #12]	@ (8001e78 <change_mode+0xa4>)
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	7013      	strb	r3, [r2, #0]
	 }
 8001e6e:	bf00      	nop
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	200004fc 	.word	0x200004fc
 8001e7c:	20000500 	.word	0x20000500
 8001e80:	20000504 	.word	0x20000504
 8001e84:	20000444 	.word	0x20000444
 8001e88:	200004ec 	.word	0x200004ec
 8001e8c:	200004f0 	.word	0x200004f0

08001e90 <rotate_mode>:
//		send_velocity_rpdo(2, 0, true, 50000, 150000);
//		send_sync_frame();
//}

void rotate_mode(uint32_t angle_degree)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b09c      	sub	sp, #112	@ 0x70
 8001e94:	af02      	add	r7, sp, #8
 8001e96:	6078      	str	r0, [r7, #4]
    // Ch cho php quay 1 ln duy nht
	static bool busy = false;
    if (busy) return;
 8001e98:	4b4a      	ldr	r3, [pc, #296]	@ (8001fc4 <rotate_mode+0x134>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f040 808d 	bne.w	8001fbc <rotate_mode+0x12c>
    busy = true;
 8001ea2:	4b48      	ldr	r3, [pc, #288]	@ (8001fc4 <rotate_mode+0x134>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	701a      	strb	r2, [r3, #0]

    // Tnh s pulse cn quay (1 vng trc ra = 18000 pulse)
    int32_t target_pulse = (int32_t)( (angle_degree / 360.0f) *27500.0f*20.0f);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	ee07 3a90 	vmov	s15, r3
 8001eae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eb2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8001fc8 <rotate_mode+0x138>
 8001eb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eba:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001fcc <rotate_mode+0x13c>
 8001ebe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ec2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001ec6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ece:	ee17 3a90 	vmov	r3, s15
 8001ed2:	65fb      	str	r3, [r7, #92]	@ 0x5c

    // Lu v tr ban u
    int32_t start_pulse1 = currentpos1;
 8001ed4:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd0 <rotate_mode+0x140>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	65bb      	str	r3, [r7, #88]	@ 0x58
    int32_t start_pulse2 = currentpos2;
 8001eda:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd4 <rotate_mode+0x144>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	657b      	str	r3, [r7, #84]	@ 0x54

    // Vn tc quay (40000 = 4000 rpm, 80000 = 8000 rpm  ty bn chnh)
    int32_t vel = 40000;   // <-- chnh tc   y
 8001ee0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8001ee4:	653b      	str	r3, [r7, #80]	@ 0x50
    // Bt u quay (cng chiu)
    send_velocity_rpdo(1,  vel, true, 50000, 150000);
 8001ee6:	4b3c      	ldr	r3, [pc, #240]	@ (8001fd8 <rotate_mode+0x148>)
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001eee:	2201      	movs	r2, #1
 8001ef0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001ef2:	2001      	movs	r0, #1
 8001ef4:	f7ff fbe0 	bl	80016b8 <send_velocity_rpdo>
    send_velocity_rpdo(2,  vel, true, 50000, 150000);
 8001ef8:	4b37      	ldr	r3, [pc, #220]	@ (8001fd8 <rotate_mode+0x148>)
 8001efa:	9300      	str	r3, [sp, #0]
 8001efc:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001f00:	2201      	movs	r2, #1
 8001f02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001f04:	2002      	movs	r0, #2
 8001f06:	f7ff fbd7 	bl	80016b8 <send_velocity_rpdo>
    send_sync_frame();
 8001f0a:	f7ff fbb3 	bl	8001674 <send_sync_frame>

//    print_uart("Bat dau quay goc...\r\n");

    uint32_t last_check = HAL_GetTick();
 8001f0e:	f001 fc47 	bl	80037a0 <HAL_GetTick>
 8001f12:	6678      	str	r0, [r7, #100]	@ 0x64

    // VNG LP BLOCKING  NHNG CHY RT NHANH, CH TN TI TRONG LC QUAY
    while (1)
    {
        if (HAL_GetTick() - last_check >= 10)
 8001f14:	f001 fc44 	bl	80037a0 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b09      	cmp	r3, #9
 8001f20:	d945      	bls.n	8001fae <rotate_mode+0x11e>
        {
            last_check = HAL_GetTick();
 8001f22:	f001 fc3d 	bl	80037a0 <HAL_GetTick>
 8001f26:	6678      	str	r0, [r7, #100]	@ 0x64

            int32_t delta1 = abs(currentpos1 - start_pulse1);
 8001f28:	4b29      	ldr	r3, [pc, #164]	@ (8001fd0 <rotate_mode+0x140>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	bfb8      	it	lt
 8001f34:	425b      	neglt	r3, r3
 8001f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
            int32_t delta2 = abs(currentpos2 - start_pulse2);
 8001f38:	4b26      	ldr	r3, [pc, #152]	@ (8001fd4 <rotate_mode+0x144>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	bfb8      	it	lt
 8001f44:	425b      	neglt	r3, r3
 8001f46:	64bb      	str	r3, [r7, #72]	@ 0x48
            char msg[64];
            sprintf(msg, "delta: %ld, %ld \r\n", delta1, delta2);
 8001f48:	f107 0008 	add.w	r0, r7, #8
 8001f4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f50:	4922      	ldr	r1, [pc, #136]	@ (8001fdc <rotate_mode+0x14c>)
 8001f52:	f006 f875 	bl	8008040 <siprintf>
            print_uart(msg);
 8001f56:	f107 0308 	add.w	r3, r7, #8
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff f810 	bl	8000f80 <print_uart>
            //  GC  DNG NGAY
            if (delta1 >= target_pulse || delta2 >= target_pulse)
 8001f60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f64:	429a      	cmp	r2, r3
 8001f66:	da03      	bge.n	8001f70 <rotate_mode+0xe0>
 8001f68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001f6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	db1e      	blt.n	8001fae <rotate_mode+0x11e>
            {
            	for(int i=0; i<15;i++){
 8001f70:	2300      	movs	r3, #0
 8001f72:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f74:	e014      	b.n	8001fa0 <rotate_mode+0x110>
            		  send_velocity_rpdo(1, 0, true, 200000, 200000);  // decel nhanh  dng gn
 8001f76:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe0 <rotate_mode+0x150>)
 8001f78:	9300      	str	r3, [sp, #0]
 8001f7a:	4b19      	ldr	r3, [pc, #100]	@ (8001fe0 <rotate_mode+0x150>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	2100      	movs	r1, #0
 8001f80:	2001      	movs	r0, #1
 8001f82:	f7ff fb99 	bl	80016b8 <send_velocity_rpdo>
            		  send_velocity_rpdo(2, 0, true, 200000, 200000);
 8001f86:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <rotate_mode+0x150>)
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	4b15      	ldr	r3, [pc, #84]	@ (8001fe0 <rotate_mode+0x150>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	2100      	movs	r1, #0
 8001f90:	2002      	movs	r0, #2
 8001f92:	f7ff fb91 	bl	80016b8 <send_velocity_rpdo>
            		  send_sync_frame();
 8001f96:	f7ff fb6d 	bl	8001674 <send_sync_frame>
            	for(int i=0; i<15;i++){
 8001f9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001fa0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001fa2:	2b0e      	cmp	r3, #14
 8001fa4:	dde7      	ble.n	8001f76 <rotate_mode+0xe6>
            // Quan trng: vn phi gi request_actual_position  cp nht currentpos1/2
        request_actual_position(1);
        request_actual_position(2);
    }

    busy = false;  // Cho php quay ln tip theo
 8001fa6:	4b07      	ldr	r3, [pc, #28]	@ (8001fc4 <rotate_mode+0x134>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
 8001fac:	e007      	b.n	8001fbe <rotate_mode+0x12e>
        request_actual_position(1);
 8001fae:	2001      	movs	r0, #1
 8001fb0:	f7ff fddc 	bl	8001b6c <request_actual_position>
        request_actual_position(2);
 8001fb4:	2002      	movs	r0, #2
 8001fb6:	f7ff fdd9 	bl	8001b6c <request_actual_position>
        if (HAL_GetTick() - last_check >= 10)
 8001fba:	e7ab      	b.n	8001f14 <rotate_mode+0x84>
    if (busy) return;
 8001fbc:	bf00      	nop
}
 8001fbe:	3768      	adds	r7, #104	@ 0x68
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	20000505 	.word	0x20000505
 8001fc8:	43b40000 	.word	0x43b40000
 8001fcc:	46d6d800 	.word	0x46d6d800
 8001fd0:	200004cc 	.word	0x200004cc
 8001fd4:	200004d0 	.word	0x200004d0
 8001fd8:	000249f0 	.word	0x000249f0
 8001fdc:	0800a5f4 	.word	0x0800a5f4
 8001fe0:	00030d40 	.word	0x00030d40

08001fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b09c      	sub	sp, #112	@ 0x70
 8001fe8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fea:	f001 fb73 	bl	80036d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fee:	f000 fb4d 	bl	800268c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ff2:	f000 fd65 	bl	8002ac0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ff6:	f000 fbe9 	bl	80027cc <MX_I2C1_Init>
  MX_SPI1_Init();
 8001ffa:	f000 fc43 	bl	8002884 <MX_SPI1_Init>
  MX_TIM14_Init();
 8001ffe:	f000 fd03 	bl	8002a08 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8002002:	f000 fd25 	bl	8002a50 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002006:	f000 fc73 	bl	80028f0 <MX_TIM1_Init>
  MX_I2C3_Init();
 800200a:	f000 fc0d 	bl	8002828 <MX_I2C3_Init>
  MX_CAN2_Init();
 800200e:	f000 fba7 	bl	8002760 <MX_CAN2_Init>
  MX_TIM8_Init();
 8002012:	f000 fcbd 	bl	8002990 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8002016:	48ba      	ldr	r0, [pc, #744]	@ (8002300 <main+0x31c>)
 8002018:	f004 f964 	bl	80062e4 <HAL_TIM_Base_Start>
    // === Cu hnh CAN filter ===
    HAL_CAN_Start(&hcan2);
 800201c:	48b9      	ldr	r0, [pc, #740]	@ (8002304 <main+0x320>)
 800201e:	f001 fdeb 	bl	8003bf8 <HAL_CAN_Start>
    set_drive_mode(3,1);  set_drive_mode(3,2);
 8002022:	2101      	movs	r1, #1
 8002024:	2003      	movs	r0, #3
 8002026:	f7fe ffc1 	bl	8000fac <set_drive_mode>
 800202a:	2102      	movs	r1, #2
 800202c:	2003      	movs	r0, #3
 800202e:	f7fe ffbd 	bl	8000fac <set_drive_mode>
    remap_rpdo1_for_velocity(1); remap_rpdo1_for_velocity(2);
 8002032:	2001      	movs	r0, #1
 8002034:	f7ff fa46 	bl	80014c4 <remap_rpdo1_for_velocity>
 8002038:	2002      	movs	r0, #2
 800203a:	f7ff fa43 	bl	80014c4 <remap_rpdo1_for_velocity>

	CAN_FilterTypeDef filter;
    filter.FilterActivation = CAN_FILTER_ENABLE;
 800203e:	2301      	movs	r3, #1
 8002040:	637b      	str	r3, [r7, #52]	@ 0x34
    filter.FilterBank = 14;
 8002042:	230e      	movs	r3, #14
 8002044:	62bb      	str	r3, [r7, #40]	@ 0x28
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002046:	2300      	movs	r3, #0
 8002048:	627b      	str	r3, [r7, #36]	@ 0x24
    filter.FilterIdHigh = 0x0000;
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
    filter.FilterIdLow = 0;
 800204e:	2300      	movs	r3, #0
 8002050:	61bb      	str	r3, [r7, #24]
    filter.FilterMaskIdHigh = 0x0000;
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
    filter.FilterMaskIdLow = 0;
 8002056:	2300      	movs	r3, #0
 8002058:	623b      	str	r3, [r7, #32]
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800205a:	2300      	movs	r3, #0
 800205c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 800205e:	2301      	movs	r3, #1
 8002060:	633b      	str	r3, [r7, #48]	@ 0x30
    filter.SlaveStartFilterBank = 14;
 8002062:	230e      	movs	r3, #14
 8002064:	63bb      	str	r3, [r7, #56]	@ 0x38
    HAL_CAN_ConfigFilter(&hcan2, &filter);
 8002066:	f107 0314 	add.w	r3, r7, #20
 800206a:	4619      	mov	r1, r3
 800206c:	48a5      	ldr	r0, [pc, #660]	@ (8002304 <main+0x320>)
 800206e:	f001 fce5 	bl	8003a3c <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan2);
 8002072:	48a4      	ldr	r0, [pc, #656]	@ (8002304 <main+0x320>)
 8002074:	f001 fdc0 	bl	8003bf8 <HAL_CAN_Start>
//HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);

HAL_CAN_ActivateNotification(&hcan2,
 8002078:	f648 7102 	movw	r1, #36610	@ 0x8f02
 800207c:	48a1      	ldr	r0, [pc, #644]	@ (8002304 <main+0x320>)
 800207e:	f002 f86f 	bl	8004160 <HAL_CAN_ActivateNotification>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   // print_uart(" Bt u khi to Velocity Mode...\r\n");
// CANopenNodeSTM32 axis;
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);//on led
 8002082:	2200      	movs	r2, #0
 8002084:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002088:	489f      	ldr	r0, [pc, #636]	@ (8002308 <main+0x324>)
 800208a:	f002 fe95 	bl	8004db8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 800208e:	2201      	movs	r2, #1
 8002090:	2108      	movs	r1, #8
 8002092:	489e      	ldr	r0, [pc, #632]	@ (800230c <main+0x328>)
 8002094:	f002 fe90 	bl	8004db8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8002098:	2064      	movs	r0, #100	@ 0x64
 800209a:	f001 fb8d 	bl	80037b8 <HAL_Delay>
   // print_uart("Nhn MODE nu cn cho Analog\r\n");
   // HAL_Delay(1000);
    PS2_Init();
 800209e:	f7ff f87b 	bl	8001198 <PS2_Init>
 //  print_uart("ang test SPI n gin...\r\n");
    Test_SPI_1Byte();
 80020a2:	f7ff f91b 	bl	80012dc <Test_SPI_1Byte>

       set_drive_mode(3,1);  set_drive_mode(3,2);
 80020a6:	2101      	movs	r1, #1
 80020a8:	2003      	movs	r0, #3
 80020aa:	f7fe ff7f 	bl	8000fac <set_drive_mode>
 80020ae:	2102      	movs	r1, #2
 80020b0:	2003      	movs	r0, #3
 80020b2:	f7fe ff7b 	bl	8000fac <set_drive_mode>
       remap_rpdo1_for_velocity(1); remap_rpdo1_for_velocity(2);
 80020b6:	2001      	movs	r0, #1
 80020b8:	f7ff fa04 	bl	80014c4 <remap_rpdo1_for_velocity>
 80020bc:	2002      	movs	r0, #2
 80020be:	f7ff fa01 	bl	80014c4 <remap_rpdo1_for_velocity>
       remap_tpdo1_velocity(1);  // Remap TPDO1  cha Actual Velocity
 80020c2:	2001      	movs	r0, #1
 80020c4:	f7ff fa38 	bl	8001538 <remap_tpdo1_velocity>
       remap_tpdo1_velocity(2);
 80020c8:	2002      	movs	r0, #2
 80020ca:	f7ff fa35 	bl	8001538 <remap_tpdo1_velocity>
       remap_tpdo1_position(1);
 80020ce:	2001      	movs	r0, #1
 80020d0:	f7ff fa64 	bl	800159c <remap_tpdo1_position>
       remap_tpdo1_position(2);
 80020d4:	2002      	movs	r0, #2
 80020d6:	f7ff fa61 	bl	800159c <remap_tpdo1_position>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // === Bin ton cc trong main ===
  int32_t prevVel1 = 0, prevVel2 = 0;
 80020da:	2300      	movs	r3, #0
 80020dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80020de:	2300      	movs	r3, #0
 80020e0:	663b      	str	r3, [r7, #96]	@ 0x60

//  uint32_t lastPrintsend = 0;
  static uint8_t last_block_state = 0;
  uint32_t last_upvel1_time = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t last_upvel2_time = 0;
 80020e6:	2300      	movs	r3, #0
 80020e8:	65bb      	str	r3, [r7, #88]	@ 0x58

    	  /* USER CODE END WHILE */

    	   /* USER CODE BEGIN 3 */
    	// Nu c 2 node booted cng lc
    	if (node_booted[1] && node_booted[2]) {
 80020ea:	4b89      	ldr	r3, [pc, #548]	@ (8002310 <main+0x32c>)
 80020ec:	785b      	ldrb	r3, [r3, #1]
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d048      	beq.n	8002186 <main+0x1a2>
 80020f4:	4b86      	ldr	r3, [pc, #536]	@ (8002310 <main+0x32c>)
 80020f6:	789b      	ldrb	r3, [r3, #2]
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d043      	beq.n	8002186 <main+0x1a2>
    	    node_booted[1] = 0;
 80020fe:	4b84      	ldr	r3, [pc, #528]	@ (8002310 <main+0x32c>)
 8002100:	2200      	movs	r2, #0
 8002102:	705a      	strb	r2, [r3, #1]
    	    node_booted[2] = 0;
 8002104:	4b82      	ldr	r3, [pc, #520]	@ (8002310 <main+0x32c>)
 8002106:	2200      	movs	r2, #0
 8002108:	709a      	strb	r2, [r3, #2]
    	    HAL_Delay(50);
 800210a:	2032      	movs	r0, #50	@ 0x32
 800210c:	f001 fb54 	bl	80037b8 <HAL_Delay>

    	    // --- nh du  init ---
    	    already_initialized[1] = 1;
 8002110:	4b80      	ldr	r3, [pc, #512]	@ (8002314 <main+0x330>)
 8002112:	2201      	movs	r2, #1
 8002114:	705a      	strb	r2, [r3, #1]
    	    already_initialized[2] = 1;
 8002116:	4b7f      	ldr	r3, [pc, #508]	@ (8002314 <main+0x330>)
 8002118:	2201      	movs	r2, #1
 800211a:	709a      	strb	r2, [r3, #2]

    	    // --- Cu hnh Mode + PDO ---
    	    set_drive_mode(3,1);
 800211c:	2101      	movs	r1, #1
 800211e:	2003      	movs	r0, #3
 8002120:	f7fe ff44 	bl	8000fac <set_drive_mode>
    	    set_drive_mode(3,2);
 8002124:	2102      	movs	r1, #2
 8002126:	2003      	movs	r0, #3
 8002128:	f7fe ff40 	bl	8000fac <set_drive_mode>

    	    remap_rpdo1_for_velocity(1);
 800212c:	2001      	movs	r0, #1
 800212e:	f7ff f9c9 	bl	80014c4 <remap_rpdo1_for_velocity>
    	    remap_rpdo1_for_velocity(2);
 8002132:	2002      	movs	r0, #2
 8002134:	f7ff f9c6 	bl	80014c4 <remap_rpdo1_for_velocity>

    	    remap_tpdo1_velocity(1);
 8002138:	2001      	movs	r0, #1
 800213a:	f7ff f9fd 	bl	8001538 <remap_tpdo1_velocity>
    	    remap_tpdo1_velocity(2);
 800213e:	2002      	movs	r0, #2
 8002140:	f7ff f9fa 	bl	8001538 <remap_tpdo1_velocity>
    	    remap_tpdo1_position(1);
 8002144:	2001      	movs	r0, #1
 8002146:	f7ff fa29 	bl	800159c <remap_tpdo1_position>
    	    remap_tpdo1_position(2);
 800214a:	2002      	movs	r0, #2
 800214c:	f7ff fa26 	bl	800159c <remap_tpdo1_position>
    	    // --- Reset vn tc v 0 ---
    	    send_velocity_rpdo(1, 0, true, 50000, 200000);
 8002150:	4b71      	ldr	r3, [pc, #452]	@ (8002318 <main+0x334>)
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8002158:	2201      	movs	r2, #1
 800215a:	2100      	movs	r1, #0
 800215c:	2001      	movs	r0, #1
 800215e:	f7ff faab 	bl	80016b8 <send_velocity_rpdo>
    	    send_velocity_rpdo(2, 0, true, 50000, 200000);
 8002162:	4b6d      	ldr	r3, [pc, #436]	@ (8002318 <main+0x334>)
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800216a:	2201      	movs	r2, #1
 800216c:	2100      	movs	r1, #0
 800216e:	2002      	movs	r0, #2
 8002170:	f7ff faa2 	bl	80016b8 <send_velocity_rpdo>
    	    HAL_Delay(20);
 8002174:	2014      	movs	r0, #20
 8002176:	f001 fb1f 	bl	80037b8 <HAL_Delay>

    	    // --- Enable ng thi ---
    	    send_enable_sequence(1);
 800217a:	2001      	movs	r0, #1
 800217c:	f7ff fa48 	bl	8001610 <send_enable_sequence>
    	    send_enable_sequence(2);
 8002180:	2002      	movs	r0, #2
 8002182:	f7ff fa45 	bl	8001610 <send_enable_sequence>
//    	   can_rx_count=0;
//    	         lastPrint=HAL_GetTick();
//    	        }
//    	}
    	//gi gi CAN
        uint32_t now = HAL_GetTick();
 8002186:	f001 fb0b 	bl	80037a0 <HAL_GetTick>
 800218a:	6578      	str	r0, [r7, #84]	@ 0x54
        // Nu va i mode  reset vn tc ngay
          if (mode_changed_flag) {
 800218c:	4b63      	ldr	r3, [pc, #396]	@ (800231c <main+0x338>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d020      	beq.n	80021d8 <main+0x1f4>
              vel1 = 0;
 8002196:	4b62      	ldr	r3, [pc, #392]	@ (8002320 <main+0x33c>)
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
              vel2 = 0;
 800219c:	4b61      	ldr	r3, [pc, #388]	@ (8002324 <main+0x340>)
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
              prevVel1 = -1;
 80021a2:	f04f 33ff 	mov.w	r3, #4294967295
 80021a6:	667b      	str	r3, [r7, #100]	@ 0x64
              prevVel2 = -1;
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ac:	663b      	str	r3, [r7, #96]	@ 0x60
              send_velocity_rpdo(1, 0, true, 50000, 200000);
 80021ae:	4b5a      	ldr	r3, [pc, #360]	@ (8002318 <main+0x334>)
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80021b6:	2201      	movs	r2, #1
 80021b8:	2100      	movs	r1, #0
 80021ba:	2001      	movs	r0, #1
 80021bc:	f7ff fa7c 	bl	80016b8 <send_velocity_rpdo>
              send_velocity_rpdo(2, 0, true, 50000, 200000);
 80021c0:	4b55      	ldr	r3, [pc, #340]	@ (8002318 <main+0x334>)
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80021c8:	2201      	movs	r2, #1
 80021ca:	2100      	movs	r1, #0
 80021cc:	2002      	movs	r0, #2
 80021ce:	f7ff fa73 	bl	80016b8 <send_velocity_rpdo>
              mode_changed_flag = 0;
 80021d2:	4b52      	ldr	r3, [pc, #328]	@ (800231c <main+0x338>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	701a      	strb	r2, [r3, #0]
          }
        static uint32_t lastPS2 = 0;
        static uint32_t last_ps2_update = 0;
        uint32_t last_stop_time = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	653b      	str	r3, [r7, #80]	@ 0x50
        (void)last_stop_time; /* Silence unused-variable warning */
        const int32_t jogVel = 110000; //max =180000;
 80021dc:	4b52      	ldr	r3, [pc, #328]	@ (8002328 <main+0x344>)
 80021de:	64fb      	str	r3, [r7, #76]	@ 0x4c
        const int32_t jogVel2 = 170000;
 80021e0:	4b52      	ldr	r3, [pc, #328]	@ (800232c <main+0x348>)
 80021e2:	64bb      	str	r3, [r7, #72]	@ 0x48
//            lastSend = now;
//            send_sync_frame();  // Nu RPDO cn SYNC
//
//        }
        // --- Kim tra block/unblock ---
        if (ps2_blocked != last_block_state) {
 80021e4:	4b52      	ldr	r3, [pc, #328]	@ (8002330 <main+0x34c>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	4b52      	ldr	r3, [pc, #328]	@ (8002334 <main+0x350>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d01a      	beq.n	8002228 <main+0x244>
            if (ps2_blocked == 0) {
 80021f2:	4b4f      	ldr	r3, [pc, #316]	@ (8002330 <main+0x34c>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d110      	bne.n	800221e <main+0x23a>
                // Va b block  reset ht c
                vel1 = 0;
 80021fc:	4b48      	ldr	r3, [pc, #288]	@ (8002320 <main+0x33c>)
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
                vel2 = 0;
 8002202:	4b48      	ldr	r3, [pc, #288]	@ (8002324 <main+0x340>)
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
                prevVel1 = -1;
 8002208:	f04f 33ff 	mov.w	r3, #4294967295
 800220c:	667b      	str	r3, [r7, #100]	@ 0x64
                prevVel2 = -1;
 800220e:	f04f 33ff 	mov.w	r3, #4294967295
 8002212:	663b      	str	r3, [r7, #96]	@ 0x60
                last_ps2_update = HAL_GetTick();
 8002214:	f001 fac4 	bl	80037a0 <HAL_GetTick>
 8002218:	4603      	mov	r3, r0
 800221a:	4a47      	ldr	r2, [pc, #284]	@ (8002338 <main+0x354>)
 800221c:	6013      	str	r3, [r2, #0]
             //   print_uart(" Unblocked  PS2 ready\n");
            }
            last_block_state = ps2_blocked;
 800221e:	4b44      	ldr	r3, [pc, #272]	@ (8002330 <main+0x34c>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	b2da      	uxtb	r2, r3
 8002224:	4b43      	ldr	r3, [pc, #268]	@ (8002334 <main+0x350>)
 8002226:	701a      	strb	r2, [r3, #0]

  static uint8_t ps2_init_ok = 0; // 0 = cha sn sng, 1 =  thy trng thi khng nhn
  (void)ps2_init_ok; /* Silence unused-variable warning until used */
  // === lun c PS2  pht hin i mode ===
    static uint32_t lastPS2Read = 0;
    if (now - lastPS2Read >= 40) {
 8002228:	4b44      	ldr	r3, [pc, #272]	@ (800233c <main+0x358>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b27      	cmp	r3, #39	@ 0x27
 8002232:	d90d      	bls.n	8002250 <main+0x26c>
        lastPS2Read = now;
 8002234:	4a41      	ldr	r2, [pc, #260]	@ (800233c <main+0x358>)
 8002236:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002238:	6013      	str	r3, [r2, #0]
        PS2_Data ps2 = PS2_ReadButtons();
 800223a:	f107 030c 	add.w	r3, r7, #12
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe fffc 	bl	800123c <PS2_ReadButtons>
        change_mode(ps2);  // lun gi  pht hin SELECT
 8002244:	f107 030c 	add.w	r3, r7, #12
 8002248:	e893 0003 	ldmia.w	r3, {r0, r1}
 800224c:	f7ff fdc2 	bl	8001dd4 <change_mode>
    }
        if ((current_mode==MODE_PS2) && (now - lastPS2 >= 40)) {
 8002250:	4b3b      	ldr	r3, [pc, #236]	@ (8002340 <main+0x35c>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	f040 8110 	bne.w	800247c <main+0x498>
 800225c:	4b39      	ldr	r3, [pc, #228]	@ (8002344 <main+0x360>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b27      	cmp	r3, #39	@ 0x27
 8002266:	f240 8109 	bls.w	800247c <main+0x498>
            lastPS2 = now;
 800226a:	4a36      	ldr	r2, [pc, #216]	@ (8002344 <main+0x360>)
 800226c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800226e:	6013      	str	r3, [r2, #0]
        // === c tay cm PS2 ===
        PS2_Data ps2 = PS2_ReadButtons();
 8002270:	1d3b      	adds	r3, r7, #4
 8002272:	4618      	mov	r0, r3
 8002274:	f7fe ffe2 	bl	800123c <PS2_ReadButtons>

        //loc nhieu

        bool up_now     = !(ps2.buttons & BTN_UP);
 8002278:	88bb      	ldrh	r3, [r7, #4]
 800227a:	f003 0310 	and.w	r3, r3, #16
 800227e:	2b00      	cmp	r3, #0
 8002280:	bf0c      	ite	eq
 8002282:	2301      	moveq	r3, #1
 8002284:	2300      	movne	r3, #0
 8002286:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        bool down_now   = !(ps2.buttons & BTN_DOWN);
 800228a:	88bb      	ldrh	r3, [r7, #4]
 800228c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002290:	2b00      	cmp	r3, #0
 8002292:	bf0c      	ite	eq
 8002294:	2301      	moveq	r3, #1
 8002296:	2300      	movne	r3, #0
 8002298:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
        bool tri_now    = !(ps2.buttons & BTN_TRIANGLE);
 800229c:	88bb      	ldrh	r3, [r7, #4]
 800229e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bf0c      	ite	eq
 80022a6:	2301      	moveq	r3, #1
 80022a8:	2300      	movne	r3, #0
 80022aa:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
        bool cross_now  = !(ps2.buttons & BTN_CROSS);
 80022ae:	88bb      	ldrh	r3, [r7, #4]
 80022b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	bf0c      	ite	eq
 80022b8:	2301      	moveq	r3, #1
 80022ba:	2300      	movne	r3, #0
 80022bc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        bool right_now  = !(ps2.buttons & BTN_RIGHT);
 80022c0:	88bb      	ldrh	r3, [r7, #4]
 80022c2:	f003 0320 	and.w	r3, r3, #32
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	bf0c      	ite	eq
 80022ca:	2301      	moveq	r3, #1
 80022cc:	2300      	movne	r3, #0
 80022ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
        bool square_now = !(ps2.buttons & BTN_SQUARE);
 80022d2:	88bb      	ldrh	r3, [r7, #4]
 80022d4:	b21b      	sxth	r3, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	b29b      	uxth	r3, r3
 80022da:	0bdb      	lsrs	r3, r3, #15
 80022dc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        vel1 = 0;
 80022e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002320 <main+0x33c>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
        vel2 = 0;
 80022e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002324 <main+0x340>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
//        snprintf(msg, sizeof(msg),
//            "BTN: UP=%d DW=%d TR=%d CR=%d RI=%d SQ=%d\r\n",
//            up_now, down_now, tri_now, cross_now, right_now, square_now);
//        print_uart(msg);
        // === Gn vn tc theo nt nhn ===
        if (!ps2_blocked) {
 80022ec:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <main+0x34c>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d133      	bne.n	800235e <main+0x37a>
        	if (up_now )         vel1 = -jogVel;
 80022f6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d028      	beq.n	8002350 <main+0x36c>
 80022fe:	e023      	b.n	8002348 <main+0x364>
 8002300:	20000324 	.word	0x20000324
 8002304:	200001fc 	.word	0x200001fc
 8002308:	40020400 	.word	0x40020400
 800230c:	40021000 	.word	0x40021000
 8002310:	200004d8 	.word	0x200004d8
 8002314:	200004dc 	.word	0x200004dc
 8002318:	00030d40 	.word	0x00030d40
 800231c:	200004e0 	.word	0x200004e0
 8002320:	200004ec 	.word	0x200004ec
 8002324:	200004f0 	.word	0x200004f0
 8002328:	0001adb0 	.word	0x0001adb0
 800232c:	00029810 	.word	0x00029810
 8002330:	200004df 	.word	0x200004df
 8002334:	20000506 	.word	0x20000506
 8002338:	20000508 	.word	0x20000508
 800233c:	2000050c 	.word	0x2000050c
 8002340:	20000444 	.word	0x20000444
 8002344:	20000510 	.word	0x20000510
 8002348:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800234a:	425b      	negs	r3, r3
 800234c:	4a7f      	ldr	r2, [pc, #508]	@ (800254c <main+0x568>)
 800234e:	6013      	str	r3, [r2, #0]
        	 if (tri_now)        vel2 = +jogVel;
 8002350:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <main+0x37a>
 8002358:	4a7d      	ldr	r2, [pc, #500]	@ (8002550 <main+0x56c>)
 800235a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800235c:	6013      	str	r3, [r2, #0]
        }

        if (down_now)  vel1 = +jogVel;
 800235e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002362:	2b00      	cmp	r3, #0
 8002364:	d002      	beq.n	800236c <main+0x388>
 8002366:	4a79      	ldr	r2, [pc, #484]	@ (800254c <main+0x568>)
 8002368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800236a:	6013      	str	r3, [r2, #0]
        if (cross_now) vel2 = -jogVel;
 800236c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <main+0x398>
 8002374:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002376:	425b      	negs	r3, r3
 8002378:	4a75      	ldr	r2, [pc, #468]	@ (8002550 <main+0x56c>)
 800237a:	6013      	str	r3, [r2, #0]
        if (right_now) {
 800237c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002380:	2b00      	cmp	r3, #0
 8002382:	d013      	beq.n	80023ac <main+0x3c8>
            vel1 = -0.5 * jogVel;
 8002384:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8002386:	f7fe f8cd 	bl	8000524 <__aeabi_i2d>
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	4b71      	ldr	r3, [pc, #452]	@ (8002554 <main+0x570>)
 8002390:	f7fe f932 	bl	80005f8 <__aeabi_dmul>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4610      	mov	r0, r2
 800239a:	4619      	mov	r1, r3
 800239c:	f7fe fbdc 	bl	8000b58 <__aeabi_d2iz>
 80023a0:	4603      	mov	r3, r0
 80023a2:	4a6a      	ldr	r2, [pc, #424]	@ (800254c <main+0x568>)
 80023a4:	6013      	str	r3, [r2, #0]
            vel2 = +jogVel;
 80023a6:	4a6a      	ldr	r2, [pc, #424]	@ (8002550 <main+0x56c>)
 80023a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023aa:	6013      	str	r3, [r2, #0]
        }

        if (square_now) {
 80023ac:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d014      	beq.n	80023de <main+0x3fa>
            vel1 = -jogVel;
 80023b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023b6:	425b      	negs	r3, r3
 80023b8:	4a64      	ldr	r2, [pc, #400]	@ (800254c <main+0x568>)
 80023ba:	6013      	str	r3, [r2, #0]
            vel2 = +0.5 * jogVel;
 80023bc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80023be:	f7fe f8b1 	bl	8000524 <__aeabi_i2d>
 80023c2:	f04f 0200 	mov.w	r2, #0
 80023c6:	4b64      	ldr	r3, [pc, #400]	@ (8002558 <main+0x574>)
 80023c8:	f7fe f916 	bl	80005f8 <__aeabi_dmul>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	4610      	mov	r0, r2
 80023d2:	4619      	mov	r1, r3
 80023d4:	f7fe fbc0 	bl	8000b58 <__aeabi_d2iz>
 80023d8:	4603      	mov	r3, r0
 80023da:	4a5d      	ldr	r2, [pc, #372]	@ (8002550 <main+0x56c>)
 80023dc:	6013      	str	r3, [r2, #0]
        }
        // Nu d liu thay i  cp nht thi gian cui nhn PS2
        if (ps2.buttons != 0xFF) {
 80023de:	88bb      	ldrh	r3, [r7, #4]
 80023e0:	2bff      	cmp	r3, #255	@ 0xff
 80023e2:	d002      	beq.n	80023ea <main+0x406>
            last_ps2_update = now;
 80023e4:	4a5d      	ldr	r2, [pc, #372]	@ (800255c <main+0x578>)
 80023e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023e8:	6013      	str	r3, [r2, #0]
        }
       // }
        if (now - last_ps2_update > 500) {
 80023ea:	4b5c      	ldr	r3, [pc, #368]	@ (800255c <main+0x578>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80023f6:	d913      	bls.n	8002420 <main+0x43c>
            if (vel1 != 0 || vel2 != 0) {
 80023f8:	4b54      	ldr	r3, [pc, #336]	@ (800254c <main+0x568>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d103      	bne.n	8002408 <main+0x424>
 8002400:	4b53      	ldr	r3, [pc, #332]	@ (8002550 <main+0x56c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00b      	beq.n	8002420 <main+0x43c>
              //  print_uart(" PS2 timeout, reset ng c\r\n");
                vel1 = 0;
 8002408:	4b50      	ldr	r3, [pc, #320]	@ (800254c <main+0x568>)
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
                vel2 = 0;
 800240e:	4b50      	ldr	r3, [pc, #320]	@ (8002550 <main+0x56c>)
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
                //Gn gi tr khc  buc gi RPDO li
                        prevVel1 = -1;
 8002414:	f04f 33ff 	mov.w	r3, #4294967295
 8002418:	667b      	str	r3, [r7, #100]	@ 0x64
                        prevVel2 = -1;
 800241a:	f04f 33ff 	mov.w	r3, #4294967295
 800241e:	663b      	str	r3, [r7, #96]	@ 0x60
             	 }
        	}
        // === Gi RPDO nu vn tc thay i ===
        if (vel1 != prevVel1) {
 8002420:	4b4a      	ldr	r3, [pc, #296]	@ (800254c <main+0x568>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002426:	429a      	cmp	r2, r3
 8002428:	d011      	beq.n	800244e <main+0x46a>
            send_velocity_rpdo(1, vel1, true, 50000, 200000); // node 1
 800242a:	4b48      	ldr	r3, [pc, #288]	@ (800254c <main+0x568>)
 800242c:	6819      	ldr	r1, [r3, #0]
 800242e:	4b4c      	ldr	r3, [pc, #304]	@ (8002560 <main+0x57c>)
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8002436:	2201      	movs	r2, #1
 8002438:	2001      	movs	r0, #1
 800243a:	f7ff f93d 	bl	80016b8 <send_velocity_rpdo>
            count_rpdo1++;
 800243e:	4b49      	ldr	r3, [pc, #292]	@ (8002564 <main+0x580>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	3301      	adds	r3, #1
 8002444:	4a47      	ldr	r2, [pc, #284]	@ (8002564 <main+0x580>)
 8002446:	6013      	str	r3, [r2, #0]
            prevVel1 = vel1;
 8002448:	4b40      	ldr	r3, [pc, #256]	@ (800254c <main+0x568>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        if (vel2 != prevVel2) {
 800244e:	4b40      	ldr	r3, [pc, #256]	@ (8002550 <main+0x56c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002454:	429a      	cmp	r2, r3
 8002456:	d011      	beq.n	800247c <main+0x498>
            send_velocity_rpdo(2, vel2, true, 50000, 200000); // node 2
 8002458:	4b3d      	ldr	r3, [pc, #244]	@ (8002550 <main+0x56c>)
 800245a:	6819      	ldr	r1, [r3, #0]
 800245c:	4b40      	ldr	r3, [pc, #256]	@ (8002560 <main+0x57c>)
 800245e:	9300      	str	r3, [sp, #0]
 8002460:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8002464:	2201      	movs	r2, #1
 8002466:	2002      	movs	r0, #2
 8002468:	f7ff f926 	bl	80016b8 <send_velocity_rpdo>
            count_rpdo2++;
 800246c:	4b3e      	ldr	r3, [pc, #248]	@ (8002568 <main+0x584>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	3301      	adds	r3, #1
 8002472:	4a3d      	ldr	r2, [pc, #244]	@ (8002568 <main+0x584>)
 8002474:	6013      	str	r3, [r2, #0]
            prevVel2 = vel2;
 8002476:	4b36      	ldr	r3, [pc, #216]	@ (8002550 <main+0x56c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	663b      	str	r3, [r7, #96]	@ 0x60
        }
      //  HAL_Delay(5);
        }
        if (mode_rotate) {
 800247c:	4b3b      	ldr	r3, [pc, #236]	@ (800256c <main+0x588>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d005      	beq.n	8002492 <main+0x4ae>
        	  rotate_mode(90);
 8002486:	205a      	movs	r0, #90	@ 0x5a
 8002488:	f7ff fd02 	bl	8001e90 <rotate_mode>
        	 mode_rotate = 0;  // Reset flag after execution
 800248c:	4b37      	ldr	r3, [pc, #220]	@ (800256c <main+0x588>)
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]
//        if(angle_degree==0){
//        	send_velocity_rpdo(1, 0, true, 150000, 150000);
//        	send_velocity_rpdo(2, 0, true, 150000, 150000);
//        }
        static uint32_t last_pos_req = 0;
             if (now - last_pos_req >= 5) {
 8002492:	4b37      	ldr	r3, [pc, #220]	@ (8002570 <main+0x58c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b04      	cmp	r3, #4
 800249c:	d908      	bls.n	80024b0 <main+0x4cc>
                    last_pos_req = now;
 800249e:	4a34      	ldr	r2, [pc, #208]	@ (8002570 <main+0x58c>)
 80024a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024a2:	6013      	str	r3, [r2, #0]
                    request_actual_position(1);
 80024a4:	2001      	movs	r0, #1
 80024a6:	f7ff fb61 	bl	8001b6c <request_actual_position>
                    request_actual_position(2);
 80024aa:	2002      	movs	r0, #2
 80024ac:	f7ff fb5e 	bl	8001b6c <request_actual_position>
             }
//        static bool request_pending_auto = false;
//        static bool request_pending_ps2  = false; // cho gi 0x050

        if (current_mode == MODE_AUTO) {
 80024b0:	4b30      	ldr	r3, [pc, #192]	@ (8002574 <main+0x590>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	f040 80ac 	bne.w	8002614 <main+0x630>
            static uint32_t lastSendAuto = 0;

            uint32_t now = HAL_GetTick();
 80024bc:	f001 f970 	bl	80037a0 <HAL_GetTick>
 80024c0:	63f8      	str	r0, [r7, #60]	@ 0x3c
            //kiem tra trang thai block sieu am
                if (ps2_blocked) {
 80024c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002578 <main+0x594>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00c      	beq.n	80024e6 <main+0x502>
                    vel1 = vel2 = 0;
 80024cc:	4b20      	ldr	r3, [pc, #128]	@ (8002550 <main+0x56c>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002550 <main+0x56c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a1d      	ldr	r2, [pc, #116]	@ (800254c <main+0x568>)
 80024d8:	6013      	str	r3, [r2, #0]
                    prevVel1 = prevVel2 = -1;
 80024da:	f04f 33ff 	mov.w	r3, #4294967295
 80024de:	663b      	str	r3, [r7, #96]	@ 0x60
 80024e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80024e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80024e4:	e05f      	b.n	80025a6 <main+0x5c2>
                }
            // Cp nht gi tr mi cho tng bnh nu c gi mi
                else {
                	if (ready1) {
 80024e6:	4b25      	ldr	r3, [pc, #148]	@ (800257c <main+0x598>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d01a      	beq.n	8002526 <main+0x542>
                	    vel1 = up_vel1;
 80024f0:	4b23      	ldr	r3, [pc, #140]	@ (8002580 <main+0x59c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	461a      	mov	r2, r3
 80024f6:	4b15      	ldr	r3, [pc, #84]	@ (800254c <main+0x568>)
 80024f8:	601a      	str	r2, [r3, #0]
                	    if (vel1 > jogVel2) vel1 = jogVel2;
 80024fa:	4b14      	ldr	r3, [pc, #80]	@ (800254c <main+0x568>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002500:	429a      	cmp	r2, r3
 8002502:	da03      	bge.n	800250c <main+0x528>
 8002504:	4a11      	ldr	r2, [pc, #68]	@ (800254c <main+0x568>)
 8002506:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	e009      	b.n	8002520 <main+0x53c>
                	    else if (vel1 < -jogVel2) vel1 = -jogVel2;
 800250c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800250e:	425a      	negs	r2, r3
 8002510:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <main+0x568>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	429a      	cmp	r2, r3
 8002516:	dd03      	ble.n	8002520 <main+0x53c>
 8002518:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800251a:	425b      	negs	r3, r3
 800251c:	4a0b      	ldr	r2, [pc, #44]	@ (800254c <main+0x568>)
 800251e:	6013      	str	r3, [r2, #0]
                	    ready1 = 0;
 8002520:	4b16      	ldr	r3, [pc, #88]	@ (800257c <main+0x598>)
 8002522:	2200      	movs	r2, #0
 8002524:	701a      	strb	r2, [r3, #0]
                	}
                	if (ready2) {
 8002526:	4b17      	ldr	r3, [pc, #92]	@ (8002584 <main+0x5a0>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	b2db      	uxtb	r3, r3
 800252c:	2b00      	cmp	r3, #0
 800252e:	d03a      	beq.n	80025a6 <main+0x5c2>
                	    vel2 = up_vel2;
 8002530:	4b15      	ldr	r3, [pc, #84]	@ (8002588 <main+0x5a4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <main+0x56c>)
 8002538:	601a      	str	r2, [r3, #0]
                	    if (vel2 > jogVel2) vel2 = jogVel2;
 800253a:	4b05      	ldr	r3, [pc, #20]	@ (8002550 <main+0x56c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002540:	429a      	cmp	r2, r3
 8002542:	da23      	bge.n	800258c <main+0x5a8>
 8002544:	4a02      	ldr	r2, [pc, #8]	@ (8002550 <main+0x56c>)
 8002546:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	e029      	b.n	80025a0 <main+0x5bc>
 800254c:	200004ec 	.word	0x200004ec
 8002550:	200004f0 	.word	0x200004f0
 8002554:	bfe00000 	.word	0xbfe00000
 8002558:	3fe00000 	.word	0x3fe00000
 800255c:	20000508 	.word	0x20000508
 8002560:	00030d40 	.word	0x00030d40
 8002564:	2000044c 	.word	0x2000044c
 8002568:	20000450 	.word	0x20000450
 800256c:	200004e8 	.word	0x200004e8
 8002570:	20000514 	.word	0x20000514
 8002574:	20000444 	.word	0x20000444
 8002578:	200004df 	.word	0x200004df
 800257c:	200004d4 	.word	0x200004d4
 8002580:	200004bc 	.word	0x200004bc
 8002584:	200004d5 	.word	0x200004d5
 8002588:	200004c0 	.word	0x200004c0
                	    else if (vel2 < -jogVel2) vel2 = -jogVel2;
 800258c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800258e:	425a      	negs	r2, r3
 8002590:	4b32      	ldr	r3, [pc, #200]	@ (800265c <main+0x678>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	429a      	cmp	r2, r3
 8002596:	dd03      	ble.n	80025a0 <main+0x5bc>
 8002598:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800259a:	425b      	negs	r3, r3
 800259c:	4a2f      	ldr	r2, [pc, #188]	@ (800265c <main+0x678>)
 800259e:	6013      	str	r3, [r2, #0]
                	    ready2 = 0;
 80025a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002660 <main+0x67c>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]
                	}
                }
                //reset co tick
            if (ps2_blocked != last_block_state) {
 80025a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002664 <main+0x680>)
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002668 <main+0x684>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d00e      	beq.n	80025d2 <main+0x5ee>
                      if (ps2_blocked == 0) {
 80025b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002664 <main+0x680>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d104      	bne.n	80025c8 <main+0x5e4>
                          last_ps2_update = HAL_GetTick();
 80025be:	f001 f8ef 	bl	80037a0 <HAL_GetTick>
 80025c2:	4603      	mov	r3, r0
 80025c4:	4a29      	ldr	r2, [pc, #164]	@ (800266c <main+0x688>)
 80025c6:	6013      	str	r3, [r2, #0]
                      }
                      last_block_state = ps2_blocked;
 80025c8:	4b26      	ldr	r3, [pc, #152]	@ (8002664 <main+0x680>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	4b26      	ldr	r3, [pc, #152]	@ (8002668 <main+0x684>)
 80025d0:	701a      	strb	r2, [r3, #0]
                  }
            // Gi RPDO nh k (10 ms)
            if (now - lastSendAuto >= 10) {
 80025d2:	4b27      	ldr	r3, [pc, #156]	@ (8002670 <main+0x68c>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b09      	cmp	r3, #9
 80025dc:	d91a      	bls.n	8002614 <main+0x630>
             //   lastSendAuto = now;
            	lastSendAuto += 10;  // gi nhp u
 80025de:	4b24      	ldr	r3, [pc, #144]	@ (8002670 <main+0x68c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	330a      	adds	r3, #10
 80025e4:	4a22      	ldr	r2, [pc, #136]	@ (8002670 <main+0x68c>)
 80025e6:	6013      	str	r3, [r2, #0]
                send_velocity_rpdo(1, vel1, true, 50000, 200000);
 80025e8:	4b22      	ldr	r3, [pc, #136]	@ (8002674 <main+0x690>)
 80025ea:	6819      	ldr	r1, [r3, #0]
 80025ec:	4b22      	ldr	r3, [pc, #136]	@ (8002678 <main+0x694>)
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80025f4:	2201      	movs	r2, #1
 80025f6:	2001      	movs	r0, #1
 80025f8:	f7ff f85e 	bl	80016b8 <send_velocity_rpdo>
                send_velocity_rpdo(2, vel2, true, 50000, 200000);
 80025fc:	4b17      	ldr	r3, [pc, #92]	@ (800265c <main+0x678>)
 80025fe:	6819      	ldr	r1, [r3, #0]
 8002600:	4b1d      	ldr	r3, [pc, #116]	@ (8002678 <main+0x694>)
 8002602:	9300      	str	r3, [sp, #0]
 8002604:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8002608:	2201      	movs	r2, #1
 800260a:	2002      	movs	r0, #2
 800260c:	f7ff f854 	bl	80016b8 <send_velocity_rpdo>
                send_sync_frame();
 8002610:	f7ff f830 	bl	8001674 <send_sync_frame>
//        if (now - lastPrintsend >=20) { // c 100ms gi vn tc ln 1 ln
//            lastPrintsend = now;
//            send_vel_can(currentVel1, currentVel2);
//        }

      if (can_send_request||can_send_request_auto){//tn s gi can trng vi tn s yu cu
 8002614:	4b19      	ldr	r3, [pc, #100]	@ (800267c <main+0x698>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d105      	bne.n	800262a <main+0x646>
 800261e:	4b18      	ldr	r3, [pc, #96]	@ (8002680 <main+0x69c>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b00      	cmp	r3, #0
 8002626:	f43f ad60 	beq.w	80020ea <main+0x106>
       	   can_send_request=0; can_send_request_auto=0;
 800262a:	4b14      	ldr	r3, [pc, #80]	@ (800267c <main+0x698>)
 800262c:	2200      	movs	r2, #0
 800262e:	701a      	strb	r2, [r3, #0]
 8002630:	4b13      	ldr	r3, [pc, #76]	@ (8002680 <main+0x69c>)
 8002632:	2200      	movs	r2, #0
 8002634:	701a      	strb	r2, [r3, #0]
    	   request_actual_velocity(1);
 8002636:	2001      	movs	r0, #1
 8002638:	f7ff fa74 	bl	8001b24 <request_actual_velocity>
    	   request_actual_velocity(2);
 800263c:	2002      	movs	r0, #2
 800263e:	f7ff fa71 	bl	8001b24 <request_actual_velocity>
    	 HAL_Delay(1);//10ms ch d liu gi n stm
 8002642:	2001      	movs	r0, #1
 8002644:	f001 f8b8 	bl	80037b8 <HAL_Delay>
    	   send_vel_can(currentVel1, currentVel2);
 8002648:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <main+0x6a0>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0e      	ldr	r2, [pc, #56]	@ (8002688 <main+0x6a4>)
 800264e:	6812      	ldr	r2, [r2, #0]
 8002650:	4611      	mov	r1, r2
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff fa12 	bl	8001a7c <send_vel_can>
    while (1) {
 8002658:	e547      	b.n	80020ea <main+0x106>
 800265a:	bf00      	nop
 800265c:	200004f0 	.word	0x200004f0
 8002660:	200004d5 	.word	0x200004d5
 8002664:	200004df 	.word	0x200004df
 8002668:	20000506 	.word	0x20000506
 800266c:	20000508 	.word	0x20000508
 8002670:	20000518 	.word	0x20000518
 8002674:	200004ec 	.word	0x200004ec
 8002678:	00030d40 	.word	0x00030d40
 800267c:	200004e1 	.word	0x200004e1
 8002680:	200004e2 	.word	0x200004e2
 8002684:	200004c4 	.word	0x200004c4
 8002688:	200004c8 	.word	0x200004c8

0800268c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b094      	sub	sp, #80	@ 0x50
 8002690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002692:	f107 0320 	add.w	r3, r7, #32
 8002696:	2230      	movs	r2, #48	@ 0x30
 8002698:	2100      	movs	r1, #0
 800269a:	4618      	mov	r0, r3
 800269c:	f005 fdca 	bl	8008234 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026a0:	f107 030c 	add.w	r3, r7, #12
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026b0:	2300      	movs	r3, #0
 80026b2:	60bb      	str	r3, [r7, #8]
 80026b4:	4b28      	ldr	r3, [pc, #160]	@ (8002758 <SystemClock_Config+0xcc>)
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	4a27      	ldr	r2, [pc, #156]	@ (8002758 <SystemClock_Config+0xcc>)
 80026ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026be:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c0:	4b25      	ldr	r3, [pc, #148]	@ (8002758 <SystemClock_Config+0xcc>)
 80026c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c8:	60bb      	str	r3, [r7, #8]
 80026ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026cc:	2300      	movs	r3, #0
 80026ce:	607b      	str	r3, [r7, #4]
 80026d0:	4b22      	ldr	r3, [pc, #136]	@ (800275c <SystemClock_Config+0xd0>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a21      	ldr	r2, [pc, #132]	@ (800275c <SystemClock_Config+0xd0>)
 80026d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	4b1f      	ldr	r3, [pc, #124]	@ (800275c <SystemClock_Config+0xd0>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026e4:	607b      	str	r3, [r7, #4]
 80026e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026e8:	2301      	movs	r3, #1
 80026ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026f2:	2302      	movs	r3, #2
 80026f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80026fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80026fc:	2304      	movs	r3, #4
 80026fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002700:	23a8      	movs	r3, #168	@ 0xa8
 8002702:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002704:	2302      	movs	r3, #2
 8002706:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002708:	2307      	movs	r3, #7
 800270a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800270c:	f107 0320 	add.w	r3, r7, #32
 8002710:	4618      	mov	r0, r3
 8002712:	f002 fcd3 	bl	80050bc <HAL_RCC_OscConfig>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800271c:	f000 fb5e 	bl	8002ddc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002720:	230f      	movs	r3, #15
 8002722:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002724:	2302      	movs	r3, #2
 8002726:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800272c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002730:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002732:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002736:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002738:	f107 030c 	add.w	r3, r7, #12
 800273c:	2105      	movs	r1, #5
 800273e:	4618      	mov	r0, r3
 8002740:	f002 ff34 	bl	80055ac <HAL_RCC_ClockConfig>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800274a:	f000 fb47 	bl	8002ddc <Error_Handler>
  }
}
 800274e:	bf00      	nop
 8002750:	3750      	adds	r7, #80	@ 0x50
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40023800 	.word	0x40023800
 800275c:	40007000 	.word	0x40007000

08002760 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002764:	4b17      	ldr	r3, [pc, #92]	@ (80027c4 <MX_CAN2_Init+0x64>)
 8002766:	4a18      	ldr	r2, [pc, #96]	@ (80027c8 <MX_CAN2_Init+0x68>)
 8002768:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 800276a:	4b16      	ldr	r3, [pc, #88]	@ (80027c4 <MX_CAN2_Init+0x64>)
 800276c:	2203      	movs	r2, #3
 800276e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002770:	4b14      	ldr	r3, [pc, #80]	@ (80027c4 <MX_CAN2_Init+0x64>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002776:	4b13      	ldr	r3, [pc, #76]	@ (80027c4 <MX_CAN2_Init+0x64>)
 8002778:	2200      	movs	r2, #0
 800277a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_12TQ;
 800277c:	4b11      	ldr	r3, [pc, #68]	@ (80027c4 <MX_CAN2_Init+0x64>)
 800277e:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8002782:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002784:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <MX_CAN2_Init+0x64>)
 8002786:	2200      	movs	r2, #0
 8002788:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800278a:	4b0e      	ldr	r3, [pc, #56]	@ (80027c4 <MX_CAN2_Init+0x64>)
 800278c:	2200      	movs	r2, #0
 800278e:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8002790:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <MX_CAN2_Init+0x64>)
 8002792:	2201      	movs	r2, #1
 8002794:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 8002796:	4b0b      	ldr	r3, [pc, #44]	@ (80027c4 <MX_CAN2_Init+0x64>)
 8002798:	2201      	movs	r2, #1
 800279a:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 800279c:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <MX_CAN2_Init+0x64>)
 800279e:	2201      	movs	r2, #1
 80027a0:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80027a2:	4b08      	ldr	r3, [pc, #32]	@ (80027c4 <MX_CAN2_Init+0x64>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80027a8:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <MX_CAN2_Init+0x64>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80027ae:	4805      	ldr	r0, [pc, #20]	@ (80027c4 <MX_CAN2_Init+0x64>)
 80027b0:	f001 f826 	bl	8003800 <HAL_CAN_Init>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 80027ba:	f000 fb0f 	bl	8002ddc <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200001fc 	.word	0x200001fc
 80027c8:	40006800 	.word	0x40006800

080027cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027d0:	4b12      	ldr	r3, [pc, #72]	@ (800281c <MX_I2C1_Init+0x50>)
 80027d2:	4a13      	ldr	r2, [pc, #76]	@ (8002820 <MX_I2C1_Init+0x54>)
 80027d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027d6:	4b11      	ldr	r3, [pc, #68]	@ (800281c <MX_I2C1_Init+0x50>)
 80027d8:	4a12      	ldr	r2, [pc, #72]	@ (8002824 <MX_I2C1_Init+0x58>)
 80027da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027dc:	4b0f      	ldr	r3, [pc, #60]	@ (800281c <MX_I2C1_Init+0x50>)
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027e2:	4b0e      	ldr	r3, [pc, #56]	@ (800281c <MX_I2C1_Init+0x50>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027e8:	4b0c      	ldr	r3, [pc, #48]	@ (800281c <MX_I2C1_Init+0x50>)
 80027ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80027ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027f0:	4b0a      	ldr	r3, [pc, #40]	@ (800281c <MX_I2C1_Init+0x50>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027f6:	4b09      	ldr	r3, [pc, #36]	@ (800281c <MX_I2C1_Init+0x50>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027fc:	4b07      	ldr	r3, [pc, #28]	@ (800281c <MX_I2C1_Init+0x50>)
 80027fe:	2200      	movs	r2, #0
 8002800:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002802:	4b06      	ldr	r3, [pc, #24]	@ (800281c <MX_I2C1_Init+0x50>)
 8002804:	2200      	movs	r2, #0
 8002806:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002808:	4804      	ldr	r0, [pc, #16]	@ (800281c <MX_I2C1_Init+0x50>)
 800280a:	f002 fb13 	bl	8004e34 <HAL_I2C_Init>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002814:	f000 fae2 	bl	8002ddc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002818:	bf00      	nop
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000224 	.word	0x20000224
 8002820:	40005400 	.word	0x40005400
 8002824:	000186a0 	.word	0x000186a0

08002828 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800282c:	4b12      	ldr	r3, [pc, #72]	@ (8002878 <MX_I2C3_Init+0x50>)
 800282e:	4a13      	ldr	r2, [pc, #76]	@ (800287c <MX_I2C3_Init+0x54>)
 8002830:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002832:	4b11      	ldr	r3, [pc, #68]	@ (8002878 <MX_I2C3_Init+0x50>)
 8002834:	4a12      	ldr	r2, [pc, #72]	@ (8002880 <MX_I2C3_Init+0x58>)
 8002836:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002838:	4b0f      	ldr	r3, [pc, #60]	@ (8002878 <MX_I2C3_Init+0x50>)
 800283a:	2200      	movs	r2, #0
 800283c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800283e:	4b0e      	ldr	r3, [pc, #56]	@ (8002878 <MX_I2C3_Init+0x50>)
 8002840:	2200      	movs	r2, #0
 8002842:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002844:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <MX_I2C3_Init+0x50>)
 8002846:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800284a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800284c:	4b0a      	ldr	r3, [pc, #40]	@ (8002878 <MX_I2C3_Init+0x50>)
 800284e:	2200      	movs	r2, #0
 8002850:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002852:	4b09      	ldr	r3, [pc, #36]	@ (8002878 <MX_I2C3_Init+0x50>)
 8002854:	2200      	movs	r2, #0
 8002856:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 8002858:	4b07      	ldr	r3, [pc, #28]	@ (8002878 <MX_I2C3_Init+0x50>)
 800285a:	2240      	movs	r2, #64	@ 0x40
 800285c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800285e:	4b06      	ldr	r3, [pc, #24]	@ (8002878 <MX_I2C3_Init+0x50>)
 8002860:	2200      	movs	r2, #0
 8002862:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002864:	4804      	ldr	r0, [pc, #16]	@ (8002878 <MX_I2C3_Init+0x50>)
 8002866:	f002 fae5 	bl	8004e34 <HAL_I2C_Init>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002870:	f000 fab4 	bl	8002ddc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002874:	bf00      	nop
 8002876:	bd80      	pop	{r7, pc}
 8002878:	20000278 	.word	0x20000278
 800287c:	40005c00 	.word	0x40005c00
 8002880:	000186a0 	.word	0x000186a0

08002884 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002888:	4b17      	ldr	r3, [pc, #92]	@ (80028e8 <MX_SPI1_Init+0x64>)
 800288a:	4a18      	ldr	r2, [pc, #96]	@ (80028ec <MX_SPI1_Init+0x68>)
 800288c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800288e:	4b16      	ldr	r3, [pc, #88]	@ (80028e8 <MX_SPI1_Init+0x64>)
 8002890:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002894:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002896:	4b14      	ldr	r3, [pc, #80]	@ (80028e8 <MX_SPI1_Init+0x64>)
 8002898:	2200      	movs	r2, #0
 800289a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800289c:	4b12      	ldr	r3, [pc, #72]	@ (80028e8 <MX_SPI1_Init+0x64>)
 800289e:	2200      	movs	r2, #0
 80028a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80028a2:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028a4:	2202      	movs	r2, #2
 80028a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028a8:	4b0f      	ldr	r3, [pc, #60]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028ae:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80028b6:	4b0c      	ldr	r3, [pc, #48]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028b8:	2238      	movs	r2, #56	@ 0x38
 80028ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80028bc:	4b0a      	ldr	r3, [pc, #40]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028be:	2280      	movs	r2, #128	@ 0x80
 80028c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028c2:	4b09      	ldr	r3, [pc, #36]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028c8:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028ce:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028d0:	220a      	movs	r2, #10
 80028d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028d4:	4804      	ldr	r0, [pc, #16]	@ (80028e8 <MX_SPI1_Init+0x64>)
 80028d6:	f003 f889 	bl	80059ec <HAL_SPI_Init>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80028e0:	f000 fa7c 	bl	8002ddc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028e4:	bf00      	nop
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	200002cc 	.word	0x200002cc
 80028ec:	40013000 	.word	0x40013000

080028f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028f6:	f107 0308 	add.w	r3, r7, #8
 80028fa:	2200      	movs	r2, #0
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	605a      	str	r2, [r3, #4]
 8002900:	609a      	str	r2, [r3, #8]
 8002902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002904:	463b      	mov	r3, r7
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800290c:	4b1e      	ldr	r3, [pc, #120]	@ (8002988 <MX_TIM1_Init+0x98>)
 800290e:	4a1f      	ldr	r2, [pc, #124]	@ (800298c <MX_TIM1_Init+0x9c>)
 8002910:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8002912:	4b1d      	ldr	r3, [pc, #116]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002914:	22a7      	movs	r2, #167	@ 0xa7
 8002916:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002918:	4b1b      	ldr	r3, [pc, #108]	@ (8002988 <MX_TIM1_Init+0x98>)
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800291e:	4b1a      	ldr	r3, [pc, #104]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002920:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002924:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002926:	4b18      	ldr	r3, [pc, #96]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002928:	2200      	movs	r2, #0
 800292a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800292c:	4b16      	ldr	r3, [pc, #88]	@ (8002988 <MX_TIM1_Init+0x98>)
 800292e:	2200      	movs	r2, #0
 8002930:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002932:	4b15      	ldr	r3, [pc, #84]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002934:	2200      	movs	r2, #0
 8002936:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002938:	4813      	ldr	r0, [pc, #76]	@ (8002988 <MX_TIM1_Init+0x98>)
 800293a:	f003 fc83 	bl	8006244 <HAL_TIM_Base_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002944:	f000 fa4a 	bl	8002ddc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002948:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800294c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800294e:	f107 0308 	add.w	r3, r7, #8
 8002952:	4619      	mov	r1, r3
 8002954:	480c      	ldr	r0, [pc, #48]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002956:	f003 fe94 	bl	8006682 <HAL_TIM_ConfigClockSource>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002960:	f000 fa3c 	bl	8002ddc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002964:	2300      	movs	r3, #0
 8002966:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002968:	2300      	movs	r3, #0
 800296a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800296c:	463b      	mov	r3, r7
 800296e:	4619      	mov	r1, r3
 8002970:	4805      	ldr	r0, [pc, #20]	@ (8002988 <MX_TIM1_Init+0x98>)
 8002972:	f004 f8bf 	bl	8006af4 <HAL_TIMEx_MasterConfigSynchronization>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800297c:	f000 fa2e 	bl	8002ddc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002980:	bf00      	nop
 8002982:	3718      	adds	r7, #24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	20000324 	.word	0x20000324
 800298c:	40010000 	.word	0x40010000

08002990 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002996:	463b      	mov	r3, r7
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800299e:	4b18      	ldr	r3, [pc, #96]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029a0:	4a18      	ldr	r2, [pc, #96]	@ (8002a04 <MX_TIM8_Init+0x74>)
 80029a2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80029a4:	4b16      	ldr	r3, [pc, #88]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029a6:	2253      	movs	r2, #83	@ 0x53
 80029a8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029aa:	4b15      	ldr	r3, [pc, #84]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 80029b0:	4b13      	ldr	r3, [pc, #76]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029b2:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80029b6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029b8:	4b11      	ldr	r3, [pc, #68]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80029be:	4b10      	ldr	r3, [pc, #64]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 80029ca:	2108      	movs	r1, #8
 80029cc:	480c      	ldr	r0, [pc, #48]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029ce:	f003 fd18 	bl	8006402 <HAL_TIM_OnePulse_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_TIM8_Init+0x4c>
  {
    Error_Handler();
 80029d8:	f000 fa00 	bl	8002ddc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029dc:	2300      	movs	r3, #0
 80029de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029e0:	2300      	movs	r3, #0
 80029e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80029e4:	463b      	mov	r3, r7
 80029e6:	4619      	mov	r1, r3
 80029e8:	4805      	ldr	r0, [pc, #20]	@ (8002a00 <MX_TIM8_Init+0x70>)
 80029ea:	f004 f883 	bl	8006af4 <HAL_TIMEx_MasterConfigSynchronization>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <MX_TIM8_Init+0x68>
  {
    Error_Handler();
 80029f4:	f000 f9f2 	bl	8002ddc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80029f8:	bf00      	nop
 80029fa:	3708      	adds	r7, #8
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	2000036c 	.word	0x2000036c
 8002a04:	40010400 	.word	0x40010400

08002a08 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002a48 <MX_TIM14_Init+0x40>)
 8002a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8002a4c <MX_TIM14_Init+0x44>)
 8002a10:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 8399;
 8002a12:	4b0d      	ldr	r3, [pc, #52]	@ (8002a48 <MX_TIM14_Init+0x40>)
 8002a14:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8002a18:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a48 <MX_TIM14_Init+0x40>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 499;
 8002a20:	4b09      	ldr	r3, [pc, #36]	@ (8002a48 <MX_TIM14_Init+0x40>)
 8002a22:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002a26:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a28:	4b07      	ldr	r3, [pc, #28]	@ (8002a48 <MX_TIM14_Init+0x40>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a2e:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <MX_TIM14_Init+0x40>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002a34:	4804      	ldr	r0, [pc, #16]	@ (8002a48 <MX_TIM14_Init+0x40>)
 8002a36:	f003 fc05 	bl	8006244 <HAL_TIM_Base_Init>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8002a40:	f000 f9cc 	bl	8002ddc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002a44:	bf00      	nop
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	200003b4 	.word	0x200003b4
 8002a4c:	40002000 	.word	0x40002000

08002a50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a54:	4b16      	ldr	r3, [pc, #88]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a56:	4a17      	ldr	r2, [pc, #92]	@ (8002ab4 <MX_USART2_UART_Init+0x64>)
 8002a58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002a5a:	4b15      	ldr	r3, [pc, #84]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a5c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002a60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a62:	4b13      	ldr	r3, [pc, #76]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a68:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a6e:	4b10      	ldr	r3, [pc, #64]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a74:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a76:	220c      	movs	r2, #12
 8002a78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a86:	480a      	ldr	r0, [pc, #40]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002a88:	f004 f8c4 	bl	8006c14 <HAL_UART_Init>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a92:	f000 f9a3 	bl	8002ddc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)&uart_rx_buf[uart_rx_index], 1);
 8002a96:	4b08      	ldr	r3, [pc, #32]	@ (8002ab8 <MX_USART2_UART_Init+0x68>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	4b07      	ldr	r3, [pc, #28]	@ (8002abc <MX_USART2_UART_Init+0x6c>)
 8002aa0:	4413      	add	r3, r2
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4802      	ldr	r0, [pc, #8]	@ (8002ab0 <MX_USART2_UART_Init+0x60>)
 8002aa8:	f004 f98f 	bl	8006dca <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	200003fc 	.word	0x200003fc
 8002ab4:	40004400 	.word	0x40004400
 8002ab8:	200004b4 	.word	0x200004b4
 8002abc:	20000474 	.word	0x20000474

08002ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b08c      	sub	sp, #48	@ 0x30
 8002ac4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac6:	f107 031c 	add.w	r3, r7, #28
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	605a      	str	r2, [r3, #4]
 8002ad0:	609a      	str	r2, [r3, #8]
 8002ad2:	60da      	str	r2, [r3, #12]
 8002ad4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	61bb      	str	r3, [r7, #24]
 8002ada:	4bb7      	ldr	r3, [pc, #732]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ade:	4ab6      	ldr	r2, [pc, #728]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002ae0:	f043 0310 	orr.w	r3, r3, #16
 8002ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ae6:	4bb4      	ldr	r3, [pc, #720]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aea:	f003 0310 	and.w	r3, r3, #16
 8002aee:	61bb      	str	r3, [r7, #24]
 8002af0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	4bb0      	ldr	r3, [pc, #704]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afa:	4aaf      	ldr	r2, [pc, #700]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b02:	4bad      	ldr	r3, [pc, #692]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	4ba9      	ldr	r3, [pc, #676]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b16:	4aa8      	ldr	r2, [pc, #672]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b1e:	4ba6      	ldr	r3, [pc, #664]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	4ba2      	ldr	r3, [pc, #648]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b32:	4aa1      	ldr	r2, [pc, #644]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b3a:	4b9f      	ldr	r3, [pc, #636]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	60bb      	str	r3, [r7, #8]
 8002b4a:	4b9b      	ldr	r3, [pc, #620]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4e:	4a9a      	ldr	r2, [pc, #616]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b50:	f043 0302 	orr.w	r3, r3, #2
 8002b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b56:	4b98      	ldr	r3, [pc, #608]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	60bb      	str	r3, [r7, #8]
 8002b60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]
 8002b66:	4b94      	ldr	r3, [pc, #592]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6a:	4a93      	ldr	r2, [pc, #588]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b6c:	f043 0308 	orr.w	r3, r3, #8
 8002b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b72:	4b91      	ldr	r3, [pc, #580]	@ (8002db8 <MX_GPIO_Init+0x2f8>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b76:	f003 0308 	and.w	r3, r3, #8
 8002b7a:	607b      	str	r3, [r7, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2188      	movs	r1, #136	@ 0x88
 8002b82:	488e      	ldr	r0, [pc, #568]	@ (8002dbc <MX_GPIO_Init+0x2fc>)
 8002b84:	f002 f918 	bl	8004db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002b88:	2201      	movs	r2, #1
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	488c      	ldr	r0, [pc, #560]	@ (8002dc0 <MX_GPIO_Init+0x300>)
 8002b8e:	f002 f913 	bl	8004db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002b92:	2201      	movs	r2, #1
 8002b94:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b98:	488a      	ldr	r0, [pc, #552]	@ (8002dc4 <MX_GPIO_Init+0x304>)
 8002b9a:	f002 f90d 	bl	8004db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8002ba4:	4888      	ldr	r0, [pc, #544]	@ (8002dc8 <MX_GPIO_Init+0x308>)
 8002ba6:	f002 f907 	bl	8004db8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8002baa:	2308      	movs	r3, #8
 8002bac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8002bba:	f107 031c 	add.w	r3, r7, #28
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	487e      	ldr	r0, [pc, #504]	@ (8002dbc <MX_GPIO_Init+0x2fc>)
 8002bc2:	f001 fe61 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002bd6:	f107 031c 	add.w	r3, r7, #28
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4878      	ldr	r0, [pc, #480]	@ (8002dc0 <MX_GPIO_Init+0x300>)
 8002bde:	f001 fe53 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002be2:	2308      	movs	r3, #8
 8002be4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be6:	2302      	movs	r3, #2
 8002be8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002bf2:	2305      	movs	r3, #5
 8002bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002bf6:	f107 031c 	add.w	r3, r7, #28
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4870      	ldr	r0, [pc, #448]	@ (8002dc0 <MX_GPIO_Init+0x300>)
 8002bfe:	f001 fe43 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002c02:	2301      	movs	r3, #1
 8002c04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c06:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002c10:	f107 031c 	add.w	r3, r7, #28
 8002c14:	4619      	mov	r1, r3
 8002c16:	486d      	ldr	r0, [pc, #436]	@ (8002dcc <MX_GPIO_Init+0x30c>)
 8002c18:	f001 fe36 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002c1c:	2310      	movs	r3, #16
 8002c1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c20:	2302      	movs	r3, #2
 8002c22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c2c:	2306      	movs	r3, #6
 8002c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002c30:	f107 031c 	add.w	r3, r7, #28
 8002c34:	4619      	mov	r1, r3
 8002c36:	4865      	ldr	r0, [pc, #404]	@ (8002dcc <MX_GPIO_Init+0x30c>)
 8002c38:	f001 fe26 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002c3c:	2304      	movs	r3, #4
 8002c3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c40:	2300      	movs	r3, #0
 8002c42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002c48:	f107 031c 	add.w	r3, r7, #28
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	485d      	ldr	r0, [pc, #372]	@ (8002dc4 <MX_GPIO_Init+0x304>)
 8002c50:	f001 fe1a 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002c54:	2380      	movs	r3, #128	@ 0x80
 8002c56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c60:	2300      	movs	r3, #0
 8002c62:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c64:	f107 031c 	add.w	r3, r7, #28
 8002c68:	4619      	mov	r1, r3
 8002c6a:	4854      	ldr	r0, [pc, #336]	@ (8002dbc <MX_GPIO_Init+0x2fc>)
 8002c6c:	f001 fe0c 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8002c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c76:	2302      	movs	r3, #2
 8002c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c82:	2305      	movs	r3, #5
 8002c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002c86:	f107 031c 	add.w	r3, r7, #28
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	484d      	ldr	r0, [pc, #308]	@ (8002dc4 <MX_GPIO_Init+0x304>)
 8002c8e:	f001 fdfb 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002c92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002c96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002ca4:	f107 031c 	add.w	r3, r7, #28
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4846      	ldr	r0, [pc, #280]	@ (8002dc4 <MX_GPIO_Init+0x304>)
 8002cac:	f001 fdec 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002cb0:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8002cb4:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cc2:	f107 031c 	add.w	r3, r7, #28
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	483f      	ldr	r0, [pc, #252]	@ (8002dc8 <MX_GPIO_Init+0x308>)
 8002cca:	f001 fddd 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002cce:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002ce0:	2306      	movs	r3, #6
 8002ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ce4:	f107 031c 	add.w	r3, r7, #28
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4835      	ldr	r0, [pc, #212]	@ (8002dc0 <MX_GPIO_Init+0x300>)
 8002cec:	f001 fdcc 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002cf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002cfe:	f107 031c 	add.w	r3, r7, #28
 8002d02:	4619      	mov	r1, r3
 8002d04:	4831      	ldr	r0, [pc, #196]	@ (8002dcc <MX_GPIO_Init+0x30c>)
 8002d06:	f001 fdbf 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002d0a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002d0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d10:	2302      	movs	r3, #2
 8002d12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002d1c:	230a      	movs	r3, #10
 8002d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d20:	f107 031c 	add.w	r3, r7, #28
 8002d24:	4619      	mov	r1, r3
 8002d26:	4829      	ldr	r0, [pc, #164]	@ (8002dcc <MX_GPIO_Init+0x30c>)
 8002d28:	f001 fdae 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d30:	2302      	movs	r3, #2
 8002d32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d34:	2301      	movs	r3, #1
 8002d36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002d3c:	2309      	movs	r3, #9
 8002d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d40:	f107 031c 	add.w	r3, r7, #28
 8002d44:	4619      	mov	r1, r3
 8002d46:	4820      	ldr	r0, [pc, #128]	@ (8002dc8 <MX_GPIO_Init+0x308>)
 8002d48:	f001 fd9e 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002d4c:	2320      	movs	r3, #32
 8002d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d50:	2300      	movs	r3, #0
 8002d52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002d58:	f107 031c 	add.w	r3, r7, #28
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	481a      	ldr	r0, [pc, #104]	@ (8002dc8 <MX_GPIO_Init+0x308>)
 8002d60:	f001 fd92 	bl	8004888 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002d64:	2302      	movs	r3, #2
 8002d66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002d68:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002d6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002d72:	f107 031c 	add.w	r3, r7, #28
 8002d76:	4619      	mov	r1, r3
 8002d78:	4810      	ldr	r0, [pc, #64]	@ (8002dbc <MX_GPIO_Init+0x2fc>)
 8002d7a:	f001 fd85 	bl	8004888 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2100      	movs	r1, #0
 8002d82:	2006      	movs	r0, #6
 8002d84:	f001 fd19 	bl	80047ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002d88:	2006      	movs	r0, #6
 8002d8a:	f001 fd32 	bl	80047f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Bt ngt EXTI cho PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; // hoc RISING, ty vo mch
 8002d92:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002d96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9c:	f107 031c 	add.w	r3, r7, #28
 8002da0:	4619      	mov	r1, r3
 8002da2:	480a      	ldr	r0, [pc, #40]	@ (8002dcc <MX_GPIO_Init+0x30c>)
 8002da4:	f001 fd70 	bl	8004888 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002da8:	2200      	movs	r2, #0
 8002daa:	2100      	movs	r1, #0
 8002dac:	2006      	movs	r0, #6
 8002dae:	f001 fd04 	bl	80047ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002db2:	2006      	movs	r0, #6
 8002db4:	e00c      	b.n	8002dd0 <MX_GPIO_Init+0x310>
 8002db6:	bf00      	nop
 8002db8:	40023800 	.word	0x40023800
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	40020800 	.word	0x40020800
 8002dc4:	40020400 	.word	0x40020400
 8002dc8:	40020c00 	.word	0x40020c00
 8002dcc:	40020000 	.word	0x40020000
 8002dd0:	f001 fd0f 	bl	80047f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002dd4:	bf00      	nop
 8002dd6:	3730      	adds	r7, #48	@ 0x30
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002de0:	b672      	cpsid	i
}
 8002de2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002de4:	bf00      	nop
 8002de6:	e7fd      	b.n	8002de4 <Error_Handler+0x8>

08002de8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	607b      	str	r3, [r7, #4]
 8002df2:	4b10      	ldr	r3, [pc, #64]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002df8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e06:	607b      	str	r3, [r7, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	603b      	str	r3, [r7, #0]
 8002e0e:	4b09      	ldr	r3, [pc, #36]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e12:	4a08      	ldr	r2, [pc, #32]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e18:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e1a:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e22:	603b      	str	r3, [r7, #0]
 8002e24:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8002e26:	2004      	movs	r0, #4
 8002e28:	f001 fcbc 	bl	80047a4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e2c:	bf00      	nop
 8002e2e:	3708      	adds	r7, #8
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40023800 	.word	0x40023800

08002e38 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b08a      	sub	sp, #40	@ 0x28
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e40:	f107 0314 	add.w	r3, r7, #20
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	605a      	str	r2, [r3, #4]
 8002e4a:	609a      	str	r2, [r3, #8]
 8002e4c:	60da      	str	r2, [r3, #12]
 8002e4e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a38      	ldr	r2, [pc, #224]	@ (8002f38 <HAL_CAN_MspInit+0x100>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d16a      	bne.n	8002f30 <HAL_CAN_MspInit+0xf8>
  {
    /* USER CODE BEGIN CAN2_MspInit 0 */

    /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	613b      	str	r3, [r7, #16]
 8002e5e:	4b37      	ldr	r3, [pc, #220]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	4a36      	ldr	r2, [pc, #216]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002e64:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e6a:	4b34      	ldr	r3, [pc, #208]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e72:	613b      	str	r3, [r7, #16]
 8002e74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e76:	2300      	movs	r3, #0
 8002e78:	60fb      	str	r3, [r7, #12]
 8002e7a:	4b30      	ldr	r3, [pc, #192]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7e:	4a2f      	ldr	r2, [pc, #188]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002e80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e86:	4b2d      	ldr	r3, [pc, #180]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8e:	60fb      	str	r3, [r7, #12]
 8002e90:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e92:	2300      	movs	r3, #0
 8002e94:	60bb      	str	r3, [r7, #8]
 8002e96:	4b29      	ldr	r3, [pc, #164]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9a:	4a28      	ldr	r2, [pc, #160]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002e9c:	f043 0302 	orr.w	r3, r3, #2
 8002ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ea2:	4b26      	ldr	r3, [pc, #152]	@ (8002f3c <HAL_CAN_MspInit+0x104>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	60bb      	str	r3, [r7, #8]
 8002eac:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB13     ------> CAN2_TX
    PB5     ------> CAN2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002eae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002ec0:	2309      	movs	r3, #9
 8002ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec4:	f107 0314 	add.w	r3, r7, #20
 8002ec8:	4619      	mov	r1, r3
 8002eca:	481d      	ldr	r0, [pc, #116]	@ (8002f40 <HAL_CAN_MspInit+0x108>)
 8002ecc:	f001 fcdc 	bl	8004888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002ed0:	2320      	movs	r3, #32
 8002ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002edc:	2303      	movs	r3, #3
 8002ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002ee0:	2309      	movs	r3, #9
 8002ee2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4815      	ldr	r0, [pc, #84]	@ (8002f40 <HAL_CAN_MspInit+0x108>)
 8002eec:	f001 fccc 	bl	8004888 <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 1);
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	203f      	movs	r0, #63	@ 0x3f
 8002ef6:	f001 fc60 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8002efa:	203f      	movs	r0, #63	@ 0x3f
 8002efc:	f001 fc79 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002f00:	2200      	movs	r2, #0
 8002f02:	2100      	movs	r1, #0
 8002f04:	2040      	movs	r0, #64	@ 0x40
 8002f06:	f001 fc58 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002f0a:	2040      	movs	r0, #64	@ 0x40
 8002f0c:	f001 fc71 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8002f10:	2200      	movs	r2, #0
 8002f12:	2100      	movs	r1, #0
 8002f14:	2041      	movs	r0, #65	@ 0x41
 8002f16:	f001 fc50 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8002f1a:	2041      	movs	r0, #65	@ 0x41
 8002f1c:	f001 fc69 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_SCE_IRQn, 0, 0);
 8002f20:	2200      	movs	r2, #0
 8002f22:	2100      	movs	r1, #0
 8002f24:	2042      	movs	r0, #66	@ 0x42
 8002f26:	f001 fc48 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_SCE_IRQn);
 8002f2a:	2042      	movs	r0, #66	@ 0x42
 8002f2c:	f001 fc61 	bl	80047f2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN2_MspInit 1 */

  }

}
 8002f30:	bf00      	nop
 8002f32:	3728      	adds	r7, #40	@ 0x28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40006800 	.word	0x40006800
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40020400 	.word	0x40020400

08002f44 <HAL_CAN_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN2)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a11      	ldr	r2, [pc, #68]	@ (8002f98 <HAL_CAN_MspDeInit+0x54>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d11c      	bne.n	8002f90 <HAL_CAN_MspDeInit+0x4c>
  {
    /* USER CODE BEGIN CAN2_MspDeInit 0 */

    /* USER CODE END CAN2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN2_CLK_DISABLE();
 8002f56:	4b11      	ldr	r3, [pc, #68]	@ (8002f9c <HAL_CAN_MspDeInit+0x58>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	4a10      	ldr	r2, [pc, #64]	@ (8002f9c <HAL_CAN_MspDeInit+0x58>)
 8002f5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002f60:	6413      	str	r3, [r2, #64]	@ 0x40
    __HAL_RCC_CAN1_CLK_DISABLE();
 8002f62:	4b0e      	ldr	r3, [pc, #56]	@ (8002f9c <HAL_CAN_MspDeInit+0x58>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f66:	4a0d      	ldr	r2, [pc, #52]	@ (8002f9c <HAL_CAN_MspDeInit+0x58>)
 8002f68:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8002f6c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**CAN2 GPIO Configuration
    PB13     ------> CAN2_TX
    PB5     ------> CAN2_RX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_5);
 8002f6e:	f242 0120 	movw	r1, #8224	@ 0x2020
 8002f72:	480b      	ldr	r0, [pc, #44]	@ (8002fa0 <HAL_CAN_MspDeInit+0x5c>)
 8002f74:	f001 fe24 	bl	8004bc0 <HAL_GPIO_DeInit>

    /* CAN2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN2_TX_IRQn);
 8002f78:	203f      	movs	r0, #63	@ 0x3f
 8002f7a:	f001 fc48 	bl	800480e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX0_IRQn);
 8002f7e:	2040      	movs	r0, #64	@ 0x40
 8002f80:	f001 fc45 	bl	800480e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 8002f84:	2041      	movs	r0, #65	@ 0x41
 8002f86:	f001 fc42 	bl	800480e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN2_SCE_IRQn);
 8002f8a:	2042      	movs	r0, #66	@ 0x42
 8002f8c:	f001 fc3f 	bl	800480e <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN CAN2_MspDeInit 1 */

    /* USER CODE END CAN2_MspDeInit 1 */
  }

}
 8002f90:	bf00      	nop
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	40006800 	.word	0x40006800
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	40020400 	.word	0x40020400

08002fa4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b08c      	sub	sp, #48	@ 0x30
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fac:	f107 031c 	add.w	r3, r7, #28
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	605a      	str	r2, [r3, #4]
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	60da      	str	r2, [r3, #12]
 8002fba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a42      	ldr	r2, [pc, #264]	@ (80030cc <HAL_I2C_MspInit+0x128>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d12d      	bne.n	8003022 <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	61bb      	str	r3, [r7, #24]
 8002fca:	4b41      	ldr	r3, [pc, #260]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fce:	4a40      	ldr	r2, [pc, #256]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 8002fd0:	f043 0302 	orr.w	r3, r3, #2
 8002fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd6:	4b3e      	ldr	r3, [pc, #248]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	61bb      	str	r3, [r7, #24]
 8002fe0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002fe2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002fe6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fe8:	2312      	movs	r3, #18
 8002fea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fec:	2301      	movs	r3, #1
 8002fee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ff4:	2304      	movs	r3, #4
 8002ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff8:	f107 031c 	add.w	r3, r7, #28
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4835      	ldr	r0, [pc, #212]	@ (80030d4 <HAL_I2C_MspInit+0x130>)
 8003000:	f001 fc42 	bl	8004888 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]
 8003008:	4b31      	ldr	r3, [pc, #196]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 800300a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300c:	4a30      	ldr	r2, [pc, #192]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 800300e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003012:	6413      	str	r3, [r2, #64]	@ 0x40
 8003014:	4b2e      	ldr	r3, [pc, #184]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 8003016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003018:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800301c:	617b      	str	r3, [r7, #20]
 800301e:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003020:	e050      	b.n	80030c4 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a2c      	ldr	r2, [pc, #176]	@ (80030d8 <HAL_I2C_MspInit+0x134>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d14b      	bne.n	80030c4 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800302c:	2300      	movs	r3, #0
 800302e:	613b      	str	r3, [r7, #16]
 8003030:	4b27      	ldr	r3, [pc, #156]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 8003032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003034:	4a26      	ldr	r2, [pc, #152]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 8003036:	f043 0304 	orr.w	r3, r3, #4
 800303a:	6313      	str	r3, [r2, #48]	@ 0x30
 800303c:	4b24      	ldr	r3, [pc, #144]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 800303e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	613b      	str	r3, [r7, #16]
 8003046:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003048:	2300      	movs	r3, #0
 800304a:	60fb      	str	r3, [r7, #12]
 800304c:	4b20      	ldr	r3, [pc, #128]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 800304e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003050:	4a1f      	ldr	r2, [pc, #124]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 8003052:	f043 0301 	orr.w	r3, r3, #1
 8003056:	6313      	str	r3, [r2, #48]	@ 0x30
 8003058:	4b1d      	ldr	r3, [pc, #116]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003064:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800306a:	2312      	movs	r3, #18
 800306c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800306e:	2300      	movs	r3, #0
 8003070:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003072:	2303      	movs	r3, #3
 8003074:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003076:	2304      	movs	r3, #4
 8003078:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800307a:	f107 031c 	add.w	r3, r7, #28
 800307e:	4619      	mov	r1, r3
 8003080:	4816      	ldr	r0, [pc, #88]	@ (80030dc <HAL_I2C_MspInit+0x138>)
 8003082:	f001 fc01 	bl	8004888 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003086:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800308a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800308c:	2312      	movs	r3, #18
 800308e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003090:	2300      	movs	r3, #0
 8003092:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003094:	2303      	movs	r3, #3
 8003096:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003098:	2304      	movs	r3, #4
 800309a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800309c:	f107 031c 	add.w	r3, r7, #28
 80030a0:	4619      	mov	r1, r3
 80030a2:	480f      	ldr	r0, [pc, #60]	@ (80030e0 <HAL_I2C_MspInit+0x13c>)
 80030a4:	f001 fbf0 	bl	8004888 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80030a8:	2300      	movs	r3, #0
 80030aa:	60bb      	str	r3, [r7, #8]
 80030ac:	4b08      	ldr	r3, [pc, #32]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 80030ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b0:	4a07      	ldr	r2, [pc, #28]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 80030b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80030b8:	4b05      	ldr	r3, [pc, #20]	@ (80030d0 <HAL_I2C_MspInit+0x12c>)
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030c0:	60bb      	str	r3, [r7, #8]
 80030c2:	68bb      	ldr	r3, [r7, #8]
}
 80030c4:	bf00      	nop
 80030c6:	3730      	adds	r7, #48	@ 0x30
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40005400 	.word	0x40005400
 80030d0:	40023800 	.word	0x40023800
 80030d4:	40020400 	.word	0x40020400
 80030d8:	40005c00 	.word	0x40005c00
 80030dc:	40020800 	.word	0x40020800
 80030e0:	40020000 	.word	0x40020000

080030e4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b08a      	sub	sp, #40	@ 0x28
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ec:	f107 0314 	add.w	r3, r7, #20
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]
 80030f4:	605a      	str	r2, [r3, #4]
 80030f6:	609a      	str	r2, [r3, #8]
 80030f8:	60da      	str	r2, [r3, #12]
 80030fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a1d      	ldr	r2, [pc, #116]	@ (8003178 <HAL_SPI_MspInit+0x94>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d133      	bne.n	800316e <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	4b1c      	ldr	r3, [pc, #112]	@ (800317c <HAL_SPI_MspInit+0x98>)
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	4a1b      	ldr	r2, [pc, #108]	@ (800317c <HAL_SPI_MspInit+0x98>)
 8003110:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003114:	6453      	str	r3, [r2, #68]	@ 0x44
 8003116:	4b19      	ldr	r3, [pc, #100]	@ (800317c <HAL_SPI_MspInit+0x98>)
 8003118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800311e:	613b      	str	r3, [r7, #16]
 8003120:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	4b15      	ldr	r3, [pc, #84]	@ (800317c <HAL_SPI_MspInit+0x98>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312a:	4a14      	ldr	r2, [pc, #80]	@ (800317c <HAL_SPI_MspInit+0x98>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	6313      	str	r3, [r2, #48]	@ 0x30
 8003132:	4b12      	ldr	r3, [pc, #72]	@ (800317c <HAL_SPI_MspInit+0x98>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800313e:	23e0      	movs	r3, #224	@ 0xe0
 8003140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003142:	2302      	movs	r3, #2
 8003144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003146:	2300      	movs	r3, #0
 8003148:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800314a:	2303      	movs	r3, #3
 800314c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800314e:	2305      	movs	r3, #5
 8003150:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003152:	f107 0314 	add.w	r3, r7, #20
 8003156:	4619      	mov	r1, r3
 8003158:	4809      	ldr	r0, [pc, #36]	@ (8003180 <HAL_SPI_MspInit+0x9c>)
 800315a:	f001 fb95 	bl	8004888 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 800315e:	2200      	movs	r2, #0
 8003160:	2101      	movs	r1, #1
 8003162:	2023      	movs	r0, #35	@ 0x23
 8003164:	f001 fb29 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003168:	2023      	movs	r0, #35	@ 0x23
 800316a:	f001 fb42 	bl	80047f2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800316e:	bf00      	nop
 8003170:	3728      	adds	r7, #40	@ 0x28
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	40013000 	.word	0x40013000
 800317c:	40023800 	.word	0x40023800
 8003180:	40020000 	.word	0x40020000

08003184 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a28      	ldr	r2, [pc, #160]	@ (8003234 <HAL_TIM_Base_MspInit+0xb0>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d12e      	bne.n	80031f4 <HAL_TIM_Base_MspInit+0x70>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	4b27      	ldr	r3, [pc, #156]	@ (8003238 <HAL_TIM_Base_MspInit+0xb4>)
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	4a26      	ldr	r2, [pc, #152]	@ (8003238 <HAL_TIM_Base_MspInit+0xb4>)
 80031a0:	f043 0301 	orr.w	r3, r3, #1
 80031a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80031a6:	4b24      	ldr	r3, [pc, #144]	@ (8003238 <HAL_TIM_Base_MspInit+0xb4>)
 80031a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	60fb      	str	r3, [r7, #12]
 80031b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80031b2:	2200      	movs	r2, #0
 80031b4:	2100      	movs	r1, #0
 80031b6:	2018      	movs	r0, #24
 80031b8:	f001 faff 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80031bc:	2018      	movs	r0, #24
 80031be:	f001 fb18 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80031c2:	2200      	movs	r2, #0
 80031c4:	2100      	movs	r1, #0
 80031c6:	2019      	movs	r0, #25
 80031c8:	f001 faf7 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80031cc:	2019      	movs	r0, #25
 80031ce:	f001 fb10 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2100      	movs	r1, #0
 80031d6:	201a      	movs	r0, #26
 80031d8:	f001 faef 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80031dc:	201a      	movs	r0, #26
 80031de:	f001 fb08 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80031e2:	2200      	movs	r2, #0
 80031e4:	2100      	movs	r1, #0
 80031e6:	201b      	movs	r0, #27
 80031e8:	f001 fae7 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80031ec:	201b      	movs	r0, #27
 80031ee:	f001 fb00 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80031f2:	e01a      	b.n	800322a <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM14)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a10      	ldr	r2, [pc, #64]	@ (800323c <HAL_TIM_Base_MspInit+0xb8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d115      	bne.n	800322a <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80031fe:	2300      	movs	r3, #0
 8003200:	60bb      	str	r3, [r7, #8]
 8003202:	4b0d      	ldr	r3, [pc, #52]	@ (8003238 <HAL_TIM_Base_MspInit+0xb4>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003206:	4a0c      	ldr	r2, [pc, #48]	@ (8003238 <HAL_TIM_Base_MspInit+0xb4>)
 8003208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800320c:	6413      	str	r3, [r2, #64]	@ 0x40
 800320e:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <HAL_TIM_Base_MspInit+0xb4>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003216:	60bb      	str	r3, [r7, #8]
 8003218:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800321a:	2200      	movs	r2, #0
 800321c:	2100      	movs	r1, #0
 800321e:	202d      	movs	r0, #45	@ 0x2d
 8003220:	f001 facb 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003224:	202d      	movs	r0, #45	@ 0x2d
 8003226:	f001 fae4 	bl	80047f2 <HAL_NVIC_EnableIRQ>
}
 800322a:	bf00      	nop
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40010000 	.word	0x40010000
 8003238:	40023800 	.word	0x40023800
 800323c:	40002000 	.word	0x40002000

08003240 <HAL_TIM_OnePulse_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_onepulse: TIM_OnePulse handle pointer
  * @retval None
  */
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef* htim_onepulse)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b08a      	sub	sp, #40	@ 0x28
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003248:	f107 0314 	add.w	r3, r7, #20
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	605a      	str	r2, [r3, #4]
 8003252:	609a      	str	r2, [r3, #8]
 8003254:	60da      	str	r2, [r3, #12]
 8003256:	611a      	str	r2, [r3, #16]
  if(htim_onepulse->Instance==TIM8)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a21      	ldr	r2, [pc, #132]	@ (80032e4 <HAL_TIM_OnePulse_MspInit+0xa4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d13b      	bne.n	80032da <HAL_TIM_OnePulse_MspInit+0x9a>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003262:	2300      	movs	r3, #0
 8003264:	613b      	str	r3, [r7, #16]
 8003266:	4b20      	ldr	r3, [pc, #128]	@ (80032e8 <HAL_TIM_OnePulse_MspInit+0xa8>)
 8003268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326a:	4a1f      	ldr	r2, [pc, #124]	@ (80032e8 <HAL_TIM_OnePulse_MspInit+0xa8>)
 800326c:	f043 0302 	orr.w	r3, r3, #2
 8003270:	6453      	str	r3, [r2, #68]	@ 0x44
 8003272:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_TIM_OnePulse_MspInit+0xa8>)
 8003274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	613b      	str	r3, [r7, #16]
 800327c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	4b19      	ldr	r3, [pc, #100]	@ (80032e8 <HAL_TIM_OnePulse_MspInit+0xa8>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003286:	4a18      	ldr	r2, [pc, #96]	@ (80032e8 <HAL_TIM_OnePulse_MspInit+0xa8>)
 8003288:	f043 0304 	orr.w	r3, r3, #4
 800328c:	6313      	str	r3, [r2, #48]	@ 0x30
 800328e:	4b16      	ldr	r3, [pc, #88]	@ (80032e8 <HAL_TIM_OnePulse_MspInit+0xa8>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003292:	f003 0304 	and.w	r3, r3, #4
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800329a:	2340      	movs	r3, #64	@ 0x40
 800329c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800329e:	2302      	movs	r3, #2
 80032a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a6:	2300      	movs	r3, #0
 80032a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80032aa:	2303      	movs	r3, #3
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032ae:	f107 0314 	add.w	r3, r7, #20
 80032b2:	4619      	mov	r1, r3
 80032b4:	480d      	ldr	r0, [pc, #52]	@ (80032ec <HAL_TIM_OnePulse_MspInit+0xac>)
 80032b6:	f001 fae7 	bl	8004888 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 80032ba:	2200      	movs	r2, #0
 80032bc:	2100      	movs	r1, #0
 80032be:	202d      	movs	r0, #45	@ 0x2d
 80032c0:	f001 fa7b 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 80032c4:	202d      	movs	r0, #45	@ 0x2d
 80032c6:	f001 fa94 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 80032ca:	2200      	movs	r2, #0
 80032cc:	2100      	movs	r1, #0
 80032ce:	202e      	movs	r0, #46	@ 0x2e
 80032d0:	f001 fa73 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80032d4:	202e      	movs	r0, #46	@ 0x2e
 80032d6:	f001 fa8c 	bl	80047f2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 80032da:	bf00      	nop
 80032dc:	3728      	adds	r7, #40	@ 0x28
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	40010400 	.word	0x40010400
 80032e8:	40023800 	.word	0x40023800
 80032ec:	40020800 	.word	0x40020800

080032f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	@ 0x28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f8:	f107 0314 	add.w	r3, r7, #20
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	605a      	str	r2, [r3, #4]
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	60da      	str	r2, [r3, #12]
 8003306:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a19      	ldr	r2, [pc, #100]	@ (8003374 <HAL_UART_MspInit+0x84>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d12b      	bne.n	800336a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
 8003316:	4b18      	ldr	r3, [pc, #96]	@ (8003378 <HAL_UART_MspInit+0x88>)
 8003318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331a:	4a17      	ldr	r2, [pc, #92]	@ (8003378 <HAL_UART_MspInit+0x88>)
 800331c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003320:	6413      	str	r3, [r2, #64]	@ 0x40
 8003322:	4b15      	ldr	r3, [pc, #84]	@ (8003378 <HAL_UART_MspInit+0x88>)
 8003324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800332a:	613b      	str	r3, [r7, #16]
 800332c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	4b11      	ldr	r3, [pc, #68]	@ (8003378 <HAL_UART_MspInit+0x88>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	4a10      	ldr	r2, [pc, #64]	@ (8003378 <HAL_UART_MspInit+0x88>)
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	6313      	str	r3, [r2, #48]	@ 0x30
 800333e:	4b0e      	ldr	r3, [pc, #56]	@ (8003378 <HAL_UART_MspInit+0x88>)
 8003340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800334a:	230c      	movs	r3, #12
 800334c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800334e:	2302      	movs	r3, #2
 8003350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003356:	2303      	movs	r3, #3
 8003358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800335a:	2307      	movs	r3, #7
 800335c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800335e:	f107 0314 	add.w	r3, r7, #20
 8003362:	4619      	mov	r1, r3
 8003364:	4805      	ldr	r0, [pc, #20]	@ (800337c <HAL_UART_MspInit+0x8c>)
 8003366:	f001 fa8f 	bl	8004888 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800336a:	bf00      	nop
 800336c:	3728      	adds	r7, #40	@ 0x28
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40004400 	.word	0x40004400
 8003378:	40023800 	.word	0x40023800
 800337c:	40020000 	.word	0x40020000

08003380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003384:	bf00      	nop
 8003386:	e7fd      	b.n	8003384 <NMI_Handler+0x4>

08003388 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <HardFault_Handler+0x4>

08003390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003394:	bf00      	nop
 8003396:	e7fd      	b.n	8003394 <MemManage_Handler+0x4>

08003398 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800339c:	bf00      	nop
 800339e:	e7fd      	b.n	800339c <BusFault_Handler+0x4>

080033a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a4:	bf00      	nop
 80033a6:	e7fd      	b.n	80033a4 <UsageFault_Handler+0x4>

080033a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b6:	b480      	push	{r7}
 80033b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033c8:	bf00      	nop
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033d6:	f000 f9cf 	bl	8003778 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033da:	bf00      	nop
 80033dc:	bd80      	pop	{r7, pc}

080033de <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80033e2:	2001      	movs	r0, #1
 80033e4:	f001 fd02 	bl	8004dec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80033e8:	bf00      	nop
 80033ea:	bd80      	pop	{r7, pc}

080033ec <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033f0:	4802      	ldr	r0, [pc, #8]	@ (80033fc <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80033f2:	f003 f856 	bl	80064a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	20000324 	.word	0x20000324

08003400 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003404:	4802      	ldr	r0, [pc, #8]	@ (8003410 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003406:	f003 f84c 	bl	80064a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800340a:	bf00      	nop
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	20000324 	.word	0x20000324

08003414 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003418:	4802      	ldr	r0, [pc, #8]	@ (8003424 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800341a:	f003 f842 	bl	80064a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800341e:	bf00      	nop
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20000324 	.word	0x20000324

08003428 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800342c:	4802      	ldr	r0, [pc, #8]	@ (8003438 <TIM1_CC_IRQHandler+0x10>)
 800342e:	f003 f838 	bl	80064a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003432:	bf00      	nop
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	20000324 	.word	0x20000324

0800343c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003440:	4802      	ldr	r0, [pc, #8]	@ (800344c <SPI1_IRQHandler+0x10>)
 8003442:	f002 fd05 	bl	8005e50 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003446:	bf00      	nop
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	200002cc 	.word	0x200002cc

08003450 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003454:	4803      	ldr	r0, [pc, #12]	@ (8003464 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 8003456:	f003 f824 	bl	80064a2 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim14);
 800345a:	4803      	ldr	r0, [pc, #12]	@ (8003468 <TIM8_TRG_COM_TIM14_IRQHandler+0x18>)
 800345c:	f003 f821 	bl	80064a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003460:	bf00      	nop
 8003462:	bd80      	pop	{r7, pc}
 8003464:	2000036c 	.word	0x2000036c
 8003468:	200003b4 	.word	0x200003b4

0800346c <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003470:	4802      	ldr	r0, [pc, #8]	@ (800347c <TIM8_CC_IRQHandler+0x10>)
 8003472:	f003 f816 	bl	80064a2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	2000036c 	.word	0x2000036c

08003480 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8003484:	4802      	ldr	r0, [pc, #8]	@ (8003490 <CAN2_TX_IRQHandler+0x10>)
 8003486:	f000 fe91 	bl	80041ac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	200001fc 	.word	0x200001fc

08003494 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8003498:	4802      	ldr	r0, [pc, #8]	@ (80034a4 <CAN2_RX0_IRQHandler+0x10>)
 800349a:	f000 fe87 	bl	80041ac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800349e:	bf00      	nop
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	200001fc 	.word	0x200001fc

080034a8 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80034ac:	4802      	ldr	r0, [pc, #8]	@ (80034b8 <CAN2_RX1_IRQHandler+0x10>)
 80034ae:	f000 fe7d 	bl	80041ac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 80034b2:	bf00      	nop
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	200001fc 	.word	0x200001fc

080034bc <CAN2_SCE_IRQHandler>:

/**
  * @brief This function handles CAN2 SCE interrupt.
  */
void CAN2_SCE_IRQHandler(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_SCE_IRQn 0 */

  /* USER CODE END CAN2_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80034c0:	4802      	ldr	r0, [pc, #8]	@ (80034cc <CAN2_SCE_IRQHandler+0x10>)
 80034c2:	f000 fe73 	bl	80041ac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_SCE_IRQn 1 */

  /* USER CODE END CAN2_SCE_IRQn 1 */
}
 80034c6:	bf00      	nop
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	200001fc 	.word	0x200001fc

080034d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
	return 1;
 80034d4:	2301      	movs	r3, #1
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <_kill>:

int _kill(int pid, int sig)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80034ea:	f004 fef5 	bl	80082d8 <__errno>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2216      	movs	r2, #22
 80034f2:	601a      	str	r2, [r3, #0]
	return -1;
 80034f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <_exit>:

void _exit (int status)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003508:	f04f 31ff 	mov.w	r1, #4294967295
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff ffe7 	bl	80034e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003512:	bf00      	nop
 8003514:	e7fd      	b.n	8003512 <_exit+0x12>

08003516 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	b086      	sub	sp, #24
 800351a:	af00      	add	r7, sp, #0
 800351c:	60f8      	str	r0, [r7, #12]
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	e00a      	b.n	800353e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003528:	f3af 8000 	nop.w
 800352c:	4601      	mov	r1, r0
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	1c5a      	adds	r2, r3, #1
 8003532:	60ba      	str	r2, [r7, #8]
 8003534:	b2ca      	uxtb	r2, r1
 8003536:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	3301      	adds	r3, #1
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	697a      	ldr	r2, [r7, #20]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	429a      	cmp	r2, r3
 8003544:	dbf0      	blt.n	8003528 <_read+0x12>
	}

return len;
 8003546:	687b      	ldr	r3, [r7, #4]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b086      	sub	sp, #24
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800355c:	2300      	movs	r3, #0
 800355e:	617b      	str	r3, [r7, #20]
 8003560:	e009      	b.n	8003576 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	1c5a      	adds	r2, r3, #1
 8003566:	60ba      	str	r2, [r7, #8]
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	4618      	mov	r0, r3
 800356c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	3301      	adds	r3, #1
 8003574:	617b      	str	r3, [r7, #20]
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	429a      	cmp	r2, r3
 800357c:	dbf1      	blt.n	8003562 <_write+0x12>
	}
	return len;
 800357e:	687b      	ldr	r3, [r7, #4]
}
 8003580:	4618      	mov	r0, r3
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <_close>:

int _close(int file)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
	return -1;
 8003590:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003594:	4618      	mov	r0, r3
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035b0:	605a      	str	r2, [r3, #4]
	return 0;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <_isatty>:

int _isatty(int file)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
	return 1;
 80035c8:	2301      	movs	r3, #1
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b085      	sub	sp, #20
 80035da:	af00      	add	r7, sp, #0
 80035dc:	60f8      	str	r0, [r7, #12]
 80035de:	60b9      	str	r1, [r7, #8]
 80035e0:	607a      	str	r2, [r7, #4]
	return 0;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3714      	adds	r7, #20
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035f8:	4a14      	ldr	r2, [pc, #80]	@ (800364c <_sbrk+0x5c>)
 80035fa:	4b15      	ldr	r3, [pc, #84]	@ (8003650 <_sbrk+0x60>)
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003604:	4b13      	ldr	r3, [pc, #76]	@ (8003654 <_sbrk+0x64>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d102      	bne.n	8003612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800360c:	4b11      	ldr	r3, [pc, #68]	@ (8003654 <_sbrk+0x64>)
 800360e:	4a12      	ldr	r2, [pc, #72]	@ (8003658 <_sbrk+0x68>)
 8003610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003612:	4b10      	ldr	r3, [pc, #64]	@ (8003654 <_sbrk+0x64>)
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4413      	add	r3, r2
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	429a      	cmp	r2, r3
 800361e:	d207      	bcs.n	8003630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003620:	f004 fe5a 	bl	80082d8 <__errno>
 8003624:	4603      	mov	r3, r0
 8003626:	220c      	movs	r2, #12
 8003628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800362a:	f04f 33ff 	mov.w	r3, #4294967295
 800362e:	e009      	b.n	8003644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003630:	4b08      	ldr	r3, [pc, #32]	@ (8003654 <_sbrk+0x64>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003636:	4b07      	ldr	r3, [pc, #28]	@ (8003654 <_sbrk+0x64>)
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4413      	add	r3, r2
 800363e:	4a05      	ldr	r2, [pc, #20]	@ (8003654 <_sbrk+0x64>)
 8003640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003642:	68fb      	ldr	r3, [r7, #12]
}
 8003644:	4618      	mov	r0, r3
 8003646:	3718      	adds	r7, #24
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	20020000 	.word	0x20020000
 8003650:	00000400 	.word	0x00000400
 8003654:	2000051c 	.word	0x2000051c
 8003658:	20000670 	.word	0x20000670

0800365c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003660:	4b06      	ldr	r3, [pc, #24]	@ (800367c <SystemInit+0x20>)
 8003662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003666:	4a05      	ldr	r2, [pc, #20]	@ (800367c <SystemInit+0x20>)
 8003668:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800366c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003670:	bf00      	nop
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	e000ed00 	.word	0xe000ed00

08003680 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003680:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80036b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003684:	480d      	ldr	r0, [pc, #52]	@ (80036bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003686:	490e      	ldr	r1, [pc, #56]	@ (80036c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003688:	4a0e      	ldr	r2, [pc, #56]	@ (80036c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800368a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800368c:	e002      	b.n	8003694 <LoopCopyDataInit>

0800368e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800368e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003692:	3304      	adds	r3, #4

08003694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003698:	d3f9      	bcc.n	800368e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800369a:	4a0b      	ldr	r2, [pc, #44]	@ (80036c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800369c:	4c0b      	ldr	r4, [pc, #44]	@ (80036cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800369e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036a0:	e001      	b.n	80036a6 <LoopFillZerobss>

080036a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036a4:	3204      	adds	r2, #4

080036a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036a8:	d3fb      	bcc.n	80036a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80036aa:	f7ff ffd7 	bl	800365c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80036ae:	f004 fe19 	bl	80082e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036b2:	f7fe fc97 	bl	8001fe4 <main>
  bx  lr    
 80036b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80036b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80036bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036c0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80036c4:	0800a9a4 	.word	0x0800a9a4
  ldr r2, =_sbss
 80036c8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80036cc:	20000670 	.word	0x20000670

080036d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80036d0:	e7fe      	b.n	80036d0 <ADC_IRQHandler>
	...

080036d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80036d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003714 <HAL_Init+0x40>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003714 <HAL_Init+0x40>)
 80036de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80036e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003714 <HAL_Init+0x40>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003714 <HAL_Init+0x40>)
 80036ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036f0:	4b08      	ldr	r3, [pc, #32]	@ (8003714 <HAL_Init+0x40>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a07      	ldr	r2, [pc, #28]	@ (8003714 <HAL_Init+0x40>)
 80036f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036fc:	2003      	movs	r0, #3
 80036fe:	f001 f851 	bl	80047a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003702:	2007      	movs	r0, #7
 8003704:	f000 f808 	bl	8003718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003708:	f7ff fb6e 	bl	8002de8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	40023c00 	.word	0x40023c00

08003718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003720:	4b12      	ldr	r3, [pc, #72]	@ (800376c <HAL_InitTick+0x54>)
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	4b12      	ldr	r3, [pc, #72]	@ (8003770 <HAL_InitTick+0x58>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	4619      	mov	r1, r3
 800372a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800372e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003732:	fbb2 f3f3 	udiv	r3, r2, r3
 8003736:	4618      	mov	r0, r3
 8003738:	f001 f877 	bl	800482a <HAL_SYSTICK_Config>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e00e      	b.n	8003764 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b0f      	cmp	r3, #15
 800374a:	d80a      	bhi.n	8003762 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800374c:	2200      	movs	r2, #0
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	f04f 30ff 	mov.w	r0, #4294967295
 8003754:	f001 f831 	bl	80047ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003758:	4a06      	ldr	r2, [pc, #24]	@ (8003774 <HAL_InitTick+0x5c>)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
 8003760:	e000      	b.n	8003764 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
}
 8003764:	4618      	mov	r0, r3
 8003766:	3708      	adds	r7, #8
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	20000004 	.word	0x20000004
 8003770:	2000000c 	.word	0x2000000c
 8003774:	20000008 	.word	0x20000008

08003778 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800377c:	4b06      	ldr	r3, [pc, #24]	@ (8003798 <HAL_IncTick+0x20>)
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	461a      	mov	r2, r3
 8003782:	4b06      	ldr	r3, [pc, #24]	@ (800379c <HAL_IncTick+0x24>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4413      	add	r3, r2
 8003788:	4a04      	ldr	r2, [pc, #16]	@ (800379c <HAL_IncTick+0x24>)
 800378a:	6013      	str	r3, [r2, #0]
}
 800378c:	bf00      	nop
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	2000000c 	.word	0x2000000c
 800379c:	20000520 	.word	0x20000520

080037a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  return uwTick;
 80037a4:	4b03      	ldr	r3, [pc, #12]	@ (80037b4 <HAL_GetTick+0x14>)
 80037a6:	681b      	ldr	r3, [r3, #0]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	20000520 	.word	0x20000520

080037b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037c0:	f7ff ffee 	bl	80037a0 <HAL_GetTick>
 80037c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d0:	d005      	beq.n	80037de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037d2:	4b0a      	ldr	r3, [pc, #40]	@ (80037fc <HAL_Delay+0x44>)
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	461a      	mov	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	4413      	add	r3, r2
 80037dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80037de:	bf00      	nop
 80037e0:	f7ff ffde 	bl	80037a0 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d8f7      	bhi.n	80037e0 <HAL_Delay+0x28>
  {
  }
}
 80037f0:	bf00      	nop
 80037f2:	bf00      	nop
 80037f4:	3710      	adds	r7, #16
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	2000000c 	.word	0x2000000c

08003800 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e0ed      	b.n	80039ee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d102      	bne.n	8003824 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff fb0a 	bl	8002e38 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0201 	orr.w	r2, r2, #1
 8003832:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003834:	f7ff ffb4 	bl	80037a0 <HAL_GetTick>
 8003838:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800383a:	e012      	b.n	8003862 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800383c:	f7ff ffb0 	bl	80037a0 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b0a      	cmp	r3, #10
 8003848:	d90b      	bls.n	8003862 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2205      	movs	r2, #5
 800385a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e0c5      	b.n	80039ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0e5      	beq.n	800383c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0202 	bic.w	r2, r2, #2
 800387e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003880:	f7ff ff8e 	bl	80037a0 <HAL_GetTick>
 8003884:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003886:	e012      	b.n	80038ae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003888:	f7ff ff8a 	bl	80037a0 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b0a      	cmp	r3, #10
 8003894:	d90b      	bls.n	80038ae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2205      	movs	r2, #5
 80038a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e09f      	b.n	80039ee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e5      	bne.n	8003888 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	7e1b      	ldrb	r3, [r3, #24]
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d108      	bne.n	80038d6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80038d2:	601a      	str	r2, [r3, #0]
 80038d4:	e007      	b.n	80038e6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	7e5b      	ldrb	r3, [r3, #25]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d108      	bne.n	8003900 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038fc:	601a      	str	r2, [r3, #0]
 80038fe:	e007      	b.n	8003910 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800390e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	7e9b      	ldrb	r3, [r3, #26]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d108      	bne.n	800392a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 0220 	orr.w	r2, r2, #32
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	e007      	b.n	800393a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0220 	bic.w	r2, r2, #32
 8003938:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	7edb      	ldrb	r3, [r3, #27]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d108      	bne.n	8003954 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f022 0210 	bic.w	r2, r2, #16
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	e007      	b.n	8003964 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f042 0210 	orr.w	r2, r2, #16
 8003962:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	7f1b      	ldrb	r3, [r3, #28]
 8003968:	2b01      	cmp	r3, #1
 800396a:	d108      	bne.n	800397e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0208 	orr.w	r2, r2, #8
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	e007      	b.n	800398e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0208 	bic.w	r2, r2, #8
 800398c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	7f5b      	ldrb	r3, [r3, #29]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d108      	bne.n	80039a8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f042 0204 	orr.w	r2, r2, #4
 80039a4:	601a      	str	r2, [r3, #0]
 80039a6:	e007      	b.n	80039b8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 0204 	bic.w	r2, r2, #4
 80039b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	431a      	orrs	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	ea42 0103 	orr.w	r1, r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	1e5a      	subs	r2, r3, #1
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	430a      	orrs	r2, r1
 80039dc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b082      	sub	sp, #8
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d101      	bne.n	8003a08 <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e015      	b.n	8003a34 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 f939 	bl	8003c80 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f7ff fa98 	bl	8002f44 <HAL_CAN_MspDeInit>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a22:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b087      	sub	sp, #28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a4c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8003a4e:	7dfb      	ldrb	r3, [r7, #23]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d003      	beq.n	8003a5c <HAL_CAN_ConfigFilter+0x20>
 8003a54:	7dfb      	ldrb	r3, [r7, #23]
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	f040 80be 	bne.w	8003bd8 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003a5c:	4b65      	ldr	r3, [pc, #404]	@ (8003bf4 <HAL_CAN_ConfigFilter+0x1b8>)
 8003a5e:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003a66:	f043 0201 	orr.w	r2, r3, #1
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003a76:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	f003 031f 	and.w	r3, r3, #31
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	43db      	mvns	r3, r3
 8003aae:	401a      	ands	r2, r3
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	69db      	ldr	r3, [r3, #28]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d123      	bne.n	8003b06 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	401a      	ands	r2, r3
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003adc:	683a      	ldr	r2, [r7, #0]
 8003ade:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003ae0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	3248      	adds	r2, #72	@ 0x48
 8003ae6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003afa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003afc:	6939      	ldr	r1, [r7, #16]
 8003afe:	3348      	adds	r3, #72	@ 0x48
 8003b00:	00db      	lsls	r3, r3, #3
 8003b02:	440b      	add	r3, r1
 8003b04:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d122      	bne.n	8003b54 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	431a      	orrs	r2, r3
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003b2e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	3248      	adds	r2, #72	@ 0x48
 8003b34:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b48:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b4a:	6939      	ldr	r1, [r7, #16]
 8003b4c:	3348      	adds	r3, #72	@ 0x48
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	440b      	add	r3, r1
 8003b52:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d109      	bne.n	8003b70 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	43db      	mvns	r3, r3
 8003b66:	401a      	ands	r2, r3
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003b6e:	e007      	b.n	8003b80 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	431a      	orrs	r2, r3
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d109      	bne.n	8003b9c <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	43db      	mvns	r3, r3
 8003b92:	401a      	ands	r2, r3
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003b9a:	e007      	b.n	8003bac <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	6a1b      	ldr	r3, [r3, #32]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d107      	bne.n	8003bc4 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003bca:	f023 0201 	bic.w	r2, r3, #1
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	e006      	b.n	8003be6 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bdc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
  }
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	371c      	adds	r7, #28
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40006400 	.word	0x40006400

08003bf8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d12e      	bne.n	8003c6a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0201 	bic.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003c24:	f7ff fdbc 	bl	80037a0 <HAL_GetTick>
 8003c28:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003c2a:	e012      	b.n	8003c52 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c2c:	f7ff fdb8 	bl	80037a0 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b0a      	cmp	r3, #10
 8003c38:	d90b      	bls.n	8003c52 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2205      	movs	r2, #5
 8003c4a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e012      	b.n	8003c78 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e5      	bne.n	8003c2c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003c66:	2300      	movs	r3, #0
 8003c68:	e006      	b.n	8003c78 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
  }
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3710      	adds	r7, #16
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d133      	bne.n	8003cfc <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f042 0201 	orr.w	r2, r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ca4:	f7ff fd7c 	bl	80037a0 <HAL_GetTick>
 8003ca8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003caa:	e012      	b.n	8003cd2 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003cac:	f7ff fd78 	bl	80037a0 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b0a      	cmp	r3, #10
 8003cb8:	d90b      	bls.n	8003cd2 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2205      	movs	r2, #5
 8003cca:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e01b      	b.n	8003d0a <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f003 0301 	and.w	r3, r3, #1
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0e5      	beq.n	8003cac <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 0202 	bic.w	r2, r2, #2
 8003cee:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	e006      	b.n	8003d0a <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d00:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
  }
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}

08003d12 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b089      	sub	sp, #36	@ 0x24
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	60f8      	str	r0, [r7, #12]
 8003d1a:	60b9      	str	r1, [r7, #8]
 8003d1c:	607a      	str	r2, [r7, #4]
 8003d1e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d26:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003d30:	7ffb      	ldrb	r3, [r7, #31]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d003      	beq.n	8003d3e <HAL_CAN_AddTxMessage+0x2c>
 8003d36:	7ffb      	ldrb	r3, [r7, #31]
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	f040 80ad 	bne.w	8003e98 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10a      	bne.n	8003d5e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d105      	bne.n	8003d5e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	f000 8095 	beq.w	8003e88 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	0e1b      	lsrs	r3, r3, #24
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003d68:	2201      	movs	r2, #1
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	409a      	lsls	r2, r3
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10d      	bne.n	8003d96 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003d84:	68f9      	ldr	r1, [r7, #12]
 8003d86:	6809      	ldr	r1, [r1, #0]
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	3318      	adds	r3, #24
 8003d8e:	011b      	lsls	r3, r3, #4
 8003d90:	440b      	add	r3, r1
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	e00f      	b.n	8003db6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003da0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003da6:	68f9      	ldr	r1, [r7, #12]
 8003da8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003daa:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	3318      	adds	r3, #24
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	440b      	add	r3, r1
 8003db4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6819      	ldr	r1, [r3, #0]
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	691a      	ldr	r2, [r3, #16]
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	3318      	adds	r3, #24
 8003dc2:	011b      	lsls	r3, r3, #4
 8003dc4:	440b      	add	r3, r1
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	7d1b      	ldrb	r3, [r3, #20]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d111      	bne.n	8003df6 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	3318      	adds	r3, #24
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	4413      	add	r3, r2
 8003dde:	3304      	adds	r3, #4
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	6811      	ldr	r1, [r2, #0]
 8003de6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	3318      	adds	r3, #24
 8003dee:	011b      	lsls	r3, r3, #4
 8003df0:	440b      	add	r3, r1
 8003df2:	3304      	adds	r3, #4
 8003df4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	3307      	adds	r3, #7
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	061a      	lsls	r2, r3, #24
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3306      	adds	r3, #6
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	041b      	lsls	r3, r3, #16
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	3305      	adds	r3, #5
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	021b      	lsls	r3, r3, #8
 8003e10:	4313      	orrs	r3, r2
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	3204      	adds	r2, #4
 8003e16:	7812      	ldrb	r2, [r2, #0]
 8003e18:	4610      	mov	r0, r2
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	6811      	ldr	r1, [r2, #0]
 8003e1e:	ea43 0200 	orr.w	r2, r3, r0
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	011b      	lsls	r3, r3, #4
 8003e26:	440b      	add	r3, r1
 8003e28:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003e2c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	3303      	adds	r3, #3
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	061a      	lsls	r2, r3, #24
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	3302      	adds	r3, #2
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	041b      	lsls	r3, r3, #16
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3301      	adds	r3, #1
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	021b      	lsls	r3, r3, #8
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	7812      	ldrb	r2, [r2, #0]
 8003e4e:	4610      	mov	r0, r2
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	6811      	ldr	r1, [r2, #0]
 8003e54:	ea43 0200 	orr.w	r2, r3, r0
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	011b      	lsls	r3, r3, #4
 8003e5c:	440b      	add	r3, r1
 8003e5e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003e62:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	3318      	adds	r3, #24
 8003e6c:	011b      	lsls	r3, r3, #4
 8003e6e:	4413      	add	r3, r2
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	6811      	ldr	r1, [r2, #0]
 8003e76:	f043 0201 	orr.w	r2, r3, #1
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	3318      	adds	r3, #24
 8003e7e:	011b      	lsls	r3, r3, #4
 8003e80:	440b      	add	r3, r1
 8003e82:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003e84:	2300      	movs	r3, #0
 8003e86:	e00e      	b.n	8003ea6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e006      	b.n	8003ea6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
  }
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3724      	adds	r7, #36	@ 0x24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8003eb2:	b480      	push	{r7}
 8003eb4:	b085      	sub	sp, #20
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ec4:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003ec6:	7afb      	ldrb	r3, [r7, #11]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d002      	beq.n	8003ed2 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003ecc:	7afb      	ldrb	r3, [r7, #11]
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d11d      	bne.n	8003f0e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3714      	adds	r7, #20
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
 8003f28:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f30:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f32:	7dfb      	ldrb	r3, [r7, #23]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d003      	beq.n	8003f40 <HAL_CAN_GetRxMessage+0x24>
 8003f38:	7dfb      	ldrb	r3, [r7, #23]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	f040 8103 	bne.w	8004146 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10e      	bne.n	8003f64 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	f003 0303 	and.w	r3, r3, #3
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d116      	bne.n	8003f82 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e0f7      	b.n	8004154 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	f003 0303 	and.w	r3, r3, #3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d107      	bne.n	8003f82 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f76:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e0e8      	b.n	8004154 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	331b      	adds	r3, #27
 8003f8a:	011b      	lsls	r3, r3, #4
 8003f8c:	4413      	add	r3, r2
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0204 	and.w	r2, r3, #4
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10c      	bne.n	8003fba <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	331b      	adds	r3, #27
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	4413      	add	r3, r2
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	0d5b      	lsrs	r3, r3, #21
 8003fb0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	e00b      	b.n	8003fd2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	331b      	adds	r3, #27
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	4413      	add	r3, r2
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	08db      	lsrs	r3, r3, #3
 8003fca:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	331b      	adds	r3, #27
 8003fda:	011b      	lsls	r3, r3, #4
 8003fdc:	4413      	add	r3, r2
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0202 	and.w	r2, r3, #2
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	331b      	adds	r3, #27
 8003ff0:	011b      	lsls	r3, r3, #4
 8003ff2:	4413      	add	r3, r2
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0308 	and.w	r3, r3, #8
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d003      	beq.n	8004008 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2208      	movs	r2, #8
 8004004:	611a      	str	r2, [r3, #16]
 8004006:	e00b      	b.n	8004020 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	331b      	adds	r3, #27
 8004010:	011b      	lsls	r3, r3, #4
 8004012:	4413      	add	r3, r2
 8004014:	3304      	adds	r3, #4
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 020f 	and.w	r2, r3, #15
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	331b      	adds	r3, #27
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	4413      	add	r3, r2
 800402c:	3304      	adds	r3, #4
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	0a1b      	lsrs	r3, r3, #8
 8004032:	b2da      	uxtb	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	331b      	adds	r3, #27
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	4413      	add	r3, r2
 8004044:	3304      	adds	r3, #4
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	0c1b      	lsrs	r3, r3, #16
 800404a:	b29a      	uxth	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	4413      	add	r3, r2
 800405a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	b2da      	uxtb	r2, r3
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	4413      	add	r3, r2
 8004070:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	0a1a      	lsrs	r2, r3, #8
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	3301      	adds	r3, #1
 800407c:	b2d2      	uxtb	r2, r2
 800407e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	011b      	lsls	r3, r3, #4
 8004088:	4413      	add	r3, r2
 800408a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	0c1a      	lsrs	r2, r3, #16
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	3302      	adds	r3, #2
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	011b      	lsls	r3, r3, #4
 80040a2:	4413      	add	r3, r2
 80040a4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	0e1a      	lsrs	r2, r3, #24
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	3303      	adds	r3, #3
 80040b0:	b2d2      	uxtb	r2, r2
 80040b2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	4413      	add	r3, r2
 80040be:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	3304      	adds	r3, #4
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	011b      	lsls	r3, r3, #4
 80040d4:	4413      	add	r3, r2
 80040d6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	0a1a      	lsrs	r2, r3, #8
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	3305      	adds	r3, #5
 80040e2:	b2d2      	uxtb	r2, r2
 80040e4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	4413      	add	r3, r2
 80040f0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	0c1a      	lsrs	r2, r3, #16
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	3306      	adds	r3, #6
 80040fc:	b2d2      	uxtb	r2, r2
 80040fe:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	011b      	lsls	r3, r3, #4
 8004108:	4413      	add	r3, r2
 800410a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	0e1a      	lsrs	r2, r3, #24
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	3307      	adds	r3, #7
 8004116:	b2d2      	uxtb	r2, r2
 8004118:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d108      	bne.n	8004132 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0220 	orr.w	r2, r2, #32
 800412e:	60da      	str	r2, [r3, #12]
 8004130:	e007      	b.n	8004142 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	691a      	ldr	r2, [r3, #16]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 0220 	orr.w	r2, r2, #32
 8004140:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004142:	2300      	movs	r3, #0
 8004144:	e006      	b.n	8004154 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
  }
}
 8004154:	4618      	mov	r0, r3
 8004156:	371c      	adds	r7, #28
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004170:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004172:	7bfb      	ldrb	r3, [r7, #15]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d002      	beq.n	800417e <HAL_CAN_ActivateNotification+0x1e>
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d109      	bne.n	8004192 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	6959      	ldr	r1, [r3, #20]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	430a      	orrs	r2, r1
 800418c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800418e:	2300      	movs	r3, #0
 8004190:	e006      	b.n	80041a0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004196:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
  }
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	@ 0x28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80041b4:	2300      	movs	r3, #0
 80041b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80041e8:	6a3b      	ldr	r3, [r7, #32]
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d07c      	beq.n	80042ec <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d023      	beq.n	8004244 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2201      	movs	r2, #1
 8004202:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f7fd fcd0 	bl	8001bb4 <HAL_CAN_TxMailbox0CompleteCallback>
 8004214:	e016      	b.n	8004244 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	f003 0304 	and.w	r3, r3, #4
 800421c:	2b00      	cmp	r3, #0
 800421e:	d004      	beq.n	800422a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004222:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004226:	627b      	str	r3, [r7, #36]	@ 0x24
 8004228:	e00c      	b.n	8004244 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b00      	cmp	r3, #0
 8004232:	d004      	beq.n	800423e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004236:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800423a:	627b      	str	r3, [r7, #36]	@ 0x24
 800423c:	e002      	b.n	8004244 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f96b 	bl	800451a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424a:	2b00      	cmp	r3, #0
 800424c:	d024      	beq.n	8004298 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004256:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004258:	69bb      	ldr	r3, [r7, #24]
 800425a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f7fd fcbe 	bl	8001be4 <HAL_CAN_TxMailbox1CompleteCallback>
 8004268:	e016      	b.n	8004298 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800426a:	69bb      	ldr	r3, [r7, #24]
 800426c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004270:	2b00      	cmp	r3, #0
 8004272:	d004      	beq.n	800427e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004276:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800427a:	627b      	str	r3, [r7, #36]	@ 0x24
 800427c:	e00c      	b.n	8004298 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004284:	2b00      	cmp	r3, #0
 8004286:	d004      	beq.n	8004292 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800428e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004290:	e002      	b.n	8004298 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f94b 	bl	800452e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d024      	beq.n	80042ec <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80042aa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7fd fcac 	bl	8001c14 <HAL_CAN_TxMailbox2CompleteCallback>
 80042bc:	e016      	b.n	80042ec <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d004      	beq.n	80042d2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80042c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80042d0:	e00c      	b.n	80042ec <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d004      	beq.n	80042e6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80042dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80042e4:	e002      	b.n	80042ec <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f92b 	bl	8004542 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	f003 0308 	and.w	r3, r3, #8
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00c      	beq.n	8004310 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f003 0310 	and.w	r3, r3, #16
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d007      	beq.n	8004310 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004302:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004306:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2210      	movs	r2, #16
 800430e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00b      	beq.n	8004332 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b00      	cmp	r3, #0
 8004322:	d006      	beq.n	8004332 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2208      	movs	r2, #8
 800432a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 f912 	bl	8004556 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	f003 0302 	and.w	r3, r3, #2
 8004338:	2b00      	cmp	r3, #0
 800433a:	d009      	beq.n	8004350 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	f003 0303 	and.w	r3, r3, #3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d002      	beq.n	8004350 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7fd fa28 	bl	80017a0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004350:	6a3b      	ldr	r3, [r7, #32]
 8004352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00c      	beq.n	8004374 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	f003 0310 	and.w	r3, r3, #16
 8004360:	2b00      	cmp	r3, #0
 8004362:	d007      	beq.n	8004374 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004366:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800436a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2210      	movs	r2, #16
 8004372:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00b      	beq.n	8004396 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	f003 0308 	and.w	r3, r3, #8
 8004384:	2b00      	cmp	r3, #0
 8004386:	d006      	beq.n	8004396 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2208      	movs	r2, #8
 800438e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 f8f4 	bl	800457e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004396:	6a3b      	ldr	r3, [r7, #32]
 8004398:	f003 0310 	and.w	r3, r3, #16
 800439c:	2b00      	cmp	r3, #0
 800439e:	d009      	beq.n	80043b4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	f003 0303 	and.w	r3, r3, #3
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d002      	beq.n	80043b4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 f8db 	bl	800456a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80043b4:	6a3b      	ldr	r3, [r7, #32]
 80043b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00b      	beq.n	80043d6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	f003 0310 	and.w	r3, r3, #16
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d006      	beq.n	80043d6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2210      	movs	r2, #16
 80043ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 f8de 	bl	8004592 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00b      	beq.n	80043f8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80043e0:	69fb      	ldr	r3, [r7, #28]
 80043e2:	f003 0308 	and.w	r3, r3, #8
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d006      	beq.n	80043f8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2208      	movs	r2, #8
 80043f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f8d7 	bl	80045a6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80043f8:	6a3b      	ldr	r3, [r7, #32]
 80043fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d07b      	beq.n	80044fa <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	f003 0304 	and.w	r3, r3, #4
 8004408:	2b00      	cmp	r3, #0
 800440a:	d072      	beq.n	80044f2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800441c:	2b00      	cmp	r3, #0
 800441e:	d003      	beq.n	8004428 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004422:	f043 0301 	orr.w	r3, r3, #1
 8004426:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004428:	6a3b      	ldr	r3, [r7, #32]
 800442a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800442e:	2b00      	cmp	r3, #0
 8004430:	d008      	beq.n	8004444 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004438:	2b00      	cmp	r3, #0
 800443a:	d003      	beq.n	8004444 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800443c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443e:	f043 0302 	orr.w	r3, r3, #2
 8004442:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800444a:	2b00      	cmp	r3, #0
 800444c:	d008      	beq.n	8004460 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004454:	2b00      	cmp	r3, #0
 8004456:	d003      	beq.n	8004460 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445a:	f043 0304 	orr.w	r3, r3, #4
 800445e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004466:	2b00      	cmp	r3, #0
 8004468:	d043      	beq.n	80044f2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004470:	2b00      	cmp	r3, #0
 8004472:	d03e      	beq.n	80044f2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800447a:	2b60      	cmp	r3, #96	@ 0x60
 800447c:	d02b      	beq.n	80044d6 <HAL_CAN_IRQHandler+0x32a>
 800447e:	2b60      	cmp	r3, #96	@ 0x60
 8004480:	d82e      	bhi.n	80044e0 <HAL_CAN_IRQHandler+0x334>
 8004482:	2b50      	cmp	r3, #80	@ 0x50
 8004484:	d022      	beq.n	80044cc <HAL_CAN_IRQHandler+0x320>
 8004486:	2b50      	cmp	r3, #80	@ 0x50
 8004488:	d82a      	bhi.n	80044e0 <HAL_CAN_IRQHandler+0x334>
 800448a:	2b40      	cmp	r3, #64	@ 0x40
 800448c:	d019      	beq.n	80044c2 <HAL_CAN_IRQHandler+0x316>
 800448e:	2b40      	cmp	r3, #64	@ 0x40
 8004490:	d826      	bhi.n	80044e0 <HAL_CAN_IRQHandler+0x334>
 8004492:	2b30      	cmp	r3, #48	@ 0x30
 8004494:	d010      	beq.n	80044b8 <HAL_CAN_IRQHandler+0x30c>
 8004496:	2b30      	cmp	r3, #48	@ 0x30
 8004498:	d822      	bhi.n	80044e0 <HAL_CAN_IRQHandler+0x334>
 800449a:	2b10      	cmp	r3, #16
 800449c:	d002      	beq.n	80044a4 <HAL_CAN_IRQHandler+0x2f8>
 800449e:	2b20      	cmp	r3, #32
 80044a0:	d005      	beq.n	80044ae <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80044a2:	e01d      	b.n	80044e0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80044a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a6:	f043 0308 	orr.w	r3, r3, #8
 80044aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80044ac:	e019      	b.n	80044e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	f043 0310 	orr.w	r3, r3, #16
 80044b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80044b6:	e014      	b.n	80044e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80044b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ba:	f043 0320 	orr.w	r3, r3, #32
 80044be:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80044c0:	e00f      	b.n	80044e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80044ca:	e00a      	b.n	80044e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80044cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044d2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80044d4:	e005      	b.n	80044e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044dc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80044de:	e000      	b.n	80044e2 <HAL_CAN_IRQHandler+0x336>
            break;
 80044e0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	699a      	ldr	r2, [r3, #24]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80044f0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2204      	movs	r2, #4
 80044f8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80044fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d008      	beq.n	8004512 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004506:	431a      	orrs	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f7fd fb99 	bl	8001c44 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004512:	bf00      	nop
 8004514:	3728      	adds	r7, #40	@ 0x28
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800451a:	b480      	push	{r7}
 800451c:	b083      	sub	sp, #12
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004522:	bf00      	nop
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004536:	bf00      	nop
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr

08004542 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004542:	b480      	push	{r7}
 8004544:	b083      	sub	sp, #12
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr

08004556 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004556:	b480      	push	{r7}
 8004558:	b083      	sub	sp, #12
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004572:	bf00      	nop
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800457e:	b480      	push	{r7}
 8004580:	b083      	sub	sp, #12
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80045a6:	b480      	push	{r7}
 80045a8:	b083      	sub	sp, #12
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80045ae:	bf00      	nop
 80045b0:	370c      	adds	r7, #12
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
	...

080045bc <__NVIC_SetPriorityGrouping>:
{
 80045bc:	b480      	push	{r7}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004600 <__NVIC_SetPriorityGrouping+0x44>)
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80045d8:	4013      	ands	r3, r2
 80045da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80045e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045ee:	4a04      	ldr	r2, [pc, #16]	@ (8004600 <__NVIC_SetPriorityGrouping+0x44>)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	60d3      	str	r3, [r2, #12]
}
 80045f4:	bf00      	nop
 80045f6:	3714      	adds	r7, #20
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	e000ed00 	.word	0xe000ed00

08004604 <__NVIC_GetPriorityGrouping>:
{
 8004604:	b480      	push	{r7}
 8004606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004608:	4b04      	ldr	r3, [pc, #16]	@ (800461c <__NVIC_GetPriorityGrouping+0x18>)
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	0a1b      	lsrs	r3, r3, #8
 800460e:	f003 0307 	and.w	r3, r3, #7
}
 8004612:	4618      	mov	r0, r3
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr
 800461c:	e000ed00 	.word	0xe000ed00

08004620 <__NVIC_EnableIRQ>:
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	4603      	mov	r3, r0
 8004628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800462a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462e:	2b00      	cmp	r3, #0
 8004630:	db0b      	blt.n	800464a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004632:	79fb      	ldrb	r3, [r7, #7]
 8004634:	f003 021f 	and.w	r2, r3, #31
 8004638:	4907      	ldr	r1, [pc, #28]	@ (8004658 <__NVIC_EnableIRQ+0x38>)
 800463a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800463e:	095b      	lsrs	r3, r3, #5
 8004640:	2001      	movs	r0, #1
 8004642:	fa00 f202 	lsl.w	r2, r0, r2
 8004646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop
 8004658:	e000e100 	.word	0xe000e100

0800465c <__NVIC_DisableIRQ>:
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800466a:	2b00      	cmp	r3, #0
 800466c:	db12      	blt.n	8004694 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800466e:	79fb      	ldrb	r3, [r7, #7]
 8004670:	f003 021f 	and.w	r2, r3, #31
 8004674:	490a      	ldr	r1, [pc, #40]	@ (80046a0 <__NVIC_DisableIRQ+0x44>)
 8004676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800467a:	095b      	lsrs	r3, r3, #5
 800467c:	2001      	movs	r0, #1
 800467e:	fa00 f202 	lsl.w	r2, r0, r2
 8004682:	3320      	adds	r3, #32
 8004684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004688:	f3bf 8f4f 	dsb	sy
}
 800468c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800468e:	f3bf 8f6f 	isb	sy
}
 8004692:	bf00      	nop
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr
 80046a0:	e000e100 	.word	0xe000e100

080046a4 <__NVIC_SetPriority>:
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	6039      	str	r1, [r7, #0]
 80046ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	db0a      	blt.n	80046ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	b2da      	uxtb	r2, r3
 80046bc:	490c      	ldr	r1, [pc, #48]	@ (80046f0 <__NVIC_SetPriority+0x4c>)
 80046be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c2:	0112      	lsls	r2, r2, #4
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	440b      	add	r3, r1
 80046c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80046cc:	e00a      	b.n	80046e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	4908      	ldr	r1, [pc, #32]	@ (80046f4 <__NVIC_SetPriority+0x50>)
 80046d4:	79fb      	ldrb	r3, [r7, #7]
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	3b04      	subs	r3, #4
 80046dc:	0112      	lsls	r2, r2, #4
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	440b      	add	r3, r1
 80046e2:	761a      	strb	r2, [r3, #24]
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr
 80046f0:	e000e100 	.word	0xe000e100
 80046f4:	e000ed00 	.word	0xe000ed00

080046f8 <NVIC_EncodePriority>:
{
 80046f8:	b480      	push	{r7}
 80046fa:	b089      	sub	sp, #36	@ 0x24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f1c3 0307 	rsb	r3, r3, #7
 8004712:	2b04      	cmp	r3, #4
 8004714:	bf28      	it	cs
 8004716:	2304      	movcs	r3, #4
 8004718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	3304      	adds	r3, #4
 800471e:	2b06      	cmp	r3, #6
 8004720:	d902      	bls.n	8004728 <NVIC_EncodePriority+0x30>
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	3b03      	subs	r3, #3
 8004726:	e000      	b.n	800472a <NVIC_EncodePriority+0x32>
 8004728:	2300      	movs	r3, #0
 800472a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800472c:	f04f 32ff 	mov.w	r2, #4294967295
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	43da      	mvns	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	401a      	ands	r2, r3
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004740:	f04f 31ff 	mov.w	r1, #4294967295
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	fa01 f303 	lsl.w	r3, r1, r3
 800474a:	43d9      	mvns	r1, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004750:	4313      	orrs	r3, r2
}
 8004752:	4618      	mov	r0, r3
 8004754:	3724      	adds	r7, #36	@ 0x24
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
	...

08004760 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3b01      	subs	r3, #1
 800476c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004770:	d301      	bcc.n	8004776 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004772:	2301      	movs	r3, #1
 8004774:	e00f      	b.n	8004796 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004776:	4a0a      	ldr	r2, [pc, #40]	@ (80047a0 <SysTick_Config+0x40>)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	3b01      	subs	r3, #1
 800477c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800477e:	210f      	movs	r1, #15
 8004780:	f04f 30ff 	mov.w	r0, #4294967295
 8004784:	f7ff ff8e 	bl	80046a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004788:	4b05      	ldr	r3, [pc, #20]	@ (80047a0 <SysTick_Config+0x40>)
 800478a:	2200      	movs	r2, #0
 800478c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800478e:	4b04      	ldr	r3, [pc, #16]	@ (80047a0 <SysTick_Config+0x40>)
 8004790:	2207      	movs	r2, #7
 8004792:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	e000e010 	.word	0xe000e010

080047a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f7ff ff05 	bl	80045bc <__NVIC_SetPriorityGrouping>
}
 80047b2:	bf00      	nop
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b086      	sub	sp, #24
 80047be:	af00      	add	r7, sp, #0
 80047c0:	4603      	mov	r3, r0
 80047c2:	60b9      	str	r1, [r7, #8]
 80047c4:	607a      	str	r2, [r7, #4]
 80047c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047cc:	f7ff ff1a 	bl	8004604 <__NVIC_GetPriorityGrouping>
 80047d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68b9      	ldr	r1, [r7, #8]
 80047d6:	6978      	ldr	r0, [r7, #20]
 80047d8:	f7ff ff8e 	bl	80046f8 <NVIC_EncodePriority>
 80047dc:	4602      	mov	r2, r0
 80047de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047e2:	4611      	mov	r1, r2
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7ff ff5d 	bl	80046a4 <__NVIC_SetPriority>
}
 80047ea:	bf00      	nop
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b082      	sub	sp, #8
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	4603      	mov	r3, r0
 80047fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff ff0d 	bl	8004620 <__NVIC_EnableIRQ>
}
 8004806:	bf00      	nop
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
 8004814:	4603      	mov	r3, r0
 8004816:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481c:	4618      	mov	r0, r3
 800481e:	f7ff ff1d 	bl	800465c <__NVIC_DisableIRQ>
}
 8004822:	bf00      	nop
 8004824:	3708      	adds	r7, #8
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b082      	sub	sp, #8
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f7ff ff94 	bl	8004760 <SysTick_Config>
 8004838:	4603      	mov	r3, r0
}
 800483a:	4618      	mov	r0, r3
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004842:	b480      	push	{r7}
 8004844:	b083      	sub	sp, #12
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d004      	beq.n	8004860 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2280      	movs	r2, #128	@ 0x80
 800485a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e00c      	b.n	800487a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2205      	movs	r2, #5
 8004864:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 0201 	bic.w	r2, r2, #1
 8004876:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
	...

08004888 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004888:	b480      	push	{r7}
 800488a:	b089      	sub	sp, #36	@ 0x24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004892:	2300      	movs	r3, #0
 8004894:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004896:	2300      	movs	r3, #0
 8004898:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800489a:	2300      	movs	r3, #0
 800489c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800489e:	2300      	movs	r3, #0
 80048a0:	61fb      	str	r3, [r7, #28]
 80048a2:	e16b      	b.n	8004b7c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048a4:	2201      	movs	r2, #1
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	4013      	ands	r3, r2
 80048b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	429a      	cmp	r2, r3
 80048be:	f040 815a 	bne.w	8004b76 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d005      	beq.n	80048da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d130      	bne.n	800493c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	005b      	lsls	r3, r3, #1
 80048e4:	2203      	movs	r2, #3
 80048e6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ea:	43db      	mvns	r3, r3
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	4013      	ands	r3, r2
 80048f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	005b      	lsls	r3, r3, #1
 80048fa:	fa02 f303 	lsl.w	r3, r2, r3
 80048fe:	69ba      	ldr	r2, [r7, #24]
 8004900:	4313      	orrs	r3, r2
 8004902:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004910:	2201      	movs	r2, #1
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	fa02 f303 	lsl.w	r3, r2, r3
 8004918:	43db      	mvns	r3, r3
 800491a:	69ba      	ldr	r2, [r7, #24]
 800491c:	4013      	ands	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	091b      	lsrs	r3, r3, #4
 8004926:	f003 0201 	and.w	r2, r3, #1
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	4313      	orrs	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f003 0303 	and.w	r3, r3, #3
 8004944:	2b03      	cmp	r3, #3
 8004946:	d017      	beq.n	8004978 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	005b      	lsls	r3, r3, #1
 8004952:	2203      	movs	r2, #3
 8004954:	fa02 f303 	lsl.w	r3, r2, r3
 8004958:	43db      	mvns	r3, r3
 800495a:	69ba      	ldr	r2, [r7, #24]
 800495c:	4013      	ands	r3, r2
 800495e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	005b      	lsls	r3, r3, #1
 8004968:	fa02 f303 	lsl.w	r3, r2, r3
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	4313      	orrs	r3, r2
 8004970:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 0303 	and.w	r3, r3, #3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d123      	bne.n	80049cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	08da      	lsrs	r2, r3, #3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	3208      	adds	r2, #8
 800498c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004990:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	220f      	movs	r2, #15
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	43db      	mvns	r3, r3
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	4013      	ands	r3, r2
 80049a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	691a      	ldr	r2, [r3, #16]
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	fa02 f303 	lsl.w	r3, r2, r3
 80049b8:	69ba      	ldr	r2, [r7, #24]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	08da      	lsrs	r2, r3, #3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	3208      	adds	r2, #8
 80049c6:	69b9      	ldr	r1, [r7, #24]
 80049c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	2203      	movs	r2, #3
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	43db      	mvns	r3, r3
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	4013      	ands	r3, r2
 80049e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f003 0203 	and.w	r2, r3, #3
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	fa02 f303 	lsl.w	r3, r2, r3
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	f000 80b4 	beq.w	8004b76 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
 8004a12:	4b60      	ldr	r3, [pc, #384]	@ (8004b94 <HAL_GPIO_Init+0x30c>)
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	4a5f      	ldr	r2, [pc, #380]	@ (8004b94 <HAL_GPIO_Init+0x30c>)
 8004a18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a1e:	4b5d      	ldr	r3, [pc, #372]	@ (8004b94 <HAL_GPIO_Init+0x30c>)
 8004a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a26:	60fb      	str	r3, [r7, #12]
 8004a28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a2a:	4a5b      	ldr	r2, [pc, #364]	@ (8004b98 <HAL_GPIO_Init+0x310>)
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	089b      	lsrs	r3, r3, #2
 8004a30:	3302      	adds	r3, #2
 8004a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	f003 0303 	and.w	r3, r3, #3
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	220f      	movs	r2, #15
 8004a42:	fa02 f303 	lsl.w	r3, r2, r3
 8004a46:	43db      	mvns	r3, r3
 8004a48:	69ba      	ldr	r2, [r7, #24]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a52      	ldr	r2, [pc, #328]	@ (8004b9c <HAL_GPIO_Init+0x314>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d02b      	beq.n	8004aae <HAL_GPIO_Init+0x226>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a51      	ldr	r2, [pc, #324]	@ (8004ba0 <HAL_GPIO_Init+0x318>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d025      	beq.n	8004aaa <HAL_GPIO_Init+0x222>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a50      	ldr	r2, [pc, #320]	@ (8004ba4 <HAL_GPIO_Init+0x31c>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d01f      	beq.n	8004aa6 <HAL_GPIO_Init+0x21e>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a4f      	ldr	r2, [pc, #316]	@ (8004ba8 <HAL_GPIO_Init+0x320>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d019      	beq.n	8004aa2 <HAL_GPIO_Init+0x21a>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a4e      	ldr	r2, [pc, #312]	@ (8004bac <HAL_GPIO_Init+0x324>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d013      	beq.n	8004a9e <HAL_GPIO_Init+0x216>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a4d      	ldr	r2, [pc, #308]	@ (8004bb0 <HAL_GPIO_Init+0x328>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d00d      	beq.n	8004a9a <HAL_GPIO_Init+0x212>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a4c      	ldr	r2, [pc, #304]	@ (8004bb4 <HAL_GPIO_Init+0x32c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d007      	beq.n	8004a96 <HAL_GPIO_Init+0x20e>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a4b      	ldr	r2, [pc, #300]	@ (8004bb8 <HAL_GPIO_Init+0x330>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d101      	bne.n	8004a92 <HAL_GPIO_Init+0x20a>
 8004a8e:	2307      	movs	r3, #7
 8004a90:	e00e      	b.n	8004ab0 <HAL_GPIO_Init+0x228>
 8004a92:	2308      	movs	r3, #8
 8004a94:	e00c      	b.n	8004ab0 <HAL_GPIO_Init+0x228>
 8004a96:	2306      	movs	r3, #6
 8004a98:	e00a      	b.n	8004ab0 <HAL_GPIO_Init+0x228>
 8004a9a:	2305      	movs	r3, #5
 8004a9c:	e008      	b.n	8004ab0 <HAL_GPIO_Init+0x228>
 8004a9e:	2304      	movs	r3, #4
 8004aa0:	e006      	b.n	8004ab0 <HAL_GPIO_Init+0x228>
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e004      	b.n	8004ab0 <HAL_GPIO_Init+0x228>
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	e002      	b.n	8004ab0 <HAL_GPIO_Init+0x228>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e000      	b.n	8004ab0 <HAL_GPIO_Init+0x228>
 8004aae:	2300      	movs	r3, #0
 8004ab0:	69fa      	ldr	r2, [r7, #28]
 8004ab2:	f002 0203 	and.w	r2, r2, #3
 8004ab6:	0092      	lsls	r2, r2, #2
 8004ab8:	4093      	lsls	r3, r2
 8004aba:	69ba      	ldr	r2, [r7, #24]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ac0:	4935      	ldr	r1, [pc, #212]	@ (8004b98 <HAL_GPIO_Init+0x310>)
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	089b      	lsrs	r3, r3, #2
 8004ac6:	3302      	adds	r3, #2
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ace:	4b3b      	ldr	r3, [pc, #236]	@ (8004bbc <HAL_GPIO_Init+0x334>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	43db      	mvns	r3, r3
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	4013      	ands	r3, r2
 8004adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004aea:	69ba      	ldr	r2, [r7, #24]
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004af2:	4a32      	ldr	r2, [pc, #200]	@ (8004bbc <HAL_GPIO_Init+0x334>)
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004af8:	4b30      	ldr	r3, [pc, #192]	@ (8004bbc <HAL_GPIO_Init+0x334>)
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	43db      	mvns	r3, r3
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	4013      	ands	r3, r2
 8004b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b1c:	4a27      	ldr	r2, [pc, #156]	@ (8004bbc <HAL_GPIO_Init+0x334>)
 8004b1e:	69bb      	ldr	r3, [r7, #24]
 8004b20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b22:	4b26      	ldr	r3, [pc, #152]	@ (8004bbc <HAL_GPIO_Init+0x334>)
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d003      	beq.n	8004b46 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b46:	4a1d      	ldr	r2, [pc, #116]	@ (8004bbc <HAL_GPIO_Init+0x334>)
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8004bbc <HAL_GPIO_Init+0x334>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	43db      	mvns	r3, r3
 8004b56:	69ba      	ldr	r2, [r7, #24]
 8004b58:	4013      	ands	r3, r2
 8004b5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d003      	beq.n	8004b70 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b70:	4a12      	ldr	r2, [pc, #72]	@ (8004bbc <HAL_GPIO_Init+0x334>)
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	61fb      	str	r3, [r7, #28]
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	2b0f      	cmp	r3, #15
 8004b80:	f67f ae90 	bls.w	80048a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b84:	bf00      	nop
 8004b86:	bf00      	nop
 8004b88:	3724      	adds	r7, #36	@ 0x24
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	40023800 	.word	0x40023800
 8004b98:	40013800 	.word	0x40013800
 8004b9c:	40020000 	.word	0x40020000
 8004ba0:	40020400 	.word	0x40020400
 8004ba4:	40020800 	.word	0x40020800
 8004ba8:	40020c00 	.word	0x40020c00
 8004bac:	40021000 	.word	0x40021000
 8004bb0:	40021400 	.word	0x40021400
 8004bb4:	40021800 	.word	0x40021800
 8004bb8:	40021c00 	.word	0x40021c00
 8004bbc:	40013c00 	.word	0x40013c00

08004bc0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b087      	sub	sp, #28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	617b      	str	r3, [r7, #20]
 8004bda:	e0cd      	b.n	8004d78 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004bdc:	2201      	movs	r2, #1
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	fa02 f303 	lsl.w	r3, r2, r3
 8004be4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004be6:	683a      	ldr	r2, [r7, #0]
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	4013      	ands	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	f040 80bd 	bne.w	8004d72 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004bf8:	4a65      	ldr	r2, [pc, #404]	@ (8004d90 <HAL_GPIO_DeInit+0x1d0>)
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	089b      	lsrs	r3, r3, #2
 8004bfe:	3302      	adds	r3, #2
 8004c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c04:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	f003 0303 	and.w	r3, r3, #3
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	220f      	movs	r2, #15
 8004c10:	fa02 f303 	lsl.w	r3, r2, r3
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	4013      	ands	r3, r2
 8004c18:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a5d      	ldr	r2, [pc, #372]	@ (8004d94 <HAL_GPIO_DeInit+0x1d4>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d02b      	beq.n	8004c7a <HAL_GPIO_DeInit+0xba>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a5c      	ldr	r2, [pc, #368]	@ (8004d98 <HAL_GPIO_DeInit+0x1d8>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d025      	beq.n	8004c76 <HAL_GPIO_DeInit+0xb6>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a5b      	ldr	r2, [pc, #364]	@ (8004d9c <HAL_GPIO_DeInit+0x1dc>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d01f      	beq.n	8004c72 <HAL_GPIO_DeInit+0xb2>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a5a      	ldr	r2, [pc, #360]	@ (8004da0 <HAL_GPIO_DeInit+0x1e0>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d019      	beq.n	8004c6e <HAL_GPIO_DeInit+0xae>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a59      	ldr	r2, [pc, #356]	@ (8004da4 <HAL_GPIO_DeInit+0x1e4>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d013      	beq.n	8004c6a <HAL_GPIO_DeInit+0xaa>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	4a58      	ldr	r2, [pc, #352]	@ (8004da8 <HAL_GPIO_DeInit+0x1e8>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d00d      	beq.n	8004c66 <HAL_GPIO_DeInit+0xa6>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a57      	ldr	r2, [pc, #348]	@ (8004dac <HAL_GPIO_DeInit+0x1ec>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d007      	beq.n	8004c62 <HAL_GPIO_DeInit+0xa2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a56      	ldr	r2, [pc, #344]	@ (8004db0 <HAL_GPIO_DeInit+0x1f0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d101      	bne.n	8004c5e <HAL_GPIO_DeInit+0x9e>
 8004c5a:	2307      	movs	r3, #7
 8004c5c:	e00e      	b.n	8004c7c <HAL_GPIO_DeInit+0xbc>
 8004c5e:	2308      	movs	r3, #8
 8004c60:	e00c      	b.n	8004c7c <HAL_GPIO_DeInit+0xbc>
 8004c62:	2306      	movs	r3, #6
 8004c64:	e00a      	b.n	8004c7c <HAL_GPIO_DeInit+0xbc>
 8004c66:	2305      	movs	r3, #5
 8004c68:	e008      	b.n	8004c7c <HAL_GPIO_DeInit+0xbc>
 8004c6a:	2304      	movs	r3, #4
 8004c6c:	e006      	b.n	8004c7c <HAL_GPIO_DeInit+0xbc>
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e004      	b.n	8004c7c <HAL_GPIO_DeInit+0xbc>
 8004c72:	2302      	movs	r3, #2
 8004c74:	e002      	b.n	8004c7c <HAL_GPIO_DeInit+0xbc>
 8004c76:	2301      	movs	r3, #1
 8004c78:	e000      	b.n	8004c7c <HAL_GPIO_DeInit+0xbc>
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	f002 0203 	and.w	r2, r2, #3
 8004c82:	0092      	lsls	r2, r2, #2
 8004c84:	4093      	lsls	r3, r2
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d132      	bne.n	8004cf2 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004c8c:	4b49      	ldr	r3, [pc, #292]	@ (8004db4 <HAL_GPIO_DeInit+0x1f4>)
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	43db      	mvns	r3, r3
 8004c94:	4947      	ldr	r1, [pc, #284]	@ (8004db4 <HAL_GPIO_DeInit+0x1f4>)
 8004c96:	4013      	ands	r3, r2
 8004c98:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004c9a:	4b46      	ldr	r3, [pc, #280]	@ (8004db4 <HAL_GPIO_DeInit+0x1f4>)
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	43db      	mvns	r3, r3
 8004ca2:	4944      	ldr	r1, [pc, #272]	@ (8004db4 <HAL_GPIO_DeInit+0x1f4>)
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004ca8:	4b42      	ldr	r3, [pc, #264]	@ (8004db4 <HAL_GPIO_DeInit+0x1f4>)
 8004caa:	68da      	ldr	r2, [r3, #12]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	43db      	mvns	r3, r3
 8004cb0:	4940      	ldr	r1, [pc, #256]	@ (8004db4 <HAL_GPIO_DeInit+0x1f4>)
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8004db4 <HAL_GPIO_DeInit+0x1f4>)
 8004cb8:	689a      	ldr	r2, [r3, #8]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	493d      	ldr	r1, [pc, #244]	@ (8004db4 <HAL_GPIO_DeInit+0x1f4>)
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f003 0303 	and.w	r3, r3, #3
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	220f      	movs	r2, #15
 8004cce:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004cd4:	4a2e      	ldr	r2, [pc, #184]	@ (8004d90 <HAL_GPIO_DeInit+0x1d0>)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	089b      	lsrs	r3, r3, #2
 8004cda:	3302      	adds	r3, #2
 8004cdc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	43da      	mvns	r2, r3
 8004ce4:	482a      	ldr	r0, [pc, #168]	@ (8004d90 <HAL_GPIO_DeInit+0x1d0>)
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	089b      	lsrs	r3, r3, #2
 8004cea:	400a      	ands	r2, r1
 8004cec:	3302      	adds	r3, #2
 8004cee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	2103      	movs	r1, #3
 8004cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8004d00:	43db      	mvns	r3, r3
 8004d02:	401a      	ands	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	08da      	lsrs	r2, r3, #3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	3208      	adds	r2, #8
 8004d10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f003 0307 	and.w	r3, r3, #7
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	220f      	movs	r2, #15
 8004d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d22:	43db      	mvns	r3, r3
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	08d2      	lsrs	r2, r2, #3
 8004d28:	4019      	ands	r1, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	3208      	adds	r2, #8
 8004d2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68da      	ldr	r2, [r3, #12]
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	005b      	lsls	r3, r3, #1
 8004d3a:	2103      	movs	r1, #3
 8004d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d40:	43db      	mvns	r3, r3
 8004d42:	401a      	ands	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	2101      	movs	r1, #1
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	fa01 f303 	lsl.w	r3, r1, r3
 8004d54:	43db      	mvns	r3, r3
 8004d56:	401a      	ands	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689a      	ldr	r2, [r3, #8]
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	005b      	lsls	r3, r3, #1
 8004d64:	2103      	movs	r1, #3
 8004d66:	fa01 f303 	lsl.w	r3, r1, r3
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	401a      	ands	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	3301      	adds	r3, #1
 8004d76:	617b      	str	r3, [r7, #20]
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	2b0f      	cmp	r3, #15
 8004d7c:	f67f af2e 	bls.w	8004bdc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004d80:	bf00      	nop
 8004d82:	bf00      	nop
 8004d84:	371c      	adds	r7, #28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	40013800 	.word	0x40013800
 8004d94:	40020000 	.word	0x40020000
 8004d98:	40020400 	.word	0x40020400
 8004d9c:	40020800 	.word	0x40020800
 8004da0:	40020c00 	.word	0x40020c00
 8004da4:	40021000 	.word	0x40021000
 8004da8:	40021400 	.word	0x40021400
 8004dac:	40021800 	.word	0x40021800
 8004db0:	40021c00 	.word	0x40021c00
 8004db4:	40013c00 	.word	0x40013c00

08004db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	807b      	strh	r3, [r7, #2]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dc8:	787b      	ldrb	r3, [r7, #1]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004dce:	887a      	ldrh	r2, [r7, #2]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004dd4:	e003      	b.n	8004dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004dd6:	887b      	ldrh	r3, [r7, #2]
 8004dd8:	041a      	lsls	r2, r3, #16
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	619a      	str	r2, [r3, #24]
}
 8004dde:	bf00      	nop
 8004de0:	370c      	adds	r7, #12
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr
	...

08004dec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	4603      	mov	r3, r0
 8004df4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004df6:	4b08      	ldr	r3, [pc, #32]	@ (8004e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004df8:	695a      	ldr	r2, [r3, #20]
 8004dfa:	88fb      	ldrh	r3, [r7, #6]
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d006      	beq.n	8004e10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e02:	4a05      	ldr	r2, [pc, #20]	@ (8004e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e04:	88fb      	ldrh	r3, [r7, #6]
 8004e06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e08:	88fb      	ldrh	r3, [r7, #6]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 f806 	bl	8004e1c <HAL_GPIO_EXTI_Callback>
  }
}
 8004e10:	bf00      	nop
 8004e12:	3708      	adds	r7, #8
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40013c00 	.word	0x40013c00

08004e1c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	4603      	mov	r3, r0
 8004e24:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004e26:	bf00      	nop
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
	...

08004e34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d101      	bne.n	8004e46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e12b      	b.n	800509e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d106      	bne.n	8004e60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f7fe f8a2 	bl	8002fa4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2224      	movs	r2, #36	@ 0x24
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0201 	bic.w	r2, r2, #1
 8004e76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004e98:	f000 fd80 	bl	800599c <HAL_RCC_GetPCLK1Freq>
 8004e9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	4a81      	ldr	r2, [pc, #516]	@ (80050a8 <HAL_I2C_Init+0x274>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d807      	bhi.n	8004eb8 <HAL_I2C_Init+0x84>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	4a80      	ldr	r2, [pc, #512]	@ (80050ac <HAL_I2C_Init+0x278>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	bf94      	ite	ls
 8004eb0:	2301      	movls	r3, #1
 8004eb2:	2300      	movhi	r3, #0
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	e006      	b.n	8004ec6 <HAL_I2C_Init+0x92>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	4a7d      	ldr	r2, [pc, #500]	@ (80050b0 <HAL_I2C_Init+0x27c>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	bf94      	ite	ls
 8004ec0:	2301      	movls	r3, #1
 8004ec2:	2300      	movhi	r3, #0
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e0e7      	b.n	800509e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	4a78      	ldr	r2, [pc, #480]	@ (80050b4 <HAL_I2C_Init+0x280>)
 8004ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ed6:	0c9b      	lsrs	r3, r3, #18
 8004ed8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68ba      	ldr	r2, [r7, #8]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	4a6a      	ldr	r2, [pc, #424]	@ (80050a8 <HAL_I2C_Init+0x274>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d802      	bhi.n	8004f08 <HAL_I2C_Init+0xd4>
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	3301      	adds	r3, #1
 8004f06:	e009      	b.n	8004f1c <HAL_I2C_Init+0xe8>
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004f0e:	fb02 f303 	mul.w	r3, r2, r3
 8004f12:	4a69      	ldr	r2, [pc, #420]	@ (80050b8 <HAL_I2C_Init+0x284>)
 8004f14:	fba2 2303 	umull	r2, r3, r2, r3
 8004f18:	099b      	lsrs	r3, r3, #6
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	6812      	ldr	r2, [r2, #0]
 8004f20:	430b      	orrs	r3, r1
 8004f22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004f2e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	495c      	ldr	r1, [pc, #368]	@ (80050a8 <HAL_I2C_Init+0x274>)
 8004f38:	428b      	cmp	r3, r1
 8004f3a:	d819      	bhi.n	8004f70 <HAL_I2C_Init+0x13c>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	1e59      	subs	r1, r3, #1
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f4a:	1c59      	adds	r1, r3, #1
 8004f4c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004f50:	400b      	ands	r3, r1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00a      	beq.n	8004f6c <HAL_I2C_Init+0x138>
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	1e59      	subs	r1, r3, #1
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f64:	3301      	adds	r3, #1
 8004f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f6a:	e051      	b.n	8005010 <HAL_I2C_Init+0x1dc>
 8004f6c:	2304      	movs	r3, #4
 8004f6e:	e04f      	b.n	8005010 <HAL_I2C_Init+0x1dc>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d111      	bne.n	8004f9c <HAL_I2C_Init+0x168>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	1e58      	subs	r0, r3, #1
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6859      	ldr	r1, [r3, #4]
 8004f80:	460b      	mov	r3, r1
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	440b      	add	r3, r1
 8004f86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	bf0c      	ite	eq
 8004f94:	2301      	moveq	r3, #1
 8004f96:	2300      	movne	r3, #0
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	e012      	b.n	8004fc2 <HAL_I2C_Init+0x18e>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	1e58      	subs	r0, r3, #1
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6859      	ldr	r1, [r3, #4]
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	440b      	add	r3, r1
 8004faa:	0099      	lsls	r1, r3, #2
 8004fac:	440b      	add	r3, r1
 8004fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	bf0c      	ite	eq
 8004fbc:	2301      	moveq	r3, #1
 8004fbe:	2300      	movne	r3, #0
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <HAL_I2C_Init+0x196>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e022      	b.n	8005010 <HAL_I2C_Init+0x1dc>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10e      	bne.n	8004ff0 <HAL_I2C_Init+0x1bc>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	1e58      	subs	r0, r3, #1
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6859      	ldr	r1, [r3, #4]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	005b      	lsls	r3, r3, #1
 8004fde:	440b      	add	r3, r1
 8004fe0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fe4:	3301      	adds	r3, #1
 8004fe6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fee:	e00f      	b.n	8005010 <HAL_I2C_Init+0x1dc>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	1e58      	subs	r0, r3, #1
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6859      	ldr	r1, [r3, #4]
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	0099      	lsls	r1, r3, #2
 8005000:	440b      	add	r3, r1
 8005002:	fbb0 f3f3 	udiv	r3, r0, r3
 8005006:	3301      	adds	r3, #1
 8005008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800500c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	6809      	ldr	r1, [r1, #0]
 8005014:	4313      	orrs	r3, r2
 8005016:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	69da      	ldr	r2, [r3, #28]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800503e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6911      	ldr	r1, [r2, #16]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	68d2      	ldr	r2, [r2, #12]
 800504a:	4311      	orrs	r1, r2
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	6812      	ldr	r2, [r2, #0]
 8005050:	430b      	orrs	r3, r1
 8005052:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	695a      	ldr	r2, [r3, #20]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	431a      	orrs	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2220      	movs	r2, #32
 800508a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	000186a0 	.word	0x000186a0
 80050ac:	001e847f 	.word	0x001e847f
 80050b0:	003d08ff 	.word	0x003d08ff
 80050b4:	431bde83 	.word	0x431bde83
 80050b8:	10624dd3 	.word	0x10624dd3

080050bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e267      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d075      	beq.n	80051c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050da:	4b88      	ldr	r3, [pc, #544]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f003 030c 	and.w	r3, r3, #12
 80050e2:	2b04      	cmp	r3, #4
 80050e4:	d00c      	beq.n	8005100 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050e6:	4b85      	ldr	r3, [pc, #532]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80050ee:	2b08      	cmp	r3, #8
 80050f0:	d112      	bne.n	8005118 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050f2:	4b82      	ldr	r3, [pc, #520]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050fe:	d10b      	bne.n	8005118 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005100:	4b7e      	ldr	r3, [pc, #504]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d05b      	beq.n	80051c4 <HAL_RCC_OscConfig+0x108>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d157      	bne.n	80051c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e242      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005120:	d106      	bne.n	8005130 <HAL_RCC_OscConfig+0x74>
 8005122:	4b76      	ldr	r3, [pc, #472]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a75      	ldr	r2, [pc, #468]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800512c:	6013      	str	r3, [r2, #0]
 800512e:	e01d      	b.n	800516c <HAL_RCC_OscConfig+0xb0>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005138:	d10c      	bne.n	8005154 <HAL_RCC_OscConfig+0x98>
 800513a:	4b70      	ldr	r3, [pc, #448]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a6f      	ldr	r2, [pc, #444]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005140:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005144:	6013      	str	r3, [r2, #0]
 8005146:	4b6d      	ldr	r3, [pc, #436]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a6c      	ldr	r2, [pc, #432]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 800514c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005150:	6013      	str	r3, [r2, #0]
 8005152:	e00b      	b.n	800516c <HAL_RCC_OscConfig+0xb0>
 8005154:	4b69      	ldr	r3, [pc, #420]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a68      	ldr	r2, [pc, #416]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 800515a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800515e:	6013      	str	r3, [r2, #0]
 8005160:	4b66      	ldr	r3, [pc, #408]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a65      	ldr	r2, [pc, #404]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005166:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800516a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d013      	beq.n	800519c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005174:	f7fe fb14 	bl	80037a0 <HAL_GetTick>
 8005178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800517a:	e008      	b.n	800518e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800517c:	f7fe fb10 	bl	80037a0 <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	2b64      	cmp	r3, #100	@ 0x64
 8005188:	d901      	bls.n	800518e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e207      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800518e:	4b5b      	ldr	r3, [pc, #364]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d0f0      	beq.n	800517c <HAL_RCC_OscConfig+0xc0>
 800519a:	e014      	b.n	80051c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800519c:	f7fe fb00 	bl	80037a0 <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051a4:	f7fe fafc 	bl	80037a0 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b64      	cmp	r3, #100	@ 0x64
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e1f3      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051b6:	4b51      	ldr	r3, [pc, #324]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1f0      	bne.n	80051a4 <HAL_RCC_OscConfig+0xe8>
 80051c2:	e000      	b.n	80051c6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d063      	beq.n	800529a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051d2:	4b4a      	ldr	r3, [pc, #296]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f003 030c 	and.w	r3, r3, #12
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00b      	beq.n	80051f6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051de:	4b47      	ldr	r3, [pc, #284]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80051e6:	2b08      	cmp	r3, #8
 80051e8:	d11c      	bne.n	8005224 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051ea:	4b44      	ldr	r3, [pc, #272]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d116      	bne.n	8005224 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051f6:	4b41      	ldr	r3, [pc, #260]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d005      	beq.n	800520e <HAL_RCC_OscConfig+0x152>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d001      	beq.n	800520e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e1c7      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800520e:	4b3b      	ldr	r3, [pc, #236]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	4937      	ldr	r1, [pc, #220]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 800521e:	4313      	orrs	r3, r2
 8005220:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005222:	e03a      	b.n	800529a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d020      	beq.n	800526e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800522c:	4b34      	ldr	r3, [pc, #208]	@ (8005300 <HAL_RCC_OscConfig+0x244>)
 800522e:	2201      	movs	r2, #1
 8005230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005232:	f7fe fab5 	bl	80037a0 <HAL_GetTick>
 8005236:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005238:	e008      	b.n	800524c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800523a:	f7fe fab1 	bl	80037a0 <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b02      	cmp	r3, #2
 8005246:	d901      	bls.n	800524c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e1a8      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800524c:	4b2b      	ldr	r3, [pc, #172]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d0f0      	beq.n	800523a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005258:	4b28      	ldr	r3, [pc, #160]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	00db      	lsls	r3, r3, #3
 8005266:	4925      	ldr	r1, [pc, #148]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005268:	4313      	orrs	r3, r2
 800526a:	600b      	str	r3, [r1, #0]
 800526c:	e015      	b.n	800529a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800526e:	4b24      	ldr	r3, [pc, #144]	@ (8005300 <HAL_RCC_OscConfig+0x244>)
 8005270:	2200      	movs	r2, #0
 8005272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005274:	f7fe fa94 	bl	80037a0 <HAL_GetTick>
 8005278:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800527a:	e008      	b.n	800528e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800527c:	f7fe fa90 	bl	80037a0 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e187      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800528e:	4b1b      	ldr	r3, [pc, #108]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d1f0      	bne.n	800527c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0308 	and.w	r3, r3, #8
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d036      	beq.n	8005314 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d016      	beq.n	80052dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052ae:	4b15      	ldr	r3, [pc, #84]	@ (8005304 <HAL_RCC_OscConfig+0x248>)
 80052b0:	2201      	movs	r2, #1
 80052b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b4:	f7fe fa74 	bl	80037a0 <HAL_GetTick>
 80052b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052bc:	f7fe fa70 	bl	80037a0 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e167      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ce:	4b0b      	ldr	r3, [pc, #44]	@ (80052fc <HAL_RCC_OscConfig+0x240>)
 80052d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d0f0      	beq.n	80052bc <HAL_RCC_OscConfig+0x200>
 80052da:	e01b      	b.n	8005314 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052dc:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <HAL_RCC_OscConfig+0x248>)
 80052de:	2200      	movs	r2, #0
 80052e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052e2:	f7fe fa5d 	bl	80037a0 <HAL_GetTick>
 80052e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052e8:	e00e      	b.n	8005308 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052ea:	f7fe fa59 	bl	80037a0 <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d907      	bls.n	8005308 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e150      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
 80052fc:	40023800 	.word	0x40023800
 8005300:	42470000 	.word	0x42470000
 8005304:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005308:	4b88      	ldr	r3, [pc, #544]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 800530a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1ea      	bne.n	80052ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0304 	and.w	r3, r3, #4
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 8097 	beq.w	8005450 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005322:	2300      	movs	r3, #0
 8005324:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005326:	4b81      	ldr	r3, [pc, #516]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 8005328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800532a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d10f      	bne.n	8005352 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005332:	2300      	movs	r3, #0
 8005334:	60bb      	str	r3, [r7, #8]
 8005336:	4b7d      	ldr	r3, [pc, #500]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 8005338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533a:	4a7c      	ldr	r2, [pc, #496]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 800533c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005340:	6413      	str	r3, [r2, #64]	@ 0x40
 8005342:	4b7a      	ldr	r3, [pc, #488]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 8005344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800534a:	60bb      	str	r3, [r7, #8]
 800534c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800534e:	2301      	movs	r3, #1
 8005350:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005352:	4b77      	ldr	r3, [pc, #476]	@ (8005530 <HAL_RCC_OscConfig+0x474>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800535a:	2b00      	cmp	r3, #0
 800535c:	d118      	bne.n	8005390 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800535e:	4b74      	ldr	r3, [pc, #464]	@ (8005530 <HAL_RCC_OscConfig+0x474>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a73      	ldr	r2, [pc, #460]	@ (8005530 <HAL_RCC_OscConfig+0x474>)
 8005364:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005368:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800536a:	f7fe fa19 	bl	80037a0 <HAL_GetTick>
 800536e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005370:	e008      	b.n	8005384 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005372:	f7fe fa15 	bl	80037a0 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d901      	bls.n	8005384 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e10c      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005384:	4b6a      	ldr	r3, [pc, #424]	@ (8005530 <HAL_RCC_OscConfig+0x474>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538c:	2b00      	cmp	r3, #0
 800538e:	d0f0      	beq.n	8005372 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	2b01      	cmp	r3, #1
 8005396:	d106      	bne.n	80053a6 <HAL_RCC_OscConfig+0x2ea>
 8005398:	4b64      	ldr	r3, [pc, #400]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 800539a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800539c:	4a63      	ldr	r2, [pc, #396]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 800539e:	f043 0301 	orr.w	r3, r3, #1
 80053a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80053a4:	e01c      	b.n	80053e0 <HAL_RCC_OscConfig+0x324>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	2b05      	cmp	r3, #5
 80053ac:	d10c      	bne.n	80053c8 <HAL_RCC_OscConfig+0x30c>
 80053ae:	4b5f      	ldr	r3, [pc, #380]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80053b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053b2:	4a5e      	ldr	r2, [pc, #376]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80053b4:	f043 0304 	orr.w	r3, r3, #4
 80053b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80053ba:	4b5c      	ldr	r3, [pc, #368]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80053bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053be:	4a5b      	ldr	r2, [pc, #364]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80053c0:	f043 0301 	orr.w	r3, r3, #1
 80053c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80053c6:	e00b      	b.n	80053e0 <HAL_RCC_OscConfig+0x324>
 80053c8:	4b58      	ldr	r3, [pc, #352]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80053ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053cc:	4a57      	ldr	r2, [pc, #348]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80053ce:	f023 0301 	bic.w	r3, r3, #1
 80053d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80053d4:	4b55      	ldr	r3, [pc, #340]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80053d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053d8:	4a54      	ldr	r2, [pc, #336]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80053da:	f023 0304 	bic.w	r3, r3, #4
 80053de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d015      	beq.n	8005414 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e8:	f7fe f9da 	bl	80037a0 <HAL_GetTick>
 80053ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ee:	e00a      	b.n	8005406 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f0:	f7fe f9d6 	bl	80037a0 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053fe:	4293      	cmp	r3, r2
 8005400:	d901      	bls.n	8005406 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e0cb      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005406:	4b49      	ldr	r3, [pc, #292]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 8005408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0ee      	beq.n	80053f0 <HAL_RCC_OscConfig+0x334>
 8005412:	e014      	b.n	800543e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005414:	f7fe f9c4 	bl	80037a0 <HAL_GetTick>
 8005418:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800541a:	e00a      	b.n	8005432 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800541c:	f7fe f9c0 	bl	80037a0 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800542a:	4293      	cmp	r3, r2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e0b5      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005432:	4b3e      	ldr	r3, [pc, #248]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 8005434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1ee      	bne.n	800541c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800543e:	7dfb      	ldrb	r3, [r7, #23]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d105      	bne.n	8005450 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005444:	4b39      	ldr	r3, [pc, #228]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 8005446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005448:	4a38      	ldr	r2, [pc, #224]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 800544a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800544e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 80a1 	beq.w	800559c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800545a:	4b34      	ldr	r3, [pc, #208]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	f003 030c 	and.w	r3, r3, #12
 8005462:	2b08      	cmp	r3, #8
 8005464:	d05c      	beq.n	8005520 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	2b02      	cmp	r3, #2
 800546c:	d141      	bne.n	80054f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800546e:	4b31      	ldr	r3, [pc, #196]	@ (8005534 <HAL_RCC_OscConfig+0x478>)
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005474:	f7fe f994 	bl	80037a0 <HAL_GetTick>
 8005478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800547c:	f7fe f990 	bl	80037a0 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e087      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800548e:	4b27      	ldr	r3, [pc, #156]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1f0      	bne.n	800547c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69da      	ldr	r2, [r3, #28]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	431a      	orrs	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a8:	019b      	lsls	r3, r3, #6
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b0:	085b      	lsrs	r3, r3, #1
 80054b2:	3b01      	subs	r3, #1
 80054b4:	041b      	lsls	r3, r3, #16
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054bc:	061b      	lsls	r3, r3, #24
 80054be:	491b      	ldr	r1, [pc, #108]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80054c0:	4313      	orrs	r3, r2
 80054c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054c4:	4b1b      	ldr	r3, [pc, #108]	@ (8005534 <HAL_RCC_OscConfig+0x478>)
 80054c6:	2201      	movs	r2, #1
 80054c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ca:	f7fe f969 	bl	80037a0 <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054d2:	f7fe f965 	bl	80037a0 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e05c      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054e4:	4b11      	ldr	r3, [pc, #68]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0f0      	beq.n	80054d2 <HAL_RCC_OscConfig+0x416>
 80054f0:	e054      	b.n	800559c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054f2:	4b10      	ldr	r3, [pc, #64]	@ (8005534 <HAL_RCC_OscConfig+0x478>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054f8:	f7fe f952 	bl	80037a0 <HAL_GetTick>
 80054fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054fe:	e008      	b.n	8005512 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005500:	f7fe f94e 	bl	80037a0 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	2b02      	cmp	r3, #2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e045      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005512:	4b06      	ldr	r3, [pc, #24]	@ (800552c <HAL_RCC_OscConfig+0x470>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1f0      	bne.n	8005500 <HAL_RCC_OscConfig+0x444>
 800551e:	e03d      	b.n	800559c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d107      	bne.n	8005538 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e038      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
 800552c:	40023800 	.word	0x40023800
 8005530:	40007000 	.word	0x40007000
 8005534:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005538:	4b1b      	ldr	r3, [pc, #108]	@ (80055a8 <HAL_RCC_OscConfig+0x4ec>)
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	2b01      	cmp	r3, #1
 8005544:	d028      	beq.n	8005598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005550:	429a      	cmp	r2, r3
 8005552:	d121      	bne.n	8005598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800555e:	429a      	cmp	r2, r3
 8005560:	d11a      	bne.n	8005598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005562:	68fa      	ldr	r2, [r7, #12]
 8005564:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005568:	4013      	ands	r3, r2
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800556e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005570:	4293      	cmp	r3, r2
 8005572:	d111      	bne.n	8005598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557e:	085b      	lsrs	r3, r3, #1
 8005580:	3b01      	subs	r3, #1
 8005582:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005584:	429a      	cmp	r2, r3
 8005586:	d107      	bne.n	8005598 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005592:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005594:	429a      	cmp	r2, r3
 8005596:	d001      	beq.n	800559c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e000      	b.n	800559e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3718      	adds	r7, #24
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	40023800 	.word	0x40023800

080055ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e0cc      	b.n	800575a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055c0:	4b68      	ldr	r3, [pc, #416]	@ (8005764 <HAL_RCC_ClockConfig+0x1b8>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0307 	and.w	r3, r3, #7
 80055c8:	683a      	ldr	r2, [r7, #0]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d90c      	bls.n	80055e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ce:	4b65      	ldr	r3, [pc, #404]	@ (8005764 <HAL_RCC_ClockConfig+0x1b8>)
 80055d0:	683a      	ldr	r2, [r7, #0]
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055d6:	4b63      	ldr	r3, [pc, #396]	@ (8005764 <HAL_RCC_ClockConfig+0x1b8>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0307 	and.w	r3, r3, #7
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d001      	beq.n	80055e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e0b8      	b.n	800575a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 0302 	and.w	r3, r3, #2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d020      	beq.n	8005636 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0304 	and.w	r3, r3, #4
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d005      	beq.n	800560c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005600:	4b59      	ldr	r3, [pc, #356]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	4a58      	ldr	r2, [pc, #352]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 8005606:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800560a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0308 	and.w	r3, r3, #8
 8005614:	2b00      	cmp	r3, #0
 8005616:	d005      	beq.n	8005624 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005618:	4b53      	ldr	r3, [pc, #332]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	4a52      	ldr	r2, [pc, #328]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800561e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005622:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005624:	4b50      	ldr	r3, [pc, #320]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	494d      	ldr	r1, [pc, #308]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 8005632:	4313      	orrs	r3, r2
 8005634:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b00      	cmp	r3, #0
 8005640:	d044      	beq.n	80056cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d107      	bne.n	800565a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800564a:	4b47      	ldr	r3, [pc, #284]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d119      	bne.n	800568a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e07f      	b.n	800575a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	2b02      	cmp	r3, #2
 8005660:	d003      	beq.n	800566a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005666:	2b03      	cmp	r3, #3
 8005668:	d107      	bne.n	800567a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800566a:	4b3f      	ldr	r3, [pc, #252]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d109      	bne.n	800568a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e06f      	b.n	800575a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800567a:	4b3b      	ldr	r3, [pc, #236]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0302 	and.w	r3, r3, #2
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e067      	b.n	800575a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800568a:	4b37      	ldr	r3, [pc, #220]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	f023 0203 	bic.w	r2, r3, #3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	4934      	ldr	r1, [pc, #208]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 8005698:	4313      	orrs	r3, r2
 800569a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800569c:	f7fe f880 	bl	80037a0 <HAL_GetTick>
 80056a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056a2:	e00a      	b.n	80056ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056a4:	f7fe f87c 	bl	80037a0 <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e04f      	b.n	800575a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ba:	4b2b      	ldr	r3, [pc, #172]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f003 020c 	and.w	r2, r3, #12
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d1eb      	bne.n	80056a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056cc:	4b25      	ldr	r3, [pc, #148]	@ (8005764 <HAL_RCC_ClockConfig+0x1b8>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0307 	and.w	r3, r3, #7
 80056d4:	683a      	ldr	r2, [r7, #0]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d20c      	bcs.n	80056f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056da:	4b22      	ldr	r3, [pc, #136]	@ (8005764 <HAL_RCC_ClockConfig+0x1b8>)
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	b2d2      	uxtb	r2, r2
 80056e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056e2:	4b20      	ldr	r3, [pc, #128]	@ (8005764 <HAL_RCC_ClockConfig+0x1b8>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0307 	and.w	r3, r3, #7
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d001      	beq.n	80056f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e032      	b.n	800575a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d008      	beq.n	8005712 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005700:	4b19      	ldr	r3, [pc, #100]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	4916      	ldr	r1, [pc, #88]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800570e:	4313      	orrs	r3, r2
 8005710:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0308 	and.w	r3, r3, #8
 800571a:	2b00      	cmp	r3, #0
 800571c:	d009      	beq.n	8005732 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800571e:	4b12      	ldr	r3, [pc, #72]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	490e      	ldr	r1, [pc, #56]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800572e:	4313      	orrs	r3, r2
 8005730:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005732:	f000 f821 	bl	8005778 <HAL_RCC_GetSysClockFreq>
 8005736:	4602      	mov	r2, r0
 8005738:	4b0b      	ldr	r3, [pc, #44]	@ (8005768 <HAL_RCC_ClockConfig+0x1bc>)
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	091b      	lsrs	r3, r3, #4
 800573e:	f003 030f 	and.w	r3, r3, #15
 8005742:	490a      	ldr	r1, [pc, #40]	@ (800576c <HAL_RCC_ClockConfig+0x1c0>)
 8005744:	5ccb      	ldrb	r3, [r1, r3]
 8005746:	fa22 f303 	lsr.w	r3, r2, r3
 800574a:	4a09      	ldr	r2, [pc, #36]	@ (8005770 <HAL_RCC_ClockConfig+0x1c4>)
 800574c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800574e:	4b09      	ldr	r3, [pc, #36]	@ (8005774 <HAL_RCC_ClockConfig+0x1c8>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4618      	mov	r0, r3
 8005754:	f7fd ffe0 	bl	8003718 <HAL_InitTick>

  return HAL_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop
 8005764:	40023c00 	.word	0x40023c00
 8005768:	40023800 	.word	0x40023800
 800576c:	0800a608 	.word	0x0800a608
 8005770:	20000004 	.word	0x20000004
 8005774:	20000008 	.word	0x20000008

08005778 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800577c:	b094      	sub	sp, #80	@ 0x50
 800577e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005780:	2300      	movs	r3, #0
 8005782:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005784:	2300      	movs	r3, #0
 8005786:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005788:	2300      	movs	r3, #0
 800578a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005790:	4b79      	ldr	r3, [pc, #484]	@ (8005978 <HAL_RCC_GetSysClockFreq+0x200>)
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f003 030c 	and.w	r3, r3, #12
 8005798:	2b08      	cmp	r3, #8
 800579a:	d00d      	beq.n	80057b8 <HAL_RCC_GetSysClockFreq+0x40>
 800579c:	2b08      	cmp	r3, #8
 800579e:	f200 80e1 	bhi.w	8005964 <HAL_RCC_GetSysClockFreq+0x1ec>
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d002      	beq.n	80057ac <HAL_RCC_GetSysClockFreq+0x34>
 80057a6:	2b04      	cmp	r3, #4
 80057a8:	d003      	beq.n	80057b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80057aa:	e0db      	b.n	8005964 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057ac:	4b73      	ldr	r3, [pc, #460]	@ (800597c <HAL_RCC_GetSysClockFreq+0x204>)
 80057ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057b0:	e0db      	b.n	800596a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057b2:	4b73      	ldr	r3, [pc, #460]	@ (8005980 <HAL_RCC_GetSysClockFreq+0x208>)
 80057b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057b6:	e0d8      	b.n	800596a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057b8:	4b6f      	ldr	r3, [pc, #444]	@ (8005978 <HAL_RCC_GetSysClockFreq+0x200>)
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057c2:	4b6d      	ldr	r3, [pc, #436]	@ (8005978 <HAL_RCC_GetSysClockFreq+0x200>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d063      	beq.n	8005896 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057ce:	4b6a      	ldr	r3, [pc, #424]	@ (8005978 <HAL_RCC_GetSysClockFreq+0x200>)
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	099b      	lsrs	r3, r3, #6
 80057d4:	2200      	movs	r2, #0
 80057d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80057da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80057e2:	2300      	movs	r3, #0
 80057e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80057e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80057ea:	4622      	mov	r2, r4
 80057ec:	462b      	mov	r3, r5
 80057ee:	f04f 0000 	mov.w	r0, #0
 80057f2:	f04f 0100 	mov.w	r1, #0
 80057f6:	0159      	lsls	r1, r3, #5
 80057f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057fc:	0150      	lsls	r0, r2, #5
 80057fe:	4602      	mov	r2, r0
 8005800:	460b      	mov	r3, r1
 8005802:	4621      	mov	r1, r4
 8005804:	1a51      	subs	r1, r2, r1
 8005806:	6139      	str	r1, [r7, #16]
 8005808:	4629      	mov	r1, r5
 800580a:	eb63 0301 	sbc.w	r3, r3, r1
 800580e:	617b      	str	r3, [r7, #20]
 8005810:	f04f 0200 	mov.w	r2, #0
 8005814:	f04f 0300 	mov.w	r3, #0
 8005818:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800581c:	4659      	mov	r1, fp
 800581e:	018b      	lsls	r3, r1, #6
 8005820:	4651      	mov	r1, sl
 8005822:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005826:	4651      	mov	r1, sl
 8005828:	018a      	lsls	r2, r1, #6
 800582a:	4651      	mov	r1, sl
 800582c:	ebb2 0801 	subs.w	r8, r2, r1
 8005830:	4659      	mov	r1, fp
 8005832:	eb63 0901 	sbc.w	r9, r3, r1
 8005836:	f04f 0200 	mov.w	r2, #0
 800583a:	f04f 0300 	mov.w	r3, #0
 800583e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005842:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005846:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800584a:	4690      	mov	r8, r2
 800584c:	4699      	mov	r9, r3
 800584e:	4623      	mov	r3, r4
 8005850:	eb18 0303 	adds.w	r3, r8, r3
 8005854:	60bb      	str	r3, [r7, #8]
 8005856:	462b      	mov	r3, r5
 8005858:	eb49 0303 	adc.w	r3, r9, r3
 800585c:	60fb      	str	r3, [r7, #12]
 800585e:	f04f 0200 	mov.w	r2, #0
 8005862:	f04f 0300 	mov.w	r3, #0
 8005866:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800586a:	4629      	mov	r1, r5
 800586c:	024b      	lsls	r3, r1, #9
 800586e:	4621      	mov	r1, r4
 8005870:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005874:	4621      	mov	r1, r4
 8005876:	024a      	lsls	r2, r1, #9
 8005878:	4610      	mov	r0, r2
 800587a:	4619      	mov	r1, r3
 800587c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800587e:	2200      	movs	r2, #0
 8005880:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005882:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005884:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005888:	f7fb f98e 	bl	8000ba8 <__aeabi_uldivmod>
 800588c:	4602      	mov	r2, r0
 800588e:	460b      	mov	r3, r1
 8005890:	4613      	mov	r3, r2
 8005892:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005894:	e058      	b.n	8005948 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005896:	4b38      	ldr	r3, [pc, #224]	@ (8005978 <HAL_RCC_GetSysClockFreq+0x200>)
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	099b      	lsrs	r3, r3, #6
 800589c:	2200      	movs	r2, #0
 800589e:	4618      	mov	r0, r3
 80058a0:	4611      	mov	r1, r2
 80058a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80058a6:	623b      	str	r3, [r7, #32]
 80058a8:	2300      	movs	r3, #0
 80058aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80058ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80058b0:	4642      	mov	r2, r8
 80058b2:	464b      	mov	r3, r9
 80058b4:	f04f 0000 	mov.w	r0, #0
 80058b8:	f04f 0100 	mov.w	r1, #0
 80058bc:	0159      	lsls	r1, r3, #5
 80058be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058c2:	0150      	lsls	r0, r2, #5
 80058c4:	4602      	mov	r2, r0
 80058c6:	460b      	mov	r3, r1
 80058c8:	4641      	mov	r1, r8
 80058ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80058ce:	4649      	mov	r1, r9
 80058d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80058d4:	f04f 0200 	mov.w	r2, #0
 80058d8:	f04f 0300 	mov.w	r3, #0
 80058dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80058e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80058e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80058e8:	ebb2 040a 	subs.w	r4, r2, sl
 80058ec:	eb63 050b 	sbc.w	r5, r3, fp
 80058f0:	f04f 0200 	mov.w	r2, #0
 80058f4:	f04f 0300 	mov.w	r3, #0
 80058f8:	00eb      	lsls	r3, r5, #3
 80058fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058fe:	00e2      	lsls	r2, r4, #3
 8005900:	4614      	mov	r4, r2
 8005902:	461d      	mov	r5, r3
 8005904:	4643      	mov	r3, r8
 8005906:	18e3      	adds	r3, r4, r3
 8005908:	603b      	str	r3, [r7, #0]
 800590a:	464b      	mov	r3, r9
 800590c:	eb45 0303 	adc.w	r3, r5, r3
 8005910:	607b      	str	r3, [r7, #4]
 8005912:	f04f 0200 	mov.w	r2, #0
 8005916:	f04f 0300 	mov.w	r3, #0
 800591a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800591e:	4629      	mov	r1, r5
 8005920:	028b      	lsls	r3, r1, #10
 8005922:	4621      	mov	r1, r4
 8005924:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005928:	4621      	mov	r1, r4
 800592a:	028a      	lsls	r2, r1, #10
 800592c:	4610      	mov	r0, r2
 800592e:	4619      	mov	r1, r3
 8005930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005932:	2200      	movs	r2, #0
 8005934:	61bb      	str	r3, [r7, #24]
 8005936:	61fa      	str	r2, [r7, #28]
 8005938:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800593c:	f7fb f934 	bl	8000ba8 <__aeabi_uldivmod>
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	4613      	mov	r3, r2
 8005946:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005948:	4b0b      	ldr	r3, [pc, #44]	@ (8005978 <HAL_RCC_GetSysClockFreq+0x200>)
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	0c1b      	lsrs	r3, r3, #16
 800594e:	f003 0303 	and.w	r3, r3, #3
 8005952:	3301      	adds	r3, #1
 8005954:	005b      	lsls	r3, r3, #1
 8005956:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005958:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800595a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800595c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005960:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005962:	e002      	b.n	800596a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005964:	4b05      	ldr	r3, [pc, #20]	@ (800597c <HAL_RCC_GetSysClockFreq+0x204>)
 8005966:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800596a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800596c:	4618      	mov	r0, r3
 800596e:	3750      	adds	r7, #80	@ 0x50
 8005970:	46bd      	mov	sp, r7
 8005972:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005976:	bf00      	nop
 8005978:	40023800 	.word	0x40023800
 800597c:	00f42400 	.word	0x00f42400
 8005980:	007a1200 	.word	0x007a1200

08005984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005984:	b480      	push	{r7}
 8005986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005988:	4b03      	ldr	r3, [pc, #12]	@ (8005998 <HAL_RCC_GetHCLKFreq+0x14>)
 800598a:	681b      	ldr	r3, [r3, #0]
}
 800598c:	4618      	mov	r0, r3
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	20000004 	.word	0x20000004

0800599c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80059a0:	f7ff fff0 	bl	8005984 <HAL_RCC_GetHCLKFreq>
 80059a4:	4602      	mov	r2, r0
 80059a6:	4b05      	ldr	r3, [pc, #20]	@ (80059bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	0a9b      	lsrs	r3, r3, #10
 80059ac:	f003 0307 	and.w	r3, r3, #7
 80059b0:	4903      	ldr	r1, [pc, #12]	@ (80059c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059b2:	5ccb      	ldrb	r3, [r1, r3]
 80059b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	40023800 	.word	0x40023800
 80059c0:	0800a618 	.word	0x0800a618

080059c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059c8:	f7ff ffdc 	bl	8005984 <HAL_RCC_GetHCLKFreq>
 80059cc:	4602      	mov	r2, r0
 80059ce:	4b05      	ldr	r3, [pc, #20]	@ (80059e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	0b5b      	lsrs	r3, r3, #13
 80059d4:	f003 0307 	and.w	r3, r3, #7
 80059d8:	4903      	ldr	r1, [pc, #12]	@ (80059e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059da:	5ccb      	ldrb	r3, [r1, r3]
 80059dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	40023800 	.word	0x40023800
 80059e8:	0800a618 	.word	0x0800a618

080059ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e07b      	b.n	8005af6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d108      	bne.n	8005a18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a0e:	d009      	beq.n	8005a24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	61da      	str	r2, [r3, #28]
 8005a16:	e005      	b.n	8005a24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d106      	bne.n	8005a44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f7fd fb50 	bl	80030e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2202      	movs	r2, #2
 8005a48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a5a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a6c:	431a      	orrs	r2, r3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	f003 0302 	and.w	r3, r3, #2
 8005a80:	431a      	orrs	r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	431a      	orrs	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a94:	431a      	orrs	r2, r3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa8:	ea42 0103 	orr.w	r1, r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	699b      	ldr	r3, [r3, #24]
 8005ac0:	0c1b      	lsrs	r3, r3, #16
 8005ac2:	f003 0104 	and.w	r1, r3, #4
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aca:	f003 0210 	and.w	r2, r3, #16
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	430a      	orrs	r2, r1
 8005ad4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	69da      	ldr	r2, [r3, #28]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ae4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3708      	adds	r7, #8
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b08a      	sub	sp, #40	@ 0x28
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	60f8      	str	r0, [r7, #12]
 8005b06:	60b9      	str	r1, [r7, #8]
 8005b08:	607a      	str	r2, [r7, #4]
 8005b0a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b10:	f7fd fe46 	bl	80037a0 <HAL_GetTick>
 8005b14:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b1c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005b24:	887b      	ldrh	r3, [r7, #2]
 8005b26:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b28:	7ffb      	ldrb	r3, [r7, #31]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d00c      	beq.n	8005b48 <HAL_SPI_TransmitReceive+0x4a>
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b34:	d106      	bne.n	8005b44 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d102      	bne.n	8005b44 <HAL_SPI_TransmitReceive+0x46>
 8005b3e:	7ffb      	ldrb	r3, [r7, #31]
 8005b40:	2b04      	cmp	r3, #4
 8005b42:	d001      	beq.n	8005b48 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005b44:	2302      	movs	r3, #2
 8005b46:	e17f      	b.n	8005e48 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d005      	beq.n	8005b5a <HAL_SPI_TransmitReceive+0x5c>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d002      	beq.n	8005b5a <HAL_SPI_TransmitReceive+0x5c>
 8005b54:	887b      	ldrh	r3, [r7, #2]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e174      	b.n	8005e48 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <HAL_SPI_TransmitReceive+0x6e>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	e16d      	b.n	8005e48 <HAL_SPI_TransmitReceive+0x34a>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	2b04      	cmp	r3, #4
 8005b7e:	d003      	beq.n	8005b88 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2205      	movs	r2, #5
 8005b84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	887a      	ldrh	r2, [r7, #2]
 8005b98:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	887a      	ldrh	r2, [r7, #2]
 8005b9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	887a      	ldrh	r2, [r7, #2]
 8005baa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	887a      	ldrh	r2, [r7, #2]
 8005bb0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bc8:	2b40      	cmp	r3, #64	@ 0x40
 8005bca:	d007      	beq.n	8005bdc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005be4:	d17e      	bne.n	8005ce4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <HAL_SPI_TransmitReceive+0xf6>
 8005bee:	8afb      	ldrh	r3, [r7, #22]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d16c      	bne.n	8005cce <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf8:	881a      	ldrh	r2, [r3, #0]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c04:	1c9a      	adds	r2, r3, #2
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	3b01      	subs	r3, #1
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c18:	e059      	b.n	8005cce <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d11b      	bne.n	8005c60 <HAL_SPI_TransmitReceive+0x162>
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d016      	beq.n	8005c60 <HAL_SPI_TransmitReceive+0x162>
 8005c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d113      	bne.n	8005c60 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c3c:	881a      	ldrh	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c48:	1c9a      	adds	r2, r3, #2
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	3b01      	subs	r3, #1
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d119      	bne.n	8005ca2 <HAL_SPI_TransmitReceive+0x1a4>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d014      	beq.n	8005ca2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68da      	ldr	r2, [r3, #12]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c82:	b292      	uxth	r2, r2
 8005c84:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8a:	1c9a      	adds	r2, r3, #2
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	3b01      	subs	r3, #1
 8005c98:	b29a      	uxth	r2, r3
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005ca2:	f7fd fd7d 	bl	80037a0 <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d80d      	bhi.n	8005cce <HAL_SPI_TransmitReceive+0x1d0>
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb8:	d009      	beq.n	8005cce <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e0bc      	b.n	8005e48 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1a0      	bne.n	8005c1a <HAL_SPI_TransmitReceive+0x11c>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d19b      	bne.n	8005c1a <HAL_SPI_TransmitReceive+0x11c>
 8005ce2:	e082      	b.n	8005dea <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d002      	beq.n	8005cf2 <HAL_SPI_TransmitReceive+0x1f4>
 8005cec:	8afb      	ldrh	r3, [r7, #22]
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d171      	bne.n	8005dd6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	330c      	adds	r3, #12
 8005cfc:	7812      	ldrb	r2, [r2, #0]
 8005cfe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	3b01      	subs	r3, #1
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d18:	e05d      	b.n	8005dd6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f003 0302 	and.w	r3, r3, #2
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	d11c      	bne.n	8005d62 <HAL_SPI_TransmitReceive+0x264>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d017      	beq.n	8005d62 <HAL_SPI_TransmitReceive+0x264>
 8005d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d114      	bne.n	8005d62 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	330c      	adds	r3, #12
 8005d42:	7812      	ldrb	r2, [r2, #0]
 8005d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f003 0301 	and.w	r3, r3, #1
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d119      	bne.n	8005da4 <HAL_SPI_TransmitReceive+0x2a6>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d014      	beq.n	8005da4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68da      	ldr	r2, [r3, #12]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d84:	b2d2      	uxtb	r2, r2
 8005d86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005da0:	2301      	movs	r3, #1
 8005da2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005da4:	f7fd fcfc 	bl	80037a0 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	6a3b      	ldr	r3, [r7, #32]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d803      	bhi.n	8005dbc <HAL_SPI_TransmitReceive+0x2be>
 8005db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dba:	d102      	bne.n	8005dc2 <HAL_SPI_TransmitReceive+0x2c4>
 8005dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d109      	bne.n	8005dd6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e038      	b.n	8005e48 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d19c      	bne.n	8005d1a <HAL_SPI_TransmitReceive+0x21c>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d197      	bne.n	8005d1a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005dea:	6a3a      	ldr	r2, [r7, #32]
 8005dec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f000 f9d4 	bl	800619c <SPI_EndRxTxTransaction>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d008      	beq.n	8005e0c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	e01d      	b.n	8005e48 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d10a      	bne.n	8005e2a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e14:	2300      	movs	r3, #0
 8005e16:	613b      	str	r3, [r7, #16]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	613b      	str	r3, [r7, #16]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	613b      	str	r3, [r7, #16]
 8005e28:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d001      	beq.n	8005e46 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e000      	b.n	8005e48 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005e46:	2300      	movs	r3, #0
  }
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3728      	adds	r7, #40	@ 0x28
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b088      	sub	sp, #32
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	099b      	lsrs	r3, r3, #6
 8005e6c:	f003 0301 	and.w	r3, r3, #1
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10f      	bne.n	8005e94 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00a      	beq.n	8005e94 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	099b      	lsrs	r3, r3, #6
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d004      	beq.n	8005e94 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	4798      	blx	r3
    return;
 8005e92:	e0d7      	b.n	8006044 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	085b      	lsrs	r3, r3, #1
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d00a      	beq.n	8005eb6 <HAL_SPI_IRQHandler+0x66>
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	09db      	lsrs	r3, r3, #7
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d004      	beq.n	8005eb6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	4798      	blx	r3
    return;
 8005eb4:	e0c6      	b.n	8006044 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	095b      	lsrs	r3, r3, #5
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d10c      	bne.n	8005edc <HAL_SPI_IRQHandler+0x8c>
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	099b      	lsrs	r3, r3, #6
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d106      	bne.n	8005edc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	0a1b      	lsrs	r3, r3, #8
 8005ed2:	f003 0301 	and.w	r3, r3, #1
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f000 80b4 	beq.w	8006044 <HAL_SPI_IRQHandler+0x1f4>
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	095b      	lsrs	r3, r3, #5
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f000 80ad 	beq.w	8006044 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	099b      	lsrs	r3, r3, #6
 8005eee:	f003 0301 	and.w	r3, r3, #1
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d023      	beq.n	8005f3e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b03      	cmp	r3, #3
 8005f00:	d011      	beq.n	8005f26 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f06:	f043 0204 	orr.w	r2, r3, #4
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f0e:	2300      	movs	r3, #0
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	617b      	str	r3, [r7, #20]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	617b      	str	r3, [r7, #20]
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	e00b      	b.n	8005f3e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f26:	2300      	movs	r3, #0
 8005f28:	613b      	str	r3, [r7, #16]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	613b      	str	r3, [r7, #16]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	613b      	str	r3, [r7, #16]
 8005f3a:	693b      	ldr	r3, [r7, #16]
        return;
 8005f3c:	e082      	b.n	8006044 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	095b      	lsrs	r3, r3, #5
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d014      	beq.n	8005f74 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4e:	f043 0201 	orr.w	r2, r3, #1
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f56:	2300      	movs	r3, #0
 8005f58:	60fb      	str	r3, [r7, #12]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	60fb      	str	r3, [r7, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f70:	601a      	str	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	0a1b      	lsrs	r3, r3, #8
 8005f78:	f003 0301 	and.w	r3, r3, #1
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00c      	beq.n	8005f9a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f84:	f043 0208 	orr.w	r2, r3, #8
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	60bb      	str	r3, [r7, #8]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	60bb      	str	r3, [r7, #8]
 8005f98:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d04f      	beq.n	8006042 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	685a      	ldr	r2, [r3, #4]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005fb0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	f003 0302 	and.w	r3, r3, #2
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d104      	bne.n	8005fce <HAL_SPI_IRQHandler+0x17e>
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d034      	beq.n	8006038 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	685a      	ldr	r2, [r3, #4]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 0203 	bic.w	r2, r2, #3
 8005fdc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d011      	beq.n	800600a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fea:	4a18      	ldr	r2, [pc, #96]	@ (800604c <HAL_SPI_IRQHandler+0x1fc>)
 8005fec:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7fe fc25 	bl	8004842 <HAL_DMA_Abort_IT>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d005      	beq.n	800600a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006002:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800600e:	2b00      	cmp	r3, #0
 8006010:	d016      	beq.n	8006040 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006016:	4a0d      	ldr	r2, [pc, #52]	@ (800604c <HAL_SPI_IRQHandler+0x1fc>)
 8006018:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800601e:	4618      	mov	r0, r3
 8006020:	f7fe fc0f 	bl	8004842 <HAL_DMA_Abort_IT>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d00a      	beq.n	8006040 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800602e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8006036:	e003      	b.n	8006040 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 f809 	bl	8006050 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800603e:	e000      	b.n	8006042 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006040:	bf00      	nop
    return;
 8006042:	bf00      	nop
  }
}
 8006044:	3720      	adds	r7, #32
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	08006065 	.word	0x08006065

08006050 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006070:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800607e:	68f8      	ldr	r0, [r7, #12]
 8006080:	f7ff ffe6 	bl	8006050 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006084:	bf00      	nop
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b088      	sub	sp, #32
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	603b      	str	r3, [r7, #0]
 8006098:	4613      	mov	r3, r2
 800609a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800609c:	f7fd fb80 	bl	80037a0 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a4:	1a9b      	subs	r3, r3, r2
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	4413      	add	r3, r2
 80060aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80060ac:	f7fd fb78 	bl	80037a0 <HAL_GetTick>
 80060b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80060b2:	4b39      	ldr	r3, [pc, #228]	@ (8006198 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	015b      	lsls	r3, r3, #5
 80060b8:	0d1b      	lsrs	r3, r3, #20
 80060ba:	69fa      	ldr	r2, [r7, #28]
 80060bc:	fb02 f303 	mul.w	r3, r2, r3
 80060c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060c2:	e055      	b.n	8006170 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ca:	d051      	beq.n	8006170 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060cc:	f7fd fb68 	bl	80037a0 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	69fa      	ldr	r2, [r7, #28]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d902      	bls.n	80060e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d13d      	bne.n	800615e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060fa:	d111      	bne.n	8006120 <SPI_WaitFlagStateUntilTimeout+0x94>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006104:	d004      	beq.n	8006110 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800610e:	d107      	bne.n	8006120 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800611e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006124:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006128:	d10f      	bne.n	800614a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006138:	601a      	str	r2, [r3, #0]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006148:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2201      	movs	r2, #1
 800614e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e018      	b.n	8006190 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d102      	bne.n	800616a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006164:	2300      	movs	r3, #0
 8006166:	61fb      	str	r3, [r7, #28]
 8006168:	e002      	b.n	8006170 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	3b01      	subs	r3, #1
 800616e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689a      	ldr	r2, [r3, #8]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	4013      	ands	r3, r2
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	429a      	cmp	r2, r3
 800617e:	bf0c      	ite	eq
 8006180:	2301      	moveq	r3, #1
 8006182:	2300      	movne	r3, #0
 8006184:	b2db      	uxtb	r3, r3
 8006186:	461a      	mov	r2, r3
 8006188:	79fb      	ldrb	r3, [r7, #7]
 800618a:	429a      	cmp	r2, r3
 800618c:	d19a      	bne.n	80060c4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3720      	adds	r7, #32
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20000004 	.word	0x20000004

0800619c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b088      	sub	sp, #32
 80061a0:	af02      	add	r7, sp, #8
 80061a2:	60f8      	str	r0, [r7, #12]
 80061a4:	60b9      	str	r1, [r7, #8]
 80061a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	9300      	str	r3, [sp, #0]
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	2201      	movs	r2, #1
 80061b0:	2102      	movs	r1, #2
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f7ff ff6a 	bl	800608c <SPI_WaitFlagStateUntilTimeout>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d007      	beq.n	80061ce <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061c2:	f043 0220 	orr.w	r2, r3, #32
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	e032      	b.n	8006234 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80061ce:	4b1b      	ldr	r3, [pc, #108]	@ (800623c <SPI_EndRxTxTransaction+0xa0>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a1b      	ldr	r2, [pc, #108]	@ (8006240 <SPI_EndRxTxTransaction+0xa4>)
 80061d4:	fba2 2303 	umull	r2, r3, r2, r3
 80061d8:	0d5b      	lsrs	r3, r3, #21
 80061da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80061de:	fb02 f303 	mul.w	r3, r2, r3
 80061e2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061ec:	d112      	bne.n	8006214 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	2200      	movs	r2, #0
 80061f6:	2180      	movs	r1, #128	@ 0x80
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f7ff ff47 	bl	800608c <SPI_WaitFlagStateUntilTimeout>
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d016      	beq.n	8006232 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006208:	f043 0220 	orr.w	r2, r3, #32
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e00f      	b.n	8006234 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00a      	beq.n	8006230 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	3b01      	subs	r3, #1
 800621e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800622a:	2b80      	cmp	r3, #128	@ 0x80
 800622c:	d0f2      	beq.n	8006214 <SPI_EndRxTxTransaction+0x78>
 800622e:	e000      	b.n	8006232 <SPI_EndRxTxTransaction+0x96>
        break;
 8006230:	bf00      	nop
  }

  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3718      	adds	r7, #24
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}
 800623c:	20000004 	.word	0x20000004
 8006240:	165e9f81 	.word	0x165e9f81

08006244 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e041      	b.n	80062da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d106      	bne.n	8006270 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7fc ff8a 	bl	8003184 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	3304      	adds	r3, #4
 8006280:	4619      	mov	r1, r3
 8006282:	4610      	mov	r0, r2
 8006284:	f000 faf6 	bl	8006874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3708      	adds	r7, #8
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
	...

080062e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d001      	beq.n	80062fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e046      	b.n	800638a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2202      	movs	r2, #2
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a23      	ldr	r2, [pc, #140]	@ (8006398 <HAL_TIM_Base_Start+0xb4>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d022      	beq.n	8006354 <HAL_TIM_Base_Start+0x70>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006316:	d01d      	beq.n	8006354 <HAL_TIM_Base_Start+0x70>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a1f      	ldr	r2, [pc, #124]	@ (800639c <HAL_TIM_Base_Start+0xb8>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d018      	beq.n	8006354 <HAL_TIM_Base_Start+0x70>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a1e      	ldr	r2, [pc, #120]	@ (80063a0 <HAL_TIM_Base_Start+0xbc>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d013      	beq.n	8006354 <HAL_TIM_Base_Start+0x70>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a1c      	ldr	r2, [pc, #112]	@ (80063a4 <HAL_TIM_Base_Start+0xc0>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d00e      	beq.n	8006354 <HAL_TIM_Base_Start+0x70>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a1b      	ldr	r2, [pc, #108]	@ (80063a8 <HAL_TIM_Base_Start+0xc4>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d009      	beq.n	8006354 <HAL_TIM_Base_Start+0x70>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a19      	ldr	r2, [pc, #100]	@ (80063ac <HAL_TIM_Base_Start+0xc8>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d004      	beq.n	8006354 <HAL_TIM_Base_Start+0x70>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a18      	ldr	r2, [pc, #96]	@ (80063b0 <HAL_TIM_Base_Start+0xcc>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d111      	bne.n	8006378 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	f003 0307 	and.w	r3, r3, #7
 800635e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2b06      	cmp	r3, #6
 8006364:	d010      	beq.n	8006388 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f042 0201 	orr.w	r2, r2, #1
 8006374:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006376:	e007      	b.n	8006388 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f042 0201 	orr.w	r2, r2, #1
 8006386:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3714      	adds	r7, #20
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	40010000 	.word	0x40010000
 800639c:	40000400 	.word	0x40000400
 80063a0:	40000800 	.word	0x40000800
 80063a4:	40000c00 	.word	0x40000c00
 80063a8:	40010400 	.word	0x40010400
 80063ac:	40014000 	.word	0x40014000
 80063b0:	40001800 	.word	0x40001800

080063b4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6a1a      	ldr	r2, [r3, #32]
 80063c2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80063c6:	4013      	ands	r3, r2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d10f      	bne.n	80063ec <HAL_TIM_Base_Stop+0x38>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	6a1a      	ldr	r2, [r3, #32]
 80063d2:	f240 4344 	movw	r3, #1092	@ 0x444
 80063d6:	4013      	ands	r3, r2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d107      	bne.n	80063ec <HAL_TIM_Base_Stop+0x38>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f022 0201 	bic.w	r2, r2, #1
 80063ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80063f4:	2300      	movs	r3, #0
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	370c      	adds	r7, #12
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr

08006402 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006402:	b580      	push	{r7, lr}
 8006404:	b082      	sub	sp, #8
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
 800640a:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e041      	b.n	800649a <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d106      	bne.n	8006430 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f7fc ff08 	bl	8003240 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2202      	movs	r2, #2
 8006434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	3304      	adds	r3, #4
 8006440:	4619      	mov	r1, r3
 8006442:	4610      	mov	r0, r2
 8006444:	f000 fa16 	bl	8006874 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f022 0208 	bic.w	r2, r2, #8
 8006456:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6819      	ldr	r1, [r3, #0]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	683a      	ldr	r2, [r7, #0]
 8006464:	430a      	orrs	r2, r1
 8006466:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3708      	adds	r7, #8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064a2:	b580      	push	{r7, lr}
 80064a4:	b084      	sub	sp, #16
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	691b      	ldr	r3, [r3, #16]
 80064b8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	f003 0302 	and.w	r3, r3, #2
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d020      	beq.n	8006506 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d01b      	beq.n	8006506 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f06f 0202 	mvn.w	r2, #2
 80064d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	f003 0303 	and.w	r3, r3, #3
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d003      	beq.n	80064f4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f9a3 	bl	8006838 <HAL_TIM_IC_CaptureCallback>
 80064f2:	e005      	b.n	8006500 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 f995 	bl	8006824 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f9a6 	bl	800684c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	f003 0304 	and.w	r3, r3, #4
 800650c:	2b00      	cmp	r3, #0
 800650e:	d020      	beq.n	8006552 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f003 0304 	and.w	r3, r3, #4
 8006516:	2b00      	cmp	r3, #0
 8006518:	d01b      	beq.n	8006552 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f06f 0204 	mvn.w	r2, #4
 8006522:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2202      	movs	r2, #2
 8006528:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006534:	2b00      	cmp	r3, #0
 8006536:	d003      	beq.n	8006540 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 f97d 	bl	8006838 <HAL_TIM_IC_CaptureCallback>
 800653e:	e005      	b.n	800654c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 f96f 	bl	8006824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f980 	bl	800684c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	f003 0308 	and.w	r3, r3, #8
 8006558:	2b00      	cmp	r3, #0
 800655a:	d020      	beq.n	800659e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f003 0308 	and.w	r3, r3, #8
 8006562:	2b00      	cmp	r3, #0
 8006564:	d01b      	beq.n	800659e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f06f 0208 	mvn.w	r2, #8
 800656e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2204      	movs	r2, #4
 8006574:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	69db      	ldr	r3, [r3, #28]
 800657c:	f003 0303 	and.w	r3, r3, #3
 8006580:	2b00      	cmp	r3, #0
 8006582:	d003      	beq.n	800658c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f957 	bl	8006838 <HAL_TIM_IC_CaptureCallback>
 800658a:	e005      	b.n	8006598 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 f949 	bl	8006824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f95a 	bl	800684c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	f003 0310 	and.w	r3, r3, #16
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d020      	beq.n	80065ea <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f003 0310 	and.w	r3, r3, #16
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d01b      	beq.n	80065ea <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f06f 0210 	mvn.w	r2, #16
 80065ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2208      	movs	r2, #8
 80065c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	69db      	ldr	r3, [r3, #28]
 80065c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d003      	beq.n	80065d8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f931 	bl	8006838 <HAL_TIM_IC_CaptureCallback>
 80065d6:	e005      	b.n	80065e4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f923 	bl	8006824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 f934 	bl	800684c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	f003 0301 	and.w	r3, r3, #1
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d00c      	beq.n	800660e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d007      	beq.n	800660e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f06f 0201 	mvn.w	r2, #1
 8006606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 f901 	bl	8006810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006614:	2b00      	cmp	r3, #0
 8006616:	d00c      	beq.n	8006632 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800661e:	2b00      	cmp	r3, #0
 8006620:	d007      	beq.n	8006632 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800662a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 fae7 	bl	8006c00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00c      	beq.n	8006656 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006642:	2b00      	cmp	r3, #0
 8006644:	d007      	beq.n	8006656 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800664e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f905 	bl	8006860 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	f003 0320 	and.w	r3, r3, #32
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00c      	beq.n	800667a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f003 0320 	and.w	r3, r3, #32
 8006666:	2b00      	cmp	r3, #0
 8006668:	d007      	beq.n	800667a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f06f 0220 	mvn.w	r2, #32
 8006672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f000 fab9 	bl	8006bec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800667a:	bf00      	nop
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006682:	b580      	push	{r7, lr}
 8006684:	b084      	sub	sp, #16
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
 800668a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800668c:	2300      	movs	r3, #0
 800668e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006696:	2b01      	cmp	r3, #1
 8006698:	d101      	bne.n	800669e <HAL_TIM_ConfigClockSource+0x1c>
 800669a:	2302      	movs	r3, #2
 800669c:	e0b4      	b.n	8006808 <HAL_TIM_ConfigClockSource+0x186>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2201      	movs	r2, #1
 80066a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2202      	movs	r2, #2
 80066aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066bc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066c4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68ba      	ldr	r2, [r7, #8]
 80066cc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066d6:	d03e      	beq.n	8006756 <HAL_TIM_ConfigClockSource+0xd4>
 80066d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066dc:	f200 8087 	bhi.w	80067ee <HAL_TIM_ConfigClockSource+0x16c>
 80066e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066e4:	f000 8086 	beq.w	80067f4 <HAL_TIM_ConfigClockSource+0x172>
 80066e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ec:	d87f      	bhi.n	80067ee <HAL_TIM_ConfigClockSource+0x16c>
 80066ee:	2b70      	cmp	r3, #112	@ 0x70
 80066f0:	d01a      	beq.n	8006728 <HAL_TIM_ConfigClockSource+0xa6>
 80066f2:	2b70      	cmp	r3, #112	@ 0x70
 80066f4:	d87b      	bhi.n	80067ee <HAL_TIM_ConfigClockSource+0x16c>
 80066f6:	2b60      	cmp	r3, #96	@ 0x60
 80066f8:	d050      	beq.n	800679c <HAL_TIM_ConfigClockSource+0x11a>
 80066fa:	2b60      	cmp	r3, #96	@ 0x60
 80066fc:	d877      	bhi.n	80067ee <HAL_TIM_ConfigClockSource+0x16c>
 80066fe:	2b50      	cmp	r3, #80	@ 0x50
 8006700:	d03c      	beq.n	800677c <HAL_TIM_ConfigClockSource+0xfa>
 8006702:	2b50      	cmp	r3, #80	@ 0x50
 8006704:	d873      	bhi.n	80067ee <HAL_TIM_ConfigClockSource+0x16c>
 8006706:	2b40      	cmp	r3, #64	@ 0x40
 8006708:	d058      	beq.n	80067bc <HAL_TIM_ConfigClockSource+0x13a>
 800670a:	2b40      	cmp	r3, #64	@ 0x40
 800670c:	d86f      	bhi.n	80067ee <HAL_TIM_ConfigClockSource+0x16c>
 800670e:	2b30      	cmp	r3, #48	@ 0x30
 8006710:	d064      	beq.n	80067dc <HAL_TIM_ConfigClockSource+0x15a>
 8006712:	2b30      	cmp	r3, #48	@ 0x30
 8006714:	d86b      	bhi.n	80067ee <HAL_TIM_ConfigClockSource+0x16c>
 8006716:	2b20      	cmp	r3, #32
 8006718:	d060      	beq.n	80067dc <HAL_TIM_ConfigClockSource+0x15a>
 800671a:	2b20      	cmp	r3, #32
 800671c:	d867      	bhi.n	80067ee <HAL_TIM_ConfigClockSource+0x16c>
 800671e:	2b00      	cmp	r3, #0
 8006720:	d05c      	beq.n	80067dc <HAL_TIM_ConfigClockSource+0x15a>
 8006722:	2b10      	cmp	r3, #16
 8006724:	d05a      	beq.n	80067dc <HAL_TIM_ConfigClockSource+0x15a>
 8006726:	e062      	b.n	80067ee <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006738:	f000 f9bc 	bl	8006ab4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800674a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68ba      	ldr	r2, [r7, #8]
 8006752:	609a      	str	r2, [r3, #8]
      break;
 8006754:	e04f      	b.n	80067f6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006766:	f000 f9a5 	bl	8006ab4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	689a      	ldr	r2, [r3, #8]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006778:	609a      	str	r2, [r3, #8]
      break;
 800677a:	e03c      	b.n	80067f6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006788:	461a      	mov	r2, r3
 800678a:	f000 f919 	bl	80069c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2150      	movs	r1, #80	@ 0x50
 8006794:	4618      	mov	r0, r3
 8006796:	f000 f972 	bl	8006a7e <TIM_ITRx_SetConfig>
      break;
 800679a:	e02c      	b.n	80067f6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067a8:	461a      	mov	r2, r3
 80067aa:	f000 f938 	bl	8006a1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2160      	movs	r1, #96	@ 0x60
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 f962 	bl	8006a7e <TIM_ITRx_SetConfig>
      break;
 80067ba:	e01c      	b.n	80067f6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067c8:	461a      	mov	r2, r3
 80067ca:	f000 f8f9 	bl	80069c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	2140      	movs	r1, #64	@ 0x40
 80067d4:	4618      	mov	r0, r3
 80067d6:	f000 f952 	bl	8006a7e <TIM_ITRx_SetConfig>
      break;
 80067da:	e00c      	b.n	80067f6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4619      	mov	r1, r3
 80067e6:	4610      	mov	r0, r2
 80067e8:	f000 f949 	bl	8006a7e <TIM_ITRx_SetConfig>
      break;
 80067ec:	e003      	b.n	80067f6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	73fb      	strb	r3, [r7, #15]
      break;
 80067f2:	e000      	b.n	80067f6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067f4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2201      	movs	r2, #1
 80067fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006806:	7bfb      	ldrb	r3, [r7, #15]
}
 8006808:	4618      	mov	r0, r3
 800680a:	3710      	adds	r7, #16
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006818:	bf00      	nop
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006854:	bf00      	nop
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a43      	ldr	r2, [pc, #268]	@ (8006994 <TIM_Base_SetConfig+0x120>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d013      	beq.n	80068b4 <TIM_Base_SetConfig+0x40>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006892:	d00f      	beq.n	80068b4 <TIM_Base_SetConfig+0x40>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	4a40      	ldr	r2, [pc, #256]	@ (8006998 <TIM_Base_SetConfig+0x124>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d00b      	beq.n	80068b4 <TIM_Base_SetConfig+0x40>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a3f      	ldr	r2, [pc, #252]	@ (800699c <TIM_Base_SetConfig+0x128>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d007      	beq.n	80068b4 <TIM_Base_SetConfig+0x40>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a3e      	ldr	r2, [pc, #248]	@ (80069a0 <TIM_Base_SetConfig+0x12c>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d003      	beq.n	80068b4 <TIM_Base_SetConfig+0x40>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a3d      	ldr	r2, [pc, #244]	@ (80069a4 <TIM_Base_SetConfig+0x130>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d108      	bne.n	80068c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a32      	ldr	r2, [pc, #200]	@ (8006994 <TIM_Base_SetConfig+0x120>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d02b      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d4:	d027      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a2f      	ldr	r2, [pc, #188]	@ (8006998 <TIM_Base_SetConfig+0x124>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d023      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a2e      	ldr	r2, [pc, #184]	@ (800699c <TIM_Base_SetConfig+0x128>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d01f      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a2d      	ldr	r2, [pc, #180]	@ (80069a0 <TIM_Base_SetConfig+0x12c>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d01b      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a2c      	ldr	r2, [pc, #176]	@ (80069a4 <TIM_Base_SetConfig+0x130>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d017      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a2b      	ldr	r2, [pc, #172]	@ (80069a8 <TIM_Base_SetConfig+0x134>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d013      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a2a      	ldr	r2, [pc, #168]	@ (80069ac <TIM_Base_SetConfig+0x138>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d00f      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a29      	ldr	r2, [pc, #164]	@ (80069b0 <TIM_Base_SetConfig+0x13c>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d00b      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a28      	ldr	r2, [pc, #160]	@ (80069b4 <TIM_Base_SetConfig+0x140>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d007      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a27      	ldr	r2, [pc, #156]	@ (80069b8 <TIM_Base_SetConfig+0x144>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d003      	beq.n	8006926 <TIM_Base_SetConfig+0xb2>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a26      	ldr	r2, [pc, #152]	@ (80069bc <TIM_Base_SetConfig+0x148>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d108      	bne.n	8006938 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800692c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	4313      	orrs	r3, r2
 8006936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	4313      	orrs	r3, r2
 8006944:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	689a      	ldr	r2, [r3, #8]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a0e      	ldr	r2, [pc, #56]	@ (8006994 <TIM_Base_SetConfig+0x120>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d003      	beq.n	8006966 <TIM_Base_SetConfig+0xf2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a10      	ldr	r2, [pc, #64]	@ (80069a4 <TIM_Base_SetConfig+0x130>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d103      	bne.n	800696e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	691a      	ldr	r2, [r3, #16]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f043 0204 	orr.w	r2, r3, #4
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	601a      	str	r2, [r3, #0]
}
 8006986:	bf00      	nop
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	40010000 	.word	0x40010000
 8006998:	40000400 	.word	0x40000400
 800699c:	40000800 	.word	0x40000800
 80069a0:	40000c00 	.word	0x40000c00
 80069a4:	40010400 	.word	0x40010400
 80069a8:	40014000 	.word	0x40014000
 80069ac:	40014400 	.word	0x40014400
 80069b0:	40014800 	.word	0x40014800
 80069b4:	40001800 	.word	0x40001800
 80069b8:	40001c00 	.word	0x40001c00
 80069bc:	40002000 	.word	0x40002000

080069c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b087      	sub	sp, #28
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6a1b      	ldr	r3, [r3, #32]
 80069d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	f023 0201 	bic.w	r2, r3, #1
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	011b      	lsls	r3, r3, #4
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	f023 030a 	bic.w	r3, r3, #10
 80069fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	621a      	str	r2, [r3, #32]
}
 8006a12:	bf00      	nop
 8006a14:	371c      	adds	r7, #28
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b087      	sub	sp, #28
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	60f8      	str	r0, [r7, #12]
 8006a26:	60b9      	str	r1, [r7, #8]
 8006a28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	6a1b      	ldr	r3, [r3, #32]
 8006a34:	f023 0210 	bic.w	r2, r3, #16
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	031b      	lsls	r3, r3, #12
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	011b      	lsls	r3, r3, #4
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	621a      	str	r2, [r3, #32]
}
 8006a72:	bf00      	nop
 8006a74:	371c      	adds	r7, #28
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr

08006a7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b085      	sub	sp, #20
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
 8006a86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	f043 0307 	orr.w	r3, r3, #7
 8006aa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	609a      	str	r2, [r3, #8]
}
 8006aa8:	bf00      	nop
 8006aaa:	3714      	adds	r7, #20
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b087      	sub	sp, #28
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	607a      	str	r2, [r7, #4]
 8006ac0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ace:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	021a      	lsls	r2, r3, #8
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	609a      	str	r2, [r3, #8]
}
 8006ae8:	bf00      	nop
 8006aea:	371c      	adds	r7, #28
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d101      	bne.n	8006b0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b08:	2302      	movs	r3, #2
 8006b0a:	e05a      	b.n	8006bc2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2202      	movs	r2, #2
 8006b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a21      	ldr	r2, [pc, #132]	@ (8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d022      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b58:	d01d      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a1d      	ldr	r2, [pc, #116]	@ (8006bd4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d018      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a1b      	ldr	r2, [pc, #108]	@ (8006bd8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d013      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a1a      	ldr	r2, [pc, #104]	@ (8006bdc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d00e      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a18      	ldr	r2, [pc, #96]	@ (8006be0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d009      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a17      	ldr	r2, [pc, #92]	@ (8006be4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d004      	beq.n	8006b96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a15      	ldr	r2, [pc, #84]	@ (8006be8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d10c      	bne.n	8006bb0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3714      	adds	r7, #20
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	40010000 	.word	0x40010000
 8006bd4:	40000400 	.word	0x40000400
 8006bd8:	40000800 	.word	0x40000800
 8006bdc:	40000c00 	.word	0x40000c00
 8006be0:	40010400 	.word	0x40010400
 8006be4:	40014000 	.word	0x40014000
 8006be8:	40001800 	.word	0x40001800

08006bec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bf4:	bf00      	nop
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c08:	bf00      	nop
 8006c0a:	370c      	adds	r7, #12
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e042      	b.n	8006cac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c2c:	b2db      	uxtb	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d106      	bne.n	8006c40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f7fc fb58 	bl	80032f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2224      	movs	r2, #36	@ 0x24
 8006c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68da      	ldr	r2, [r3, #12]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 f9d1 	bl	8007000 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	691a      	ldr	r2, [r3, #16]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	695a      	ldr	r2, [r3, #20]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68da      	ldr	r2, [r3, #12]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2220      	movs	r2, #32
 8006c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2220      	movs	r2, #32
 8006ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b08a      	sub	sp, #40	@ 0x28
 8006cb8:	af02      	add	r7, sp, #8
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	603b      	str	r3, [r7, #0]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	2b20      	cmp	r3, #32
 8006cd2:	d175      	bne.n	8006dc0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d002      	beq.n	8006ce0 <HAL_UART_Transmit+0x2c>
 8006cda:	88fb      	ldrh	r3, [r7, #6]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d101      	bne.n	8006ce4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e06e      	b.n	8006dc2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2221      	movs	r2, #33	@ 0x21
 8006cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cf2:	f7fc fd55 	bl	80037a0 <HAL_GetTick>
 8006cf6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	88fa      	ldrh	r2, [r7, #6]
 8006cfc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	88fa      	ldrh	r2, [r7, #6]
 8006d02:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d0c:	d108      	bne.n	8006d20 <HAL_UART_Transmit+0x6c>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d104      	bne.n	8006d20 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d16:	2300      	movs	r3, #0
 8006d18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	61bb      	str	r3, [r7, #24]
 8006d1e:	e003      	b.n	8006d28 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d24:	2300      	movs	r3, #0
 8006d26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d28:	e02e      	b.n	8006d88 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	2200      	movs	r2, #0
 8006d32:	2180      	movs	r1, #128	@ 0x80
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 f86d 	bl	8006e14 <UART_WaitOnFlagUntilTimeout>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d005      	beq.n	8006d4c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2220      	movs	r2, #32
 8006d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006d48:	2303      	movs	r3, #3
 8006d4a:	e03a      	b.n	8006dc2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10b      	bne.n	8006d6a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	881b      	ldrh	r3, [r3, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	3302      	adds	r3, #2
 8006d66:	61bb      	str	r3, [r7, #24]
 8006d68:	e007      	b.n	8006d7a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	781a      	ldrb	r2, [r3, #0]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	3301      	adds	r3, #1
 8006d78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	3b01      	subs	r3, #1
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1cb      	bne.n	8006d2a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	2140      	movs	r1, #64	@ 0x40
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	f000 f839 	bl	8006e14 <UART_WaitOnFlagUntilTimeout>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d005      	beq.n	8006db4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2220      	movs	r2, #32
 8006dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e006      	b.n	8006dc2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2220      	movs	r2, #32
 8006db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	e000      	b.n	8006dc2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006dc0:	2302      	movs	r3, #2
  }
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3720      	adds	r7, #32
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}

08006dca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	60f8      	str	r0, [r7, #12]
 8006dd2:	60b9      	str	r1, [r7, #8]
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	2b20      	cmp	r3, #32
 8006de2:	d112      	bne.n	8006e0a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d002      	beq.n	8006df0 <HAL_UART_Receive_IT+0x26>
 8006dea:	88fb      	ldrh	r3, [r7, #6]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e00b      	b.n	8006e0c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2200      	movs	r2, #0
 8006df8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006dfa:	88fb      	ldrh	r3, [r7, #6]
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	68b9      	ldr	r1, [r7, #8]
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f000 f860 	bl	8006ec6 <UART_Start_Receive_IT>
 8006e06:	4603      	mov	r3, r0
 8006e08:	e000      	b.n	8006e0c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e0a:	2302      	movs	r3, #2
  }
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3710      	adds	r7, #16
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	603b      	str	r3, [r7, #0]
 8006e20:	4613      	mov	r3, r2
 8006e22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e24:	e03b      	b.n	8006e9e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e2c:	d037      	beq.n	8006e9e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e2e:	f7fc fcb7 	bl	80037a0 <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	6a3a      	ldr	r2, [r7, #32]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d302      	bcc.n	8006e44 <UART_WaitOnFlagUntilTimeout+0x30>
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d101      	bne.n	8006e48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e44:	2303      	movs	r3, #3
 8006e46:	e03a      	b.n	8006ebe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	f003 0304 	and.w	r3, r3, #4
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d023      	beq.n	8006e9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	2b80      	cmp	r3, #128	@ 0x80
 8006e5a:	d020      	beq.n	8006e9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2b40      	cmp	r3, #64	@ 0x40
 8006e60:	d01d      	beq.n	8006e9e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0308 	and.w	r3, r3, #8
 8006e6c:	2b08      	cmp	r3, #8
 8006e6e:	d116      	bne.n	8006e9e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006e70:	2300      	movs	r3, #0
 8006e72:	617b      	str	r3, [r7, #20]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	617b      	str	r3, [r7, #20]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	617b      	str	r3, [r7, #20]
 8006e84:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f000 f857 	bl	8006f3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2208      	movs	r2, #8
 8006e90:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e00f      	b.n	8006ebe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	4013      	ands	r3, r2
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	bf0c      	ite	eq
 8006eae:	2301      	moveq	r3, #1
 8006eb0:	2300      	movne	r3, #0
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	79fb      	ldrb	r3, [r7, #7]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d0b4      	beq.n	8006e26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3718      	adds	r7, #24
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ec6:	b480      	push	{r7}
 8006ec8:	b085      	sub	sp, #20
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	60f8      	str	r0, [r7, #12]
 8006ece:	60b9      	str	r1, [r7, #8]
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	68ba      	ldr	r2, [r7, #8]
 8006ed8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	88fa      	ldrh	r2, [r7, #6]
 8006ede:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	88fa      	ldrh	r2, [r7, #6]
 8006ee4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2222      	movs	r2, #34	@ 0x22
 8006ef0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d007      	beq.n	8006f0c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68da      	ldr	r2, [r3, #12]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f0a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	695a      	ldr	r2, [r3, #20]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f042 0201 	orr.w	r2, r2, #1
 8006f1a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68da      	ldr	r2, [r3, #12]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f042 0220 	orr.w	r2, r2, #32
 8006f2a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b095      	sub	sp, #84	@ 0x54
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	330c      	adds	r3, #12
 8006f48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f4c:	e853 3f00 	ldrex	r3, [r3]
 8006f50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	330c      	adds	r3, #12
 8006f60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006f62:	643a      	str	r2, [r7, #64]	@ 0x40
 8006f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006f68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006f6a:	e841 2300 	strex	r3, r2, [r1]
 8006f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d1e5      	bne.n	8006f42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	3314      	adds	r3, #20
 8006f7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7e:	6a3b      	ldr	r3, [r7, #32]
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	f023 0301 	bic.w	r3, r3, #1
 8006f8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3314      	adds	r3, #20
 8006f94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f9e:	e841 2300 	strex	r3, r2, [r1]
 8006fa2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1e5      	bne.n	8006f76 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d119      	bne.n	8006fe6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	330c      	adds	r3, #12
 8006fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	f023 0310 	bic.w	r3, r3, #16
 8006fc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	330c      	adds	r3, #12
 8006fd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fd2:	61ba      	str	r2, [r7, #24]
 8006fd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd6:	6979      	ldr	r1, [r7, #20]
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	e841 2300 	strex	r3, r2, [r1]
 8006fde:	613b      	str	r3, [r7, #16]
   return(result);
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1e5      	bne.n	8006fb2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006ff4:	bf00      	nop
 8006ff6:	3754      	adds	r7, #84	@ 0x54
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007000:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007004:	b0c0      	sub	sp, #256	@ 0x100
 8007006:	af00      	add	r7, sp, #0
 8007008:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800700c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800701c:	68d9      	ldr	r1, [r3, #12]
 800701e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	ea40 0301 	orr.w	r3, r0, r1
 8007028:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800702a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800702e:	689a      	ldr	r2, [r3, #8]
 8007030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007034:	691b      	ldr	r3, [r3, #16]
 8007036:	431a      	orrs	r2, r3
 8007038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	431a      	orrs	r2, r3
 8007040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007044:	69db      	ldr	r3, [r3, #28]
 8007046:	4313      	orrs	r3, r2
 8007048:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800704c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007058:	f021 010c 	bic.w	r1, r1, #12
 800705c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007066:	430b      	orrs	r3, r1
 8007068:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800706a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	695b      	ldr	r3, [r3, #20]
 8007072:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707a:	6999      	ldr	r1, [r3, #24]
 800707c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	ea40 0301 	orr.w	r3, r0, r1
 8007086:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	4b8f      	ldr	r3, [pc, #572]	@ (80072cc <UART_SetConfig+0x2cc>)
 8007090:	429a      	cmp	r2, r3
 8007092:	d005      	beq.n	80070a0 <UART_SetConfig+0xa0>
 8007094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	4b8d      	ldr	r3, [pc, #564]	@ (80072d0 <UART_SetConfig+0x2d0>)
 800709c:	429a      	cmp	r2, r3
 800709e:	d104      	bne.n	80070aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80070a0:	f7fe fc90 	bl	80059c4 <HAL_RCC_GetPCLK2Freq>
 80070a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80070a8:	e003      	b.n	80070b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80070aa:	f7fe fc77 	bl	800599c <HAL_RCC_GetPCLK1Freq>
 80070ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070b6:	69db      	ldr	r3, [r3, #28]
 80070b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070bc:	f040 810c 	bne.w	80072d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80070c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070c4:	2200      	movs	r2, #0
 80070c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80070ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80070ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80070d2:	4622      	mov	r2, r4
 80070d4:	462b      	mov	r3, r5
 80070d6:	1891      	adds	r1, r2, r2
 80070d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80070da:	415b      	adcs	r3, r3
 80070dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80070e2:	4621      	mov	r1, r4
 80070e4:	eb12 0801 	adds.w	r8, r2, r1
 80070e8:	4629      	mov	r1, r5
 80070ea:	eb43 0901 	adc.w	r9, r3, r1
 80070ee:	f04f 0200 	mov.w	r2, #0
 80070f2:	f04f 0300 	mov.w	r3, #0
 80070f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007102:	4690      	mov	r8, r2
 8007104:	4699      	mov	r9, r3
 8007106:	4623      	mov	r3, r4
 8007108:	eb18 0303 	adds.w	r3, r8, r3
 800710c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007110:	462b      	mov	r3, r5
 8007112:	eb49 0303 	adc.w	r3, r9, r3
 8007116:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800711a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007126:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800712a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800712e:	460b      	mov	r3, r1
 8007130:	18db      	adds	r3, r3, r3
 8007132:	653b      	str	r3, [r7, #80]	@ 0x50
 8007134:	4613      	mov	r3, r2
 8007136:	eb42 0303 	adc.w	r3, r2, r3
 800713a:	657b      	str	r3, [r7, #84]	@ 0x54
 800713c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007140:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007144:	f7f9 fd30 	bl	8000ba8 <__aeabi_uldivmod>
 8007148:	4602      	mov	r2, r0
 800714a:	460b      	mov	r3, r1
 800714c:	4b61      	ldr	r3, [pc, #388]	@ (80072d4 <UART_SetConfig+0x2d4>)
 800714e:	fba3 2302 	umull	r2, r3, r3, r2
 8007152:	095b      	lsrs	r3, r3, #5
 8007154:	011c      	lsls	r4, r3, #4
 8007156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800715a:	2200      	movs	r2, #0
 800715c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007160:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007164:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007168:	4642      	mov	r2, r8
 800716a:	464b      	mov	r3, r9
 800716c:	1891      	adds	r1, r2, r2
 800716e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007170:	415b      	adcs	r3, r3
 8007172:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007174:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007178:	4641      	mov	r1, r8
 800717a:	eb12 0a01 	adds.w	sl, r2, r1
 800717e:	4649      	mov	r1, r9
 8007180:	eb43 0b01 	adc.w	fp, r3, r1
 8007184:	f04f 0200 	mov.w	r2, #0
 8007188:	f04f 0300 	mov.w	r3, #0
 800718c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007190:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007194:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007198:	4692      	mov	sl, r2
 800719a:	469b      	mov	fp, r3
 800719c:	4643      	mov	r3, r8
 800719e:	eb1a 0303 	adds.w	r3, sl, r3
 80071a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80071a6:	464b      	mov	r3, r9
 80071a8:	eb4b 0303 	adc.w	r3, fp, r3
 80071ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80071b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80071bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80071c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80071c4:	460b      	mov	r3, r1
 80071c6:	18db      	adds	r3, r3, r3
 80071c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80071ca:	4613      	mov	r3, r2
 80071cc:	eb42 0303 	adc.w	r3, r2, r3
 80071d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80071d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80071d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80071da:	f7f9 fce5 	bl	8000ba8 <__aeabi_uldivmod>
 80071de:	4602      	mov	r2, r0
 80071e0:	460b      	mov	r3, r1
 80071e2:	4611      	mov	r1, r2
 80071e4:	4b3b      	ldr	r3, [pc, #236]	@ (80072d4 <UART_SetConfig+0x2d4>)
 80071e6:	fba3 2301 	umull	r2, r3, r3, r1
 80071ea:	095b      	lsrs	r3, r3, #5
 80071ec:	2264      	movs	r2, #100	@ 0x64
 80071ee:	fb02 f303 	mul.w	r3, r2, r3
 80071f2:	1acb      	subs	r3, r1, r3
 80071f4:	00db      	lsls	r3, r3, #3
 80071f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80071fa:	4b36      	ldr	r3, [pc, #216]	@ (80072d4 <UART_SetConfig+0x2d4>)
 80071fc:	fba3 2302 	umull	r2, r3, r3, r2
 8007200:	095b      	lsrs	r3, r3, #5
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007208:	441c      	add	r4, r3
 800720a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800720e:	2200      	movs	r2, #0
 8007210:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007214:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007218:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800721c:	4642      	mov	r2, r8
 800721e:	464b      	mov	r3, r9
 8007220:	1891      	adds	r1, r2, r2
 8007222:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007224:	415b      	adcs	r3, r3
 8007226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007228:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800722c:	4641      	mov	r1, r8
 800722e:	1851      	adds	r1, r2, r1
 8007230:	6339      	str	r1, [r7, #48]	@ 0x30
 8007232:	4649      	mov	r1, r9
 8007234:	414b      	adcs	r3, r1
 8007236:	637b      	str	r3, [r7, #52]	@ 0x34
 8007238:	f04f 0200 	mov.w	r2, #0
 800723c:	f04f 0300 	mov.w	r3, #0
 8007240:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007244:	4659      	mov	r1, fp
 8007246:	00cb      	lsls	r3, r1, #3
 8007248:	4651      	mov	r1, sl
 800724a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800724e:	4651      	mov	r1, sl
 8007250:	00ca      	lsls	r2, r1, #3
 8007252:	4610      	mov	r0, r2
 8007254:	4619      	mov	r1, r3
 8007256:	4603      	mov	r3, r0
 8007258:	4642      	mov	r2, r8
 800725a:	189b      	adds	r3, r3, r2
 800725c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007260:	464b      	mov	r3, r9
 8007262:	460a      	mov	r2, r1
 8007264:	eb42 0303 	adc.w	r3, r2, r3
 8007268:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800726c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007278:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800727c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007280:	460b      	mov	r3, r1
 8007282:	18db      	adds	r3, r3, r3
 8007284:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007286:	4613      	mov	r3, r2
 8007288:	eb42 0303 	adc.w	r3, r2, r3
 800728c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800728e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007292:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007296:	f7f9 fc87 	bl	8000ba8 <__aeabi_uldivmod>
 800729a:	4602      	mov	r2, r0
 800729c:	460b      	mov	r3, r1
 800729e:	4b0d      	ldr	r3, [pc, #52]	@ (80072d4 <UART_SetConfig+0x2d4>)
 80072a0:	fba3 1302 	umull	r1, r3, r3, r2
 80072a4:	095b      	lsrs	r3, r3, #5
 80072a6:	2164      	movs	r1, #100	@ 0x64
 80072a8:	fb01 f303 	mul.w	r3, r1, r3
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	00db      	lsls	r3, r3, #3
 80072b0:	3332      	adds	r3, #50	@ 0x32
 80072b2:	4a08      	ldr	r2, [pc, #32]	@ (80072d4 <UART_SetConfig+0x2d4>)
 80072b4:	fba2 2303 	umull	r2, r3, r2, r3
 80072b8:	095b      	lsrs	r3, r3, #5
 80072ba:	f003 0207 	and.w	r2, r3, #7
 80072be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4422      	add	r2, r4
 80072c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80072c8:	e106      	b.n	80074d8 <UART_SetConfig+0x4d8>
 80072ca:	bf00      	nop
 80072cc:	40011000 	.word	0x40011000
 80072d0:	40011400 	.word	0x40011400
 80072d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80072d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072dc:	2200      	movs	r2, #0
 80072de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072e2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80072e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80072ea:	4642      	mov	r2, r8
 80072ec:	464b      	mov	r3, r9
 80072ee:	1891      	adds	r1, r2, r2
 80072f0:	6239      	str	r1, [r7, #32]
 80072f2:	415b      	adcs	r3, r3
 80072f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80072f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072fa:	4641      	mov	r1, r8
 80072fc:	1854      	adds	r4, r2, r1
 80072fe:	4649      	mov	r1, r9
 8007300:	eb43 0501 	adc.w	r5, r3, r1
 8007304:	f04f 0200 	mov.w	r2, #0
 8007308:	f04f 0300 	mov.w	r3, #0
 800730c:	00eb      	lsls	r3, r5, #3
 800730e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007312:	00e2      	lsls	r2, r4, #3
 8007314:	4614      	mov	r4, r2
 8007316:	461d      	mov	r5, r3
 8007318:	4643      	mov	r3, r8
 800731a:	18e3      	adds	r3, r4, r3
 800731c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007320:	464b      	mov	r3, r9
 8007322:	eb45 0303 	adc.w	r3, r5, r3
 8007326:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800732a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007336:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800733a:	f04f 0200 	mov.w	r2, #0
 800733e:	f04f 0300 	mov.w	r3, #0
 8007342:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007346:	4629      	mov	r1, r5
 8007348:	008b      	lsls	r3, r1, #2
 800734a:	4621      	mov	r1, r4
 800734c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007350:	4621      	mov	r1, r4
 8007352:	008a      	lsls	r2, r1, #2
 8007354:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007358:	f7f9 fc26 	bl	8000ba8 <__aeabi_uldivmod>
 800735c:	4602      	mov	r2, r0
 800735e:	460b      	mov	r3, r1
 8007360:	4b60      	ldr	r3, [pc, #384]	@ (80074e4 <UART_SetConfig+0x4e4>)
 8007362:	fba3 2302 	umull	r2, r3, r3, r2
 8007366:	095b      	lsrs	r3, r3, #5
 8007368:	011c      	lsls	r4, r3, #4
 800736a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800736e:	2200      	movs	r2, #0
 8007370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007374:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007378:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800737c:	4642      	mov	r2, r8
 800737e:	464b      	mov	r3, r9
 8007380:	1891      	adds	r1, r2, r2
 8007382:	61b9      	str	r1, [r7, #24]
 8007384:	415b      	adcs	r3, r3
 8007386:	61fb      	str	r3, [r7, #28]
 8007388:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800738c:	4641      	mov	r1, r8
 800738e:	1851      	adds	r1, r2, r1
 8007390:	6139      	str	r1, [r7, #16]
 8007392:	4649      	mov	r1, r9
 8007394:	414b      	adcs	r3, r1
 8007396:	617b      	str	r3, [r7, #20]
 8007398:	f04f 0200 	mov.w	r2, #0
 800739c:	f04f 0300 	mov.w	r3, #0
 80073a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073a4:	4659      	mov	r1, fp
 80073a6:	00cb      	lsls	r3, r1, #3
 80073a8:	4651      	mov	r1, sl
 80073aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073ae:	4651      	mov	r1, sl
 80073b0:	00ca      	lsls	r2, r1, #3
 80073b2:	4610      	mov	r0, r2
 80073b4:	4619      	mov	r1, r3
 80073b6:	4603      	mov	r3, r0
 80073b8:	4642      	mov	r2, r8
 80073ba:	189b      	adds	r3, r3, r2
 80073bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80073c0:	464b      	mov	r3, r9
 80073c2:	460a      	mov	r2, r1
 80073c4:	eb42 0303 	adc.w	r3, r2, r3
 80073c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80073cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80073d6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80073d8:	f04f 0200 	mov.w	r2, #0
 80073dc:	f04f 0300 	mov.w	r3, #0
 80073e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80073e4:	4649      	mov	r1, r9
 80073e6:	008b      	lsls	r3, r1, #2
 80073e8:	4641      	mov	r1, r8
 80073ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073ee:	4641      	mov	r1, r8
 80073f0:	008a      	lsls	r2, r1, #2
 80073f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80073f6:	f7f9 fbd7 	bl	8000ba8 <__aeabi_uldivmod>
 80073fa:	4602      	mov	r2, r0
 80073fc:	460b      	mov	r3, r1
 80073fe:	4611      	mov	r1, r2
 8007400:	4b38      	ldr	r3, [pc, #224]	@ (80074e4 <UART_SetConfig+0x4e4>)
 8007402:	fba3 2301 	umull	r2, r3, r3, r1
 8007406:	095b      	lsrs	r3, r3, #5
 8007408:	2264      	movs	r2, #100	@ 0x64
 800740a:	fb02 f303 	mul.w	r3, r2, r3
 800740e:	1acb      	subs	r3, r1, r3
 8007410:	011b      	lsls	r3, r3, #4
 8007412:	3332      	adds	r3, #50	@ 0x32
 8007414:	4a33      	ldr	r2, [pc, #204]	@ (80074e4 <UART_SetConfig+0x4e4>)
 8007416:	fba2 2303 	umull	r2, r3, r2, r3
 800741a:	095b      	lsrs	r3, r3, #5
 800741c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007420:	441c      	add	r4, r3
 8007422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007426:	2200      	movs	r2, #0
 8007428:	673b      	str	r3, [r7, #112]	@ 0x70
 800742a:	677a      	str	r2, [r7, #116]	@ 0x74
 800742c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007430:	4642      	mov	r2, r8
 8007432:	464b      	mov	r3, r9
 8007434:	1891      	adds	r1, r2, r2
 8007436:	60b9      	str	r1, [r7, #8]
 8007438:	415b      	adcs	r3, r3
 800743a:	60fb      	str	r3, [r7, #12]
 800743c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007440:	4641      	mov	r1, r8
 8007442:	1851      	adds	r1, r2, r1
 8007444:	6039      	str	r1, [r7, #0]
 8007446:	4649      	mov	r1, r9
 8007448:	414b      	adcs	r3, r1
 800744a:	607b      	str	r3, [r7, #4]
 800744c:	f04f 0200 	mov.w	r2, #0
 8007450:	f04f 0300 	mov.w	r3, #0
 8007454:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007458:	4659      	mov	r1, fp
 800745a:	00cb      	lsls	r3, r1, #3
 800745c:	4651      	mov	r1, sl
 800745e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007462:	4651      	mov	r1, sl
 8007464:	00ca      	lsls	r2, r1, #3
 8007466:	4610      	mov	r0, r2
 8007468:	4619      	mov	r1, r3
 800746a:	4603      	mov	r3, r0
 800746c:	4642      	mov	r2, r8
 800746e:	189b      	adds	r3, r3, r2
 8007470:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007472:	464b      	mov	r3, r9
 8007474:	460a      	mov	r2, r1
 8007476:	eb42 0303 	adc.w	r3, r2, r3
 800747a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800747c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	663b      	str	r3, [r7, #96]	@ 0x60
 8007486:	667a      	str	r2, [r7, #100]	@ 0x64
 8007488:	f04f 0200 	mov.w	r2, #0
 800748c:	f04f 0300 	mov.w	r3, #0
 8007490:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007494:	4649      	mov	r1, r9
 8007496:	008b      	lsls	r3, r1, #2
 8007498:	4641      	mov	r1, r8
 800749a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800749e:	4641      	mov	r1, r8
 80074a0:	008a      	lsls	r2, r1, #2
 80074a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80074a6:	f7f9 fb7f 	bl	8000ba8 <__aeabi_uldivmod>
 80074aa:	4602      	mov	r2, r0
 80074ac:	460b      	mov	r3, r1
 80074ae:	4b0d      	ldr	r3, [pc, #52]	@ (80074e4 <UART_SetConfig+0x4e4>)
 80074b0:	fba3 1302 	umull	r1, r3, r3, r2
 80074b4:	095b      	lsrs	r3, r3, #5
 80074b6:	2164      	movs	r1, #100	@ 0x64
 80074b8:	fb01 f303 	mul.w	r3, r1, r3
 80074bc:	1ad3      	subs	r3, r2, r3
 80074be:	011b      	lsls	r3, r3, #4
 80074c0:	3332      	adds	r3, #50	@ 0x32
 80074c2:	4a08      	ldr	r2, [pc, #32]	@ (80074e4 <UART_SetConfig+0x4e4>)
 80074c4:	fba2 2303 	umull	r2, r3, r2, r3
 80074c8:	095b      	lsrs	r3, r3, #5
 80074ca:	f003 020f 	and.w	r2, r3, #15
 80074ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4422      	add	r2, r4
 80074d6:	609a      	str	r2, [r3, #8]
}
 80074d8:	bf00      	nop
 80074da:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80074de:	46bd      	mov	sp, r7
 80074e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074e4:	51eb851f 	.word	0x51eb851f

080074e8 <__cvt>:
 80074e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074ec:	ec57 6b10 	vmov	r6, r7, d0
 80074f0:	2f00      	cmp	r7, #0
 80074f2:	460c      	mov	r4, r1
 80074f4:	4619      	mov	r1, r3
 80074f6:	463b      	mov	r3, r7
 80074f8:	bfbb      	ittet	lt
 80074fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80074fe:	461f      	movlt	r7, r3
 8007500:	2300      	movge	r3, #0
 8007502:	232d      	movlt	r3, #45	@ 0x2d
 8007504:	700b      	strb	r3, [r1, #0]
 8007506:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007508:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800750c:	4691      	mov	r9, r2
 800750e:	f023 0820 	bic.w	r8, r3, #32
 8007512:	bfbc      	itt	lt
 8007514:	4632      	movlt	r2, r6
 8007516:	4616      	movlt	r6, r2
 8007518:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800751c:	d005      	beq.n	800752a <__cvt+0x42>
 800751e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007522:	d100      	bne.n	8007526 <__cvt+0x3e>
 8007524:	3401      	adds	r4, #1
 8007526:	2102      	movs	r1, #2
 8007528:	e000      	b.n	800752c <__cvt+0x44>
 800752a:	2103      	movs	r1, #3
 800752c:	ab03      	add	r3, sp, #12
 800752e:	9301      	str	r3, [sp, #4]
 8007530:	ab02      	add	r3, sp, #8
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	ec47 6b10 	vmov	d0, r6, r7
 8007538:	4653      	mov	r3, sl
 800753a:	4622      	mov	r2, r4
 800753c:	f000 ff84 	bl	8008448 <_dtoa_r>
 8007540:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007544:	4605      	mov	r5, r0
 8007546:	d119      	bne.n	800757c <__cvt+0x94>
 8007548:	f019 0f01 	tst.w	r9, #1
 800754c:	d00e      	beq.n	800756c <__cvt+0x84>
 800754e:	eb00 0904 	add.w	r9, r0, r4
 8007552:	2200      	movs	r2, #0
 8007554:	2300      	movs	r3, #0
 8007556:	4630      	mov	r0, r6
 8007558:	4639      	mov	r1, r7
 800755a:	f7f9 fab5 	bl	8000ac8 <__aeabi_dcmpeq>
 800755e:	b108      	cbz	r0, 8007564 <__cvt+0x7c>
 8007560:	f8cd 900c 	str.w	r9, [sp, #12]
 8007564:	2230      	movs	r2, #48	@ 0x30
 8007566:	9b03      	ldr	r3, [sp, #12]
 8007568:	454b      	cmp	r3, r9
 800756a:	d31e      	bcc.n	80075aa <__cvt+0xc2>
 800756c:	9b03      	ldr	r3, [sp, #12]
 800756e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007570:	1b5b      	subs	r3, r3, r5
 8007572:	4628      	mov	r0, r5
 8007574:	6013      	str	r3, [r2, #0]
 8007576:	b004      	add	sp, #16
 8007578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800757c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007580:	eb00 0904 	add.w	r9, r0, r4
 8007584:	d1e5      	bne.n	8007552 <__cvt+0x6a>
 8007586:	7803      	ldrb	r3, [r0, #0]
 8007588:	2b30      	cmp	r3, #48	@ 0x30
 800758a:	d10a      	bne.n	80075a2 <__cvt+0xba>
 800758c:	2200      	movs	r2, #0
 800758e:	2300      	movs	r3, #0
 8007590:	4630      	mov	r0, r6
 8007592:	4639      	mov	r1, r7
 8007594:	f7f9 fa98 	bl	8000ac8 <__aeabi_dcmpeq>
 8007598:	b918      	cbnz	r0, 80075a2 <__cvt+0xba>
 800759a:	f1c4 0401 	rsb	r4, r4, #1
 800759e:	f8ca 4000 	str.w	r4, [sl]
 80075a2:	f8da 3000 	ldr.w	r3, [sl]
 80075a6:	4499      	add	r9, r3
 80075a8:	e7d3      	b.n	8007552 <__cvt+0x6a>
 80075aa:	1c59      	adds	r1, r3, #1
 80075ac:	9103      	str	r1, [sp, #12]
 80075ae:	701a      	strb	r2, [r3, #0]
 80075b0:	e7d9      	b.n	8007566 <__cvt+0x7e>

080075b2 <__exponent>:
 80075b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80075b4:	2900      	cmp	r1, #0
 80075b6:	bfba      	itte	lt
 80075b8:	4249      	neglt	r1, r1
 80075ba:	232d      	movlt	r3, #45	@ 0x2d
 80075bc:	232b      	movge	r3, #43	@ 0x2b
 80075be:	2909      	cmp	r1, #9
 80075c0:	7002      	strb	r2, [r0, #0]
 80075c2:	7043      	strb	r3, [r0, #1]
 80075c4:	dd29      	ble.n	800761a <__exponent+0x68>
 80075c6:	f10d 0307 	add.w	r3, sp, #7
 80075ca:	461d      	mov	r5, r3
 80075cc:	270a      	movs	r7, #10
 80075ce:	461a      	mov	r2, r3
 80075d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80075d4:	fb07 1416 	mls	r4, r7, r6, r1
 80075d8:	3430      	adds	r4, #48	@ 0x30
 80075da:	f802 4c01 	strb.w	r4, [r2, #-1]
 80075de:	460c      	mov	r4, r1
 80075e0:	2c63      	cmp	r4, #99	@ 0x63
 80075e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80075e6:	4631      	mov	r1, r6
 80075e8:	dcf1      	bgt.n	80075ce <__exponent+0x1c>
 80075ea:	3130      	adds	r1, #48	@ 0x30
 80075ec:	1e94      	subs	r4, r2, #2
 80075ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80075f2:	1c41      	adds	r1, r0, #1
 80075f4:	4623      	mov	r3, r4
 80075f6:	42ab      	cmp	r3, r5
 80075f8:	d30a      	bcc.n	8007610 <__exponent+0x5e>
 80075fa:	f10d 0309 	add.w	r3, sp, #9
 80075fe:	1a9b      	subs	r3, r3, r2
 8007600:	42ac      	cmp	r4, r5
 8007602:	bf88      	it	hi
 8007604:	2300      	movhi	r3, #0
 8007606:	3302      	adds	r3, #2
 8007608:	4403      	add	r3, r0
 800760a:	1a18      	subs	r0, r3, r0
 800760c:	b003      	add	sp, #12
 800760e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007610:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007614:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007618:	e7ed      	b.n	80075f6 <__exponent+0x44>
 800761a:	2330      	movs	r3, #48	@ 0x30
 800761c:	3130      	adds	r1, #48	@ 0x30
 800761e:	7083      	strb	r3, [r0, #2]
 8007620:	70c1      	strb	r1, [r0, #3]
 8007622:	1d03      	adds	r3, r0, #4
 8007624:	e7f1      	b.n	800760a <__exponent+0x58>
	...

08007628 <_printf_float>:
 8007628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800762c:	b08d      	sub	sp, #52	@ 0x34
 800762e:	460c      	mov	r4, r1
 8007630:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007634:	4616      	mov	r6, r2
 8007636:	461f      	mov	r7, r3
 8007638:	4605      	mov	r5, r0
 800763a:	f000 fe03 	bl	8008244 <_localeconv_r>
 800763e:	6803      	ldr	r3, [r0, #0]
 8007640:	9304      	str	r3, [sp, #16]
 8007642:	4618      	mov	r0, r3
 8007644:	f7f8 fe14 	bl	8000270 <strlen>
 8007648:	2300      	movs	r3, #0
 800764a:	930a      	str	r3, [sp, #40]	@ 0x28
 800764c:	f8d8 3000 	ldr.w	r3, [r8]
 8007650:	9005      	str	r0, [sp, #20]
 8007652:	3307      	adds	r3, #7
 8007654:	f023 0307 	bic.w	r3, r3, #7
 8007658:	f103 0208 	add.w	r2, r3, #8
 800765c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007660:	f8d4 b000 	ldr.w	fp, [r4]
 8007664:	f8c8 2000 	str.w	r2, [r8]
 8007668:	e9d3 8900 	ldrd	r8, r9, [r3]
 800766c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007670:	9307      	str	r3, [sp, #28]
 8007672:	f8cd 8018 	str.w	r8, [sp, #24]
 8007676:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800767a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800767e:	4b9c      	ldr	r3, [pc, #624]	@ (80078f0 <_printf_float+0x2c8>)
 8007680:	f04f 32ff 	mov.w	r2, #4294967295
 8007684:	f7f9 fa52 	bl	8000b2c <__aeabi_dcmpun>
 8007688:	bb70      	cbnz	r0, 80076e8 <_printf_float+0xc0>
 800768a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800768e:	4b98      	ldr	r3, [pc, #608]	@ (80078f0 <_printf_float+0x2c8>)
 8007690:	f04f 32ff 	mov.w	r2, #4294967295
 8007694:	f7f9 fa2c 	bl	8000af0 <__aeabi_dcmple>
 8007698:	bb30      	cbnz	r0, 80076e8 <_printf_float+0xc0>
 800769a:	2200      	movs	r2, #0
 800769c:	2300      	movs	r3, #0
 800769e:	4640      	mov	r0, r8
 80076a0:	4649      	mov	r1, r9
 80076a2:	f7f9 fa1b 	bl	8000adc <__aeabi_dcmplt>
 80076a6:	b110      	cbz	r0, 80076ae <_printf_float+0x86>
 80076a8:	232d      	movs	r3, #45	@ 0x2d
 80076aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076ae:	4a91      	ldr	r2, [pc, #580]	@ (80078f4 <_printf_float+0x2cc>)
 80076b0:	4b91      	ldr	r3, [pc, #580]	@ (80078f8 <_printf_float+0x2d0>)
 80076b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80076b6:	bf8c      	ite	hi
 80076b8:	4690      	movhi	r8, r2
 80076ba:	4698      	movls	r8, r3
 80076bc:	2303      	movs	r3, #3
 80076be:	6123      	str	r3, [r4, #16]
 80076c0:	f02b 0304 	bic.w	r3, fp, #4
 80076c4:	6023      	str	r3, [r4, #0]
 80076c6:	f04f 0900 	mov.w	r9, #0
 80076ca:	9700      	str	r7, [sp, #0]
 80076cc:	4633      	mov	r3, r6
 80076ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80076d0:	4621      	mov	r1, r4
 80076d2:	4628      	mov	r0, r5
 80076d4:	f000 f9d2 	bl	8007a7c <_printf_common>
 80076d8:	3001      	adds	r0, #1
 80076da:	f040 808d 	bne.w	80077f8 <_printf_float+0x1d0>
 80076de:	f04f 30ff 	mov.w	r0, #4294967295
 80076e2:	b00d      	add	sp, #52	@ 0x34
 80076e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076e8:	4642      	mov	r2, r8
 80076ea:	464b      	mov	r3, r9
 80076ec:	4640      	mov	r0, r8
 80076ee:	4649      	mov	r1, r9
 80076f0:	f7f9 fa1c 	bl	8000b2c <__aeabi_dcmpun>
 80076f4:	b140      	cbz	r0, 8007708 <_printf_float+0xe0>
 80076f6:	464b      	mov	r3, r9
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	bfbc      	itt	lt
 80076fc:	232d      	movlt	r3, #45	@ 0x2d
 80076fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007702:	4a7e      	ldr	r2, [pc, #504]	@ (80078fc <_printf_float+0x2d4>)
 8007704:	4b7e      	ldr	r3, [pc, #504]	@ (8007900 <_printf_float+0x2d8>)
 8007706:	e7d4      	b.n	80076b2 <_printf_float+0x8a>
 8007708:	6863      	ldr	r3, [r4, #4]
 800770a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800770e:	9206      	str	r2, [sp, #24]
 8007710:	1c5a      	adds	r2, r3, #1
 8007712:	d13b      	bne.n	800778c <_printf_float+0x164>
 8007714:	2306      	movs	r3, #6
 8007716:	6063      	str	r3, [r4, #4]
 8007718:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800771c:	2300      	movs	r3, #0
 800771e:	6022      	str	r2, [r4, #0]
 8007720:	9303      	str	r3, [sp, #12]
 8007722:	ab0a      	add	r3, sp, #40	@ 0x28
 8007724:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007728:	ab09      	add	r3, sp, #36	@ 0x24
 800772a:	9300      	str	r3, [sp, #0]
 800772c:	6861      	ldr	r1, [r4, #4]
 800772e:	ec49 8b10 	vmov	d0, r8, r9
 8007732:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007736:	4628      	mov	r0, r5
 8007738:	f7ff fed6 	bl	80074e8 <__cvt>
 800773c:	9b06      	ldr	r3, [sp, #24]
 800773e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007740:	2b47      	cmp	r3, #71	@ 0x47
 8007742:	4680      	mov	r8, r0
 8007744:	d129      	bne.n	800779a <_printf_float+0x172>
 8007746:	1cc8      	adds	r0, r1, #3
 8007748:	db02      	blt.n	8007750 <_printf_float+0x128>
 800774a:	6863      	ldr	r3, [r4, #4]
 800774c:	4299      	cmp	r1, r3
 800774e:	dd41      	ble.n	80077d4 <_printf_float+0x1ac>
 8007750:	f1aa 0a02 	sub.w	sl, sl, #2
 8007754:	fa5f fa8a 	uxtb.w	sl, sl
 8007758:	3901      	subs	r1, #1
 800775a:	4652      	mov	r2, sl
 800775c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007760:	9109      	str	r1, [sp, #36]	@ 0x24
 8007762:	f7ff ff26 	bl	80075b2 <__exponent>
 8007766:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007768:	1813      	adds	r3, r2, r0
 800776a:	2a01      	cmp	r2, #1
 800776c:	4681      	mov	r9, r0
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	dc02      	bgt.n	8007778 <_printf_float+0x150>
 8007772:	6822      	ldr	r2, [r4, #0]
 8007774:	07d2      	lsls	r2, r2, #31
 8007776:	d501      	bpl.n	800777c <_printf_float+0x154>
 8007778:	3301      	adds	r3, #1
 800777a:	6123      	str	r3, [r4, #16]
 800777c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007780:	2b00      	cmp	r3, #0
 8007782:	d0a2      	beq.n	80076ca <_printf_float+0xa2>
 8007784:	232d      	movs	r3, #45	@ 0x2d
 8007786:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800778a:	e79e      	b.n	80076ca <_printf_float+0xa2>
 800778c:	9a06      	ldr	r2, [sp, #24]
 800778e:	2a47      	cmp	r2, #71	@ 0x47
 8007790:	d1c2      	bne.n	8007718 <_printf_float+0xf0>
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1c0      	bne.n	8007718 <_printf_float+0xf0>
 8007796:	2301      	movs	r3, #1
 8007798:	e7bd      	b.n	8007716 <_printf_float+0xee>
 800779a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800779e:	d9db      	bls.n	8007758 <_printf_float+0x130>
 80077a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80077a4:	d118      	bne.n	80077d8 <_printf_float+0x1b0>
 80077a6:	2900      	cmp	r1, #0
 80077a8:	6863      	ldr	r3, [r4, #4]
 80077aa:	dd0b      	ble.n	80077c4 <_printf_float+0x19c>
 80077ac:	6121      	str	r1, [r4, #16]
 80077ae:	b913      	cbnz	r3, 80077b6 <_printf_float+0x18e>
 80077b0:	6822      	ldr	r2, [r4, #0]
 80077b2:	07d0      	lsls	r0, r2, #31
 80077b4:	d502      	bpl.n	80077bc <_printf_float+0x194>
 80077b6:	3301      	adds	r3, #1
 80077b8:	440b      	add	r3, r1
 80077ba:	6123      	str	r3, [r4, #16]
 80077bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80077be:	f04f 0900 	mov.w	r9, #0
 80077c2:	e7db      	b.n	800777c <_printf_float+0x154>
 80077c4:	b913      	cbnz	r3, 80077cc <_printf_float+0x1a4>
 80077c6:	6822      	ldr	r2, [r4, #0]
 80077c8:	07d2      	lsls	r2, r2, #31
 80077ca:	d501      	bpl.n	80077d0 <_printf_float+0x1a8>
 80077cc:	3302      	adds	r3, #2
 80077ce:	e7f4      	b.n	80077ba <_printf_float+0x192>
 80077d0:	2301      	movs	r3, #1
 80077d2:	e7f2      	b.n	80077ba <_printf_float+0x192>
 80077d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80077d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077da:	4299      	cmp	r1, r3
 80077dc:	db05      	blt.n	80077ea <_printf_float+0x1c2>
 80077de:	6823      	ldr	r3, [r4, #0]
 80077e0:	6121      	str	r1, [r4, #16]
 80077e2:	07d8      	lsls	r0, r3, #31
 80077e4:	d5ea      	bpl.n	80077bc <_printf_float+0x194>
 80077e6:	1c4b      	adds	r3, r1, #1
 80077e8:	e7e7      	b.n	80077ba <_printf_float+0x192>
 80077ea:	2900      	cmp	r1, #0
 80077ec:	bfd4      	ite	le
 80077ee:	f1c1 0202 	rsble	r2, r1, #2
 80077f2:	2201      	movgt	r2, #1
 80077f4:	4413      	add	r3, r2
 80077f6:	e7e0      	b.n	80077ba <_printf_float+0x192>
 80077f8:	6823      	ldr	r3, [r4, #0]
 80077fa:	055a      	lsls	r2, r3, #21
 80077fc:	d407      	bmi.n	800780e <_printf_float+0x1e6>
 80077fe:	6923      	ldr	r3, [r4, #16]
 8007800:	4642      	mov	r2, r8
 8007802:	4631      	mov	r1, r6
 8007804:	4628      	mov	r0, r5
 8007806:	47b8      	blx	r7
 8007808:	3001      	adds	r0, #1
 800780a:	d12b      	bne.n	8007864 <_printf_float+0x23c>
 800780c:	e767      	b.n	80076de <_printf_float+0xb6>
 800780e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007812:	f240 80dd 	bls.w	80079d0 <_printf_float+0x3a8>
 8007816:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800781a:	2200      	movs	r2, #0
 800781c:	2300      	movs	r3, #0
 800781e:	f7f9 f953 	bl	8000ac8 <__aeabi_dcmpeq>
 8007822:	2800      	cmp	r0, #0
 8007824:	d033      	beq.n	800788e <_printf_float+0x266>
 8007826:	4a37      	ldr	r2, [pc, #220]	@ (8007904 <_printf_float+0x2dc>)
 8007828:	2301      	movs	r3, #1
 800782a:	4631      	mov	r1, r6
 800782c:	4628      	mov	r0, r5
 800782e:	47b8      	blx	r7
 8007830:	3001      	adds	r0, #1
 8007832:	f43f af54 	beq.w	80076de <_printf_float+0xb6>
 8007836:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800783a:	4543      	cmp	r3, r8
 800783c:	db02      	blt.n	8007844 <_printf_float+0x21c>
 800783e:	6823      	ldr	r3, [r4, #0]
 8007840:	07d8      	lsls	r0, r3, #31
 8007842:	d50f      	bpl.n	8007864 <_printf_float+0x23c>
 8007844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007848:	4631      	mov	r1, r6
 800784a:	4628      	mov	r0, r5
 800784c:	47b8      	blx	r7
 800784e:	3001      	adds	r0, #1
 8007850:	f43f af45 	beq.w	80076de <_printf_float+0xb6>
 8007854:	f04f 0900 	mov.w	r9, #0
 8007858:	f108 38ff 	add.w	r8, r8, #4294967295
 800785c:	f104 0a1a 	add.w	sl, r4, #26
 8007860:	45c8      	cmp	r8, r9
 8007862:	dc09      	bgt.n	8007878 <_printf_float+0x250>
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	079b      	lsls	r3, r3, #30
 8007868:	f100 8103 	bmi.w	8007a72 <_printf_float+0x44a>
 800786c:	68e0      	ldr	r0, [r4, #12]
 800786e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007870:	4298      	cmp	r0, r3
 8007872:	bfb8      	it	lt
 8007874:	4618      	movlt	r0, r3
 8007876:	e734      	b.n	80076e2 <_printf_float+0xba>
 8007878:	2301      	movs	r3, #1
 800787a:	4652      	mov	r2, sl
 800787c:	4631      	mov	r1, r6
 800787e:	4628      	mov	r0, r5
 8007880:	47b8      	blx	r7
 8007882:	3001      	adds	r0, #1
 8007884:	f43f af2b 	beq.w	80076de <_printf_float+0xb6>
 8007888:	f109 0901 	add.w	r9, r9, #1
 800788c:	e7e8      	b.n	8007860 <_printf_float+0x238>
 800788e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007890:	2b00      	cmp	r3, #0
 8007892:	dc39      	bgt.n	8007908 <_printf_float+0x2e0>
 8007894:	4a1b      	ldr	r2, [pc, #108]	@ (8007904 <_printf_float+0x2dc>)
 8007896:	2301      	movs	r3, #1
 8007898:	4631      	mov	r1, r6
 800789a:	4628      	mov	r0, r5
 800789c:	47b8      	blx	r7
 800789e:	3001      	adds	r0, #1
 80078a0:	f43f af1d 	beq.w	80076de <_printf_float+0xb6>
 80078a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80078a8:	ea59 0303 	orrs.w	r3, r9, r3
 80078ac:	d102      	bne.n	80078b4 <_printf_float+0x28c>
 80078ae:	6823      	ldr	r3, [r4, #0]
 80078b0:	07d9      	lsls	r1, r3, #31
 80078b2:	d5d7      	bpl.n	8007864 <_printf_float+0x23c>
 80078b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078b8:	4631      	mov	r1, r6
 80078ba:	4628      	mov	r0, r5
 80078bc:	47b8      	blx	r7
 80078be:	3001      	adds	r0, #1
 80078c0:	f43f af0d 	beq.w	80076de <_printf_float+0xb6>
 80078c4:	f04f 0a00 	mov.w	sl, #0
 80078c8:	f104 0b1a 	add.w	fp, r4, #26
 80078cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078ce:	425b      	negs	r3, r3
 80078d0:	4553      	cmp	r3, sl
 80078d2:	dc01      	bgt.n	80078d8 <_printf_float+0x2b0>
 80078d4:	464b      	mov	r3, r9
 80078d6:	e793      	b.n	8007800 <_printf_float+0x1d8>
 80078d8:	2301      	movs	r3, #1
 80078da:	465a      	mov	r2, fp
 80078dc:	4631      	mov	r1, r6
 80078de:	4628      	mov	r0, r5
 80078e0:	47b8      	blx	r7
 80078e2:	3001      	adds	r0, #1
 80078e4:	f43f aefb 	beq.w	80076de <_printf_float+0xb6>
 80078e8:	f10a 0a01 	add.w	sl, sl, #1
 80078ec:	e7ee      	b.n	80078cc <_printf_float+0x2a4>
 80078ee:	bf00      	nop
 80078f0:	7fefffff 	.word	0x7fefffff
 80078f4:	0800a624 	.word	0x0800a624
 80078f8:	0800a620 	.word	0x0800a620
 80078fc:	0800a62c 	.word	0x0800a62c
 8007900:	0800a628 	.word	0x0800a628
 8007904:	0800a630 	.word	0x0800a630
 8007908:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800790a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800790e:	4553      	cmp	r3, sl
 8007910:	bfa8      	it	ge
 8007912:	4653      	movge	r3, sl
 8007914:	2b00      	cmp	r3, #0
 8007916:	4699      	mov	r9, r3
 8007918:	dc36      	bgt.n	8007988 <_printf_float+0x360>
 800791a:	f04f 0b00 	mov.w	fp, #0
 800791e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007922:	f104 021a 	add.w	r2, r4, #26
 8007926:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007928:	9306      	str	r3, [sp, #24]
 800792a:	eba3 0309 	sub.w	r3, r3, r9
 800792e:	455b      	cmp	r3, fp
 8007930:	dc31      	bgt.n	8007996 <_printf_float+0x36e>
 8007932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007934:	459a      	cmp	sl, r3
 8007936:	dc3a      	bgt.n	80079ae <_printf_float+0x386>
 8007938:	6823      	ldr	r3, [r4, #0]
 800793a:	07da      	lsls	r2, r3, #31
 800793c:	d437      	bmi.n	80079ae <_printf_float+0x386>
 800793e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007940:	ebaa 0903 	sub.w	r9, sl, r3
 8007944:	9b06      	ldr	r3, [sp, #24]
 8007946:	ebaa 0303 	sub.w	r3, sl, r3
 800794a:	4599      	cmp	r9, r3
 800794c:	bfa8      	it	ge
 800794e:	4699      	movge	r9, r3
 8007950:	f1b9 0f00 	cmp.w	r9, #0
 8007954:	dc33      	bgt.n	80079be <_printf_float+0x396>
 8007956:	f04f 0800 	mov.w	r8, #0
 800795a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800795e:	f104 0b1a 	add.w	fp, r4, #26
 8007962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007964:	ebaa 0303 	sub.w	r3, sl, r3
 8007968:	eba3 0309 	sub.w	r3, r3, r9
 800796c:	4543      	cmp	r3, r8
 800796e:	f77f af79 	ble.w	8007864 <_printf_float+0x23c>
 8007972:	2301      	movs	r3, #1
 8007974:	465a      	mov	r2, fp
 8007976:	4631      	mov	r1, r6
 8007978:	4628      	mov	r0, r5
 800797a:	47b8      	blx	r7
 800797c:	3001      	adds	r0, #1
 800797e:	f43f aeae 	beq.w	80076de <_printf_float+0xb6>
 8007982:	f108 0801 	add.w	r8, r8, #1
 8007986:	e7ec      	b.n	8007962 <_printf_float+0x33a>
 8007988:	4642      	mov	r2, r8
 800798a:	4631      	mov	r1, r6
 800798c:	4628      	mov	r0, r5
 800798e:	47b8      	blx	r7
 8007990:	3001      	adds	r0, #1
 8007992:	d1c2      	bne.n	800791a <_printf_float+0x2f2>
 8007994:	e6a3      	b.n	80076de <_printf_float+0xb6>
 8007996:	2301      	movs	r3, #1
 8007998:	4631      	mov	r1, r6
 800799a:	4628      	mov	r0, r5
 800799c:	9206      	str	r2, [sp, #24]
 800799e:	47b8      	blx	r7
 80079a0:	3001      	adds	r0, #1
 80079a2:	f43f ae9c 	beq.w	80076de <_printf_float+0xb6>
 80079a6:	9a06      	ldr	r2, [sp, #24]
 80079a8:	f10b 0b01 	add.w	fp, fp, #1
 80079ac:	e7bb      	b.n	8007926 <_printf_float+0x2fe>
 80079ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079b2:	4631      	mov	r1, r6
 80079b4:	4628      	mov	r0, r5
 80079b6:	47b8      	blx	r7
 80079b8:	3001      	adds	r0, #1
 80079ba:	d1c0      	bne.n	800793e <_printf_float+0x316>
 80079bc:	e68f      	b.n	80076de <_printf_float+0xb6>
 80079be:	9a06      	ldr	r2, [sp, #24]
 80079c0:	464b      	mov	r3, r9
 80079c2:	4442      	add	r2, r8
 80079c4:	4631      	mov	r1, r6
 80079c6:	4628      	mov	r0, r5
 80079c8:	47b8      	blx	r7
 80079ca:	3001      	adds	r0, #1
 80079cc:	d1c3      	bne.n	8007956 <_printf_float+0x32e>
 80079ce:	e686      	b.n	80076de <_printf_float+0xb6>
 80079d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079d4:	f1ba 0f01 	cmp.w	sl, #1
 80079d8:	dc01      	bgt.n	80079de <_printf_float+0x3b6>
 80079da:	07db      	lsls	r3, r3, #31
 80079dc:	d536      	bpl.n	8007a4c <_printf_float+0x424>
 80079de:	2301      	movs	r3, #1
 80079e0:	4642      	mov	r2, r8
 80079e2:	4631      	mov	r1, r6
 80079e4:	4628      	mov	r0, r5
 80079e6:	47b8      	blx	r7
 80079e8:	3001      	adds	r0, #1
 80079ea:	f43f ae78 	beq.w	80076de <_printf_float+0xb6>
 80079ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079f2:	4631      	mov	r1, r6
 80079f4:	4628      	mov	r0, r5
 80079f6:	47b8      	blx	r7
 80079f8:	3001      	adds	r0, #1
 80079fa:	f43f ae70 	beq.w	80076de <_printf_float+0xb6>
 80079fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007a02:	2200      	movs	r2, #0
 8007a04:	2300      	movs	r3, #0
 8007a06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a0a:	f7f9 f85d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a0e:	b9c0      	cbnz	r0, 8007a42 <_printf_float+0x41a>
 8007a10:	4653      	mov	r3, sl
 8007a12:	f108 0201 	add.w	r2, r8, #1
 8007a16:	4631      	mov	r1, r6
 8007a18:	4628      	mov	r0, r5
 8007a1a:	47b8      	blx	r7
 8007a1c:	3001      	adds	r0, #1
 8007a1e:	d10c      	bne.n	8007a3a <_printf_float+0x412>
 8007a20:	e65d      	b.n	80076de <_printf_float+0xb6>
 8007a22:	2301      	movs	r3, #1
 8007a24:	465a      	mov	r2, fp
 8007a26:	4631      	mov	r1, r6
 8007a28:	4628      	mov	r0, r5
 8007a2a:	47b8      	blx	r7
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	f43f ae56 	beq.w	80076de <_printf_float+0xb6>
 8007a32:	f108 0801 	add.w	r8, r8, #1
 8007a36:	45d0      	cmp	r8, sl
 8007a38:	dbf3      	blt.n	8007a22 <_printf_float+0x3fa>
 8007a3a:	464b      	mov	r3, r9
 8007a3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007a40:	e6df      	b.n	8007802 <_printf_float+0x1da>
 8007a42:	f04f 0800 	mov.w	r8, #0
 8007a46:	f104 0b1a 	add.w	fp, r4, #26
 8007a4a:	e7f4      	b.n	8007a36 <_printf_float+0x40e>
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	4642      	mov	r2, r8
 8007a50:	e7e1      	b.n	8007a16 <_printf_float+0x3ee>
 8007a52:	2301      	movs	r3, #1
 8007a54:	464a      	mov	r2, r9
 8007a56:	4631      	mov	r1, r6
 8007a58:	4628      	mov	r0, r5
 8007a5a:	47b8      	blx	r7
 8007a5c:	3001      	adds	r0, #1
 8007a5e:	f43f ae3e 	beq.w	80076de <_printf_float+0xb6>
 8007a62:	f108 0801 	add.w	r8, r8, #1
 8007a66:	68e3      	ldr	r3, [r4, #12]
 8007a68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a6a:	1a5b      	subs	r3, r3, r1
 8007a6c:	4543      	cmp	r3, r8
 8007a6e:	dcf0      	bgt.n	8007a52 <_printf_float+0x42a>
 8007a70:	e6fc      	b.n	800786c <_printf_float+0x244>
 8007a72:	f04f 0800 	mov.w	r8, #0
 8007a76:	f104 0919 	add.w	r9, r4, #25
 8007a7a:	e7f4      	b.n	8007a66 <_printf_float+0x43e>

08007a7c <_printf_common>:
 8007a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a80:	4616      	mov	r6, r2
 8007a82:	4698      	mov	r8, r3
 8007a84:	688a      	ldr	r2, [r1, #8]
 8007a86:	690b      	ldr	r3, [r1, #16]
 8007a88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	bfb8      	it	lt
 8007a90:	4613      	movlt	r3, r2
 8007a92:	6033      	str	r3, [r6, #0]
 8007a94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a98:	4607      	mov	r7, r0
 8007a9a:	460c      	mov	r4, r1
 8007a9c:	b10a      	cbz	r2, 8007aa2 <_printf_common+0x26>
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	6033      	str	r3, [r6, #0]
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	0699      	lsls	r1, r3, #26
 8007aa6:	bf42      	ittt	mi
 8007aa8:	6833      	ldrmi	r3, [r6, #0]
 8007aaa:	3302      	addmi	r3, #2
 8007aac:	6033      	strmi	r3, [r6, #0]
 8007aae:	6825      	ldr	r5, [r4, #0]
 8007ab0:	f015 0506 	ands.w	r5, r5, #6
 8007ab4:	d106      	bne.n	8007ac4 <_printf_common+0x48>
 8007ab6:	f104 0a19 	add.w	sl, r4, #25
 8007aba:	68e3      	ldr	r3, [r4, #12]
 8007abc:	6832      	ldr	r2, [r6, #0]
 8007abe:	1a9b      	subs	r3, r3, r2
 8007ac0:	42ab      	cmp	r3, r5
 8007ac2:	dc26      	bgt.n	8007b12 <_printf_common+0x96>
 8007ac4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ac8:	6822      	ldr	r2, [r4, #0]
 8007aca:	3b00      	subs	r3, #0
 8007acc:	bf18      	it	ne
 8007ace:	2301      	movne	r3, #1
 8007ad0:	0692      	lsls	r2, r2, #26
 8007ad2:	d42b      	bmi.n	8007b2c <_printf_common+0xb0>
 8007ad4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ad8:	4641      	mov	r1, r8
 8007ada:	4638      	mov	r0, r7
 8007adc:	47c8      	blx	r9
 8007ade:	3001      	adds	r0, #1
 8007ae0:	d01e      	beq.n	8007b20 <_printf_common+0xa4>
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	6922      	ldr	r2, [r4, #16]
 8007ae6:	f003 0306 	and.w	r3, r3, #6
 8007aea:	2b04      	cmp	r3, #4
 8007aec:	bf02      	ittt	eq
 8007aee:	68e5      	ldreq	r5, [r4, #12]
 8007af0:	6833      	ldreq	r3, [r6, #0]
 8007af2:	1aed      	subeq	r5, r5, r3
 8007af4:	68a3      	ldr	r3, [r4, #8]
 8007af6:	bf0c      	ite	eq
 8007af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007afc:	2500      	movne	r5, #0
 8007afe:	4293      	cmp	r3, r2
 8007b00:	bfc4      	itt	gt
 8007b02:	1a9b      	subgt	r3, r3, r2
 8007b04:	18ed      	addgt	r5, r5, r3
 8007b06:	2600      	movs	r6, #0
 8007b08:	341a      	adds	r4, #26
 8007b0a:	42b5      	cmp	r5, r6
 8007b0c:	d11a      	bne.n	8007b44 <_printf_common+0xc8>
 8007b0e:	2000      	movs	r0, #0
 8007b10:	e008      	b.n	8007b24 <_printf_common+0xa8>
 8007b12:	2301      	movs	r3, #1
 8007b14:	4652      	mov	r2, sl
 8007b16:	4641      	mov	r1, r8
 8007b18:	4638      	mov	r0, r7
 8007b1a:	47c8      	blx	r9
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	d103      	bne.n	8007b28 <_printf_common+0xac>
 8007b20:	f04f 30ff 	mov.w	r0, #4294967295
 8007b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b28:	3501      	adds	r5, #1
 8007b2a:	e7c6      	b.n	8007aba <_printf_common+0x3e>
 8007b2c:	18e1      	adds	r1, r4, r3
 8007b2e:	1c5a      	adds	r2, r3, #1
 8007b30:	2030      	movs	r0, #48	@ 0x30
 8007b32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b36:	4422      	add	r2, r4
 8007b38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b40:	3302      	adds	r3, #2
 8007b42:	e7c7      	b.n	8007ad4 <_printf_common+0x58>
 8007b44:	2301      	movs	r3, #1
 8007b46:	4622      	mov	r2, r4
 8007b48:	4641      	mov	r1, r8
 8007b4a:	4638      	mov	r0, r7
 8007b4c:	47c8      	blx	r9
 8007b4e:	3001      	adds	r0, #1
 8007b50:	d0e6      	beq.n	8007b20 <_printf_common+0xa4>
 8007b52:	3601      	adds	r6, #1
 8007b54:	e7d9      	b.n	8007b0a <_printf_common+0x8e>
	...

08007b58 <_printf_i>:
 8007b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b5c:	7e0f      	ldrb	r7, [r1, #24]
 8007b5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b60:	2f78      	cmp	r7, #120	@ 0x78
 8007b62:	4691      	mov	r9, r2
 8007b64:	4680      	mov	r8, r0
 8007b66:	460c      	mov	r4, r1
 8007b68:	469a      	mov	sl, r3
 8007b6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b6e:	d807      	bhi.n	8007b80 <_printf_i+0x28>
 8007b70:	2f62      	cmp	r7, #98	@ 0x62
 8007b72:	d80a      	bhi.n	8007b8a <_printf_i+0x32>
 8007b74:	2f00      	cmp	r7, #0
 8007b76:	f000 80d1 	beq.w	8007d1c <_printf_i+0x1c4>
 8007b7a:	2f58      	cmp	r7, #88	@ 0x58
 8007b7c:	f000 80b8 	beq.w	8007cf0 <_printf_i+0x198>
 8007b80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b88:	e03a      	b.n	8007c00 <_printf_i+0xa8>
 8007b8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b8e:	2b15      	cmp	r3, #21
 8007b90:	d8f6      	bhi.n	8007b80 <_printf_i+0x28>
 8007b92:	a101      	add	r1, pc, #4	@ (adr r1, 8007b98 <_printf_i+0x40>)
 8007b94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b98:	08007bf1 	.word	0x08007bf1
 8007b9c:	08007c05 	.word	0x08007c05
 8007ba0:	08007b81 	.word	0x08007b81
 8007ba4:	08007b81 	.word	0x08007b81
 8007ba8:	08007b81 	.word	0x08007b81
 8007bac:	08007b81 	.word	0x08007b81
 8007bb0:	08007c05 	.word	0x08007c05
 8007bb4:	08007b81 	.word	0x08007b81
 8007bb8:	08007b81 	.word	0x08007b81
 8007bbc:	08007b81 	.word	0x08007b81
 8007bc0:	08007b81 	.word	0x08007b81
 8007bc4:	08007d03 	.word	0x08007d03
 8007bc8:	08007c2f 	.word	0x08007c2f
 8007bcc:	08007cbd 	.word	0x08007cbd
 8007bd0:	08007b81 	.word	0x08007b81
 8007bd4:	08007b81 	.word	0x08007b81
 8007bd8:	08007d25 	.word	0x08007d25
 8007bdc:	08007b81 	.word	0x08007b81
 8007be0:	08007c2f 	.word	0x08007c2f
 8007be4:	08007b81 	.word	0x08007b81
 8007be8:	08007b81 	.word	0x08007b81
 8007bec:	08007cc5 	.word	0x08007cc5
 8007bf0:	6833      	ldr	r3, [r6, #0]
 8007bf2:	1d1a      	adds	r2, r3, #4
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	6032      	str	r2, [r6, #0]
 8007bf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c00:	2301      	movs	r3, #1
 8007c02:	e09c      	b.n	8007d3e <_printf_i+0x1e6>
 8007c04:	6833      	ldr	r3, [r6, #0]
 8007c06:	6820      	ldr	r0, [r4, #0]
 8007c08:	1d19      	adds	r1, r3, #4
 8007c0a:	6031      	str	r1, [r6, #0]
 8007c0c:	0606      	lsls	r6, r0, #24
 8007c0e:	d501      	bpl.n	8007c14 <_printf_i+0xbc>
 8007c10:	681d      	ldr	r5, [r3, #0]
 8007c12:	e003      	b.n	8007c1c <_printf_i+0xc4>
 8007c14:	0645      	lsls	r5, r0, #25
 8007c16:	d5fb      	bpl.n	8007c10 <_printf_i+0xb8>
 8007c18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c1c:	2d00      	cmp	r5, #0
 8007c1e:	da03      	bge.n	8007c28 <_printf_i+0xd0>
 8007c20:	232d      	movs	r3, #45	@ 0x2d
 8007c22:	426d      	negs	r5, r5
 8007c24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c28:	4858      	ldr	r0, [pc, #352]	@ (8007d8c <_printf_i+0x234>)
 8007c2a:	230a      	movs	r3, #10
 8007c2c:	e011      	b.n	8007c52 <_printf_i+0xfa>
 8007c2e:	6821      	ldr	r1, [r4, #0]
 8007c30:	6833      	ldr	r3, [r6, #0]
 8007c32:	0608      	lsls	r0, r1, #24
 8007c34:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c38:	d402      	bmi.n	8007c40 <_printf_i+0xe8>
 8007c3a:	0649      	lsls	r1, r1, #25
 8007c3c:	bf48      	it	mi
 8007c3e:	b2ad      	uxthmi	r5, r5
 8007c40:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c42:	4852      	ldr	r0, [pc, #328]	@ (8007d8c <_printf_i+0x234>)
 8007c44:	6033      	str	r3, [r6, #0]
 8007c46:	bf14      	ite	ne
 8007c48:	230a      	movne	r3, #10
 8007c4a:	2308      	moveq	r3, #8
 8007c4c:	2100      	movs	r1, #0
 8007c4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c52:	6866      	ldr	r6, [r4, #4]
 8007c54:	60a6      	str	r6, [r4, #8]
 8007c56:	2e00      	cmp	r6, #0
 8007c58:	db05      	blt.n	8007c66 <_printf_i+0x10e>
 8007c5a:	6821      	ldr	r1, [r4, #0]
 8007c5c:	432e      	orrs	r6, r5
 8007c5e:	f021 0104 	bic.w	r1, r1, #4
 8007c62:	6021      	str	r1, [r4, #0]
 8007c64:	d04b      	beq.n	8007cfe <_printf_i+0x1a6>
 8007c66:	4616      	mov	r6, r2
 8007c68:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c6c:	fb03 5711 	mls	r7, r3, r1, r5
 8007c70:	5dc7      	ldrb	r7, [r0, r7]
 8007c72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c76:	462f      	mov	r7, r5
 8007c78:	42bb      	cmp	r3, r7
 8007c7a:	460d      	mov	r5, r1
 8007c7c:	d9f4      	bls.n	8007c68 <_printf_i+0x110>
 8007c7e:	2b08      	cmp	r3, #8
 8007c80:	d10b      	bne.n	8007c9a <_printf_i+0x142>
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	07df      	lsls	r7, r3, #31
 8007c86:	d508      	bpl.n	8007c9a <_printf_i+0x142>
 8007c88:	6923      	ldr	r3, [r4, #16]
 8007c8a:	6861      	ldr	r1, [r4, #4]
 8007c8c:	4299      	cmp	r1, r3
 8007c8e:	bfde      	ittt	le
 8007c90:	2330      	movle	r3, #48	@ 0x30
 8007c92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c9a:	1b92      	subs	r2, r2, r6
 8007c9c:	6122      	str	r2, [r4, #16]
 8007c9e:	f8cd a000 	str.w	sl, [sp]
 8007ca2:	464b      	mov	r3, r9
 8007ca4:	aa03      	add	r2, sp, #12
 8007ca6:	4621      	mov	r1, r4
 8007ca8:	4640      	mov	r0, r8
 8007caa:	f7ff fee7 	bl	8007a7c <_printf_common>
 8007cae:	3001      	adds	r0, #1
 8007cb0:	d14a      	bne.n	8007d48 <_printf_i+0x1f0>
 8007cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cb6:	b004      	add	sp, #16
 8007cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cbc:	6823      	ldr	r3, [r4, #0]
 8007cbe:	f043 0320 	orr.w	r3, r3, #32
 8007cc2:	6023      	str	r3, [r4, #0]
 8007cc4:	4832      	ldr	r0, [pc, #200]	@ (8007d90 <_printf_i+0x238>)
 8007cc6:	2778      	movs	r7, #120	@ 0x78
 8007cc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ccc:	6823      	ldr	r3, [r4, #0]
 8007cce:	6831      	ldr	r1, [r6, #0]
 8007cd0:	061f      	lsls	r7, r3, #24
 8007cd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cd6:	d402      	bmi.n	8007cde <_printf_i+0x186>
 8007cd8:	065f      	lsls	r7, r3, #25
 8007cda:	bf48      	it	mi
 8007cdc:	b2ad      	uxthmi	r5, r5
 8007cde:	6031      	str	r1, [r6, #0]
 8007ce0:	07d9      	lsls	r1, r3, #31
 8007ce2:	bf44      	itt	mi
 8007ce4:	f043 0320 	orrmi.w	r3, r3, #32
 8007ce8:	6023      	strmi	r3, [r4, #0]
 8007cea:	b11d      	cbz	r5, 8007cf4 <_printf_i+0x19c>
 8007cec:	2310      	movs	r3, #16
 8007cee:	e7ad      	b.n	8007c4c <_printf_i+0xf4>
 8007cf0:	4826      	ldr	r0, [pc, #152]	@ (8007d8c <_printf_i+0x234>)
 8007cf2:	e7e9      	b.n	8007cc8 <_printf_i+0x170>
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	f023 0320 	bic.w	r3, r3, #32
 8007cfa:	6023      	str	r3, [r4, #0]
 8007cfc:	e7f6      	b.n	8007cec <_printf_i+0x194>
 8007cfe:	4616      	mov	r6, r2
 8007d00:	e7bd      	b.n	8007c7e <_printf_i+0x126>
 8007d02:	6833      	ldr	r3, [r6, #0]
 8007d04:	6825      	ldr	r5, [r4, #0]
 8007d06:	6961      	ldr	r1, [r4, #20]
 8007d08:	1d18      	adds	r0, r3, #4
 8007d0a:	6030      	str	r0, [r6, #0]
 8007d0c:	062e      	lsls	r6, r5, #24
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	d501      	bpl.n	8007d16 <_printf_i+0x1be>
 8007d12:	6019      	str	r1, [r3, #0]
 8007d14:	e002      	b.n	8007d1c <_printf_i+0x1c4>
 8007d16:	0668      	lsls	r0, r5, #25
 8007d18:	d5fb      	bpl.n	8007d12 <_printf_i+0x1ba>
 8007d1a:	8019      	strh	r1, [r3, #0]
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	6123      	str	r3, [r4, #16]
 8007d20:	4616      	mov	r6, r2
 8007d22:	e7bc      	b.n	8007c9e <_printf_i+0x146>
 8007d24:	6833      	ldr	r3, [r6, #0]
 8007d26:	1d1a      	adds	r2, r3, #4
 8007d28:	6032      	str	r2, [r6, #0]
 8007d2a:	681e      	ldr	r6, [r3, #0]
 8007d2c:	6862      	ldr	r2, [r4, #4]
 8007d2e:	2100      	movs	r1, #0
 8007d30:	4630      	mov	r0, r6
 8007d32:	f7f8 fa4d 	bl	80001d0 <memchr>
 8007d36:	b108      	cbz	r0, 8007d3c <_printf_i+0x1e4>
 8007d38:	1b80      	subs	r0, r0, r6
 8007d3a:	6060      	str	r0, [r4, #4]
 8007d3c:	6863      	ldr	r3, [r4, #4]
 8007d3e:	6123      	str	r3, [r4, #16]
 8007d40:	2300      	movs	r3, #0
 8007d42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d46:	e7aa      	b.n	8007c9e <_printf_i+0x146>
 8007d48:	6923      	ldr	r3, [r4, #16]
 8007d4a:	4632      	mov	r2, r6
 8007d4c:	4649      	mov	r1, r9
 8007d4e:	4640      	mov	r0, r8
 8007d50:	47d0      	blx	sl
 8007d52:	3001      	adds	r0, #1
 8007d54:	d0ad      	beq.n	8007cb2 <_printf_i+0x15a>
 8007d56:	6823      	ldr	r3, [r4, #0]
 8007d58:	079b      	lsls	r3, r3, #30
 8007d5a:	d413      	bmi.n	8007d84 <_printf_i+0x22c>
 8007d5c:	68e0      	ldr	r0, [r4, #12]
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	4298      	cmp	r0, r3
 8007d62:	bfb8      	it	lt
 8007d64:	4618      	movlt	r0, r3
 8007d66:	e7a6      	b.n	8007cb6 <_printf_i+0x15e>
 8007d68:	2301      	movs	r3, #1
 8007d6a:	4632      	mov	r2, r6
 8007d6c:	4649      	mov	r1, r9
 8007d6e:	4640      	mov	r0, r8
 8007d70:	47d0      	blx	sl
 8007d72:	3001      	adds	r0, #1
 8007d74:	d09d      	beq.n	8007cb2 <_printf_i+0x15a>
 8007d76:	3501      	adds	r5, #1
 8007d78:	68e3      	ldr	r3, [r4, #12]
 8007d7a:	9903      	ldr	r1, [sp, #12]
 8007d7c:	1a5b      	subs	r3, r3, r1
 8007d7e:	42ab      	cmp	r3, r5
 8007d80:	dcf2      	bgt.n	8007d68 <_printf_i+0x210>
 8007d82:	e7eb      	b.n	8007d5c <_printf_i+0x204>
 8007d84:	2500      	movs	r5, #0
 8007d86:	f104 0619 	add.w	r6, r4, #25
 8007d8a:	e7f5      	b.n	8007d78 <_printf_i+0x220>
 8007d8c:	0800a632 	.word	0x0800a632
 8007d90:	0800a643 	.word	0x0800a643

08007d94 <std>:
 8007d94:	2300      	movs	r3, #0
 8007d96:	b510      	push	{r4, lr}
 8007d98:	4604      	mov	r4, r0
 8007d9a:	e9c0 3300 	strd	r3, r3, [r0]
 8007d9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007da2:	6083      	str	r3, [r0, #8]
 8007da4:	8181      	strh	r1, [r0, #12]
 8007da6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007da8:	81c2      	strh	r2, [r0, #14]
 8007daa:	6183      	str	r3, [r0, #24]
 8007dac:	4619      	mov	r1, r3
 8007dae:	2208      	movs	r2, #8
 8007db0:	305c      	adds	r0, #92	@ 0x5c
 8007db2:	f000 fa3f 	bl	8008234 <memset>
 8007db6:	4b0d      	ldr	r3, [pc, #52]	@ (8007dec <std+0x58>)
 8007db8:	6263      	str	r3, [r4, #36]	@ 0x24
 8007dba:	4b0d      	ldr	r3, [pc, #52]	@ (8007df0 <std+0x5c>)
 8007dbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8007df4 <std+0x60>)
 8007dc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8007df8 <std+0x64>)
 8007dc4:	6323      	str	r3, [r4, #48]	@ 0x30
 8007dc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007dfc <std+0x68>)
 8007dc8:	6224      	str	r4, [r4, #32]
 8007dca:	429c      	cmp	r4, r3
 8007dcc:	d006      	beq.n	8007ddc <std+0x48>
 8007dce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007dd2:	4294      	cmp	r4, r2
 8007dd4:	d002      	beq.n	8007ddc <std+0x48>
 8007dd6:	33d0      	adds	r3, #208	@ 0xd0
 8007dd8:	429c      	cmp	r4, r3
 8007dda:	d105      	bne.n	8007de8 <std+0x54>
 8007ddc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007de4:	f000 baa2 	b.w	800832c <__retarget_lock_init_recursive>
 8007de8:	bd10      	pop	{r4, pc}
 8007dea:	bf00      	nop
 8007dec:	08008085 	.word	0x08008085
 8007df0:	080080a7 	.word	0x080080a7
 8007df4:	080080df 	.word	0x080080df
 8007df8:	08008103 	.word	0x08008103
 8007dfc:	20000524 	.word	0x20000524

08007e00 <stdio_exit_handler>:
 8007e00:	4a02      	ldr	r2, [pc, #8]	@ (8007e0c <stdio_exit_handler+0xc>)
 8007e02:	4903      	ldr	r1, [pc, #12]	@ (8007e10 <stdio_exit_handler+0x10>)
 8007e04:	4803      	ldr	r0, [pc, #12]	@ (8007e14 <stdio_exit_handler+0x14>)
 8007e06:	f000 b869 	b.w	8007edc <_fwalk_sglue>
 8007e0a:	bf00      	nop
 8007e0c:	20000010 	.word	0x20000010
 8007e10:	08009f19 	.word	0x08009f19
 8007e14:	20000020 	.word	0x20000020

08007e18 <cleanup_stdio>:
 8007e18:	6841      	ldr	r1, [r0, #4]
 8007e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e4c <cleanup_stdio+0x34>)
 8007e1c:	4299      	cmp	r1, r3
 8007e1e:	b510      	push	{r4, lr}
 8007e20:	4604      	mov	r4, r0
 8007e22:	d001      	beq.n	8007e28 <cleanup_stdio+0x10>
 8007e24:	f002 f878 	bl	8009f18 <_fflush_r>
 8007e28:	68a1      	ldr	r1, [r4, #8]
 8007e2a:	4b09      	ldr	r3, [pc, #36]	@ (8007e50 <cleanup_stdio+0x38>)
 8007e2c:	4299      	cmp	r1, r3
 8007e2e:	d002      	beq.n	8007e36 <cleanup_stdio+0x1e>
 8007e30:	4620      	mov	r0, r4
 8007e32:	f002 f871 	bl	8009f18 <_fflush_r>
 8007e36:	68e1      	ldr	r1, [r4, #12]
 8007e38:	4b06      	ldr	r3, [pc, #24]	@ (8007e54 <cleanup_stdio+0x3c>)
 8007e3a:	4299      	cmp	r1, r3
 8007e3c:	d004      	beq.n	8007e48 <cleanup_stdio+0x30>
 8007e3e:	4620      	mov	r0, r4
 8007e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e44:	f002 b868 	b.w	8009f18 <_fflush_r>
 8007e48:	bd10      	pop	{r4, pc}
 8007e4a:	bf00      	nop
 8007e4c:	20000524 	.word	0x20000524
 8007e50:	2000058c 	.word	0x2000058c
 8007e54:	200005f4 	.word	0x200005f4

08007e58 <global_stdio_init.part.0>:
 8007e58:	b510      	push	{r4, lr}
 8007e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8007e88 <global_stdio_init.part.0+0x30>)
 8007e5c:	4c0b      	ldr	r4, [pc, #44]	@ (8007e8c <global_stdio_init.part.0+0x34>)
 8007e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8007e90 <global_stdio_init.part.0+0x38>)
 8007e60:	601a      	str	r2, [r3, #0]
 8007e62:	4620      	mov	r0, r4
 8007e64:	2200      	movs	r2, #0
 8007e66:	2104      	movs	r1, #4
 8007e68:	f7ff ff94 	bl	8007d94 <std>
 8007e6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e70:	2201      	movs	r2, #1
 8007e72:	2109      	movs	r1, #9
 8007e74:	f7ff ff8e 	bl	8007d94 <std>
 8007e78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e7c:	2202      	movs	r2, #2
 8007e7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e82:	2112      	movs	r1, #18
 8007e84:	f7ff bf86 	b.w	8007d94 <std>
 8007e88:	2000065c 	.word	0x2000065c
 8007e8c:	20000524 	.word	0x20000524
 8007e90:	08007e01 	.word	0x08007e01

08007e94 <__sfp_lock_acquire>:
 8007e94:	4801      	ldr	r0, [pc, #4]	@ (8007e9c <__sfp_lock_acquire+0x8>)
 8007e96:	f000 ba4a 	b.w	800832e <__retarget_lock_acquire_recursive>
 8007e9a:	bf00      	nop
 8007e9c:	20000665 	.word	0x20000665

08007ea0 <__sfp_lock_release>:
 8007ea0:	4801      	ldr	r0, [pc, #4]	@ (8007ea8 <__sfp_lock_release+0x8>)
 8007ea2:	f000 ba45 	b.w	8008330 <__retarget_lock_release_recursive>
 8007ea6:	bf00      	nop
 8007ea8:	20000665 	.word	0x20000665

08007eac <__sinit>:
 8007eac:	b510      	push	{r4, lr}
 8007eae:	4604      	mov	r4, r0
 8007eb0:	f7ff fff0 	bl	8007e94 <__sfp_lock_acquire>
 8007eb4:	6a23      	ldr	r3, [r4, #32]
 8007eb6:	b11b      	cbz	r3, 8007ec0 <__sinit+0x14>
 8007eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ebc:	f7ff bff0 	b.w	8007ea0 <__sfp_lock_release>
 8007ec0:	4b04      	ldr	r3, [pc, #16]	@ (8007ed4 <__sinit+0x28>)
 8007ec2:	6223      	str	r3, [r4, #32]
 8007ec4:	4b04      	ldr	r3, [pc, #16]	@ (8007ed8 <__sinit+0x2c>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d1f5      	bne.n	8007eb8 <__sinit+0xc>
 8007ecc:	f7ff ffc4 	bl	8007e58 <global_stdio_init.part.0>
 8007ed0:	e7f2      	b.n	8007eb8 <__sinit+0xc>
 8007ed2:	bf00      	nop
 8007ed4:	08007e19 	.word	0x08007e19
 8007ed8:	2000065c 	.word	0x2000065c

08007edc <_fwalk_sglue>:
 8007edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ee0:	4607      	mov	r7, r0
 8007ee2:	4688      	mov	r8, r1
 8007ee4:	4614      	mov	r4, r2
 8007ee6:	2600      	movs	r6, #0
 8007ee8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007eec:	f1b9 0901 	subs.w	r9, r9, #1
 8007ef0:	d505      	bpl.n	8007efe <_fwalk_sglue+0x22>
 8007ef2:	6824      	ldr	r4, [r4, #0]
 8007ef4:	2c00      	cmp	r4, #0
 8007ef6:	d1f7      	bne.n	8007ee8 <_fwalk_sglue+0xc>
 8007ef8:	4630      	mov	r0, r6
 8007efa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007efe:	89ab      	ldrh	r3, [r5, #12]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d907      	bls.n	8007f14 <_fwalk_sglue+0x38>
 8007f04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f08:	3301      	adds	r3, #1
 8007f0a:	d003      	beq.n	8007f14 <_fwalk_sglue+0x38>
 8007f0c:	4629      	mov	r1, r5
 8007f0e:	4638      	mov	r0, r7
 8007f10:	47c0      	blx	r8
 8007f12:	4306      	orrs	r6, r0
 8007f14:	3568      	adds	r5, #104	@ 0x68
 8007f16:	e7e9      	b.n	8007eec <_fwalk_sglue+0x10>

08007f18 <_puts_r>:
 8007f18:	6a03      	ldr	r3, [r0, #32]
 8007f1a:	b570      	push	{r4, r5, r6, lr}
 8007f1c:	6884      	ldr	r4, [r0, #8]
 8007f1e:	4605      	mov	r5, r0
 8007f20:	460e      	mov	r6, r1
 8007f22:	b90b      	cbnz	r3, 8007f28 <_puts_r+0x10>
 8007f24:	f7ff ffc2 	bl	8007eac <__sinit>
 8007f28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f2a:	07db      	lsls	r3, r3, #31
 8007f2c:	d405      	bmi.n	8007f3a <_puts_r+0x22>
 8007f2e:	89a3      	ldrh	r3, [r4, #12]
 8007f30:	0598      	lsls	r0, r3, #22
 8007f32:	d402      	bmi.n	8007f3a <_puts_r+0x22>
 8007f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f36:	f000 f9fa 	bl	800832e <__retarget_lock_acquire_recursive>
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	0719      	lsls	r1, r3, #28
 8007f3e:	d502      	bpl.n	8007f46 <_puts_r+0x2e>
 8007f40:	6923      	ldr	r3, [r4, #16]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d135      	bne.n	8007fb2 <_puts_r+0x9a>
 8007f46:	4621      	mov	r1, r4
 8007f48:	4628      	mov	r0, r5
 8007f4a:	f000 f91d 	bl	8008188 <__swsetup_r>
 8007f4e:	b380      	cbz	r0, 8007fb2 <_puts_r+0x9a>
 8007f50:	f04f 35ff 	mov.w	r5, #4294967295
 8007f54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f56:	07da      	lsls	r2, r3, #31
 8007f58:	d405      	bmi.n	8007f66 <_puts_r+0x4e>
 8007f5a:	89a3      	ldrh	r3, [r4, #12]
 8007f5c:	059b      	lsls	r3, r3, #22
 8007f5e:	d402      	bmi.n	8007f66 <_puts_r+0x4e>
 8007f60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f62:	f000 f9e5 	bl	8008330 <__retarget_lock_release_recursive>
 8007f66:	4628      	mov	r0, r5
 8007f68:	bd70      	pop	{r4, r5, r6, pc}
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	da04      	bge.n	8007f78 <_puts_r+0x60>
 8007f6e:	69a2      	ldr	r2, [r4, #24]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	dc17      	bgt.n	8007fa4 <_puts_r+0x8c>
 8007f74:	290a      	cmp	r1, #10
 8007f76:	d015      	beq.n	8007fa4 <_puts_r+0x8c>
 8007f78:	6823      	ldr	r3, [r4, #0]
 8007f7a:	1c5a      	adds	r2, r3, #1
 8007f7c:	6022      	str	r2, [r4, #0]
 8007f7e:	7019      	strb	r1, [r3, #0]
 8007f80:	68a3      	ldr	r3, [r4, #8]
 8007f82:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f86:	3b01      	subs	r3, #1
 8007f88:	60a3      	str	r3, [r4, #8]
 8007f8a:	2900      	cmp	r1, #0
 8007f8c:	d1ed      	bne.n	8007f6a <_puts_r+0x52>
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	da11      	bge.n	8007fb6 <_puts_r+0x9e>
 8007f92:	4622      	mov	r2, r4
 8007f94:	210a      	movs	r1, #10
 8007f96:	4628      	mov	r0, r5
 8007f98:	f000 f8b7 	bl	800810a <__swbuf_r>
 8007f9c:	3001      	adds	r0, #1
 8007f9e:	d0d7      	beq.n	8007f50 <_puts_r+0x38>
 8007fa0:	250a      	movs	r5, #10
 8007fa2:	e7d7      	b.n	8007f54 <_puts_r+0x3c>
 8007fa4:	4622      	mov	r2, r4
 8007fa6:	4628      	mov	r0, r5
 8007fa8:	f000 f8af 	bl	800810a <__swbuf_r>
 8007fac:	3001      	adds	r0, #1
 8007fae:	d1e7      	bne.n	8007f80 <_puts_r+0x68>
 8007fb0:	e7ce      	b.n	8007f50 <_puts_r+0x38>
 8007fb2:	3e01      	subs	r6, #1
 8007fb4:	e7e4      	b.n	8007f80 <_puts_r+0x68>
 8007fb6:	6823      	ldr	r3, [r4, #0]
 8007fb8:	1c5a      	adds	r2, r3, #1
 8007fba:	6022      	str	r2, [r4, #0]
 8007fbc:	220a      	movs	r2, #10
 8007fbe:	701a      	strb	r2, [r3, #0]
 8007fc0:	e7ee      	b.n	8007fa0 <_puts_r+0x88>
	...

08007fc4 <puts>:
 8007fc4:	4b02      	ldr	r3, [pc, #8]	@ (8007fd0 <puts+0xc>)
 8007fc6:	4601      	mov	r1, r0
 8007fc8:	6818      	ldr	r0, [r3, #0]
 8007fca:	f7ff bfa5 	b.w	8007f18 <_puts_r>
 8007fce:	bf00      	nop
 8007fd0:	2000001c 	.word	0x2000001c

08007fd4 <sniprintf>:
 8007fd4:	b40c      	push	{r2, r3}
 8007fd6:	b530      	push	{r4, r5, lr}
 8007fd8:	4b18      	ldr	r3, [pc, #96]	@ (800803c <sniprintf+0x68>)
 8007fda:	1e0c      	subs	r4, r1, #0
 8007fdc:	681d      	ldr	r5, [r3, #0]
 8007fde:	b09d      	sub	sp, #116	@ 0x74
 8007fe0:	da08      	bge.n	8007ff4 <sniprintf+0x20>
 8007fe2:	238b      	movs	r3, #139	@ 0x8b
 8007fe4:	602b      	str	r3, [r5, #0]
 8007fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8007fea:	b01d      	add	sp, #116	@ 0x74
 8007fec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ff0:	b002      	add	sp, #8
 8007ff2:	4770      	bx	lr
 8007ff4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007ff8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ffc:	f04f 0300 	mov.w	r3, #0
 8008000:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008002:	bf14      	ite	ne
 8008004:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008008:	4623      	moveq	r3, r4
 800800a:	9304      	str	r3, [sp, #16]
 800800c:	9307      	str	r3, [sp, #28]
 800800e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008012:	9002      	str	r0, [sp, #8]
 8008014:	9006      	str	r0, [sp, #24]
 8008016:	f8ad 3016 	strh.w	r3, [sp, #22]
 800801a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800801c:	ab21      	add	r3, sp, #132	@ 0x84
 800801e:	a902      	add	r1, sp, #8
 8008020:	4628      	mov	r0, r5
 8008022:	9301      	str	r3, [sp, #4]
 8008024:	f001 fcb6 	bl	8009994 <_svfiprintf_r>
 8008028:	1c43      	adds	r3, r0, #1
 800802a:	bfbc      	itt	lt
 800802c:	238b      	movlt	r3, #139	@ 0x8b
 800802e:	602b      	strlt	r3, [r5, #0]
 8008030:	2c00      	cmp	r4, #0
 8008032:	d0da      	beq.n	8007fea <sniprintf+0x16>
 8008034:	9b02      	ldr	r3, [sp, #8]
 8008036:	2200      	movs	r2, #0
 8008038:	701a      	strb	r2, [r3, #0]
 800803a:	e7d6      	b.n	8007fea <sniprintf+0x16>
 800803c:	2000001c 	.word	0x2000001c

08008040 <siprintf>:
 8008040:	b40e      	push	{r1, r2, r3}
 8008042:	b510      	push	{r4, lr}
 8008044:	b09d      	sub	sp, #116	@ 0x74
 8008046:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008048:	9002      	str	r0, [sp, #8]
 800804a:	9006      	str	r0, [sp, #24]
 800804c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008050:	480a      	ldr	r0, [pc, #40]	@ (800807c <siprintf+0x3c>)
 8008052:	9107      	str	r1, [sp, #28]
 8008054:	9104      	str	r1, [sp, #16]
 8008056:	490a      	ldr	r1, [pc, #40]	@ (8008080 <siprintf+0x40>)
 8008058:	f853 2b04 	ldr.w	r2, [r3], #4
 800805c:	9105      	str	r1, [sp, #20]
 800805e:	2400      	movs	r4, #0
 8008060:	a902      	add	r1, sp, #8
 8008062:	6800      	ldr	r0, [r0, #0]
 8008064:	9301      	str	r3, [sp, #4]
 8008066:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008068:	f001 fc94 	bl	8009994 <_svfiprintf_r>
 800806c:	9b02      	ldr	r3, [sp, #8]
 800806e:	701c      	strb	r4, [r3, #0]
 8008070:	b01d      	add	sp, #116	@ 0x74
 8008072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008076:	b003      	add	sp, #12
 8008078:	4770      	bx	lr
 800807a:	bf00      	nop
 800807c:	2000001c 	.word	0x2000001c
 8008080:	ffff0208 	.word	0xffff0208

08008084 <__sread>:
 8008084:	b510      	push	{r4, lr}
 8008086:	460c      	mov	r4, r1
 8008088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800808c:	f000 f900 	bl	8008290 <_read_r>
 8008090:	2800      	cmp	r0, #0
 8008092:	bfab      	itete	ge
 8008094:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008096:	89a3      	ldrhlt	r3, [r4, #12]
 8008098:	181b      	addge	r3, r3, r0
 800809a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800809e:	bfac      	ite	ge
 80080a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080a2:	81a3      	strhlt	r3, [r4, #12]
 80080a4:	bd10      	pop	{r4, pc}

080080a6 <__swrite>:
 80080a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080aa:	461f      	mov	r7, r3
 80080ac:	898b      	ldrh	r3, [r1, #12]
 80080ae:	05db      	lsls	r3, r3, #23
 80080b0:	4605      	mov	r5, r0
 80080b2:	460c      	mov	r4, r1
 80080b4:	4616      	mov	r6, r2
 80080b6:	d505      	bpl.n	80080c4 <__swrite+0x1e>
 80080b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080bc:	2302      	movs	r3, #2
 80080be:	2200      	movs	r2, #0
 80080c0:	f000 f8d4 	bl	800826c <_lseek_r>
 80080c4:	89a3      	ldrh	r3, [r4, #12]
 80080c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080ce:	81a3      	strh	r3, [r4, #12]
 80080d0:	4632      	mov	r2, r6
 80080d2:	463b      	mov	r3, r7
 80080d4:	4628      	mov	r0, r5
 80080d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080da:	f000 b8eb 	b.w	80082b4 <_write_r>

080080de <__sseek>:
 80080de:	b510      	push	{r4, lr}
 80080e0:	460c      	mov	r4, r1
 80080e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080e6:	f000 f8c1 	bl	800826c <_lseek_r>
 80080ea:	1c43      	adds	r3, r0, #1
 80080ec:	89a3      	ldrh	r3, [r4, #12]
 80080ee:	bf15      	itete	ne
 80080f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80080f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80080f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80080fa:	81a3      	strheq	r3, [r4, #12]
 80080fc:	bf18      	it	ne
 80080fe:	81a3      	strhne	r3, [r4, #12]
 8008100:	bd10      	pop	{r4, pc}

08008102 <__sclose>:
 8008102:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008106:	f000 b8a1 	b.w	800824c <_close_r>

0800810a <__swbuf_r>:
 800810a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800810c:	460e      	mov	r6, r1
 800810e:	4614      	mov	r4, r2
 8008110:	4605      	mov	r5, r0
 8008112:	b118      	cbz	r0, 800811c <__swbuf_r+0x12>
 8008114:	6a03      	ldr	r3, [r0, #32]
 8008116:	b90b      	cbnz	r3, 800811c <__swbuf_r+0x12>
 8008118:	f7ff fec8 	bl	8007eac <__sinit>
 800811c:	69a3      	ldr	r3, [r4, #24]
 800811e:	60a3      	str	r3, [r4, #8]
 8008120:	89a3      	ldrh	r3, [r4, #12]
 8008122:	071a      	lsls	r2, r3, #28
 8008124:	d501      	bpl.n	800812a <__swbuf_r+0x20>
 8008126:	6923      	ldr	r3, [r4, #16]
 8008128:	b943      	cbnz	r3, 800813c <__swbuf_r+0x32>
 800812a:	4621      	mov	r1, r4
 800812c:	4628      	mov	r0, r5
 800812e:	f000 f82b 	bl	8008188 <__swsetup_r>
 8008132:	b118      	cbz	r0, 800813c <__swbuf_r+0x32>
 8008134:	f04f 37ff 	mov.w	r7, #4294967295
 8008138:	4638      	mov	r0, r7
 800813a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800813c:	6823      	ldr	r3, [r4, #0]
 800813e:	6922      	ldr	r2, [r4, #16]
 8008140:	1a98      	subs	r0, r3, r2
 8008142:	6963      	ldr	r3, [r4, #20]
 8008144:	b2f6      	uxtb	r6, r6
 8008146:	4283      	cmp	r3, r0
 8008148:	4637      	mov	r7, r6
 800814a:	dc05      	bgt.n	8008158 <__swbuf_r+0x4e>
 800814c:	4621      	mov	r1, r4
 800814e:	4628      	mov	r0, r5
 8008150:	f001 fee2 	bl	8009f18 <_fflush_r>
 8008154:	2800      	cmp	r0, #0
 8008156:	d1ed      	bne.n	8008134 <__swbuf_r+0x2a>
 8008158:	68a3      	ldr	r3, [r4, #8]
 800815a:	3b01      	subs	r3, #1
 800815c:	60a3      	str	r3, [r4, #8]
 800815e:	6823      	ldr	r3, [r4, #0]
 8008160:	1c5a      	adds	r2, r3, #1
 8008162:	6022      	str	r2, [r4, #0]
 8008164:	701e      	strb	r6, [r3, #0]
 8008166:	6962      	ldr	r2, [r4, #20]
 8008168:	1c43      	adds	r3, r0, #1
 800816a:	429a      	cmp	r2, r3
 800816c:	d004      	beq.n	8008178 <__swbuf_r+0x6e>
 800816e:	89a3      	ldrh	r3, [r4, #12]
 8008170:	07db      	lsls	r3, r3, #31
 8008172:	d5e1      	bpl.n	8008138 <__swbuf_r+0x2e>
 8008174:	2e0a      	cmp	r6, #10
 8008176:	d1df      	bne.n	8008138 <__swbuf_r+0x2e>
 8008178:	4621      	mov	r1, r4
 800817a:	4628      	mov	r0, r5
 800817c:	f001 fecc 	bl	8009f18 <_fflush_r>
 8008180:	2800      	cmp	r0, #0
 8008182:	d0d9      	beq.n	8008138 <__swbuf_r+0x2e>
 8008184:	e7d6      	b.n	8008134 <__swbuf_r+0x2a>
	...

08008188 <__swsetup_r>:
 8008188:	b538      	push	{r3, r4, r5, lr}
 800818a:	4b29      	ldr	r3, [pc, #164]	@ (8008230 <__swsetup_r+0xa8>)
 800818c:	4605      	mov	r5, r0
 800818e:	6818      	ldr	r0, [r3, #0]
 8008190:	460c      	mov	r4, r1
 8008192:	b118      	cbz	r0, 800819c <__swsetup_r+0x14>
 8008194:	6a03      	ldr	r3, [r0, #32]
 8008196:	b90b      	cbnz	r3, 800819c <__swsetup_r+0x14>
 8008198:	f7ff fe88 	bl	8007eac <__sinit>
 800819c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081a0:	0719      	lsls	r1, r3, #28
 80081a2:	d422      	bmi.n	80081ea <__swsetup_r+0x62>
 80081a4:	06da      	lsls	r2, r3, #27
 80081a6:	d407      	bmi.n	80081b8 <__swsetup_r+0x30>
 80081a8:	2209      	movs	r2, #9
 80081aa:	602a      	str	r2, [r5, #0]
 80081ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081b0:	81a3      	strh	r3, [r4, #12]
 80081b2:	f04f 30ff 	mov.w	r0, #4294967295
 80081b6:	e033      	b.n	8008220 <__swsetup_r+0x98>
 80081b8:	0758      	lsls	r0, r3, #29
 80081ba:	d512      	bpl.n	80081e2 <__swsetup_r+0x5a>
 80081bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081be:	b141      	cbz	r1, 80081d2 <__swsetup_r+0x4a>
 80081c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081c4:	4299      	cmp	r1, r3
 80081c6:	d002      	beq.n	80081ce <__swsetup_r+0x46>
 80081c8:	4628      	mov	r0, r5
 80081ca:	f000 ff0d 	bl	8008fe8 <_free_r>
 80081ce:	2300      	movs	r3, #0
 80081d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80081d2:	89a3      	ldrh	r3, [r4, #12]
 80081d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80081d8:	81a3      	strh	r3, [r4, #12]
 80081da:	2300      	movs	r3, #0
 80081dc:	6063      	str	r3, [r4, #4]
 80081de:	6923      	ldr	r3, [r4, #16]
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	89a3      	ldrh	r3, [r4, #12]
 80081e4:	f043 0308 	orr.w	r3, r3, #8
 80081e8:	81a3      	strh	r3, [r4, #12]
 80081ea:	6923      	ldr	r3, [r4, #16]
 80081ec:	b94b      	cbnz	r3, 8008202 <__swsetup_r+0x7a>
 80081ee:	89a3      	ldrh	r3, [r4, #12]
 80081f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80081f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081f8:	d003      	beq.n	8008202 <__swsetup_r+0x7a>
 80081fa:	4621      	mov	r1, r4
 80081fc:	4628      	mov	r0, r5
 80081fe:	f001 fed9 	bl	8009fb4 <__smakebuf_r>
 8008202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008206:	f013 0201 	ands.w	r2, r3, #1
 800820a:	d00a      	beq.n	8008222 <__swsetup_r+0x9a>
 800820c:	2200      	movs	r2, #0
 800820e:	60a2      	str	r2, [r4, #8]
 8008210:	6962      	ldr	r2, [r4, #20]
 8008212:	4252      	negs	r2, r2
 8008214:	61a2      	str	r2, [r4, #24]
 8008216:	6922      	ldr	r2, [r4, #16]
 8008218:	b942      	cbnz	r2, 800822c <__swsetup_r+0xa4>
 800821a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800821e:	d1c5      	bne.n	80081ac <__swsetup_r+0x24>
 8008220:	bd38      	pop	{r3, r4, r5, pc}
 8008222:	0799      	lsls	r1, r3, #30
 8008224:	bf58      	it	pl
 8008226:	6962      	ldrpl	r2, [r4, #20]
 8008228:	60a2      	str	r2, [r4, #8]
 800822a:	e7f4      	b.n	8008216 <__swsetup_r+0x8e>
 800822c:	2000      	movs	r0, #0
 800822e:	e7f7      	b.n	8008220 <__swsetup_r+0x98>
 8008230:	2000001c 	.word	0x2000001c

08008234 <memset>:
 8008234:	4402      	add	r2, r0
 8008236:	4603      	mov	r3, r0
 8008238:	4293      	cmp	r3, r2
 800823a:	d100      	bne.n	800823e <memset+0xa>
 800823c:	4770      	bx	lr
 800823e:	f803 1b01 	strb.w	r1, [r3], #1
 8008242:	e7f9      	b.n	8008238 <memset+0x4>

08008244 <_localeconv_r>:
 8008244:	4800      	ldr	r0, [pc, #0]	@ (8008248 <_localeconv_r+0x4>)
 8008246:	4770      	bx	lr
 8008248:	2000015c 	.word	0x2000015c

0800824c <_close_r>:
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	4d06      	ldr	r5, [pc, #24]	@ (8008268 <_close_r+0x1c>)
 8008250:	2300      	movs	r3, #0
 8008252:	4604      	mov	r4, r0
 8008254:	4608      	mov	r0, r1
 8008256:	602b      	str	r3, [r5, #0]
 8008258:	f7fb f996 	bl	8003588 <_close>
 800825c:	1c43      	adds	r3, r0, #1
 800825e:	d102      	bne.n	8008266 <_close_r+0x1a>
 8008260:	682b      	ldr	r3, [r5, #0]
 8008262:	b103      	cbz	r3, 8008266 <_close_r+0x1a>
 8008264:	6023      	str	r3, [r4, #0]
 8008266:	bd38      	pop	{r3, r4, r5, pc}
 8008268:	20000660 	.word	0x20000660

0800826c <_lseek_r>:
 800826c:	b538      	push	{r3, r4, r5, lr}
 800826e:	4d07      	ldr	r5, [pc, #28]	@ (800828c <_lseek_r+0x20>)
 8008270:	4604      	mov	r4, r0
 8008272:	4608      	mov	r0, r1
 8008274:	4611      	mov	r1, r2
 8008276:	2200      	movs	r2, #0
 8008278:	602a      	str	r2, [r5, #0]
 800827a:	461a      	mov	r2, r3
 800827c:	f7fb f9ab 	bl	80035d6 <_lseek>
 8008280:	1c43      	adds	r3, r0, #1
 8008282:	d102      	bne.n	800828a <_lseek_r+0x1e>
 8008284:	682b      	ldr	r3, [r5, #0]
 8008286:	b103      	cbz	r3, 800828a <_lseek_r+0x1e>
 8008288:	6023      	str	r3, [r4, #0]
 800828a:	bd38      	pop	{r3, r4, r5, pc}
 800828c:	20000660 	.word	0x20000660

08008290 <_read_r>:
 8008290:	b538      	push	{r3, r4, r5, lr}
 8008292:	4d07      	ldr	r5, [pc, #28]	@ (80082b0 <_read_r+0x20>)
 8008294:	4604      	mov	r4, r0
 8008296:	4608      	mov	r0, r1
 8008298:	4611      	mov	r1, r2
 800829a:	2200      	movs	r2, #0
 800829c:	602a      	str	r2, [r5, #0]
 800829e:	461a      	mov	r2, r3
 80082a0:	f7fb f939 	bl	8003516 <_read>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	d102      	bne.n	80082ae <_read_r+0x1e>
 80082a8:	682b      	ldr	r3, [r5, #0]
 80082aa:	b103      	cbz	r3, 80082ae <_read_r+0x1e>
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	bd38      	pop	{r3, r4, r5, pc}
 80082b0:	20000660 	.word	0x20000660

080082b4 <_write_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4d07      	ldr	r5, [pc, #28]	@ (80082d4 <_write_r+0x20>)
 80082b8:	4604      	mov	r4, r0
 80082ba:	4608      	mov	r0, r1
 80082bc:	4611      	mov	r1, r2
 80082be:	2200      	movs	r2, #0
 80082c0:	602a      	str	r2, [r5, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	f7fb f944 	bl	8003550 <_write>
 80082c8:	1c43      	adds	r3, r0, #1
 80082ca:	d102      	bne.n	80082d2 <_write_r+0x1e>
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	b103      	cbz	r3, 80082d2 <_write_r+0x1e>
 80082d0:	6023      	str	r3, [r4, #0]
 80082d2:	bd38      	pop	{r3, r4, r5, pc}
 80082d4:	20000660 	.word	0x20000660

080082d8 <__errno>:
 80082d8:	4b01      	ldr	r3, [pc, #4]	@ (80082e0 <__errno+0x8>)
 80082da:	6818      	ldr	r0, [r3, #0]
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	2000001c 	.word	0x2000001c

080082e4 <__libc_init_array>:
 80082e4:	b570      	push	{r4, r5, r6, lr}
 80082e6:	4d0d      	ldr	r5, [pc, #52]	@ (800831c <__libc_init_array+0x38>)
 80082e8:	4c0d      	ldr	r4, [pc, #52]	@ (8008320 <__libc_init_array+0x3c>)
 80082ea:	1b64      	subs	r4, r4, r5
 80082ec:	10a4      	asrs	r4, r4, #2
 80082ee:	2600      	movs	r6, #0
 80082f0:	42a6      	cmp	r6, r4
 80082f2:	d109      	bne.n	8008308 <__libc_init_array+0x24>
 80082f4:	4d0b      	ldr	r5, [pc, #44]	@ (8008324 <__libc_init_array+0x40>)
 80082f6:	4c0c      	ldr	r4, [pc, #48]	@ (8008328 <__libc_init_array+0x44>)
 80082f8:	f001 ffd8 	bl	800a2ac <_init>
 80082fc:	1b64      	subs	r4, r4, r5
 80082fe:	10a4      	asrs	r4, r4, #2
 8008300:	2600      	movs	r6, #0
 8008302:	42a6      	cmp	r6, r4
 8008304:	d105      	bne.n	8008312 <__libc_init_array+0x2e>
 8008306:	bd70      	pop	{r4, r5, r6, pc}
 8008308:	f855 3b04 	ldr.w	r3, [r5], #4
 800830c:	4798      	blx	r3
 800830e:	3601      	adds	r6, #1
 8008310:	e7ee      	b.n	80082f0 <__libc_init_array+0xc>
 8008312:	f855 3b04 	ldr.w	r3, [r5], #4
 8008316:	4798      	blx	r3
 8008318:	3601      	adds	r6, #1
 800831a:	e7f2      	b.n	8008302 <__libc_init_array+0x1e>
 800831c:	0800a99c 	.word	0x0800a99c
 8008320:	0800a99c 	.word	0x0800a99c
 8008324:	0800a99c 	.word	0x0800a99c
 8008328:	0800a9a0 	.word	0x0800a9a0

0800832c <__retarget_lock_init_recursive>:
 800832c:	4770      	bx	lr

0800832e <__retarget_lock_acquire_recursive>:
 800832e:	4770      	bx	lr

08008330 <__retarget_lock_release_recursive>:
 8008330:	4770      	bx	lr

08008332 <quorem>:
 8008332:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008336:	6903      	ldr	r3, [r0, #16]
 8008338:	690c      	ldr	r4, [r1, #16]
 800833a:	42a3      	cmp	r3, r4
 800833c:	4607      	mov	r7, r0
 800833e:	db7e      	blt.n	800843e <quorem+0x10c>
 8008340:	3c01      	subs	r4, #1
 8008342:	f101 0814 	add.w	r8, r1, #20
 8008346:	00a3      	lsls	r3, r4, #2
 8008348:	f100 0514 	add.w	r5, r0, #20
 800834c:	9300      	str	r3, [sp, #0]
 800834e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008352:	9301      	str	r3, [sp, #4]
 8008354:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008358:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800835c:	3301      	adds	r3, #1
 800835e:	429a      	cmp	r2, r3
 8008360:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008364:	fbb2 f6f3 	udiv	r6, r2, r3
 8008368:	d32e      	bcc.n	80083c8 <quorem+0x96>
 800836a:	f04f 0a00 	mov.w	sl, #0
 800836e:	46c4      	mov	ip, r8
 8008370:	46ae      	mov	lr, r5
 8008372:	46d3      	mov	fp, sl
 8008374:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008378:	b298      	uxth	r0, r3
 800837a:	fb06 a000 	mla	r0, r6, r0, sl
 800837e:	0c02      	lsrs	r2, r0, #16
 8008380:	0c1b      	lsrs	r3, r3, #16
 8008382:	fb06 2303 	mla	r3, r6, r3, r2
 8008386:	f8de 2000 	ldr.w	r2, [lr]
 800838a:	b280      	uxth	r0, r0
 800838c:	b292      	uxth	r2, r2
 800838e:	1a12      	subs	r2, r2, r0
 8008390:	445a      	add	r2, fp
 8008392:	f8de 0000 	ldr.w	r0, [lr]
 8008396:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800839a:	b29b      	uxth	r3, r3
 800839c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80083a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80083a4:	b292      	uxth	r2, r2
 80083a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80083aa:	45e1      	cmp	r9, ip
 80083ac:	f84e 2b04 	str.w	r2, [lr], #4
 80083b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80083b4:	d2de      	bcs.n	8008374 <quorem+0x42>
 80083b6:	9b00      	ldr	r3, [sp, #0]
 80083b8:	58eb      	ldr	r3, [r5, r3]
 80083ba:	b92b      	cbnz	r3, 80083c8 <quorem+0x96>
 80083bc:	9b01      	ldr	r3, [sp, #4]
 80083be:	3b04      	subs	r3, #4
 80083c0:	429d      	cmp	r5, r3
 80083c2:	461a      	mov	r2, r3
 80083c4:	d32f      	bcc.n	8008426 <quorem+0xf4>
 80083c6:	613c      	str	r4, [r7, #16]
 80083c8:	4638      	mov	r0, r7
 80083ca:	f001 f97f 	bl	80096cc <__mcmp>
 80083ce:	2800      	cmp	r0, #0
 80083d0:	db25      	blt.n	800841e <quorem+0xec>
 80083d2:	4629      	mov	r1, r5
 80083d4:	2000      	movs	r0, #0
 80083d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80083da:	f8d1 c000 	ldr.w	ip, [r1]
 80083de:	fa1f fe82 	uxth.w	lr, r2
 80083e2:	fa1f f38c 	uxth.w	r3, ip
 80083e6:	eba3 030e 	sub.w	r3, r3, lr
 80083ea:	4403      	add	r3, r0
 80083ec:	0c12      	lsrs	r2, r2, #16
 80083ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80083f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083fc:	45c1      	cmp	r9, r8
 80083fe:	f841 3b04 	str.w	r3, [r1], #4
 8008402:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008406:	d2e6      	bcs.n	80083d6 <quorem+0xa4>
 8008408:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800840c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008410:	b922      	cbnz	r2, 800841c <quorem+0xea>
 8008412:	3b04      	subs	r3, #4
 8008414:	429d      	cmp	r5, r3
 8008416:	461a      	mov	r2, r3
 8008418:	d30b      	bcc.n	8008432 <quorem+0x100>
 800841a:	613c      	str	r4, [r7, #16]
 800841c:	3601      	adds	r6, #1
 800841e:	4630      	mov	r0, r6
 8008420:	b003      	add	sp, #12
 8008422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008426:	6812      	ldr	r2, [r2, #0]
 8008428:	3b04      	subs	r3, #4
 800842a:	2a00      	cmp	r2, #0
 800842c:	d1cb      	bne.n	80083c6 <quorem+0x94>
 800842e:	3c01      	subs	r4, #1
 8008430:	e7c6      	b.n	80083c0 <quorem+0x8e>
 8008432:	6812      	ldr	r2, [r2, #0]
 8008434:	3b04      	subs	r3, #4
 8008436:	2a00      	cmp	r2, #0
 8008438:	d1ef      	bne.n	800841a <quorem+0xe8>
 800843a:	3c01      	subs	r4, #1
 800843c:	e7ea      	b.n	8008414 <quorem+0xe2>
 800843e:	2000      	movs	r0, #0
 8008440:	e7ee      	b.n	8008420 <quorem+0xee>
 8008442:	0000      	movs	r0, r0
 8008444:	0000      	movs	r0, r0
	...

08008448 <_dtoa_r>:
 8008448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800844c:	69c7      	ldr	r7, [r0, #28]
 800844e:	b097      	sub	sp, #92	@ 0x5c
 8008450:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008454:	ec55 4b10 	vmov	r4, r5, d0
 8008458:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800845a:	9107      	str	r1, [sp, #28]
 800845c:	4681      	mov	r9, r0
 800845e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008460:	9311      	str	r3, [sp, #68]	@ 0x44
 8008462:	b97f      	cbnz	r7, 8008484 <_dtoa_r+0x3c>
 8008464:	2010      	movs	r0, #16
 8008466:	f000 fe09 	bl	800907c <malloc>
 800846a:	4602      	mov	r2, r0
 800846c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008470:	b920      	cbnz	r0, 800847c <_dtoa_r+0x34>
 8008472:	4ba9      	ldr	r3, [pc, #676]	@ (8008718 <_dtoa_r+0x2d0>)
 8008474:	21ef      	movs	r1, #239	@ 0xef
 8008476:	48a9      	ldr	r0, [pc, #676]	@ (800871c <_dtoa_r+0x2d4>)
 8008478:	f001 fe32 	bl	800a0e0 <__assert_func>
 800847c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008480:	6007      	str	r7, [r0, #0]
 8008482:	60c7      	str	r7, [r0, #12]
 8008484:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008488:	6819      	ldr	r1, [r3, #0]
 800848a:	b159      	cbz	r1, 80084a4 <_dtoa_r+0x5c>
 800848c:	685a      	ldr	r2, [r3, #4]
 800848e:	604a      	str	r2, [r1, #4]
 8008490:	2301      	movs	r3, #1
 8008492:	4093      	lsls	r3, r2
 8008494:	608b      	str	r3, [r1, #8]
 8008496:	4648      	mov	r0, r9
 8008498:	f000 fee6 	bl	8009268 <_Bfree>
 800849c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80084a0:	2200      	movs	r2, #0
 80084a2:	601a      	str	r2, [r3, #0]
 80084a4:	1e2b      	subs	r3, r5, #0
 80084a6:	bfb9      	ittee	lt
 80084a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80084ac:	9305      	strlt	r3, [sp, #20]
 80084ae:	2300      	movge	r3, #0
 80084b0:	6033      	strge	r3, [r6, #0]
 80084b2:	9f05      	ldr	r7, [sp, #20]
 80084b4:	4b9a      	ldr	r3, [pc, #616]	@ (8008720 <_dtoa_r+0x2d8>)
 80084b6:	bfbc      	itt	lt
 80084b8:	2201      	movlt	r2, #1
 80084ba:	6032      	strlt	r2, [r6, #0]
 80084bc:	43bb      	bics	r3, r7
 80084be:	d112      	bne.n	80084e6 <_dtoa_r+0x9e>
 80084c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80084c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80084c6:	6013      	str	r3, [r2, #0]
 80084c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80084cc:	4323      	orrs	r3, r4
 80084ce:	f000 855a 	beq.w	8008f86 <_dtoa_r+0xb3e>
 80084d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80084d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008734 <_dtoa_r+0x2ec>
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f000 855c 	beq.w	8008f96 <_dtoa_r+0xb4e>
 80084de:	f10a 0303 	add.w	r3, sl, #3
 80084e2:	f000 bd56 	b.w	8008f92 <_dtoa_r+0xb4a>
 80084e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80084ea:	2200      	movs	r2, #0
 80084ec:	ec51 0b17 	vmov	r0, r1, d7
 80084f0:	2300      	movs	r3, #0
 80084f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80084f6:	f7f8 fae7 	bl	8000ac8 <__aeabi_dcmpeq>
 80084fa:	4680      	mov	r8, r0
 80084fc:	b158      	cbz	r0, 8008516 <_dtoa_r+0xce>
 80084fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008500:	2301      	movs	r3, #1
 8008502:	6013      	str	r3, [r2, #0]
 8008504:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008506:	b113      	cbz	r3, 800850e <_dtoa_r+0xc6>
 8008508:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800850a:	4b86      	ldr	r3, [pc, #536]	@ (8008724 <_dtoa_r+0x2dc>)
 800850c:	6013      	str	r3, [r2, #0]
 800850e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008738 <_dtoa_r+0x2f0>
 8008512:	f000 bd40 	b.w	8008f96 <_dtoa_r+0xb4e>
 8008516:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800851a:	aa14      	add	r2, sp, #80	@ 0x50
 800851c:	a915      	add	r1, sp, #84	@ 0x54
 800851e:	4648      	mov	r0, r9
 8008520:	f001 f984 	bl	800982c <__d2b>
 8008524:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008528:	9002      	str	r0, [sp, #8]
 800852a:	2e00      	cmp	r6, #0
 800852c:	d078      	beq.n	8008620 <_dtoa_r+0x1d8>
 800852e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008530:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008538:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800853c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008540:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008544:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008548:	4619      	mov	r1, r3
 800854a:	2200      	movs	r2, #0
 800854c:	4b76      	ldr	r3, [pc, #472]	@ (8008728 <_dtoa_r+0x2e0>)
 800854e:	f7f7 fe9b 	bl	8000288 <__aeabi_dsub>
 8008552:	a36b      	add	r3, pc, #428	@ (adr r3, 8008700 <_dtoa_r+0x2b8>)
 8008554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008558:	f7f8 f84e 	bl	80005f8 <__aeabi_dmul>
 800855c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008708 <_dtoa_r+0x2c0>)
 800855e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008562:	f7f7 fe93 	bl	800028c <__adddf3>
 8008566:	4604      	mov	r4, r0
 8008568:	4630      	mov	r0, r6
 800856a:	460d      	mov	r5, r1
 800856c:	f7f7 ffda 	bl	8000524 <__aeabi_i2d>
 8008570:	a367      	add	r3, pc, #412	@ (adr r3, 8008710 <_dtoa_r+0x2c8>)
 8008572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008576:	f7f8 f83f 	bl	80005f8 <__aeabi_dmul>
 800857a:	4602      	mov	r2, r0
 800857c:	460b      	mov	r3, r1
 800857e:	4620      	mov	r0, r4
 8008580:	4629      	mov	r1, r5
 8008582:	f7f7 fe83 	bl	800028c <__adddf3>
 8008586:	4604      	mov	r4, r0
 8008588:	460d      	mov	r5, r1
 800858a:	f7f8 fae5 	bl	8000b58 <__aeabi_d2iz>
 800858e:	2200      	movs	r2, #0
 8008590:	4607      	mov	r7, r0
 8008592:	2300      	movs	r3, #0
 8008594:	4620      	mov	r0, r4
 8008596:	4629      	mov	r1, r5
 8008598:	f7f8 faa0 	bl	8000adc <__aeabi_dcmplt>
 800859c:	b140      	cbz	r0, 80085b0 <_dtoa_r+0x168>
 800859e:	4638      	mov	r0, r7
 80085a0:	f7f7 ffc0 	bl	8000524 <__aeabi_i2d>
 80085a4:	4622      	mov	r2, r4
 80085a6:	462b      	mov	r3, r5
 80085a8:	f7f8 fa8e 	bl	8000ac8 <__aeabi_dcmpeq>
 80085ac:	b900      	cbnz	r0, 80085b0 <_dtoa_r+0x168>
 80085ae:	3f01      	subs	r7, #1
 80085b0:	2f16      	cmp	r7, #22
 80085b2:	d852      	bhi.n	800865a <_dtoa_r+0x212>
 80085b4:	4b5d      	ldr	r3, [pc, #372]	@ (800872c <_dtoa_r+0x2e4>)
 80085b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80085c2:	f7f8 fa8b 	bl	8000adc <__aeabi_dcmplt>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d049      	beq.n	800865e <_dtoa_r+0x216>
 80085ca:	3f01      	subs	r7, #1
 80085cc:	2300      	movs	r3, #0
 80085ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80085d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80085d2:	1b9b      	subs	r3, r3, r6
 80085d4:	1e5a      	subs	r2, r3, #1
 80085d6:	bf45      	ittet	mi
 80085d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80085dc:	9300      	strmi	r3, [sp, #0]
 80085de:	2300      	movpl	r3, #0
 80085e0:	2300      	movmi	r3, #0
 80085e2:	9206      	str	r2, [sp, #24]
 80085e4:	bf54      	ite	pl
 80085e6:	9300      	strpl	r3, [sp, #0]
 80085e8:	9306      	strmi	r3, [sp, #24]
 80085ea:	2f00      	cmp	r7, #0
 80085ec:	db39      	blt.n	8008662 <_dtoa_r+0x21a>
 80085ee:	9b06      	ldr	r3, [sp, #24]
 80085f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80085f2:	443b      	add	r3, r7
 80085f4:	9306      	str	r3, [sp, #24]
 80085f6:	2300      	movs	r3, #0
 80085f8:	9308      	str	r3, [sp, #32]
 80085fa:	9b07      	ldr	r3, [sp, #28]
 80085fc:	2b09      	cmp	r3, #9
 80085fe:	d863      	bhi.n	80086c8 <_dtoa_r+0x280>
 8008600:	2b05      	cmp	r3, #5
 8008602:	bfc4      	itt	gt
 8008604:	3b04      	subgt	r3, #4
 8008606:	9307      	strgt	r3, [sp, #28]
 8008608:	9b07      	ldr	r3, [sp, #28]
 800860a:	f1a3 0302 	sub.w	r3, r3, #2
 800860e:	bfcc      	ite	gt
 8008610:	2400      	movgt	r4, #0
 8008612:	2401      	movle	r4, #1
 8008614:	2b03      	cmp	r3, #3
 8008616:	d863      	bhi.n	80086e0 <_dtoa_r+0x298>
 8008618:	e8df f003 	tbb	[pc, r3]
 800861c:	2b375452 	.word	0x2b375452
 8008620:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008624:	441e      	add	r6, r3
 8008626:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800862a:	2b20      	cmp	r3, #32
 800862c:	bfc1      	itttt	gt
 800862e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008632:	409f      	lslgt	r7, r3
 8008634:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008638:	fa24 f303 	lsrgt.w	r3, r4, r3
 800863c:	bfd6      	itet	le
 800863e:	f1c3 0320 	rsble	r3, r3, #32
 8008642:	ea47 0003 	orrgt.w	r0, r7, r3
 8008646:	fa04 f003 	lslle.w	r0, r4, r3
 800864a:	f7f7 ff5b 	bl	8000504 <__aeabi_ui2d>
 800864e:	2201      	movs	r2, #1
 8008650:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008654:	3e01      	subs	r6, #1
 8008656:	9212      	str	r2, [sp, #72]	@ 0x48
 8008658:	e776      	b.n	8008548 <_dtoa_r+0x100>
 800865a:	2301      	movs	r3, #1
 800865c:	e7b7      	b.n	80085ce <_dtoa_r+0x186>
 800865e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008660:	e7b6      	b.n	80085d0 <_dtoa_r+0x188>
 8008662:	9b00      	ldr	r3, [sp, #0]
 8008664:	1bdb      	subs	r3, r3, r7
 8008666:	9300      	str	r3, [sp, #0]
 8008668:	427b      	negs	r3, r7
 800866a:	9308      	str	r3, [sp, #32]
 800866c:	2300      	movs	r3, #0
 800866e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008670:	e7c3      	b.n	80085fa <_dtoa_r+0x1b2>
 8008672:	2301      	movs	r3, #1
 8008674:	9309      	str	r3, [sp, #36]	@ 0x24
 8008676:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008678:	eb07 0b03 	add.w	fp, r7, r3
 800867c:	f10b 0301 	add.w	r3, fp, #1
 8008680:	2b01      	cmp	r3, #1
 8008682:	9303      	str	r3, [sp, #12]
 8008684:	bfb8      	it	lt
 8008686:	2301      	movlt	r3, #1
 8008688:	e006      	b.n	8008698 <_dtoa_r+0x250>
 800868a:	2301      	movs	r3, #1
 800868c:	9309      	str	r3, [sp, #36]	@ 0x24
 800868e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008690:	2b00      	cmp	r3, #0
 8008692:	dd28      	ble.n	80086e6 <_dtoa_r+0x29e>
 8008694:	469b      	mov	fp, r3
 8008696:	9303      	str	r3, [sp, #12]
 8008698:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800869c:	2100      	movs	r1, #0
 800869e:	2204      	movs	r2, #4
 80086a0:	f102 0514 	add.w	r5, r2, #20
 80086a4:	429d      	cmp	r5, r3
 80086a6:	d926      	bls.n	80086f6 <_dtoa_r+0x2ae>
 80086a8:	6041      	str	r1, [r0, #4]
 80086aa:	4648      	mov	r0, r9
 80086ac:	f000 fd9c 	bl	80091e8 <_Balloc>
 80086b0:	4682      	mov	sl, r0
 80086b2:	2800      	cmp	r0, #0
 80086b4:	d142      	bne.n	800873c <_dtoa_r+0x2f4>
 80086b6:	4b1e      	ldr	r3, [pc, #120]	@ (8008730 <_dtoa_r+0x2e8>)
 80086b8:	4602      	mov	r2, r0
 80086ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80086be:	e6da      	b.n	8008476 <_dtoa_r+0x2e>
 80086c0:	2300      	movs	r3, #0
 80086c2:	e7e3      	b.n	800868c <_dtoa_r+0x244>
 80086c4:	2300      	movs	r3, #0
 80086c6:	e7d5      	b.n	8008674 <_dtoa_r+0x22c>
 80086c8:	2401      	movs	r4, #1
 80086ca:	2300      	movs	r3, #0
 80086cc:	9307      	str	r3, [sp, #28]
 80086ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80086d0:	f04f 3bff 	mov.w	fp, #4294967295
 80086d4:	2200      	movs	r2, #0
 80086d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80086da:	2312      	movs	r3, #18
 80086dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80086de:	e7db      	b.n	8008698 <_dtoa_r+0x250>
 80086e0:	2301      	movs	r3, #1
 80086e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80086e4:	e7f4      	b.n	80086d0 <_dtoa_r+0x288>
 80086e6:	f04f 0b01 	mov.w	fp, #1
 80086ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80086ee:	465b      	mov	r3, fp
 80086f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80086f4:	e7d0      	b.n	8008698 <_dtoa_r+0x250>
 80086f6:	3101      	adds	r1, #1
 80086f8:	0052      	lsls	r2, r2, #1
 80086fa:	e7d1      	b.n	80086a0 <_dtoa_r+0x258>
 80086fc:	f3af 8000 	nop.w
 8008700:	636f4361 	.word	0x636f4361
 8008704:	3fd287a7 	.word	0x3fd287a7
 8008708:	8b60c8b3 	.word	0x8b60c8b3
 800870c:	3fc68a28 	.word	0x3fc68a28
 8008710:	509f79fb 	.word	0x509f79fb
 8008714:	3fd34413 	.word	0x3fd34413
 8008718:	0800a661 	.word	0x0800a661
 800871c:	0800a678 	.word	0x0800a678
 8008720:	7ff00000 	.word	0x7ff00000
 8008724:	0800a631 	.word	0x0800a631
 8008728:	3ff80000 	.word	0x3ff80000
 800872c:	0800a7c8 	.word	0x0800a7c8
 8008730:	0800a6d0 	.word	0x0800a6d0
 8008734:	0800a65d 	.word	0x0800a65d
 8008738:	0800a630 	.word	0x0800a630
 800873c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008740:	6018      	str	r0, [r3, #0]
 8008742:	9b03      	ldr	r3, [sp, #12]
 8008744:	2b0e      	cmp	r3, #14
 8008746:	f200 80a1 	bhi.w	800888c <_dtoa_r+0x444>
 800874a:	2c00      	cmp	r4, #0
 800874c:	f000 809e 	beq.w	800888c <_dtoa_r+0x444>
 8008750:	2f00      	cmp	r7, #0
 8008752:	dd33      	ble.n	80087bc <_dtoa_r+0x374>
 8008754:	4b9c      	ldr	r3, [pc, #624]	@ (80089c8 <_dtoa_r+0x580>)
 8008756:	f007 020f 	and.w	r2, r7, #15
 800875a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800875e:	ed93 7b00 	vldr	d7, [r3]
 8008762:	05f8      	lsls	r0, r7, #23
 8008764:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008768:	ea4f 1427 	mov.w	r4, r7, asr #4
 800876c:	d516      	bpl.n	800879c <_dtoa_r+0x354>
 800876e:	4b97      	ldr	r3, [pc, #604]	@ (80089cc <_dtoa_r+0x584>)
 8008770:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008774:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008778:	f7f8 f868 	bl	800084c <__aeabi_ddiv>
 800877c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008780:	f004 040f 	and.w	r4, r4, #15
 8008784:	2603      	movs	r6, #3
 8008786:	4d91      	ldr	r5, [pc, #580]	@ (80089cc <_dtoa_r+0x584>)
 8008788:	b954      	cbnz	r4, 80087a0 <_dtoa_r+0x358>
 800878a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800878e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008792:	f7f8 f85b 	bl	800084c <__aeabi_ddiv>
 8008796:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800879a:	e028      	b.n	80087ee <_dtoa_r+0x3a6>
 800879c:	2602      	movs	r6, #2
 800879e:	e7f2      	b.n	8008786 <_dtoa_r+0x33e>
 80087a0:	07e1      	lsls	r1, r4, #31
 80087a2:	d508      	bpl.n	80087b6 <_dtoa_r+0x36e>
 80087a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80087a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80087ac:	f7f7 ff24 	bl	80005f8 <__aeabi_dmul>
 80087b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80087b4:	3601      	adds	r6, #1
 80087b6:	1064      	asrs	r4, r4, #1
 80087b8:	3508      	adds	r5, #8
 80087ba:	e7e5      	b.n	8008788 <_dtoa_r+0x340>
 80087bc:	f000 80af 	beq.w	800891e <_dtoa_r+0x4d6>
 80087c0:	427c      	negs	r4, r7
 80087c2:	4b81      	ldr	r3, [pc, #516]	@ (80089c8 <_dtoa_r+0x580>)
 80087c4:	4d81      	ldr	r5, [pc, #516]	@ (80089cc <_dtoa_r+0x584>)
 80087c6:	f004 020f 	and.w	r2, r4, #15
 80087ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80087d6:	f7f7 ff0f 	bl	80005f8 <__aeabi_dmul>
 80087da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087de:	1124      	asrs	r4, r4, #4
 80087e0:	2300      	movs	r3, #0
 80087e2:	2602      	movs	r6, #2
 80087e4:	2c00      	cmp	r4, #0
 80087e6:	f040 808f 	bne.w	8008908 <_dtoa_r+0x4c0>
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1d3      	bne.n	8008796 <_dtoa_r+0x34e>
 80087ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80087f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f000 8094 	beq.w	8008922 <_dtoa_r+0x4da>
 80087fa:	4b75      	ldr	r3, [pc, #468]	@ (80089d0 <_dtoa_r+0x588>)
 80087fc:	2200      	movs	r2, #0
 80087fe:	4620      	mov	r0, r4
 8008800:	4629      	mov	r1, r5
 8008802:	f7f8 f96b 	bl	8000adc <__aeabi_dcmplt>
 8008806:	2800      	cmp	r0, #0
 8008808:	f000 808b 	beq.w	8008922 <_dtoa_r+0x4da>
 800880c:	9b03      	ldr	r3, [sp, #12]
 800880e:	2b00      	cmp	r3, #0
 8008810:	f000 8087 	beq.w	8008922 <_dtoa_r+0x4da>
 8008814:	f1bb 0f00 	cmp.w	fp, #0
 8008818:	dd34      	ble.n	8008884 <_dtoa_r+0x43c>
 800881a:	4620      	mov	r0, r4
 800881c:	4b6d      	ldr	r3, [pc, #436]	@ (80089d4 <_dtoa_r+0x58c>)
 800881e:	2200      	movs	r2, #0
 8008820:	4629      	mov	r1, r5
 8008822:	f7f7 fee9 	bl	80005f8 <__aeabi_dmul>
 8008826:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800882a:	f107 38ff 	add.w	r8, r7, #4294967295
 800882e:	3601      	adds	r6, #1
 8008830:	465c      	mov	r4, fp
 8008832:	4630      	mov	r0, r6
 8008834:	f7f7 fe76 	bl	8000524 <__aeabi_i2d>
 8008838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800883c:	f7f7 fedc 	bl	80005f8 <__aeabi_dmul>
 8008840:	4b65      	ldr	r3, [pc, #404]	@ (80089d8 <_dtoa_r+0x590>)
 8008842:	2200      	movs	r2, #0
 8008844:	f7f7 fd22 	bl	800028c <__adddf3>
 8008848:	4605      	mov	r5, r0
 800884a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800884e:	2c00      	cmp	r4, #0
 8008850:	d16a      	bne.n	8008928 <_dtoa_r+0x4e0>
 8008852:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008856:	4b61      	ldr	r3, [pc, #388]	@ (80089dc <_dtoa_r+0x594>)
 8008858:	2200      	movs	r2, #0
 800885a:	f7f7 fd15 	bl	8000288 <__aeabi_dsub>
 800885e:	4602      	mov	r2, r0
 8008860:	460b      	mov	r3, r1
 8008862:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008866:	462a      	mov	r2, r5
 8008868:	4633      	mov	r3, r6
 800886a:	f7f8 f955 	bl	8000b18 <__aeabi_dcmpgt>
 800886e:	2800      	cmp	r0, #0
 8008870:	f040 8298 	bne.w	8008da4 <_dtoa_r+0x95c>
 8008874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008878:	462a      	mov	r2, r5
 800887a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800887e:	f7f8 f92d 	bl	8000adc <__aeabi_dcmplt>
 8008882:	bb38      	cbnz	r0, 80088d4 <_dtoa_r+0x48c>
 8008884:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008888:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800888c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800888e:	2b00      	cmp	r3, #0
 8008890:	f2c0 8157 	blt.w	8008b42 <_dtoa_r+0x6fa>
 8008894:	2f0e      	cmp	r7, #14
 8008896:	f300 8154 	bgt.w	8008b42 <_dtoa_r+0x6fa>
 800889a:	4b4b      	ldr	r3, [pc, #300]	@ (80089c8 <_dtoa_r+0x580>)
 800889c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80088a0:	ed93 7b00 	vldr	d7, [r3]
 80088a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	ed8d 7b00 	vstr	d7, [sp]
 80088ac:	f280 80e5 	bge.w	8008a7a <_dtoa_r+0x632>
 80088b0:	9b03      	ldr	r3, [sp, #12]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f300 80e1 	bgt.w	8008a7a <_dtoa_r+0x632>
 80088b8:	d10c      	bne.n	80088d4 <_dtoa_r+0x48c>
 80088ba:	4b48      	ldr	r3, [pc, #288]	@ (80089dc <_dtoa_r+0x594>)
 80088bc:	2200      	movs	r2, #0
 80088be:	ec51 0b17 	vmov	r0, r1, d7
 80088c2:	f7f7 fe99 	bl	80005f8 <__aeabi_dmul>
 80088c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088ca:	f7f8 f91b 	bl	8000b04 <__aeabi_dcmpge>
 80088ce:	2800      	cmp	r0, #0
 80088d0:	f000 8266 	beq.w	8008da0 <_dtoa_r+0x958>
 80088d4:	2400      	movs	r4, #0
 80088d6:	4625      	mov	r5, r4
 80088d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088da:	4656      	mov	r6, sl
 80088dc:	ea6f 0803 	mvn.w	r8, r3
 80088e0:	2700      	movs	r7, #0
 80088e2:	4621      	mov	r1, r4
 80088e4:	4648      	mov	r0, r9
 80088e6:	f000 fcbf 	bl	8009268 <_Bfree>
 80088ea:	2d00      	cmp	r5, #0
 80088ec:	f000 80bd 	beq.w	8008a6a <_dtoa_r+0x622>
 80088f0:	b12f      	cbz	r7, 80088fe <_dtoa_r+0x4b6>
 80088f2:	42af      	cmp	r7, r5
 80088f4:	d003      	beq.n	80088fe <_dtoa_r+0x4b6>
 80088f6:	4639      	mov	r1, r7
 80088f8:	4648      	mov	r0, r9
 80088fa:	f000 fcb5 	bl	8009268 <_Bfree>
 80088fe:	4629      	mov	r1, r5
 8008900:	4648      	mov	r0, r9
 8008902:	f000 fcb1 	bl	8009268 <_Bfree>
 8008906:	e0b0      	b.n	8008a6a <_dtoa_r+0x622>
 8008908:	07e2      	lsls	r2, r4, #31
 800890a:	d505      	bpl.n	8008918 <_dtoa_r+0x4d0>
 800890c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008910:	f7f7 fe72 	bl	80005f8 <__aeabi_dmul>
 8008914:	3601      	adds	r6, #1
 8008916:	2301      	movs	r3, #1
 8008918:	1064      	asrs	r4, r4, #1
 800891a:	3508      	adds	r5, #8
 800891c:	e762      	b.n	80087e4 <_dtoa_r+0x39c>
 800891e:	2602      	movs	r6, #2
 8008920:	e765      	b.n	80087ee <_dtoa_r+0x3a6>
 8008922:	9c03      	ldr	r4, [sp, #12]
 8008924:	46b8      	mov	r8, r7
 8008926:	e784      	b.n	8008832 <_dtoa_r+0x3ea>
 8008928:	4b27      	ldr	r3, [pc, #156]	@ (80089c8 <_dtoa_r+0x580>)
 800892a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800892c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008930:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008934:	4454      	add	r4, sl
 8008936:	2900      	cmp	r1, #0
 8008938:	d054      	beq.n	80089e4 <_dtoa_r+0x59c>
 800893a:	4929      	ldr	r1, [pc, #164]	@ (80089e0 <_dtoa_r+0x598>)
 800893c:	2000      	movs	r0, #0
 800893e:	f7f7 ff85 	bl	800084c <__aeabi_ddiv>
 8008942:	4633      	mov	r3, r6
 8008944:	462a      	mov	r2, r5
 8008946:	f7f7 fc9f 	bl	8000288 <__aeabi_dsub>
 800894a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800894e:	4656      	mov	r6, sl
 8008950:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008954:	f7f8 f900 	bl	8000b58 <__aeabi_d2iz>
 8008958:	4605      	mov	r5, r0
 800895a:	f7f7 fde3 	bl	8000524 <__aeabi_i2d>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008966:	f7f7 fc8f 	bl	8000288 <__aeabi_dsub>
 800896a:	3530      	adds	r5, #48	@ 0x30
 800896c:	4602      	mov	r2, r0
 800896e:	460b      	mov	r3, r1
 8008970:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008974:	f806 5b01 	strb.w	r5, [r6], #1
 8008978:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800897c:	f7f8 f8ae 	bl	8000adc <__aeabi_dcmplt>
 8008980:	2800      	cmp	r0, #0
 8008982:	d172      	bne.n	8008a6a <_dtoa_r+0x622>
 8008984:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008988:	4911      	ldr	r1, [pc, #68]	@ (80089d0 <_dtoa_r+0x588>)
 800898a:	2000      	movs	r0, #0
 800898c:	f7f7 fc7c 	bl	8000288 <__aeabi_dsub>
 8008990:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008994:	f7f8 f8a2 	bl	8000adc <__aeabi_dcmplt>
 8008998:	2800      	cmp	r0, #0
 800899a:	f040 80b4 	bne.w	8008b06 <_dtoa_r+0x6be>
 800899e:	42a6      	cmp	r6, r4
 80089a0:	f43f af70 	beq.w	8008884 <_dtoa_r+0x43c>
 80089a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80089a8:	4b0a      	ldr	r3, [pc, #40]	@ (80089d4 <_dtoa_r+0x58c>)
 80089aa:	2200      	movs	r2, #0
 80089ac:	f7f7 fe24 	bl	80005f8 <__aeabi_dmul>
 80089b0:	4b08      	ldr	r3, [pc, #32]	@ (80089d4 <_dtoa_r+0x58c>)
 80089b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80089b6:	2200      	movs	r2, #0
 80089b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089bc:	f7f7 fe1c 	bl	80005f8 <__aeabi_dmul>
 80089c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80089c4:	e7c4      	b.n	8008950 <_dtoa_r+0x508>
 80089c6:	bf00      	nop
 80089c8:	0800a7c8 	.word	0x0800a7c8
 80089cc:	0800a7a0 	.word	0x0800a7a0
 80089d0:	3ff00000 	.word	0x3ff00000
 80089d4:	40240000 	.word	0x40240000
 80089d8:	401c0000 	.word	0x401c0000
 80089dc:	40140000 	.word	0x40140000
 80089e0:	3fe00000 	.word	0x3fe00000
 80089e4:	4631      	mov	r1, r6
 80089e6:	4628      	mov	r0, r5
 80089e8:	f7f7 fe06 	bl	80005f8 <__aeabi_dmul>
 80089ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80089f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80089f2:	4656      	mov	r6, sl
 80089f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089f8:	f7f8 f8ae 	bl	8000b58 <__aeabi_d2iz>
 80089fc:	4605      	mov	r5, r0
 80089fe:	f7f7 fd91 	bl	8000524 <__aeabi_i2d>
 8008a02:	4602      	mov	r2, r0
 8008a04:	460b      	mov	r3, r1
 8008a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a0a:	f7f7 fc3d 	bl	8000288 <__aeabi_dsub>
 8008a0e:	3530      	adds	r5, #48	@ 0x30
 8008a10:	f806 5b01 	strb.w	r5, [r6], #1
 8008a14:	4602      	mov	r2, r0
 8008a16:	460b      	mov	r3, r1
 8008a18:	42a6      	cmp	r6, r4
 8008a1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a1e:	f04f 0200 	mov.w	r2, #0
 8008a22:	d124      	bne.n	8008a6e <_dtoa_r+0x626>
 8008a24:	4baf      	ldr	r3, [pc, #700]	@ (8008ce4 <_dtoa_r+0x89c>)
 8008a26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008a2a:	f7f7 fc2f 	bl	800028c <__adddf3>
 8008a2e:	4602      	mov	r2, r0
 8008a30:	460b      	mov	r3, r1
 8008a32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a36:	f7f8 f86f 	bl	8000b18 <__aeabi_dcmpgt>
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d163      	bne.n	8008b06 <_dtoa_r+0x6be>
 8008a3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a42:	49a8      	ldr	r1, [pc, #672]	@ (8008ce4 <_dtoa_r+0x89c>)
 8008a44:	2000      	movs	r0, #0
 8008a46:	f7f7 fc1f 	bl	8000288 <__aeabi_dsub>
 8008a4a:	4602      	mov	r2, r0
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a52:	f7f8 f843 	bl	8000adc <__aeabi_dcmplt>
 8008a56:	2800      	cmp	r0, #0
 8008a58:	f43f af14 	beq.w	8008884 <_dtoa_r+0x43c>
 8008a5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008a5e:	1e73      	subs	r3, r6, #1
 8008a60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a66:	2b30      	cmp	r3, #48	@ 0x30
 8008a68:	d0f8      	beq.n	8008a5c <_dtoa_r+0x614>
 8008a6a:	4647      	mov	r7, r8
 8008a6c:	e03b      	b.n	8008ae6 <_dtoa_r+0x69e>
 8008a6e:	4b9e      	ldr	r3, [pc, #632]	@ (8008ce8 <_dtoa_r+0x8a0>)
 8008a70:	f7f7 fdc2 	bl	80005f8 <__aeabi_dmul>
 8008a74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a78:	e7bc      	b.n	80089f4 <_dtoa_r+0x5ac>
 8008a7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008a7e:	4656      	mov	r6, sl
 8008a80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a84:	4620      	mov	r0, r4
 8008a86:	4629      	mov	r1, r5
 8008a88:	f7f7 fee0 	bl	800084c <__aeabi_ddiv>
 8008a8c:	f7f8 f864 	bl	8000b58 <__aeabi_d2iz>
 8008a90:	4680      	mov	r8, r0
 8008a92:	f7f7 fd47 	bl	8000524 <__aeabi_i2d>
 8008a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a9a:	f7f7 fdad 	bl	80005f8 <__aeabi_dmul>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	460b      	mov	r3, r1
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008aaa:	f7f7 fbed 	bl	8000288 <__aeabi_dsub>
 8008aae:	f806 4b01 	strb.w	r4, [r6], #1
 8008ab2:	9d03      	ldr	r5, [sp, #12]
 8008ab4:	eba6 040a 	sub.w	r4, r6, sl
 8008ab8:	42a5      	cmp	r5, r4
 8008aba:	4602      	mov	r2, r0
 8008abc:	460b      	mov	r3, r1
 8008abe:	d133      	bne.n	8008b28 <_dtoa_r+0x6e0>
 8008ac0:	f7f7 fbe4 	bl	800028c <__adddf3>
 8008ac4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ac8:	4604      	mov	r4, r0
 8008aca:	460d      	mov	r5, r1
 8008acc:	f7f8 f824 	bl	8000b18 <__aeabi_dcmpgt>
 8008ad0:	b9c0      	cbnz	r0, 8008b04 <_dtoa_r+0x6bc>
 8008ad2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	4629      	mov	r1, r5
 8008ada:	f7f7 fff5 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ade:	b110      	cbz	r0, 8008ae6 <_dtoa_r+0x69e>
 8008ae0:	f018 0f01 	tst.w	r8, #1
 8008ae4:	d10e      	bne.n	8008b04 <_dtoa_r+0x6bc>
 8008ae6:	9902      	ldr	r1, [sp, #8]
 8008ae8:	4648      	mov	r0, r9
 8008aea:	f000 fbbd 	bl	8009268 <_Bfree>
 8008aee:	2300      	movs	r3, #0
 8008af0:	7033      	strb	r3, [r6, #0]
 8008af2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008af4:	3701      	adds	r7, #1
 8008af6:	601f      	str	r7, [r3, #0]
 8008af8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f000 824b 	beq.w	8008f96 <_dtoa_r+0xb4e>
 8008b00:	601e      	str	r6, [r3, #0]
 8008b02:	e248      	b.n	8008f96 <_dtoa_r+0xb4e>
 8008b04:	46b8      	mov	r8, r7
 8008b06:	4633      	mov	r3, r6
 8008b08:	461e      	mov	r6, r3
 8008b0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b0e:	2a39      	cmp	r2, #57	@ 0x39
 8008b10:	d106      	bne.n	8008b20 <_dtoa_r+0x6d8>
 8008b12:	459a      	cmp	sl, r3
 8008b14:	d1f8      	bne.n	8008b08 <_dtoa_r+0x6c0>
 8008b16:	2230      	movs	r2, #48	@ 0x30
 8008b18:	f108 0801 	add.w	r8, r8, #1
 8008b1c:	f88a 2000 	strb.w	r2, [sl]
 8008b20:	781a      	ldrb	r2, [r3, #0]
 8008b22:	3201      	adds	r2, #1
 8008b24:	701a      	strb	r2, [r3, #0]
 8008b26:	e7a0      	b.n	8008a6a <_dtoa_r+0x622>
 8008b28:	4b6f      	ldr	r3, [pc, #444]	@ (8008ce8 <_dtoa_r+0x8a0>)
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f7f7 fd64 	bl	80005f8 <__aeabi_dmul>
 8008b30:	2200      	movs	r2, #0
 8008b32:	2300      	movs	r3, #0
 8008b34:	4604      	mov	r4, r0
 8008b36:	460d      	mov	r5, r1
 8008b38:	f7f7 ffc6 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b3c:	2800      	cmp	r0, #0
 8008b3e:	d09f      	beq.n	8008a80 <_dtoa_r+0x638>
 8008b40:	e7d1      	b.n	8008ae6 <_dtoa_r+0x69e>
 8008b42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b44:	2a00      	cmp	r2, #0
 8008b46:	f000 80ea 	beq.w	8008d1e <_dtoa_r+0x8d6>
 8008b4a:	9a07      	ldr	r2, [sp, #28]
 8008b4c:	2a01      	cmp	r2, #1
 8008b4e:	f300 80cd 	bgt.w	8008cec <_dtoa_r+0x8a4>
 8008b52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008b54:	2a00      	cmp	r2, #0
 8008b56:	f000 80c1 	beq.w	8008cdc <_dtoa_r+0x894>
 8008b5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008b5e:	9c08      	ldr	r4, [sp, #32]
 8008b60:	9e00      	ldr	r6, [sp, #0]
 8008b62:	9a00      	ldr	r2, [sp, #0]
 8008b64:	441a      	add	r2, r3
 8008b66:	9200      	str	r2, [sp, #0]
 8008b68:	9a06      	ldr	r2, [sp, #24]
 8008b6a:	2101      	movs	r1, #1
 8008b6c:	441a      	add	r2, r3
 8008b6e:	4648      	mov	r0, r9
 8008b70:	9206      	str	r2, [sp, #24]
 8008b72:	f000 fc2d 	bl	80093d0 <__i2b>
 8008b76:	4605      	mov	r5, r0
 8008b78:	b166      	cbz	r6, 8008b94 <_dtoa_r+0x74c>
 8008b7a:	9b06      	ldr	r3, [sp, #24]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	dd09      	ble.n	8008b94 <_dtoa_r+0x74c>
 8008b80:	42b3      	cmp	r3, r6
 8008b82:	9a00      	ldr	r2, [sp, #0]
 8008b84:	bfa8      	it	ge
 8008b86:	4633      	movge	r3, r6
 8008b88:	1ad2      	subs	r2, r2, r3
 8008b8a:	9200      	str	r2, [sp, #0]
 8008b8c:	9a06      	ldr	r2, [sp, #24]
 8008b8e:	1af6      	subs	r6, r6, r3
 8008b90:	1ad3      	subs	r3, r2, r3
 8008b92:	9306      	str	r3, [sp, #24]
 8008b94:	9b08      	ldr	r3, [sp, #32]
 8008b96:	b30b      	cbz	r3, 8008bdc <_dtoa_r+0x794>
 8008b98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	f000 80c6 	beq.w	8008d2c <_dtoa_r+0x8e4>
 8008ba0:	2c00      	cmp	r4, #0
 8008ba2:	f000 80c0 	beq.w	8008d26 <_dtoa_r+0x8de>
 8008ba6:	4629      	mov	r1, r5
 8008ba8:	4622      	mov	r2, r4
 8008baa:	4648      	mov	r0, r9
 8008bac:	f000 fcc8 	bl	8009540 <__pow5mult>
 8008bb0:	9a02      	ldr	r2, [sp, #8]
 8008bb2:	4601      	mov	r1, r0
 8008bb4:	4605      	mov	r5, r0
 8008bb6:	4648      	mov	r0, r9
 8008bb8:	f000 fc20 	bl	80093fc <__multiply>
 8008bbc:	9902      	ldr	r1, [sp, #8]
 8008bbe:	4680      	mov	r8, r0
 8008bc0:	4648      	mov	r0, r9
 8008bc2:	f000 fb51 	bl	8009268 <_Bfree>
 8008bc6:	9b08      	ldr	r3, [sp, #32]
 8008bc8:	1b1b      	subs	r3, r3, r4
 8008bca:	9308      	str	r3, [sp, #32]
 8008bcc:	f000 80b1 	beq.w	8008d32 <_dtoa_r+0x8ea>
 8008bd0:	9a08      	ldr	r2, [sp, #32]
 8008bd2:	4641      	mov	r1, r8
 8008bd4:	4648      	mov	r0, r9
 8008bd6:	f000 fcb3 	bl	8009540 <__pow5mult>
 8008bda:	9002      	str	r0, [sp, #8]
 8008bdc:	2101      	movs	r1, #1
 8008bde:	4648      	mov	r0, r9
 8008be0:	f000 fbf6 	bl	80093d0 <__i2b>
 8008be4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008be6:	4604      	mov	r4, r0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f000 81d8 	beq.w	8008f9e <_dtoa_r+0xb56>
 8008bee:	461a      	mov	r2, r3
 8008bf0:	4601      	mov	r1, r0
 8008bf2:	4648      	mov	r0, r9
 8008bf4:	f000 fca4 	bl	8009540 <__pow5mult>
 8008bf8:	9b07      	ldr	r3, [sp, #28]
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	4604      	mov	r4, r0
 8008bfe:	f300 809f 	bgt.w	8008d40 <_dtoa_r+0x8f8>
 8008c02:	9b04      	ldr	r3, [sp, #16]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f040 8097 	bne.w	8008d38 <_dtoa_r+0x8f0>
 8008c0a:	9b05      	ldr	r3, [sp, #20]
 8008c0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f040 8093 	bne.w	8008d3c <_dtoa_r+0x8f4>
 8008c16:	9b05      	ldr	r3, [sp, #20]
 8008c18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c1c:	0d1b      	lsrs	r3, r3, #20
 8008c1e:	051b      	lsls	r3, r3, #20
 8008c20:	b133      	cbz	r3, 8008c30 <_dtoa_r+0x7e8>
 8008c22:	9b00      	ldr	r3, [sp, #0]
 8008c24:	3301      	adds	r3, #1
 8008c26:	9300      	str	r3, [sp, #0]
 8008c28:	9b06      	ldr	r3, [sp, #24]
 8008c2a:	3301      	adds	r3, #1
 8008c2c:	9306      	str	r3, [sp, #24]
 8008c2e:	2301      	movs	r3, #1
 8008c30:	9308      	str	r3, [sp, #32]
 8008c32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	f000 81b8 	beq.w	8008faa <_dtoa_r+0xb62>
 8008c3a:	6923      	ldr	r3, [r4, #16]
 8008c3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c40:	6918      	ldr	r0, [r3, #16]
 8008c42:	f000 fb79 	bl	8009338 <__hi0bits>
 8008c46:	f1c0 0020 	rsb	r0, r0, #32
 8008c4a:	9b06      	ldr	r3, [sp, #24]
 8008c4c:	4418      	add	r0, r3
 8008c4e:	f010 001f 	ands.w	r0, r0, #31
 8008c52:	f000 8082 	beq.w	8008d5a <_dtoa_r+0x912>
 8008c56:	f1c0 0320 	rsb	r3, r0, #32
 8008c5a:	2b04      	cmp	r3, #4
 8008c5c:	dd73      	ble.n	8008d46 <_dtoa_r+0x8fe>
 8008c5e:	9b00      	ldr	r3, [sp, #0]
 8008c60:	f1c0 001c 	rsb	r0, r0, #28
 8008c64:	4403      	add	r3, r0
 8008c66:	9300      	str	r3, [sp, #0]
 8008c68:	9b06      	ldr	r3, [sp, #24]
 8008c6a:	4403      	add	r3, r0
 8008c6c:	4406      	add	r6, r0
 8008c6e:	9306      	str	r3, [sp, #24]
 8008c70:	9b00      	ldr	r3, [sp, #0]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	dd05      	ble.n	8008c82 <_dtoa_r+0x83a>
 8008c76:	9902      	ldr	r1, [sp, #8]
 8008c78:	461a      	mov	r2, r3
 8008c7a:	4648      	mov	r0, r9
 8008c7c:	f000 fcba 	bl	80095f4 <__lshift>
 8008c80:	9002      	str	r0, [sp, #8]
 8008c82:	9b06      	ldr	r3, [sp, #24]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	dd05      	ble.n	8008c94 <_dtoa_r+0x84c>
 8008c88:	4621      	mov	r1, r4
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	4648      	mov	r0, r9
 8008c8e:	f000 fcb1 	bl	80095f4 <__lshift>
 8008c92:	4604      	mov	r4, r0
 8008c94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d061      	beq.n	8008d5e <_dtoa_r+0x916>
 8008c9a:	9802      	ldr	r0, [sp, #8]
 8008c9c:	4621      	mov	r1, r4
 8008c9e:	f000 fd15 	bl	80096cc <__mcmp>
 8008ca2:	2800      	cmp	r0, #0
 8008ca4:	da5b      	bge.n	8008d5e <_dtoa_r+0x916>
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	9902      	ldr	r1, [sp, #8]
 8008caa:	220a      	movs	r2, #10
 8008cac:	4648      	mov	r0, r9
 8008cae:	f000 fafd 	bl	80092ac <__multadd>
 8008cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cb4:	9002      	str	r0, [sp, #8]
 8008cb6:	f107 38ff 	add.w	r8, r7, #4294967295
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	f000 8177 	beq.w	8008fae <_dtoa_r+0xb66>
 8008cc0:	4629      	mov	r1, r5
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	220a      	movs	r2, #10
 8008cc6:	4648      	mov	r0, r9
 8008cc8:	f000 faf0 	bl	80092ac <__multadd>
 8008ccc:	f1bb 0f00 	cmp.w	fp, #0
 8008cd0:	4605      	mov	r5, r0
 8008cd2:	dc6f      	bgt.n	8008db4 <_dtoa_r+0x96c>
 8008cd4:	9b07      	ldr	r3, [sp, #28]
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	dc49      	bgt.n	8008d6e <_dtoa_r+0x926>
 8008cda:	e06b      	b.n	8008db4 <_dtoa_r+0x96c>
 8008cdc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008cde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008ce2:	e73c      	b.n	8008b5e <_dtoa_r+0x716>
 8008ce4:	3fe00000 	.word	0x3fe00000
 8008ce8:	40240000 	.word	0x40240000
 8008cec:	9b03      	ldr	r3, [sp, #12]
 8008cee:	1e5c      	subs	r4, r3, #1
 8008cf0:	9b08      	ldr	r3, [sp, #32]
 8008cf2:	42a3      	cmp	r3, r4
 8008cf4:	db09      	blt.n	8008d0a <_dtoa_r+0x8c2>
 8008cf6:	1b1c      	subs	r4, r3, r4
 8008cf8:	9b03      	ldr	r3, [sp, #12]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f6bf af30 	bge.w	8008b60 <_dtoa_r+0x718>
 8008d00:	9b00      	ldr	r3, [sp, #0]
 8008d02:	9a03      	ldr	r2, [sp, #12]
 8008d04:	1a9e      	subs	r6, r3, r2
 8008d06:	2300      	movs	r3, #0
 8008d08:	e72b      	b.n	8008b62 <_dtoa_r+0x71a>
 8008d0a:	9b08      	ldr	r3, [sp, #32]
 8008d0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d0e:	9408      	str	r4, [sp, #32]
 8008d10:	1ae3      	subs	r3, r4, r3
 8008d12:	441a      	add	r2, r3
 8008d14:	9e00      	ldr	r6, [sp, #0]
 8008d16:	9b03      	ldr	r3, [sp, #12]
 8008d18:	920d      	str	r2, [sp, #52]	@ 0x34
 8008d1a:	2400      	movs	r4, #0
 8008d1c:	e721      	b.n	8008b62 <_dtoa_r+0x71a>
 8008d1e:	9c08      	ldr	r4, [sp, #32]
 8008d20:	9e00      	ldr	r6, [sp, #0]
 8008d22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008d24:	e728      	b.n	8008b78 <_dtoa_r+0x730>
 8008d26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008d2a:	e751      	b.n	8008bd0 <_dtoa_r+0x788>
 8008d2c:	9a08      	ldr	r2, [sp, #32]
 8008d2e:	9902      	ldr	r1, [sp, #8]
 8008d30:	e750      	b.n	8008bd4 <_dtoa_r+0x78c>
 8008d32:	f8cd 8008 	str.w	r8, [sp, #8]
 8008d36:	e751      	b.n	8008bdc <_dtoa_r+0x794>
 8008d38:	2300      	movs	r3, #0
 8008d3a:	e779      	b.n	8008c30 <_dtoa_r+0x7e8>
 8008d3c:	9b04      	ldr	r3, [sp, #16]
 8008d3e:	e777      	b.n	8008c30 <_dtoa_r+0x7e8>
 8008d40:	2300      	movs	r3, #0
 8008d42:	9308      	str	r3, [sp, #32]
 8008d44:	e779      	b.n	8008c3a <_dtoa_r+0x7f2>
 8008d46:	d093      	beq.n	8008c70 <_dtoa_r+0x828>
 8008d48:	9a00      	ldr	r2, [sp, #0]
 8008d4a:	331c      	adds	r3, #28
 8008d4c:	441a      	add	r2, r3
 8008d4e:	9200      	str	r2, [sp, #0]
 8008d50:	9a06      	ldr	r2, [sp, #24]
 8008d52:	441a      	add	r2, r3
 8008d54:	441e      	add	r6, r3
 8008d56:	9206      	str	r2, [sp, #24]
 8008d58:	e78a      	b.n	8008c70 <_dtoa_r+0x828>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	e7f4      	b.n	8008d48 <_dtoa_r+0x900>
 8008d5e:	9b03      	ldr	r3, [sp, #12]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	46b8      	mov	r8, r7
 8008d64:	dc20      	bgt.n	8008da8 <_dtoa_r+0x960>
 8008d66:	469b      	mov	fp, r3
 8008d68:	9b07      	ldr	r3, [sp, #28]
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	dd1e      	ble.n	8008dac <_dtoa_r+0x964>
 8008d6e:	f1bb 0f00 	cmp.w	fp, #0
 8008d72:	f47f adb1 	bne.w	80088d8 <_dtoa_r+0x490>
 8008d76:	4621      	mov	r1, r4
 8008d78:	465b      	mov	r3, fp
 8008d7a:	2205      	movs	r2, #5
 8008d7c:	4648      	mov	r0, r9
 8008d7e:	f000 fa95 	bl	80092ac <__multadd>
 8008d82:	4601      	mov	r1, r0
 8008d84:	4604      	mov	r4, r0
 8008d86:	9802      	ldr	r0, [sp, #8]
 8008d88:	f000 fca0 	bl	80096cc <__mcmp>
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	f77f ada3 	ble.w	80088d8 <_dtoa_r+0x490>
 8008d92:	4656      	mov	r6, sl
 8008d94:	2331      	movs	r3, #49	@ 0x31
 8008d96:	f806 3b01 	strb.w	r3, [r6], #1
 8008d9a:	f108 0801 	add.w	r8, r8, #1
 8008d9e:	e59f      	b.n	80088e0 <_dtoa_r+0x498>
 8008da0:	9c03      	ldr	r4, [sp, #12]
 8008da2:	46b8      	mov	r8, r7
 8008da4:	4625      	mov	r5, r4
 8008da6:	e7f4      	b.n	8008d92 <_dtoa_r+0x94a>
 8008da8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f000 8101 	beq.w	8008fb6 <_dtoa_r+0xb6e>
 8008db4:	2e00      	cmp	r6, #0
 8008db6:	dd05      	ble.n	8008dc4 <_dtoa_r+0x97c>
 8008db8:	4629      	mov	r1, r5
 8008dba:	4632      	mov	r2, r6
 8008dbc:	4648      	mov	r0, r9
 8008dbe:	f000 fc19 	bl	80095f4 <__lshift>
 8008dc2:	4605      	mov	r5, r0
 8008dc4:	9b08      	ldr	r3, [sp, #32]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d05c      	beq.n	8008e84 <_dtoa_r+0xa3c>
 8008dca:	6869      	ldr	r1, [r5, #4]
 8008dcc:	4648      	mov	r0, r9
 8008dce:	f000 fa0b 	bl	80091e8 <_Balloc>
 8008dd2:	4606      	mov	r6, r0
 8008dd4:	b928      	cbnz	r0, 8008de2 <_dtoa_r+0x99a>
 8008dd6:	4b82      	ldr	r3, [pc, #520]	@ (8008fe0 <_dtoa_r+0xb98>)
 8008dd8:	4602      	mov	r2, r0
 8008dda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008dde:	f7ff bb4a 	b.w	8008476 <_dtoa_r+0x2e>
 8008de2:	692a      	ldr	r2, [r5, #16]
 8008de4:	3202      	adds	r2, #2
 8008de6:	0092      	lsls	r2, r2, #2
 8008de8:	f105 010c 	add.w	r1, r5, #12
 8008dec:	300c      	adds	r0, #12
 8008dee:	f001 f969 	bl	800a0c4 <memcpy>
 8008df2:	2201      	movs	r2, #1
 8008df4:	4631      	mov	r1, r6
 8008df6:	4648      	mov	r0, r9
 8008df8:	f000 fbfc 	bl	80095f4 <__lshift>
 8008dfc:	f10a 0301 	add.w	r3, sl, #1
 8008e00:	9300      	str	r3, [sp, #0]
 8008e02:	eb0a 030b 	add.w	r3, sl, fp
 8008e06:	9308      	str	r3, [sp, #32]
 8008e08:	9b04      	ldr	r3, [sp, #16]
 8008e0a:	f003 0301 	and.w	r3, r3, #1
 8008e0e:	462f      	mov	r7, r5
 8008e10:	9306      	str	r3, [sp, #24]
 8008e12:	4605      	mov	r5, r0
 8008e14:	9b00      	ldr	r3, [sp, #0]
 8008e16:	9802      	ldr	r0, [sp, #8]
 8008e18:	4621      	mov	r1, r4
 8008e1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008e1e:	f7ff fa88 	bl	8008332 <quorem>
 8008e22:	4603      	mov	r3, r0
 8008e24:	3330      	adds	r3, #48	@ 0x30
 8008e26:	9003      	str	r0, [sp, #12]
 8008e28:	4639      	mov	r1, r7
 8008e2a:	9802      	ldr	r0, [sp, #8]
 8008e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e2e:	f000 fc4d 	bl	80096cc <__mcmp>
 8008e32:	462a      	mov	r2, r5
 8008e34:	9004      	str	r0, [sp, #16]
 8008e36:	4621      	mov	r1, r4
 8008e38:	4648      	mov	r0, r9
 8008e3a:	f000 fc63 	bl	8009704 <__mdiff>
 8008e3e:	68c2      	ldr	r2, [r0, #12]
 8008e40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e42:	4606      	mov	r6, r0
 8008e44:	bb02      	cbnz	r2, 8008e88 <_dtoa_r+0xa40>
 8008e46:	4601      	mov	r1, r0
 8008e48:	9802      	ldr	r0, [sp, #8]
 8008e4a:	f000 fc3f 	bl	80096cc <__mcmp>
 8008e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e50:	4602      	mov	r2, r0
 8008e52:	4631      	mov	r1, r6
 8008e54:	4648      	mov	r0, r9
 8008e56:	920c      	str	r2, [sp, #48]	@ 0x30
 8008e58:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e5a:	f000 fa05 	bl	8009268 <_Bfree>
 8008e5e:	9b07      	ldr	r3, [sp, #28]
 8008e60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008e62:	9e00      	ldr	r6, [sp, #0]
 8008e64:	ea42 0103 	orr.w	r1, r2, r3
 8008e68:	9b06      	ldr	r3, [sp, #24]
 8008e6a:	4319      	orrs	r1, r3
 8008e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e6e:	d10d      	bne.n	8008e8c <_dtoa_r+0xa44>
 8008e70:	2b39      	cmp	r3, #57	@ 0x39
 8008e72:	d027      	beq.n	8008ec4 <_dtoa_r+0xa7c>
 8008e74:	9a04      	ldr	r2, [sp, #16]
 8008e76:	2a00      	cmp	r2, #0
 8008e78:	dd01      	ble.n	8008e7e <_dtoa_r+0xa36>
 8008e7a:	9b03      	ldr	r3, [sp, #12]
 8008e7c:	3331      	adds	r3, #49	@ 0x31
 8008e7e:	f88b 3000 	strb.w	r3, [fp]
 8008e82:	e52e      	b.n	80088e2 <_dtoa_r+0x49a>
 8008e84:	4628      	mov	r0, r5
 8008e86:	e7b9      	b.n	8008dfc <_dtoa_r+0x9b4>
 8008e88:	2201      	movs	r2, #1
 8008e8a:	e7e2      	b.n	8008e52 <_dtoa_r+0xa0a>
 8008e8c:	9904      	ldr	r1, [sp, #16]
 8008e8e:	2900      	cmp	r1, #0
 8008e90:	db04      	blt.n	8008e9c <_dtoa_r+0xa54>
 8008e92:	9807      	ldr	r0, [sp, #28]
 8008e94:	4301      	orrs	r1, r0
 8008e96:	9806      	ldr	r0, [sp, #24]
 8008e98:	4301      	orrs	r1, r0
 8008e9a:	d120      	bne.n	8008ede <_dtoa_r+0xa96>
 8008e9c:	2a00      	cmp	r2, #0
 8008e9e:	ddee      	ble.n	8008e7e <_dtoa_r+0xa36>
 8008ea0:	9902      	ldr	r1, [sp, #8]
 8008ea2:	9300      	str	r3, [sp, #0]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	4648      	mov	r0, r9
 8008ea8:	f000 fba4 	bl	80095f4 <__lshift>
 8008eac:	4621      	mov	r1, r4
 8008eae:	9002      	str	r0, [sp, #8]
 8008eb0:	f000 fc0c 	bl	80096cc <__mcmp>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	9b00      	ldr	r3, [sp, #0]
 8008eb8:	dc02      	bgt.n	8008ec0 <_dtoa_r+0xa78>
 8008eba:	d1e0      	bne.n	8008e7e <_dtoa_r+0xa36>
 8008ebc:	07da      	lsls	r2, r3, #31
 8008ebe:	d5de      	bpl.n	8008e7e <_dtoa_r+0xa36>
 8008ec0:	2b39      	cmp	r3, #57	@ 0x39
 8008ec2:	d1da      	bne.n	8008e7a <_dtoa_r+0xa32>
 8008ec4:	2339      	movs	r3, #57	@ 0x39
 8008ec6:	f88b 3000 	strb.w	r3, [fp]
 8008eca:	4633      	mov	r3, r6
 8008ecc:	461e      	mov	r6, r3
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ed4:	2a39      	cmp	r2, #57	@ 0x39
 8008ed6:	d04e      	beq.n	8008f76 <_dtoa_r+0xb2e>
 8008ed8:	3201      	adds	r2, #1
 8008eda:	701a      	strb	r2, [r3, #0]
 8008edc:	e501      	b.n	80088e2 <_dtoa_r+0x49a>
 8008ede:	2a00      	cmp	r2, #0
 8008ee0:	dd03      	ble.n	8008eea <_dtoa_r+0xaa2>
 8008ee2:	2b39      	cmp	r3, #57	@ 0x39
 8008ee4:	d0ee      	beq.n	8008ec4 <_dtoa_r+0xa7c>
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	e7c9      	b.n	8008e7e <_dtoa_r+0xa36>
 8008eea:	9a00      	ldr	r2, [sp, #0]
 8008eec:	9908      	ldr	r1, [sp, #32]
 8008eee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008ef2:	428a      	cmp	r2, r1
 8008ef4:	d028      	beq.n	8008f48 <_dtoa_r+0xb00>
 8008ef6:	9902      	ldr	r1, [sp, #8]
 8008ef8:	2300      	movs	r3, #0
 8008efa:	220a      	movs	r2, #10
 8008efc:	4648      	mov	r0, r9
 8008efe:	f000 f9d5 	bl	80092ac <__multadd>
 8008f02:	42af      	cmp	r7, r5
 8008f04:	9002      	str	r0, [sp, #8]
 8008f06:	f04f 0300 	mov.w	r3, #0
 8008f0a:	f04f 020a 	mov.w	r2, #10
 8008f0e:	4639      	mov	r1, r7
 8008f10:	4648      	mov	r0, r9
 8008f12:	d107      	bne.n	8008f24 <_dtoa_r+0xadc>
 8008f14:	f000 f9ca 	bl	80092ac <__multadd>
 8008f18:	4607      	mov	r7, r0
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	9b00      	ldr	r3, [sp, #0]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	9300      	str	r3, [sp, #0]
 8008f22:	e777      	b.n	8008e14 <_dtoa_r+0x9cc>
 8008f24:	f000 f9c2 	bl	80092ac <__multadd>
 8008f28:	4629      	mov	r1, r5
 8008f2a:	4607      	mov	r7, r0
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	220a      	movs	r2, #10
 8008f30:	4648      	mov	r0, r9
 8008f32:	f000 f9bb 	bl	80092ac <__multadd>
 8008f36:	4605      	mov	r5, r0
 8008f38:	e7f0      	b.n	8008f1c <_dtoa_r+0xad4>
 8008f3a:	f1bb 0f00 	cmp.w	fp, #0
 8008f3e:	bfcc      	ite	gt
 8008f40:	465e      	movgt	r6, fp
 8008f42:	2601      	movle	r6, #1
 8008f44:	4456      	add	r6, sl
 8008f46:	2700      	movs	r7, #0
 8008f48:	9902      	ldr	r1, [sp, #8]
 8008f4a:	9300      	str	r3, [sp, #0]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	4648      	mov	r0, r9
 8008f50:	f000 fb50 	bl	80095f4 <__lshift>
 8008f54:	4621      	mov	r1, r4
 8008f56:	9002      	str	r0, [sp, #8]
 8008f58:	f000 fbb8 	bl	80096cc <__mcmp>
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	dcb4      	bgt.n	8008eca <_dtoa_r+0xa82>
 8008f60:	d102      	bne.n	8008f68 <_dtoa_r+0xb20>
 8008f62:	9b00      	ldr	r3, [sp, #0]
 8008f64:	07db      	lsls	r3, r3, #31
 8008f66:	d4b0      	bmi.n	8008eca <_dtoa_r+0xa82>
 8008f68:	4633      	mov	r3, r6
 8008f6a:	461e      	mov	r6, r3
 8008f6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f70:	2a30      	cmp	r2, #48	@ 0x30
 8008f72:	d0fa      	beq.n	8008f6a <_dtoa_r+0xb22>
 8008f74:	e4b5      	b.n	80088e2 <_dtoa_r+0x49a>
 8008f76:	459a      	cmp	sl, r3
 8008f78:	d1a8      	bne.n	8008ecc <_dtoa_r+0xa84>
 8008f7a:	2331      	movs	r3, #49	@ 0x31
 8008f7c:	f108 0801 	add.w	r8, r8, #1
 8008f80:	f88a 3000 	strb.w	r3, [sl]
 8008f84:	e4ad      	b.n	80088e2 <_dtoa_r+0x49a>
 8008f86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008fe4 <_dtoa_r+0xb9c>
 8008f8c:	b11b      	cbz	r3, 8008f96 <_dtoa_r+0xb4e>
 8008f8e:	f10a 0308 	add.w	r3, sl, #8
 8008f92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	4650      	mov	r0, sl
 8008f98:	b017      	add	sp, #92	@ 0x5c
 8008f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9e:	9b07      	ldr	r3, [sp, #28]
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	f77f ae2e 	ble.w	8008c02 <_dtoa_r+0x7ba>
 8008fa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fa8:	9308      	str	r3, [sp, #32]
 8008faa:	2001      	movs	r0, #1
 8008fac:	e64d      	b.n	8008c4a <_dtoa_r+0x802>
 8008fae:	f1bb 0f00 	cmp.w	fp, #0
 8008fb2:	f77f aed9 	ble.w	8008d68 <_dtoa_r+0x920>
 8008fb6:	4656      	mov	r6, sl
 8008fb8:	9802      	ldr	r0, [sp, #8]
 8008fba:	4621      	mov	r1, r4
 8008fbc:	f7ff f9b9 	bl	8008332 <quorem>
 8008fc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008fc4:	f806 3b01 	strb.w	r3, [r6], #1
 8008fc8:	eba6 020a 	sub.w	r2, r6, sl
 8008fcc:	4593      	cmp	fp, r2
 8008fce:	ddb4      	ble.n	8008f3a <_dtoa_r+0xaf2>
 8008fd0:	9902      	ldr	r1, [sp, #8]
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	220a      	movs	r2, #10
 8008fd6:	4648      	mov	r0, r9
 8008fd8:	f000 f968 	bl	80092ac <__multadd>
 8008fdc:	9002      	str	r0, [sp, #8]
 8008fde:	e7eb      	b.n	8008fb8 <_dtoa_r+0xb70>
 8008fe0:	0800a6d0 	.word	0x0800a6d0
 8008fe4:	0800a654 	.word	0x0800a654

08008fe8 <_free_r>:
 8008fe8:	b538      	push	{r3, r4, r5, lr}
 8008fea:	4605      	mov	r5, r0
 8008fec:	2900      	cmp	r1, #0
 8008fee:	d041      	beq.n	8009074 <_free_r+0x8c>
 8008ff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ff4:	1f0c      	subs	r4, r1, #4
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	bfb8      	it	lt
 8008ffa:	18e4      	addlt	r4, r4, r3
 8008ffc:	f000 f8e8 	bl	80091d0 <__malloc_lock>
 8009000:	4a1d      	ldr	r2, [pc, #116]	@ (8009078 <_free_r+0x90>)
 8009002:	6813      	ldr	r3, [r2, #0]
 8009004:	b933      	cbnz	r3, 8009014 <_free_r+0x2c>
 8009006:	6063      	str	r3, [r4, #4]
 8009008:	6014      	str	r4, [r2, #0]
 800900a:	4628      	mov	r0, r5
 800900c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009010:	f000 b8e4 	b.w	80091dc <__malloc_unlock>
 8009014:	42a3      	cmp	r3, r4
 8009016:	d908      	bls.n	800902a <_free_r+0x42>
 8009018:	6820      	ldr	r0, [r4, #0]
 800901a:	1821      	adds	r1, r4, r0
 800901c:	428b      	cmp	r3, r1
 800901e:	bf01      	itttt	eq
 8009020:	6819      	ldreq	r1, [r3, #0]
 8009022:	685b      	ldreq	r3, [r3, #4]
 8009024:	1809      	addeq	r1, r1, r0
 8009026:	6021      	streq	r1, [r4, #0]
 8009028:	e7ed      	b.n	8009006 <_free_r+0x1e>
 800902a:	461a      	mov	r2, r3
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	b10b      	cbz	r3, 8009034 <_free_r+0x4c>
 8009030:	42a3      	cmp	r3, r4
 8009032:	d9fa      	bls.n	800902a <_free_r+0x42>
 8009034:	6811      	ldr	r1, [r2, #0]
 8009036:	1850      	adds	r0, r2, r1
 8009038:	42a0      	cmp	r0, r4
 800903a:	d10b      	bne.n	8009054 <_free_r+0x6c>
 800903c:	6820      	ldr	r0, [r4, #0]
 800903e:	4401      	add	r1, r0
 8009040:	1850      	adds	r0, r2, r1
 8009042:	4283      	cmp	r3, r0
 8009044:	6011      	str	r1, [r2, #0]
 8009046:	d1e0      	bne.n	800900a <_free_r+0x22>
 8009048:	6818      	ldr	r0, [r3, #0]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	6053      	str	r3, [r2, #4]
 800904e:	4408      	add	r0, r1
 8009050:	6010      	str	r0, [r2, #0]
 8009052:	e7da      	b.n	800900a <_free_r+0x22>
 8009054:	d902      	bls.n	800905c <_free_r+0x74>
 8009056:	230c      	movs	r3, #12
 8009058:	602b      	str	r3, [r5, #0]
 800905a:	e7d6      	b.n	800900a <_free_r+0x22>
 800905c:	6820      	ldr	r0, [r4, #0]
 800905e:	1821      	adds	r1, r4, r0
 8009060:	428b      	cmp	r3, r1
 8009062:	bf04      	itt	eq
 8009064:	6819      	ldreq	r1, [r3, #0]
 8009066:	685b      	ldreq	r3, [r3, #4]
 8009068:	6063      	str	r3, [r4, #4]
 800906a:	bf04      	itt	eq
 800906c:	1809      	addeq	r1, r1, r0
 800906e:	6021      	streq	r1, [r4, #0]
 8009070:	6054      	str	r4, [r2, #4]
 8009072:	e7ca      	b.n	800900a <_free_r+0x22>
 8009074:	bd38      	pop	{r3, r4, r5, pc}
 8009076:	bf00      	nop
 8009078:	2000066c 	.word	0x2000066c

0800907c <malloc>:
 800907c:	4b02      	ldr	r3, [pc, #8]	@ (8009088 <malloc+0xc>)
 800907e:	4601      	mov	r1, r0
 8009080:	6818      	ldr	r0, [r3, #0]
 8009082:	f000 b825 	b.w	80090d0 <_malloc_r>
 8009086:	bf00      	nop
 8009088:	2000001c 	.word	0x2000001c

0800908c <sbrk_aligned>:
 800908c:	b570      	push	{r4, r5, r6, lr}
 800908e:	4e0f      	ldr	r6, [pc, #60]	@ (80090cc <sbrk_aligned+0x40>)
 8009090:	460c      	mov	r4, r1
 8009092:	6831      	ldr	r1, [r6, #0]
 8009094:	4605      	mov	r5, r0
 8009096:	b911      	cbnz	r1, 800909e <sbrk_aligned+0x12>
 8009098:	f001 f804 	bl	800a0a4 <_sbrk_r>
 800909c:	6030      	str	r0, [r6, #0]
 800909e:	4621      	mov	r1, r4
 80090a0:	4628      	mov	r0, r5
 80090a2:	f000 ffff 	bl	800a0a4 <_sbrk_r>
 80090a6:	1c43      	adds	r3, r0, #1
 80090a8:	d103      	bne.n	80090b2 <sbrk_aligned+0x26>
 80090aa:	f04f 34ff 	mov.w	r4, #4294967295
 80090ae:	4620      	mov	r0, r4
 80090b0:	bd70      	pop	{r4, r5, r6, pc}
 80090b2:	1cc4      	adds	r4, r0, #3
 80090b4:	f024 0403 	bic.w	r4, r4, #3
 80090b8:	42a0      	cmp	r0, r4
 80090ba:	d0f8      	beq.n	80090ae <sbrk_aligned+0x22>
 80090bc:	1a21      	subs	r1, r4, r0
 80090be:	4628      	mov	r0, r5
 80090c0:	f000 fff0 	bl	800a0a4 <_sbrk_r>
 80090c4:	3001      	adds	r0, #1
 80090c6:	d1f2      	bne.n	80090ae <sbrk_aligned+0x22>
 80090c8:	e7ef      	b.n	80090aa <sbrk_aligned+0x1e>
 80090ca:	bf00      	nop
 80090cc:	20000668 	.word	0x20000668

080090d0 <_malloc_r>:
 80090d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090d4:	1ccd      	adds	r5, r1, #3
 80090d6:	f025 0503 	bic.w	r5, r5, #3
 80090da:	3508      	adds	r5, #8
 80090dc:	2d0c      	cmp	r5, #12
 80090de:	bf38      	it	cc
 80090e0:	250c      	movcc	r5, #12
 80090e2:	2d00      	cmp	r5, #0
 80090e4:	4606      	mov	r6, r0
 80090e6:	db01      	blt.n	80090ec <_malloc_r+0x1c>
 80090e8:	42a9      	cmp	r1, r5
 80090ea:	d904      	bls.n	80090f6 <_malloc_r+0x26>
 80090ec:	230c      	movs	r3, #12
 80090ee:	6033      	str	r3, [r6, #0]
 80090f0:	2000      	movs	r0, #0
 80090f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80091cc <_malloc_r+0xfc>
 80090fa:	f000 f869 	bl	80091d0 <__malloc_lock>
 80090fe:	f8d8 3000 	ldr.w	r3, [r8]
 8009102:	461c      	mov	r4, r3
 8009104:	bb44      	cbnz	r4, 8009158 <_malloc_r+0x88>
 8009106:	4629      	mov	r1, r5
 8009108:	4630      	mov	r0, r6
 800910a:	f7ff ffbf 	bl	800908c <sbrk_aligned>
 800910e:	1c43      	adds	r3, r0, #1
 8009110:	4604      	mov	r4, r0
 8009112:	d158      	bne.n	80091c6 <_malloc_r+0xf6>
 8009114:	f8d8 4000 	ldr.w	r4, [r8]
 8009118:	4627      	mov	r7, r4
 800911a:	2f00      	cmp	r7, #0
 800911c:	d143      	bne.n	80091a6 <_malloc_r+0xd6>
 800911e:	2c00      	cmp	r4, #0
 8009120:	d04b      	beq.n	80091ba <_malloc_r+0xea>
 8009122:	6823      	ldr	r3, [r4, #0]
 8009124:	4639      	mov	r1, r7
 8009126:	4630      	mov	r0, r6
 8009128:	eb04 0903 	add.w	r9, r4, r3
 800912c:	f000 ffba 	bl	800a0a4 <_sbrk_r>
 8009130:	4581      	cmp	r9, r0
 8009132:	d142      	bne.n	80091ba <_malloc_r+0xea>
 8009134:	6821      	ldr	r1, [r4, #0]
 8009136:	1a6d      	subs	r5, r5, r1
 8009138:	4629      	mov	r1, r5
 800913a:	4630      	mov	r0, r6
 800913c:	f7ff ffa6 	bl	800908c <sbrk_aligned>
 8009140:	3001      	adds	r0, #1
 8009142:	d03a      	beq.n	80091ba <_malloc_r+0xea>
 8009144:	6823      	ldr	r3, [r4, #0]
 8009146:	442b      	add	r3, r5
 8009148:	6023      	str	r3, [r4, #0]
 800914a:	f8d8 3000 	ldr.w	r3, [r8]
 800914e:	685a      	ldr	r2, [r3, #4]
 8009150:	bb62      	cbnz	r2, 80091ac <_malloc_r+0xdc>
 8009152:	f8c8 7000 	str.w	r7, [r8]
 8009156:	e00f      	b.n	8009178 <_malloc_r+0xa8>
 8009158:	6822      	ldr	r2, [r4, #0]
 800915a:	1b52      	subs	r2, r2, r5
 800915c:	d420      	bmi.n	80091a0 <_malloc_r+0xd0>
 800915e:	2a0b      	cmp	r2, #11
 8009160:	d917      	bls.n	8009192 <_malloc_r+0xc2>
 8009162:	1961      	adds	r1, r4, r5
 8009164:	42a3      	cmp	r3, r4
 8009166:	6025      	str	r5, [r4, #0]
 8009168:	bf18      	it	ne
 800916a:	6059      	strne	r1, [r3, #4]
 800916c:	6863      	ldr	r3, [r4, #4]
 800916e:	bf08      	it	eq
 8009170:	f8c8 1000 	streq.w	r1, [r8]
 8009174:	5162      	str	r2, [r4, r5]
 8009176:	604b      	str	r3, [r1, #4]
 8009178:	4630      	mov	r0, r6
 800917a:	f000 f82f 	bl	80091dc <__malloc_unlock>
 800917e:	f104 000b 	add.w	r0, r4, #11
 8009182:	1d23      	adds	r3, r4, #4
 8009184:	f020 0007 	bic.w	r0, r0, #7
 8009188:	1ac2      	subs	r2, r0, r3
 800918a:	bf1c      	itt	ne
 800918c:	1a1b      	subne	r3, r3, r0
 800918e:	50a3      	strne	r3, [r4, r2]
 8009190:	e7af      	b.n	80090f2 <_malloc_r+0x22>
 8009192:	6862      	ldr	r2, [r4, #4]
 8009194:	42a3      	cmp	r3, r4
 8009196:	bf0c      	ite	eq
 8009198:	f8c8 2000 	streq.w	r2, [r8]
 800919c:	605a      	strne	r2, [r3, #4]
 800919e:	e7eb      	b.n	8009178 <_malloc_r+0xa8>
 80091a0:	4623      	mov	r3, r4
 80091a2:	6864      	ldr	r4, [r4, #4]
 80091a4:	e7ae      	b.n	8009104 <_malloc_r+0x34>
 80091a6:	463c      	mov	r4, r7
 80091a8:	687f      	ldr	r7, [r7, #4]
 80091aa:	e7b6      	b.n	800911a <_malloc_r+0x4a>
 80091ac:	461a      	mov	r2, r3
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	42a3      	cmp	r3, r4
 80091b2:	d1fb      	bne.n	80091ac <_malloc_r+0xdc>
 80091b4:	2300      	movs	r3, #0
 80091b6:	6053      	str	r3, [r2, #4]
 80091b8:	e7de      	b.n	8009178 <_malloc_r+0xa8>
 80091ba:	230c      	movs	r3, #12
 80091bc:	6033      	str	r3, [r6, #0]
 80091be:	4630      	mov	r0, r6
 80091c0:	f000 f80c 	bl	80091dc <__malloc_unlock>
 80091c4:	e794      	b.n	80090f0 <_malloc_r+0x20>
 80091c6:	6005      	str	r5, [r0, #0]
 80091c8:	e7d6      	b.n	8009178 <_malloc_r+0xa8>
 80091ca:	bf00      	nop
 80091cc:	2000066c 	.word	0x2000066c

080091d0 <__malloc_lock>:
 80091d0:	4801      	ldr	r0, [pc, #4]	@ (80091d8 <__malloc_lock+0x8>)
 80091d2:	f7ff b8ac 	b.w	800832e <__retarget_lock_acquire_recursive>
 80091d6:	bf00      	nop
 80091d8:	20000664 	.word	0x20000664

080091dc <__malloc_unlock>:
 80091dc:	4801      	ldr	r0, [pc, #4]	@ (80091e4 <__malloc_unlock+0x8>)
 80091de:	f7ff b8a7 	b.w	8008330 <__retarget_lock_release_recursive>
 80091e2:	bf00      	nop
 80091e4:	20000664 	.word	0x20000664

080091e8 <_Balloc>:
 80091e8:	b570      	push	{r4, r5, r6, lr}
 80091ea:	69c6      	ldr	r6, [r0, #28]
 80091ec:	4604      	mov	r4, r0
 80091ee:	460d      	mov	r5, r1
 80091f0:	b976      	cbnz	r6, 8009210 <_Balloc+0x28>
 80091f2:	2010      	movs	r0, #16
 80091f4:	f7ff ff42 	bl	800907c <malloc>
 80091f8:	4602      	mov	r2, r0
 80091fa:	61e0      	str	r0, [r4, #28]
 80091fc:	b920      	cbnz	r0, 8009208 <_Balloc+0x20>
 80091fe:	4b18      	ldr	r3, [pc, #96]	@ (8009260 <_Balloc+0x78>)
 8009200:	4818      	ldr	r0, [pc, #96]	@ (8009264 <_Balloc+0x7c>)
 8009202:	216b      	movs	r1, #107	@ 0x6b
 8009204:	f000 ff6c 	bl	800a0e0 <__assert_func>
 8009208:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800920c:	6006      	str	r6, [r0, #0]
 800920e:	60c6      	str	r6, [r0, #12]
 8009210:	69e6      	ldr	r6, [r4, #28]
 8009212:	68f3      	ldr	r3, [r6, #12]
 8009214:	b183      	cbz	r3, 8009238 <_Balloc+0x50>
 8009216:	69e3      	ldr	r3, [r4, #28]
 8009218:	68db      	ldr	r3, [r3, #12]
 800921a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800921e:	b9b8      	cbnz	r0, 8009250 <_Balloc+0x68>
 8009220:	2101      	movs	r1, #1
 8009222:	fa01 f605 	lsl.w	r6, r1, r5
 8009226:	1d72      	adds	r2, r6, #5
 8009228:	0092      	lsls	r2, r2, #2
 800922a:	4620      	mov	r0, r4
 800922c:	f000 ff76 	bl	800a11c <_calloc_r>
 8009230:	b160      	cbz	r0, 800924c <_Balloc+0x64>
 8009232:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009236:	e00e      	b.n	8009256 <_Balloc+0x6e>
 8009238:	2221      	movs	r2, #33	@ 0x21
 800923a:	2104      	movs	r1, #4
 800923c:	4620      	mov	r0, r4
 800923e:	f000 ff6d 	bl	800a11c <_calloc_r>
 8009242:	69e3      	ldr	r3, [r4, #28]
 8009244:	60f0      	str	r0, [r6, #12]
 8009246:	68db      	ldr	r3, [r3, #12]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d1e4      	bne.n	8009216 <_Balloc+0x2e>
 800924c:	2000      	movs	r0, #0
 800924e:	bd70      	pop	{r4, r5, r6, pc}
 8009250:	6802      	ldr	r2, [r0, #0]
 8009252:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009256:	2300      	movs	r3, #0
 8009258:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800925c:	e7f7      	b.n	800924e <_Balloc+0x66>
 800925e:	bf00      	nop
 8009260:	0800a661 	.word	0x0800a661
 8009264:	0800a6e1 	.word	0x0800a6e1

08009268 <_Bfree>:
 8009268:	b570      	push	{r4, r5, r6, lr}
 800926a:	69c6      	ldr	r6, [r0, #28]
 800926c:	4605      	mov	r5, r0
 800926e:	460c      	mov	r4, r1
 8009270:	b976      	cbnz	r6, 8009290 <_Bfree+0x28>
 8009272:	2010      	movs	r0, #16
 8009274:	f7ff ff02 	bl	800907c <malloc>
 8009278:	4602      	mov	r2, r0
 800927a:	61e8      	str	r0, [r5, #28]
 800927c:	b920      	cbnz	r0, 8009288 <_Bfree+0x20>
 800927e:	4b09      	ldr	r3, [pc, #36]	@ (80092a4 <_Bfree+0x3c>)
 8009280:	4809      	ldr	r0, [pc, #36]	@ (80092a8 <_Bfree+0x40>)
 8009282:	218f      	movs	r1, #143	@ 0x8f
 8009284:	f000 ff2c 	bl	800a0e0 <__assert_func>
 8009288:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800928c:	6006      	str	r6, [r0, #0]
 800928e:	60c6      	str	r6, [r0, #12]
 8009290:	b13c      	cbz	r4, 80092a2 <_Bfree+0x3a>
 8009292:	69eb      	ldr	r3, [r5, #28]
 8009294:	6862      	ldr	r2, [r4, #4]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800929c:	6021      	str	r1, [r4, #0]
 800929e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80092a2:	bd70      	pop	{r4, r5, r6, pc}
 80092a4:	0800a661 	.word	0x0800a661
 80092a8:	0800a6e1 	.word	0x0800a6e1

080092ac <__multadd>:
 80092ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b0:	690d      	ldr	r5, [r1, #16]
 80092b2:	4607      	mov	r7, r0
 80092b4:	460c      	mov	r4, r1
 80092b6:	461e      	mov	r6, r3
 80092b8:	f101 0c14 	add.w	ip, r1, #20
 80092bc:	2000      	movs	r0, #0
 80092be:	f8dc 3000 	ldr.w	r3, [ip]
 80092c2:	b299      	uxth	r1, r3
 80092c4:	fb02 6101 	mla	r1, r2, r1, r6
 80092c8:	0c1e      	lsrs	r6, r3, #16
 80092ca:	0c0b      	lsrs	r3, r1, #16
 80092cc:	fb02 3306 	mla	r3, r2, r6, r3
 80092d0:	b289      	uxth	r1, r1
 80092d2:	3001      	adds	r0, #1
 80092d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80092d8:	4285      	cmp	r5, r0
 80092da:	f84c 1b04 	str.w	r1, [ip], #4
 80092de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80092e2:	dcec      	bgt.n	80092be <__multadd+0x12>
 80092e4:	b30e      	cbz	r6, 800932a <__multadd+0x7e>
 80092e6:	68a3      	ldr	r3, [r4, #8]
 80092e8:	42ab      	cmp	r3, r5
 80092ea:	dc19      	bgt.n	8009320 <__multadd+0x74>
 80092ec:	6861      	ldr	r1, [r4, #4]
 80092ee:	4638      	mov	r0, r7
 80092f0:	3101      	adds	r1, #1
 80092f2:	f7ff ff79 	bl	80091e8 <_Balloc>
 80092f6:	4680      	mov	r8, r0
 80092f8:	b928      	cbnz	r0, 8009306 <__multadd+0x5a>
 80092fa:	4602      	mov	r2, r0
 80092fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009330 <__multadd+0x84>)
 80092fe:	480d      	ldr	r0, [pc, #52]	@ (8009334 <__multadd+0x88>)
 8009300:	21ba      	movs	r1, #186	@ 0xba
 8009302:	f000 feed 	bl	800a0e0 <__assert_func>
 8009306:	6922      	ldr	r2, [r4, #16]
 8009308:	3202      	adds	r2, #2
 800930a:	f104 010c 	add.w	r1, r4, #12
 800930e:	0092      	lsls	r2, r2, #2
 8009310:	300c      	adds	r0, #12
 8009312:	f000 fed7 	bl	800a0c4 <memcpy>
 8009316:	4621      	mov	r1, r4
 8009318:	4638      	mov	r0, r7
 800931a:	f7ff ffa5 	bl	8009268 <_Bfree>
 800931e:	4644      	mov	r4, r8
 8009320:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009324:	3501      	adds	r5, #1
 8009326:	615e      	str	r6, [r3, #20]
 8009328:	6125      	str	r5, [r4, #16]
 800932a:	4620      	mov	r0, r4
 800932c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009330:	0800a6d0 	.word	0x0800a6d0
 8009334:	0800a6e1 	.word	0x0800a6e1

08009338 <__hi0bits>:
 8009338:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800933c:	4603      	mov	r3, r0
 800933e:	bf36      	itet	cc
 8009340:	0403      	lslcc	r3, r0, #16
 8009342:	2000      	movcs	r0, #0
 8009344:	2010      	movcc	r0, #16
 8009346:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800934a:	bf3c      	itt	cc
 800934c:	021b      	lslcc	r3, r3, #8
 800934e:	3008      	addcc	r0, #8
 8009350:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009354:	bf3c      	itt	cc
 8009356:	011b      	lslcc	r3, r3, #4
 8009358:	3004      	addcc	r0, #4
 800935a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800935e:	bf3c      	itt	cc
 8009360:	009b      	lslcc	r3, r3, #2
 8009362:	3002      	addcc	r0, #2
 8009364:	2b00      	cmp	r3, #0
 8009366:	db05      	blt.n	8009374 <__hi0bits+0x3c>
 8009368:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800936c:	f100 0001 	add.w	r0, r0, #1
 8009370:	bf08      	it	eq
 8009372:	2020      	moveq	r0, #32
 8009374:	4770      	bx	lr

08009376 <__lo0bits>:
 8009376:	6803      	ldr	r3, [r0, #0]
 8009378:	4602      	mov	r2, r0
 800937a:	f013 0007 	ands.w	r0, r3, #7
 800937e:	d00b      	beq.n	8009398 <__lo0bits+0x22>
 8009380:	07d9      	lsls	r1, r3, #31
 8009382:	d421      	bmi.n	80093c8 <__lo0bits+0x52>
 8009384:	0798      	lsls	r0, r3, #30
 8009386:	bf49      	itett	mi
 8009388:	085b      	lsrmi	r3, r3, #1
 800938a:	089b      	lsrpl	r3, r3, #2
 800938c:	2001      	movmi	r0, #1
 800938e:	6013      	strmi	r3, [r2, #0]
 8009390:	bf5c      	itt	pl
 8009392:	6013      	strpl	r3, [r2, #0]
 8009394:	2002      	movpl	r0, #2
 8009396:	4770      	bx	lr
 8009398:	b299      	uxth	r1, r3
 800939a:	b909      	cbnz	r1, 80093a0 <__lo0bits+0x2a>
 800939c:	0c1b      	lsrs	r3, r3, #16
 800939e:	2010      	movs	r0, #16
 80093a0:	b2d9      	uxtb	r1, r3
 80093a2:	b909      	cbnz	r1, 80093a8 <__lo0bits+0x32>
 80093a4:	3008      	adds	r0, #8
 80093a6:	0a1b      	lsrs	r3, r3, #8
 80093a8:	0719      	lsls	r1, r3, #28
 80093aa:	bf04      	itt	eq
 80093ac:	091b      	lsreq	r3, r3, #4
 80093ae:	3004      	addeq	r0, #4
 80093b0:	0799      	lsls	r1, r3, #30
 80093b2:	bf04      	itt	eq
 80093b4:	089b      	lsreq	r3, r3, #2
 80093b6:	3002      	addeq	r0, #2
 80093b8:	07d9      	lsls	r1, r3, #31
 80093ba:	d403      	bmi.n	80093c4 <__lo0bits+0x4e>
 80093bc:	085b      	lsrs	r3, r3, #1
 80093be:	f100 0001 	add.w	r0, r0, #1
 80093c2:	d003      	beq.n	80093cc <__lo0bits+0x56>
 80093c4:	6013      	str	r3, [r2, #0]
 80093c6:	4770      	bx	lr
 80093c8:	2000      	movs	r0, #0
 80093ca:	4770      	bx	lr
 80093cc:	2020      	movs	r0, #32
 80093ce:	4770      	bx	lr

080093d0 <__i2b>:
 80093d0:	b510      	push	{r4, lr}
 80093d2:	460c      	mov	r4, r1
 80093d4:	2101      	movs	r1, #1
 80093d6:	f7ff ff07 	bl	80091e8 <_Balloc>
 80093da:	4602      	mov	r2, r0
 80093dc:	b928      	cbnz	r0, 80093ea <__i2b+0x1a>
 80093de:	4b05      	ldr	r3, [pc, #20]	@ (80093f4 <__i2b+0x24>)
 80093e0:	4805      	ldr	r0, [pc, #20]	@ (80093f8 <__i2b+0x28>)
 80093e2:	f240 1145 	movw	r1, #325	@ 0x145
 80093e6:	f000 fe7b 	bl	800a0e0 <__assert_func>
 80093ea:	2301      	movs	r3, #1
 80093ec:	6144      	str	r4, [r0, #20]
 80093ee:	6103      	str	r3, [r0, #16]
 80093f0:	bd10      	pop	{r4, pc}
 80093f2:	bf00      	nop
 80093f4:	0800a6d0 	.word	0x0800a6d0
 80093f8:	0800a6e1 	.word	0x0800a6e1

080093fc <__multiply>:
 80093fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009400:	4617      	mov	r7, r2
 8009402:	690a      	ldr	r2, [r1, #16]
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	429a      	cmp	r2, r3
 8009408:	bfa8      	it	ge
 800940a:	463b      	movge	r3, r7
 800940c:	4689      	mov	r9, r1
 800940e:	bfa4      	itt	ge
 8009410:	460f      	movge	r7, r1
 8009412:	4699      	movge	r9, r3
 8009414:	693d      	ldr	r5, [r7, #16]
 8009416:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	6879      	ldr	r1, [r7, #4]
 800941e:	eb05 060a 	add.w	r6, r5, sl
 8009422:	42b3      	cmp	r3, r6
 8009424:	b085      	sub	sp, #20
 8009426:	bfb8      	it	lt
 8009428:	3101      	addlt	r1, #1
 800942a:	f7ff fedd 	bl	80091e8 <_Balloc>
 800942e:	b930      	cbnz	r0, 800943e <__multiply+0x42>
 8009430:	4602      	mov	r2, r0
 8009432:	4b41      	ldr	r3, [pc, #260]	@ (8009538 <__multiply+0x13c>)
 8009434:	4841      	ldr	r0, [pc, #260]	@ (800953c <__multiply+0x140>)
 8009436:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800943a:	f000 fe51 	bl	800a0e0 <__assert_func>
 800943e:	f100 0414 	add.w	r4, r0, #20
 8009442:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009446:	4623      	mov	r3, r4
 8009448:	2200      	movs	r2, #0
 800944a:	4573      	cmp	r3, lr
 800944c:	d320      	bcc.n	8009490 <__multiply+0x94>
 800944e:	f107 0814 	add.w	r8, r7, #20
 8009452:	f109 0114 	add.w	r1, r9, #20
 8009456:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800945a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800945e:	9302      	str	r3, [sp, #8]
 8009460:	1beb      	subs	r3, r5, r7
 8009462:	3b15      	subs	r3, #21
 8009464:	f023 0303 	bic.w	r3, r3, #3
 8009468:	3304      	adds	r3, #4
 800946a:	3715      	adds	r7, #21
 800946c:	42bd      	cmp	r5, r7
 800946e:	bf38      	it	cc
 8009470:	2304      	movcc	r3, #4
 8009472:	9301      	str	r3, [sp, #4]
 8009474:	9b02      	ldr	r3, [sp, #8]
 8009476:	9103      	str	r1, [sp, #12]
 8009478:	428b      	cmp	r3, r1
 800947a:	d80c      	bhi.n	8009496 <__multiply+0x9a>
 800947c:	2e00      	cmp	r6, #0
 800947e:	dd03      	ble.n	8009488 <__multiply+0x8c>
 8009480:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009484:	2b00      	cmp	r3, #0
 8009486:	d055      	beq.n	8009534 <__multiply+0x138>
 8009488:	6106      	str	r6, [r0, #16]
 800948a:	b005      	add	sp, #20
 800948c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009490:	f843 2b04 	str.w	r2, [r3], #4
 8009494:	e7d9      	b.n	800944a <__multiply+0x4e>
 8009496:	f8b1 a000 	ldrh.w	sl, [r1]
 800949a:	f1ba 0f00 	cmp.w	sl, #0
 800949e:	d01f      	beq.n	80094e0 <__multiply+0xe4>
 80094a0:	46c4      	mov	ip, r8
 80094a2:	46a1      	mov	r9, r4
 80094a4:	2700      	movs	r7, #0
 80094a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80094aa:	f8d9 3000 	ldr.w	r3, [r9]
 80094ae:	fa1f fb82 	uxth.w	fp, r2
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80094b8:	443b      	add	r3, r7
 80094ba:	f8d9 7000 	ldr.w	r7, [r9]
 80094be:	0c12      	lsrs	r2, r2, #16
 80094c0:	0c3f      	lsrs	r7, r7, #16
 80094c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80094c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094d0:	4565      	cmp	r5, ip
 80094d2:	f849 3b04 	str.w	r3, [r9], #4
 80094d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80094da:	d8e4      	bhi.n	80094a6 <__multiply+0xaa>
 80094dc:	9b01      	ldr	r3, [sp, #4]
 80094de:	50e7      	str	r7, [r4, r3]
 80094e0:	9b03      	ldr	r3, [sp, #12]
 80094e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80094e6:	3104      	adds	r1, #4
 80094e8:	f1b9 0f00 	cmp.w	r9, #0
 80094ec:	d020      	beq.n	8009530 <__multiply+0x134>
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	4647      	mov	r7, r8
 80094f2:	46a4      	mov	ip, r4
 80094f4:	f04f 0a00 	mov.w	sl, #0
 80094f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80094fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009500:	fb09 220b 	mla	r2, r9, fp, r2
 8009504:	4452      	add	r2, sl
 8009506:	b29b      	uxth	r3, r3
 8009508:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800950c:	f84c 3b04 	str.w	r3, [ip], #4
 8009510:	f857 3b04 	ldr.w	r3, [r7], #4
 8009514:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009518:	f8bc 3000 	ldrh.w	r3, [ip]
 800951c:	fb09 330a 	mla	r3, r9, sl, r3
 8009520:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009524:	42bd      	cmp	r5, r7
 8009526:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800952a:	d8e5      	bhi.n	80094f8 <__multiply+0xfc>
 800952c:	9a01      	ldr	r2, [sp, #4]
 800952e:	50a3      	str	r3, [r4, r2]
 8009530:	3404      	adds	r4, #4
 8009532:	e79f      	b.n	8009474 <__multiply+0x78>
 8009534:	3e01      	subs	r6, #1
 8009536:	e7a1      	b.n	800947c <__multiply+0x80>
 8009538:	0800a6d0 	.word	0x0800a6d0
 800953c:	0800a6e1 	.word	0x0800a6e1

08009540 <__pow5mult>:
 8009540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009544:	4615      	mov	r5, r2
 8009546:	f012 0203 	ands.w	r2, r2, #3
 800954a:	4607      	mov	r7, r0
 800954c:	460e      	mov	r6, r1
 800954e:	d007      	beq.n	8009560 <__pow5mult+0x20>
 8009550:	4c25      	ldr	r4, [pc, #148]	@ (80095e8 <__pow5mult+0xa8>)
 8009552:	3a01      	subs	r2, #1
 8009554:	2300      	movs	r3, #0
 8009556:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800955a:	f7ff fea7 	bl	80092ac <__multadd>
 800955e:	4606      	mov	r6, r0
 8009560:	10ad      	asrs	r5, r5, #2
 8009562:	d03d      	beq.n	80095e0 <__pow5mult+0xa0>
 8009564:	69fc      	ldr	r4, [r7, #28]
 8009566:	b97c      	cbnz	r4, 8009588 <__pow5mult+0x48>
 8009568:	2010      	movs	r0, #16
 800956a:	f7ff fd87 	bl	800907c <malloc>
 800956e:	4602      	mov	r2, r0
 8009570:	61f8      	str	r0, [r7, #28]
 8009572:	b928      	cbnz	r0, 8009580 <__pow5mult+0x40>
 8009574:	4b1d      	ldr	r3, [pc, #116]	@ (80095ec <__pow5mult+0xac>)
 8009576:	481e      	ldr	r0, [pc, #120]	@ (80095f0 <__pow5mult+0xb0>)
 8009578:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800957c:	f000 fdb0 	bl	800a0e0 <__assert_func>
 8009580:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009584:	6004      	str	r4, [r0, #0]
 8009586:	60c4      	str	r4, [r0, #12]
 8009588:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800958c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009590:	b94c      	cbnz	r4, 80095a6 <__pow5mult+0x66>
 8009592:	f240 2171 	movw	r1, #625	@ 0x271
 8009596:	4638      	mov	r0, r7
 8009598:	f7ff ff1a 	bl	80093d0 <__i2b>
 800959c:	2300      	movs	r3, #0
 800959e:	f8c8 0008 	str.w	r0, [r8, #8]
 80095a2:	4604      	mov	r4, r0
 80095a4:	6003      	str	r3, [r0, #0]
 80095a6:	f04f 0900 	mov.w	r9, #0
 80095aa:	07eb      	lsls	r3, r5, #31
 80095ac:	d50a      	bpl.n	80095c4 <__pow5mult+0x84>
 80095ae:	4631      	mov	r1, r6
 80095b0:	4622      	mov	r2, r4
 80095b2:	4638      	mov	r0, r7
 80095b4:	f7ff ff22 	bl	80093fc <__multiply>
 80095b8:	4631      	mov	r1, r6
 80095ba:	4680      	mov	r8, r0
 80095bc:	4638      	mov	r0, r7
 80095be:	f7ff fe53 	bl	8009268 <_Bfree>
 80095c2:	4646      	mov	r6, r8
 80095c4:	106d      	asrs	r5, r5, #1
 80095c6:	d00b      	beq.n	80095e0 <__pow5mult+0xa0>
 80095c8:	6820      	ldr	r0, [r4, #0]
 80095ca:	b938      	cbnz	r0, 80095dc <__pow5mult+0x9c>
 80095cc:	4622      	mov	r2, r4
 80095ce:	4621      	mov	r1, r4
 80095d0:	4638      	mov	r0, r7
 80095d2:	f7ff ff13 	bl	80093fc <__multiply>
 80095d6:	6020      	str	r0, [r4, #0]
 80095d8:	f8c0 9000 	str.w	r9, [r0]
 80095dc:	4604      	mov	r4, r0
 80095de:	e7e4      	b.n	80095aa <__pow5mult+0x6a>
 80095e0:	4630      	mov	r0, r6
 80095e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095e6:	bf00      	nop
 80095e8:	0800a794 	.word	0x0800a794
 80095ec:	0800a661 	.word	0x0800a661
 80095f0:	0800a6e1 	.word	0x0800a6e1

080095f4 <__lshift>:
 80095f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095f8:	460c      	mov	r4, r1
 80095fa:	6849      	ldr	r1, [r1, #4]
 80095fc:	6923      	ldr	r3, [r4, #16]
 80095fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009602:	68a3      	ldr	r3, [r4, #8]
 8009604:	4607      	mov	r7, r0
 8009606:	4691      	mov	r9, r2
 8009608:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800960c:	f108 0601 	add.w	r6, r8, #1
 8009610:	42b3      	cmp	r3, r6
 8009612:	db0b      	blt.n	800962c <__lshift+0x38>
 8009614:	4638      	mov	r0, r7
 8009616:	f7ff fde7 	bl	80091e8 <_Balloc>
 800961a:	4605      	mov	r5, r0
 800961c:	b948      	cbnz	r0, 8009632 <__lshift+0x3e>
 800961e:	4602      	mov	r2, r0
 8009620:	4b28      	ldr	r3, [pc, #160]	@ (80096c4 <__lshift+0xd0>)
 8009622:	4829      	ldr	r0, [pc, #164]	@ (80096c8 <__lshift+0xd4>)
 8009624:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009628:	f000 fd5a 	bl	800a0e0 <__assert_func>
 800962c:	3101      	adds	r1, #1
 800962e:	005b      	lsls	r3, r3, #1
 8009630:	e7ee      	b.n	8009610 <__lshift+0x1c>
 8009632:	2300      	movs	r3, #0
 8009634:	f100 0114 	add.w	r1, r0, #20
 8009638:	f100 0210 	add.w	r2, r0, #16
 800963c:	4618      	mov	r0, r3
 800963e:	4553      	cmp	r3, sl
 8009640:	db33      	blt.n	80096aa <__lshift+0xb6>
 8009642:	6920      	ldr	r0, [r4, #16]
 8009644:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009648:	f104 0314 	add.w	r3, r4, #20
 800964c:	f019 091f 	ands.w	r9, r9, #31
 8009650:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009654:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009658:	d02b      	beq.n	80096b2 <__lshift+0xbe>
 800965a:	f1c9 0e20 	rsb	lr, r9, #32
 800965e:	468a      	mov	sl, r1
 8009660:	2200      	movs	r2, #0
 8009662:	6818      	ldr	r0, [r3, #0]
 8009664:	fa00 f009 	lsl.w	r0, r0, r9
 8009668:	4310      	orrs	r0, r2
 800966a:	f84a 0b04 	str.w	r0, [sl], #4
 800966e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009672:	459c      	cmp	ip, r3
 8009674:	fa22 f20e 	lsr.w	r2, r2, lr
 8009678:	d8f3      	bhi.n	8009662 <__lshift+0x6e>
 800967a:	ebac 0304 	sub.w	r3, ip, r4
 800967e:	3b15      	subs	r3, #21
 8009680:	f023 0303 	bic.w	r3, r3, #3
 8009684:	3304      	adds	r3, #4
 8009686:	f104 0015 	add.w	r0, r4, #21
 800968a:	4560      	cmp	r0, ip
 800968c:	bf88      	it	hi
 800968e:	2304      	movhi	r3, #4
 8009690:	50ca      	str	r2, [r1, r3]
 8009692:	b10a      	cbz	r2, 8009698 <__lshift+0xa4>
 8009694:	f108 0602 	add.w	r6, r8, #2
 8009698:	3e01      	subs	r6, #1
 800969a:	4638      	mov	r0, r7
 800969c:	612e      	str	r6, [r5, #16]
 800969e:	4621      	mov	r1, r4
 80096a0:	f7ff fde2 	bl	8009268 <_Bfree>
 80096a4:	4628      	mov	r0, r5
 80096a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80096ae:	3301      	adds	r3, #1
 80096b0:	e7c5      	b.n	800963e <__lshift+0x4a>
 80096b2:	3904      	subs	r1, #4
 80096b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80096b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80096bc:	459c      	cmp	ip, r3
 80096be:	d8f9      	bhi.n	80096b4 <__lshift+0xc0>
 80096c0:	e7ea      	b.n	8009698 <__lshift+0xa4>
 80096c2:	bf00      	nop
 80096c4:	0800a6d0 	.word	0x0800a6d0
 80096c8:	0800a6e1 	.word	0x0800a6e1

080096cc <__mcmp>:
 80096cc:	690a      	ldr	r2, [r1, #16]
 80096ce:	4603      	mov	r3, r0
 80096d0:	6900      	ldr	r0, [r0, #16]
 80096d2:	1a80      	subs	r0, r0, r2
 80096d4:	b530      	push	{r4, r5, lr}
 80096d6:	d10e      	bne.n	80096f6 <__mcmp+0x2a>
 80096d8:	3314      	adds	r3, #20
 80096da:	3114      	adds	r1, #20
 80096dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80096e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80096e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80096e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096ec:	4295      	cmp	r5, r2
 80096ee:	d003      	beq.n	80096f8 <__mcmp+0x2c>
 80096f0:	d205      	bcs.n	80096fe <__mcmp+0x32>
 80096f2:	f04f 30ff 	mov.w	r0, #4294967295
 80096f6:	bd30      	pop	{r4, r5, pc}
 80096f8:	42a3      	cmp	r3, r4
 80096fa:	d3f3      	bcc.n	80096e4 <__mcmp+0x18>
 80096fc:	e7fb      	b.n	80096f6 <__mcmp+0x2a>
 80096fe:	2001      	movs	r0, #1
 8009700:	e7f9      	b.n	80096f6 <__mcmp+0x2a>
	...

08009704 <__mdiff>:
 8009704:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009708:	4689      	mov	r9, r1
 800970a:	4606      	mov	r6, r0
 800970c:	4611      	mov	r1, r2
 800970e:	4648      	mov	r0, r9
 8009710:	4614      	mov	r4, r2
 8009712:	f7ff ffdb 	bl	80096cc <__mcmp>
 8009716:	1e05      	subs	r5, r0, #0
 8009718:	d112      	bne.n	8009740 <__mdiff+0x3c>
 800971a:	4629      	mov	r1, r5
 800971c:	4630      	mov	r0, r6
 800971e:	f7ff fd63 	bl	80091e8 <_Balloc>
 8009722:	4602      	mov	r2, r0
 8009724:	b928      	cbnz	r0, 8009732 <__mdiff+0x2e>
 8009726:	4b3f      	ldr	r3, [pc, #252]	@ (8009824 <__mdiff+0x120>)
 8009728:	f240 2137 	movw	r1, #567	@ 0x237
 800972c:	483e      	ldr	r0, [pc, #248]	@ (8009828 <__mdiff+0x124>)
 800972e:	f000 fcd7 	bl	800a0e0 <__assert_func>
 8009732:	2301      	movs	r3, #1
 8009734:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009738:	4610      	mov	r0, r2
 800973a:	b003      	add	sp, #12
 800973c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009740:	bfbc      	itt	lt
 8009742:	464b      	movlt	r3, r9
 8009744:	46a1      	movlt	r9, r4
 8009746:	4630      	mov	r0, r6
 8009748:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800974c:	bfba      	itte	lt
 800974e:	461c      	movlt	r4, r3
 8009750:	2501      	movlt	r5, #1
 8009752:	2500      	movge	r5, #0
 8009754:	f7ff fd48 	bl	80091e8 <_Balloc>
 8009758:	4602      	mov	r2, r0
 800975a:	b918      	cbnz	r0, 8009764 <__mdiff+0x60>
 800975c:	4b31      	ldr	r3, [pc, #196]	@ (8009824 <__mdiff+0x120>)
 800975e:	f240 2145 	movw	r1, #581	@ 0x245
 8009762:	e7e3      	b.n	800972c <__mdiff+0x28>
 8009764:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009768:	6926      	ldr	r6, [r4, #16]
 800976a:	60c5      	str	r5, [r0, #12]
 800976c:	f109 0310 	add.w	r3, r9, #16
 8009770:	f109 0514 	add.w	r5, r9, #20
 8009774:	f104 0e14 	add.w	lr, r4, #20
 8009778:	f100 0b14 	add.w	fp, r0, #20
 800977c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009780:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009784:	9301      	str	r3, [sp, #4]
 8009786:	46d9      	mov	r9, fp
 8009788:	f04f 0c00 	mov.w	ip, #0
 800978c:	9b01      	ldr	r3, [sp, #4]
 800978e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009792:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009796:	9301      	str	r3, [sp, #4]
 8009798:	fa1f f38a 	uxth.w	r3, sl
 800979c:	4619      	mov	r1, r3
 800979e:	b283      	uxth	r3, r0
 80097a0:	1acb      	subs	r3, r1, r3
 80097a2:	0c00      	lsrs	r0, r0, #16
 80097a4:	4463      	add	r3, ip
 80097a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80097aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80097b4:	4576      	cmp	r6, lr
 80097b6:	f849 3b04 	str.w	r3, [r9], #4
 80097ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80097be:	d8e5      	bhi.n	800978c <__mdiff+0x88>
 80097c0:	1b33      	subs	r3, r6, r4
 80097c2:	3b15      	subs	r3, #21
 80097c4:	f023 0303 	bic.w	r3, r3, #3
 80097c8:	3415      	adds	r4, #21
 80097ca:	3304      	adds	r3, #4
 80097cc:	42a6      	cmp	r6, r4
 80097ce:	bf38      	it	cc
 80097d0:	2304      	movcc	r3, #4
 80097d2:	441d      	add	r5, r3
 80097d4:	445b      	add	r3, fp
 80097d6:	461e      	mov	r6, r3
 80097d8:	462c      	mov	r4, r5
 80097da:	4544      	cmp	r4, r8
 80097dc:	d30e      	bcc.n	80097fc <__mdiff+0xf8>
 80097de:	f108 0103 	add.w	r1, r8, #3
 80097e2:	1b49      	subs	r1, r1, r5
 80097e4:	f021 0103 	bic.w	r1, r1, #3
 80097e8:	3d03      	subs	r5, #3
 80097ea:	45a8      	cmp	r8, r5
 80097ec:	bf38      	it	cc
 80097ee:	2100      	movcc	r1, #0
 80097f0:	440b      	add	r3, r1
 80097f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097f6:	b191      	cbz	r1, 800981e <__mdiff+0x11a>
 80097f8:	6117      	str	r7, [r2, #16]
 80097fa:	e79d      	b.n	8009738 <__mdiff+0x34>
 80097fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8009800:	46e6      	mov	lr, ip
 8009802:	0c08      	lsrs	r0, r1, #16
 8009804:	fa1c fc81 	uxtah	ip, ip, r1
 8009808:	4471      	add	r1, lr
 800980a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800980e:	b289      	uxth	r1, r1
 8009810:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009814:	f846 1b04 	str.w	r1, [r6], #4
 8009818:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800981c:	e7dd      	b.n	80097da <__mdiff+0xd6>
 800981e:	3f01      	subs	r7, #1
 8009820:	e7e7      	b.n	80097f2 <__mdiff+0xee>
 8009822:	bf00      	nop
 8009824:	0800a6d0 	.word	0x0800a6d0
 8009828:	0800a6e1 	.word	0x0800a6e1

0800982c <__d2b>:
 800982c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009830:	460f      	mov	r7, r1
 8009832:	2101      	movs	r1, #1
 8009834:	ec59 8b10 	vmov	r8, r9, d0
 8009838:	4616      	mov	r6, r2
 800983a:	f7ff fcd5 	bl	80091e8 <_Balloc>
 800983e:	4604      	mov	r4, r0
 8009840:	b930      	cbnz	r0, 8009850 <__d2b+0x24>
 8009842:	4602      	mov	r2, r0
 8009844:	4b23      	ldr	r3, [pc, #140]	@ (80098d4 <__d2b+0xa8>)
 8009846:	4824      	ldr	r0, [pc, #144]	@ (80098d8 <__d2b+0xac>)
 8009848:	f240 310f 	movw	r1, #783	@ 0x30f
 800984c:	f000 fc48 	bl	800a0e0 <__assert_func>
 8009850:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009854:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009858:	b10d      	cbz	r5, 800985e <__d2b+0x32>
 800985a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800985e:	9301      	str	r3, [sp, #4]
 8009860:	f1b8 0300 	subs.w	r3, r8, #0
 8009864:	d023      	beq.n	80098ae <__d2b+0x82>
 8009866:	4668      	mov	r0, sp
 8009868:	9300      	str	r3, [sp, #0]
 800986a:	f7ff fd84 	bl	8009376 <__lo0bits>
 800986e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009872:	b1d0      	cbz	r0, 80098aa <__d2b+0x7e>
 8009874:	f1c0 0320 	rsb	r3, r0, #32
 8009878:	fa02 f303 	lsl.w	r3, r2, r3
 800987c:	430b      	orrs	r3, r1
 800987e:	40c2      	lsrs	r2, r0
 8009880:	6163      	str	r3, [r4, #20]
 8009882:	9201      	str	r2, [sp, #4]
 8009884:	9b01      	ldr	r3, [sp, #4]
 8009886:	61a3      	str	r3, [r4, #24]
 8009888:	2b00      	cmp	r3, #0
 800988a:	bf0c      	ite	eq
 800988c:	2201      	moveq	r2, #1
 800988e:	2202      	movne	r2, #2
 8009890:	6122      	str	r2, [r4, #16]
 8009892:	b1a5      	cbz	r5, 80098be <__d2b+0x92>
 8009894:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009898:	4405      	add	r5, r0
 800989a:	603d      	str	r5, [r7, #0]
 800989c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80098a0:	6030      	str	r0, [r6, #0]
 80098a2:	4620      	mov	r0, r4
 80098a4:	b003      	add	sp, #12
 80098a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098aa:	6161      	str	r1, [r4, #20]
 80098ac:	e7ea      	b.n	8009884 <__d2b+0x58>
 80098ae:	a801      	add	r0, sp, #4
 80098b0:	f7ff fd61 	bl	8009376 <__lo0bits>
 80098b4:	9b01      	ldr	r3, [sp, #4]
 80098b6:	6163      	str	r3, [r4, #20]
 80098b8:	3020      	adds	r0, #32
 80098ba:	2201      	movs	r2, #1
 80098bc:	e7e8      	b.n	8009890 <__d2b+0x64>
 80098be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80098c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80098c6:	6038      	str	r0, [r7, #0]
 80098c8:	6918      	ldr	r0, [r3, #16]
 80098ca:	f7ff fd35 	bl	8009338 <__hi0bits>
 80098ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098d2:	e7e5      	b.n	80098a0 <__d2b+0x74>
 80098d4:	0800a6d0 	.word	0x0800a6d0
 80098d8:	0800a6e1 	.word	0x0800a6e1

080098dc <__ssputs_r>:
 80098dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098e0:	688e      	ldr	r6, [r1, #8]
 80098e2:	461f      	mov	r7, r3
 80098e4:	42be      	cmp	r6, r7
 80098e6:	680b      	ldr	r3, [r1, #0]
 80098e8:	4682      	mov	sl, r0
 80098ea:	460c      	mov	r4, r1
 80098ec:	4690      	mov	r8, r2
 80098ee:	d82d      	bhi.n	800994c <__ssputs_r+0x70>
 80098f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80098f8:	d026      	beq.n	8009948 <__ssputs_r+0x6c>
 80098fa:	6965      	ldr	r5, [r4, #20]
 80098fc:	6909      	ldr	r1, [r1, #16]
 80098fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009902:	eba3 0901 	sub.w	r9, r3, r1
 8009906:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800990a:	1c7b      	adds	r3, r7, #1
 800990c:	444b      	add	r3, r9
 800990e:	106d      	asrs	r5, r5, #1
 8009910:	429d      	cmp	r5, r3
 8009912:	bf38      	it	cc
 8009914:	461d      	movcc	r5, r3
 8009916:	0553      	lsls	r3, r2, #21
 8009918:	d527      	bpl.n	800996a <__ssputs_r+0x8e>
 800991a:	4629      	mov	r1, r5
 800991c:	f7ff fbd8 	bl	80090d0 <_malloc_r>
 8009920:	4606      	mov	r6, r0
 8009922:	b360      	cbz	r0, 800997e <__ssputs_r+0xa2>
 8009924:	6921      	ldr	r1, [r4, #16]
 8009926:	464a      	mov	r2, r9
 8009928:	f000 fbcc 	bl	800a0c4 <memcpy>
 800992c:	89a3      	ldrh	r3, [r4, #12]
 800992e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009936:	81a3      	strh	r3, [r4, #12]
 8009938:	6126      	str	r6, [r4, #16]
 800993a:	6165      	str	r5, [r4, #20]
 800993c:	444e      	add	r6, r9
 800993e:	eba5 0509 	sub.w	r5, r5, r9
 8009942:	6026      	str	r6, [r4, #0]
 8009944:	60a5      	str	r5, [r4, #8]
 8009946:	463e      	mov	r6, r7
 8009948:	42be      	cmp	r6, r7
 800994a:	d900      	bls.n	800994e <__ssputs_r+0x72>
 800994c:	463e      	mov	r6, r7
 800994e:	6820      	ldr	r0, [r4, #0]
 8009950:	4632      	mov	r2, r6
 8009952:	4641      	mov	r1, r8
 8009954:	f000 fb6a 	bl	800a02c <memmove>
 8009958:	68a3      	ldr	r3, [r4, #8]
 800995a:	1b9b      	subs	r3, r3, r6
 800995c:	60a3      	str	r3, [r4, #8]
 800995e:	6823      	ldr	r3, [r4, #0]
 8009960:	4433      	add	r3, r6
 8009962:	6023      	str	r3, [r4, #0]
 8009964:	2000      	movs	r0, #0
 8009966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800996a:	462a      	mov	r2, r5
 800996c:	f000 fbfc 	bl	800a168 <_realloc_r>
 8009970:	4606      	mov	r6, r0
 8009972:	2800      	cmp	r0, #0
 8009974:	d1e0      	bne.n	8009938 <__ssputs_r+0x5c>
 8009976:	6921      	ldr	r1, [r4, #16]
 8009978:	4650      	mov	r0, sl
 800997a:	f7ff fb35 	bl	8008fe8 <_free_r>
 800997e:	230c      	movs	r3, #12
 8009980:	f8ca 3000 	str.w	r3, [sl]
 8009984:	89a3      	ldrh	r3, [r4, #12]
 8009986:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800998a:	81a3      	strh	r3, [r4, #12]
 800998c:	f04f 30ff 	mov.w	r0, #4294967295
 8009990:	e7e9      	b.n	8009966 <__ssputs_r+0x8a>
	...

08009994 <_svfiprintf_r>:
 8009994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009998:	4698      	mov	r8, r3
 800999a:	898b      	ldrh	r3, [r1, #12]
 800999c:	061b      	lsls	r3, r3, #24
 800999e:	b09d      	sub	sp, #116	@ 0x74
 80099a0:	4607      	mov	r7, r0
 80099a2:	460d      	mov	r5, r1
 80099a4:	4614      	mov	r4, r2
 80099a6:	d510      	bpl.n	80099ca <_svfiprintf_r+0x36>
 80099a8:	690b      	ldr	r3, [r1, #16]
 80099aa:	b973      	cbnz	r3, 80099ca <_svfiprintf_r+0x36>
 80099ac:	2140      	movs	r1, #64	@ 0x40
 80099ae:	f7ff fb8f 	bl	80090d0 <_malloc_r>
 80099b2:	6028      	str	r0, [r5, #0]
 80099b4:	6128      	str	r0, [r5, #16]
 80099b6:	b930      	cbnz	r0, 80099c6 <_svfiprintf_r+0x32>
 80099b8:	230c      	movs	r3, #12
 80099ba:	603b      	str	r3, [r7, #0]
 80099bc:	f04f 30ff 	mov.w	r0, #4294967295
 80099c0:	b01d      	add	sp, #116	@ 0x74
 80099c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099c6:	2340      	movs	r3, #64	@ 0x40
 80099c8:	616b      	str	r3, [r5, #20]
 80099ca:	2300      	movs	r3, #0
 80099cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ce:	2320      	movs	r3, #32
 80099d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80099d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80099d8:	2330      	movs	r3, #48	@ 0x30
 80099da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009b78 <_svfiprintf_r+0x1e4>
 80099de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80099e2:	f04f 0901 	mov.w	r9, #1
 80099e6:	4623      	mov	r3, r4
 80099e8:	469a      	mov	sl, r3
 80099ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099ee:	b10a      	cbz	r2, 80099f4 <_svfiprintf_r+0x60>
 80099f0:	2a25      	cmp	r2, #37	@ 0x25
 80099f2:	d1f9      	bne.n	80099e8 <_svfiprintf_r+0x54>
 80099f4:	ebba 0b04 	subs.w	fp, sl, r4
 80099f8:	d00b      	beq.n	8009a12 <_svfiprintf_r+0x7e>
 80099fa:	465b      	mov	r3, fp
 80099fc:	4622      	mov	r2, r4
 80099fe:	4629      	mov	r1, r5
 8009a00:	4638      	mov	r0, r7
 8009a02:	f7ff ff6b 	bl	80098dc <__ssputs_r>
 8009a06:	3001      	adds	r0, #1
 8009a08:	f000 80a7 	beq.w	8009b5a <_svfiprintf_r+0x1c6>
 8009a0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a0e:	445a      	add	r2, fp
 8009a10:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a12:	f89a 3000 	ldrb.w	r3, [sl]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f000 809f 	beq.w	8009b5a <_svfiprintf_r+0x1c6>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a26:	f10a 0a01 	add.w	sl, sl, #1
 8009a2a:	9304      	str	r3, [sp, #16]
 8009a2c:	9307      	str	r3, [sp, #28]
 8009a2e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a32:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a34:	4654      	mov	r4, sl
 8009a36:	2205      	movs	r2, #5
 8009a38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a3c:	484e      	ldr	r0, [pc, #312]	@ (8009b78 <_svfiprintf_r+0x1e4>)
 8009a3e:	f7f6 fbc7 	bl	80001d0 <memchr>
 8009a42:	9a04      	ldr	r2, [sp, #16]
 8009a44:	b9d8      	cbnz	r0, 8009a7e <_svfiprintf_r+0xea>
 8009a46:	06d0      	lsls	r0, r2, #27
 8009a48:	bf44      	itt	mi
 8009a4a:	2320      	movmi	r3, #32
 8009a4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a50:	0711      	lsls	r1, r2, #28
 8009a52:	bf44      	itt	mi
 8009a54:	232b      	movmi	r3, #43	@ 0x2b
 8009a56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a5a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a60:	d015      	beq.n	8009a8e <_svfiprintf_r+0xfa>
 8009a62:	9a07      	ldr	r2, [sp, #28]
 8009a64:	4654      	mov	r4, sl
 8009a66:	2000      	movs	r0, #0
 8009a68:	f04f 0c0a 	mov.w	ip, #10
 8009a6c:	4621      	mov	r1, r4
 8009a6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a72:	3b30      	subs	r3, #48	@ 0x30
 8009a74:	2b09      	cmp	r3, #9
 8009a76:	d94b      	bls.n	8009b10 <_svfiprintf_r+0x17c>
 8009a78:	b1b0      	cbz	r0, 8009aa8 <_svfiprintf_r+0x114>
 8009a7a:	9207      	str	r2, [sp, #28]
 8009a7c:	e014      	b.n	8009aa8 <_svfiprintf_r+0x114>
 8009a7e:	eba0 0308 	sub.w	r3, r0, r8
 8009a82:	fa09 f303 	lsl.w	r3, r9, r3
 8009a86:	4313      	orrs	r3, r2
 8009a88:	9304      	str	r3, [sp, #16]
 8009a8a:	46a2      	mov	sl, r4
 8009a8c:	e7d2      	b.n	8009a34 <_svfiprintf_r+0xa0>
 8009a8e:	9b03      	ldr	r3, [sp, #12]
 8009a90:	1d19      	adds	r1, r3, #4
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	9103      	str	r1, [sp, #12]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	bfbb      	ittet	lt
 8009a9a:	425b      	neglt	r3, r3
 8009a9c:	f042 0202 	orrlt.w	r2, r2, #2
 8009aa0:	9307      	strge	r3, [sp, #28]
 8009aa2:	9307      	strlt	r3, [sp, #28]
 8009aa4:	bfb8      	it	lt
 8009aa6:	9204      	strlt	r2, [sp, #16]
 8009aa8:	7823      	ldrb	r3, [r4, #0]
 8009aaa:	2b2e      	cmp	r3, #46	@ 0x2e
 8009aac:	d10a      	bne.n	8009ac4 <_svfiprintf_r+0x130>
 8009aae:	7863      	ldrb	r3, [r4, #1]
 8009ab0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ab2:	d132      	bne.n	8009b1a <_svfiprintf_r+0x186>
 8009ab4:	9b03      	ldr	r3, [sp, #12]
 8009ab6:	1d1a      	adds	r2, r3, #4
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	9203      	str	r2, [sp, #12]
 8009abc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ac0:	3402      	adds	r4, #2
 8009ac2:	9305      	str	r3, [sp, #20]
 8009ac4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009b88 <_svfiprintf_r+0x1f4>
 8009ac8:	7821      	ldrb	r1, [r4, #0]
 8009aca:	2203      	movs	r2, #3
 8009acc:	4650      	mov	r0, sl
 8009ace:	f7f6 fb7f 	bl	80001d0 <memchr>
 8009ad2:	b138      	cbz	r0, 8009ae4 <_svfiprintf_r+0x150>
 8009ad4:	9b04      	ldr	r3, [sp, #16]
 8009ad6:	eba0 000a 	sub.w	r0, r0, sl
 8009ada:	2240      	movs	r2, #64	@ 0x40
 8009adc:	4082      	lsls	r2, r0
 8009ade:	4313      	orrs	r3, r2
 8009ae0:	3401      	adds	r4, #1
 8009ae2:	9304      	str	r3, [sp, #16]
 8009ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ae8:	4824      	ldr	r0, [pc, #144]	@ (8009b7c <_svfiprintf_r+0x1e8>)
 8009aea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009aee:	2206      	movs	r2, #6
 8009af0:	f7f6 fb6e 	bl	80001d0 <memchr>
 8009af4:	2800      	cmp	r0, #0
 8009af6:	d036      	beq.n	8009b66 <_svfiprintf_r+0x1d2>
 8009af8:	4b21      	ldr	r3, [pc, #132]	@ (8009b80 <_svfiprintf_r+0x1ec>)
 8009afa:	bb1b      	cbnz	r3, 8009b44 <_svfiprintf_r+0x1b0>
 8009afc:	9b03      	ldr	r3, [sp, #12]
 8009afe:	3307      	adds	r3, #7
 8009b00:	f023 0307 	bic.w	r3, r3, #7
 8009b04:	3308      	adds	r3, #8
 8009b06:	9303      	str	r3, [sp, #12]
 8009b08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b0a:	4433      	add	r3, r6
 8009b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b0e:	e76a      	b.n	80099e6 <_svfiprintf_r+0x52>
 8009b10:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b14:	460c      	mov	r4, r1
 8009b16:	2001      	movs	r0, #1
 8009b18:	e7a8      	b.n	8009a6c <_svfiprintf_r+0xd8>
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	3401      	adds	r4, #1
 8009b1e:	9305      	str	r3, [sp, #20]
 8009b20:	4619      	mov	r1, r3
 8009b22:	f04f 0c0a 	mov.w	ip, #10
 8009b26:	4620      	mov	r0, r4
 8009b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b2c:	3a30      	subs	r2, #48	@ 0x30
 8009b2e:	2a09      	cmp	r2, #9
 8009b30:	d903      	bls.n	8009b3a <_svfiprintf_r+0x1a6>
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d0c6      	beq.n	8009ac4 <_svfiprintf_r+0x130>
 8009b36:	9105      	str	r1, [sp, #20]
 8009b38:	e7c4      	b.n	8009ac4 <_svfiprintf_r+0x130>
 8009b3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b3e:	4604      	mov	r4, r0
 8009b40:	2301      	movs	r3, #1
 8009b42:	e7f0      	b.n	8009b26 <_svfiprintf_r+0x192>
 8009b44:	ab03      	add	r3, sp, #12
 8009b46:	9300      	str	r3, [sp, #0]
 8009b48:	462a      	mov	r2, r5
 8009b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8009b84 <_svfiprintf_r+0x1f0>)
 8009b4c:	a904      	add	r1, sp, #16
 8009b4e:	4638      	mov	r0, r7
 8009b50:	f7fd fd6a 	bl	8007628 <_printf_float>
 8009b54:	1c42      	adds	r2, r0, #1
 8009b56:	4606      	mov	r6, r0
 8009b58:	d1d6      	bne.n	8009b08 <_svfiprintf_r+0x174>
 8009b5a:	89ab      	ldrh	r3, [r5, #12]
 8009b5c:	065b      	lsls	r3, r3, #25
 8009b5e:	f53f af2d 	bmi.w	80099bc <_svfiprintf_r+0x28>
 8009b62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b64:	e72c      	b.n	80099c0 <_svfiprintf_r+0x2c>
 8009b66:	ab03      	add	r3, sp, #12
 8009b68:	9300      	str	r3, [sp, #0]
 8009b6a:	462a      	mov	r2, r5
 8009b6c:	4b05      	ldr	r3, [pc, #20]	@ (8009b84 <_svfiprintf_r+0x1f0>)
 8009b6e:	a904      	add	r1, sp, #16
 8009b70:	4638      	mov	r0, r7
 8009b72:	f7fd fff1 	bl	8007b58 <_printf_i>
 8009b76:	e7ed      	b.n	8009b54 <_svfiprintf_r+0x1c0>
 8009b78:	0800a73a 	.word	0x0800a73a
 8009b7c:	0800a744 	.word	0x0800a744
 8009b80:	08007629 	.word	0x08007629
 8009b84:	080098dd 	.word	0x080098dd
 8009b88:	0800a740 	.word	0x0800a740

08009b8c <__sfputc_r>:
 8009b8c:	6893      	ldr	r3, [r2, #8]
 8009b8e:	3b01      	subs	r3, #1
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	b410      	push	{r4}
 8009b94:	6093      	str	r3, [r2, #8]
 8009b96:	da08      	bge.n	8009baa <__sfputc_r+0x1e>
 8009b98:	6994      	ldr	r4, [r2, #24]
 8009b9a:	42a3      	cmp	r3, r4
 8009b9c:	db01      	blt.n	8009ba2 <__sfputc_r+0x16>
 8009b9e:	290a      	cmp	r1, #10
 8009ba0:	d103      	bne.n	8009baa <__sfputc_r+0x1e>
 8009ba2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ba6:	f7fe bab0 	b.w	800810a <__swbuf_r>
 8009baa:	6813      	ldr	r3, [r2, #0]
 8009bac:	1c58      	adds	r0, r3, #1
 8009bae:	6010      	str	r0, [r2, #0]
 8009bb0:	7019      	strb	r1, [r3, #0]
 8009bb2:	4608      	mov	r0, r1
 8009bb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bb8:	4770      	bx	lr

08009bba <__sfputs_r>:
 8009bba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bbc:	4606      	mov	r6, r0
 8009bbe:	460f      	mov	r7, r1
 8009bc0:	4614      	mov	r4, r2
 8009bc2:	18d5      	adds	r5, r2, r3
 8009bc4:	42ac      	cmp	r4, r5
 8009bc6:	d101      	bne.n	8009bcc <__sfputs_r+0x12>
 8009bc8:	2000      	movs	r0, #0
 8009bca:	e007      	b.n	8009bdc <__sfputs_r+0x22>
 8009bcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bd0:	463a      	mov	r2, r7
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	f7ff ffda 	bl	8009b8c <__sfputc_r>
 8009bd8:	1c43      	adds	r3, r0, #1
 8009bda:	d1f3      	bne.n	8009bc4 <__sfputs_r+0xa>
 8009bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009be0 <_vfiprintf_r>:
 8009be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be4:	460d      	mov	r5, r1
 8009be6:	b09d      	sub	sp, #116	@ 0x74
 8009be8:	4614      	mov	r4, r2
 8009bea:	4698      	mov	r8, r3
 8009bec:	4606      	mov	r6, r0
 8009bee:	b118      	cbz	r0, 8009bf8 <_vfiprintf_r+0x18>
 8009bf0:	6a03      	ldr	r3, [r0, #32]
 8009bf2:	b90b      	cbnz	r3, 8009bf8 <_vfiprintf_r+0x18>
 8009bf4:	f7fe f95a 	bl	8007eac <__sinit>
 8009bf8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bfa:	07d9      	lsls	r1, r3, #31
 8009bfc:	d405      	bmi.n	8009c0a <_vfiprintf_r+0x2a>
 8009bfe:	89ab      	ldrh	r3, [r5, #12]
 8009c00:	059a      	lsls	r2, r3, #22
 8009c02:	d402      	bmi.n	8009c0a <_vfiprintf_r+0x2a>
 8009c04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c06:	f7fe fb92 	bl	800832e <__retarget_lock_acquire_recursive>
 8009c0a:	89ab      	ldrh	r3, [r5, #12]
 8009c0c:	071b      	lsls	r3, r3, #28
 8009c0e:	d501      	bpl.n	8009c14 <_vfiprintf_r+0x34>
 8009c10:	692b      	ldr	r3, [r5, #16]
 8009c12:	b99b      	cbnz	r3, 8009c3c <_vfiprintf_r+0x5c>
 8009c14:	4629      	mov	r1, r5
 8009c16:	4630      	mov	r0, r6
 8009c18:	f7fe fab6 	bl	8008188 <__swsetup_r>
 8009c1c:	b170      	cbz	r0, 8009c3c <_vfiprintf_r+0x5c>
 8009c1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c20:	07dc      	lsls	r4, r3, #31
 8009c22:	d504      	bpl.n	8009c2e <_vfiprintf_r+0x4e>
 8009c24:	f04f 30ff 	mov.w	r0, #4294967295
 8009c28:	b01d      	add	sp, #116	@ 0x74
 8009c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2e:	89ab      	ldrh	r3, [r5, #12]
 8009c30:	0598      	lsls	r0, r3, #22
 8009c32:	d4f7      	bmi.n	8009c24 <_vfiprintf_r+0x44>
 8009c34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c36:	f7fe fb7b 	bl	8008330 <__retarget_lock_release_recursive>
 8009c3a:	e7f3      	b.n	8009c24 <_vfiprintf_r+0x44>
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c40:	2320      	movs	r3, #32
 8009c42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c46:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c4a:	2330      	movs	r3, #48	@ 0x30
 8009c4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009dfc <_vfiprintf_r+0x21c>
 8009c50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c54:	f04f 0901 	mov.w	r9, #1
 8009c58:	4623      	mov	r3, r4
 8009c5a:	469a      	mov	sl, r3
 8009c5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c60:	b10a      	cbz	r2, 8009c66 <_vfiprintf_r+0x86>
 8009c62:	2a25      	cmp	r2, #37	@ 0x25
 8009c64:	d1f9      	bne.n	8009c5a <_vfiprintf_r+0x7a>
 8009c66:	ebba 0b04 	subs.w	fp, sl, r4
 8009c6a:	d00b      	beq.n	8009c84 <_vfiprintf_r+0xa4>
 8009c6c:	465b      	mov	r3, fp
 8009c6e:	4622      	mov	r2, r4
 8009c70:	4629      	mov	r1, r5
 8009c72:	4630      	mov	r0, r6
 8009c74:	f7ff ffa1 	bl	8009bba <__sfputs_r>
 8009c78:	3001      	adds	r0, #1
 8009c7a:	f000 80a7 	beq.w	8009dcc <_vfiprintf_r+0x1ec>
 8009c7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c80:	445a      	add	r2, fp
 8009c82:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c84:	f89a 3000 	ldrb.w	r3, [sl]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	f000 809f 	beq.w	8009dcc <_vfiprintf_r+0x1ec>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	f04f 32ff 	mov.w	r2, #4294967295
 8009c94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c98:	f10a 0a01 	add.w	sl, sl, #1
 8009c9c:	9304      	str	r3, [sp, #16]
 8009c9e:	9307      	str	r3, [sp, #28]
 8009ca0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ca4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ca6:	4654      	mov	r4, sl
 8009ca8:	2205      	movs	r2, #5
 8009caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cae:	4853      	ldr	r0, [pc, #332]	@ (8009dfc <_vfiprintf_r+0x21c>)
 8009cb0:	f7f6 fa8e 	bl	80001d0 <memchr>
 8009cb4:	9a04      	ldr	r2, [sp, #16]
 8009cb6:	b9d8      	cbnz	r0, 8009cf0 <_vfiprintf_r+0x110>
 8009cb8:	06d1      	lsls	r1, r2, #27
 8009cba:	bf44      	itt	mi
 8009cbc:	2320      	movmi	r3, #32
 8009cbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc2:	0713      	lsls	r3, r2, #28
 8009cc4:	bf44      	itt	mi
 8009cc6:	232b      	movmi	r3, #43	@ 0x2b
 8009cc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ccc:	f89a 3000 	ldrb.w	r3, [sl]
 8009cd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cd2:	d015      	beq.n	8009d00 <_vfiprintf_r+0x120>
 8009cd4:	9a07      	ldr	r2, [sp, #28]
 8009cd6:	4654      	mov	r4, sl
 8009cd8:	2000      	movs	r0, #0
 8009cda:	f04f 0c0a 	mov.w	ip, #10
 8009cde:	4621      	mov	r1, r4
 8009ce0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ce4:	3b30      	subs	r3, #48	@ 0x30
 8009ce6:	2b09      	cmp	r3, #9
 8009ce8:	d94b      	bls.n	8009d82 <_vfiprintf_r+0x1a2>
 8009cea:	b1b0      	cbz	r0, 8009d1a <_vfiprintf_r+0x13a>
 8009cec:	9207      	str	r2, [sp, #28]
 8009cee:	e014      	b.n	8009d1a <_vfiprintf_r+0x13a>
 8009cf0:	eba0 0308 	sub.w	r3, r0, r8
 8009cf4:	fa09 f303 	lsl.w	r3, r9, r3
 8009cf8:	4313      	orrs	r3, r2
 8009cfa:	9304      	str	r3, [sp, #16]
 8009cfc:	46a2      	mov	sl, r4
 8009cfe:	e7d2      	b.n	8009ca6 <_vfiprintf_r+0xc6>
 8009d00:	9b03      	ldr	r3, [sp, #12]
 8009d02:	1d19      	adds	r1, r3, #4
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	9103      	str	r1, [sp, #12]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	bfbb      	ittet	lt
 8009d0c:	425b      	neglt	r3, r3
 8009d0e:	f042 0202 	orrlt.w	r2, r2, #2
 8009d12:	9307      	strge	r3, [sp, #28]
 8009d14:	9307      	strlt	r3, [sp, #28]
 8009d16:	bfb8      	it	lt
 8009d18:	9204      	strlt	r2, [sp, #16]
 8009d1a:	7823      	ldrb	r3, [r4, #0]
 8009d1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d1e:	d10a      	bne.n	8009d36 <_vfiprintf_r+0x156>
 8009d20:	7863      	ldrb	r3, [r4, #1]
 8009d22:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d24:	d132      	bne.n	8009d8c <_vfiprintf_r+0x1ac>
 8009d26:	9b03      	ldr	r3, [sp, #12]
 8009d28:	1d1a      	adds	r2, r3, #4
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	9203      	str	r2, [sp, #12]
 8009d2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d32:	3402      	adds	r4, #2
 8009d34:	9305      	str	r3, [sp, #20]
 8009d36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009e0c <_vfiprintf_r+0x22c>
 8009d3a:	7821      	ldrb	r1, [r4, #0]
 8009d3c:	2203      	movs	r2, #3
 8009d3e:	4650      	mov	r0, sl
 8009d40:	f7f6 fa46 	bl	80001d0 <memchr>
 8009d44:	b138      	cbz	r0, 8009d56 <_vfiprintf_r+0x176>
 8009d46:	9b04      	ldr	r3, [sp, #16]
 8009d48:	eba0 000a 	sub.w	r0, r0, sl
 8009d4c:	2240      	movs	r2, #64	@ 0x40
 8009d4e:	4082      	lsls	r2, r0
 8009d50:	4313      	orrs	r3, r2
 8009d52:	3401      	adds	r4, #1
 8009d54:	9304      	str	r3, [sp, #16]
 8009d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d5a:	4829      	ldr	r0, [pc, #164]	@ (8009e00 <_vfiprintf_r+0x220>)
 8009d5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d60:	2206      	movs	r2, #6
 8009d62:	f7f6 fa35 	bl	80001d0 <memchr>
 8009d66:	2800      	cmp	r0, #0
 8009d68:	d03f      	beq.n	8009dea <_vfiprintf_r+0x20a>
 8009d6a:	4b26      	ldr	r3, [pc, #152]	@ (8009e04 <_vfiprintf_r+0x224>)
 8009d6c:	bb1b      	cbnz	r3, 8009db6 <_vfiprintf_r+0x1d6>
 8009d6e:	9b03      	ldr	r3, [sp, #12]
 8009d70:	3307      	adds	r3, #7
 8009d72:	f023 0307 	bic.w	r3, r3, #7
 8009d76:	3308      	adds	r3, #8
 8009d78:	9303      	str	r3, [sp, #12]
 8009d7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d7c:	443b      	add	r3, r7
 8009d7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d80:	e76a      	b.n	8009c58 <_vfiprintf_r+0x78>
 8009d82:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d86:	460c      	mov	r4, r1
 8009d88:	2001      	movs	r0, #1
 8009d8a:	e7a8      	b.n	8009cde <_vfiprintf_r+0xfe>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	3401      	adds	r4, #1
 8009d90:	9305      	str	r3, [sp, #20]
 8009d92:	4619      	mov	r1, r3
 8009d94:	f04f 0c0a 	mov.w	ip, #10
 8009d98:	4620      	mov	r0, r4
 8009d9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d9e:	3a30      	subs	r2, #48	@ 0x30
 8009da0:	2a09      	cmp	r2, #9
 8009da2:	d903      	bls.n	8009dac <_vfiprintf_r+0x1cc>
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d0c6      	beq.n	8009d36 <_vfiprintf_r+0x156>
 8009da8:	9105      	str	r1, [sp, #20]
 8009daa:	e7c4      	b.n	8009d36 <_vfiprintf_r+0x156>
 8009dac:	fb0c 2101 	mla	r1, ip, r1, r2
 8009db0:	4604      	mov	r4, r0
 8009db2:	2301      	movs	r3, #1
 8009db4:	e7f0      	b.n	8009d98 <_vfiprintf_r+0x1b8>
 8009db6:	ab03      	add	r3, sp, #12
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	462a      	mov	r2, r5
 8009dbc:	4b12      	ldr	r3, [pc, #72]	@ (8009e08 <_vfiprintf_r+0x228>)
 8009dbe:	a904      	add	r1, sp, #16
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	f7fd fc31 	bl	8007628 <_printf_float>
 8009dc6:	4607      	mov	r7, r0
 8009dc8:	1c78      	adds	r0, r7, #1
 8009dca:	d1d6      	bne.n	8009d7a <_vfiprintf_r+0x19a>
 8009dcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dce:	07d9      	lsls	r1, r3, #31
 8009dd0:	d405      	bmi.n	8009dde <_vfiprintf_r+0x1fe>
 8009dd2:	89ab      	ldrh	r3, [r5, #12]
 8009dd4:	059a      	lsls	r2, r3, #22
 8009dd6:	d402      	bmi.n	8009dde <_vfiprintf_r+0x1fe>
 8009dd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dda:	f7fe faa9 	bl	8008330 <__retarget_lock_release_recursive>
 8009dde:	89ab      	ldrh	r3, [r5, #12]
 8009de0:	065b      	lsls	r3, r3, #25
 8009de2:	f53f af1f 	bmi.w	8009c24 <_vfiprintf_r+0x44>
 8009de6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009de8:	e71e      	b.n	8009c28 <_vfiprintf_r+0x48>
 8009dea:	ab03      	add	r3, sp, #12
 8009dec:	9300      	str	r3, [sp, #0]
 8009dee:	462a      	mov	r2, r5
 8009df0:	4b05      	ldr	r3, [pc, #20]	@ (8009e08 <_vfiprintf_r+0x228>)
 8009df2:	a904      	add	r1, sp, #16
 8009df4:	4630      	mov	r0, r6
 8009df6:	f7fd feaf 	bl	8007b58 <_printf_i>
 8009dfa:	e7e4      	b.n	8009dc6 <_vfiprintf_r+0x1e6>
 8009dfc:	0800a73a 	.word	0x0800a73a
 8009e00:	0800a744 	.word	0x0800a744
 8009e04:	08007629 	.word	0x08007629
 8009e08:	08009bbb 	.word	0x08009bbb
 8009e0c:	0800a740 	.word	0x0800a740

08009e10 <__sflush_r>:
 8009e10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e18:	0716      	lsls	r6, r2, #28
 8009e1a:	4605      	mov	r5, r0
 8009e1c:	460c      	mov	r4, r1
 8009e1e:	d454      	bmi.n	8009eca <__sflush_r+0xba>
 8009e20:	684b      	ldr	r3, [r1, #4]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	dc02      	bgt.n	8009e2c <__sflush_r+0x1c>
 8009e26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	dd48      	ble.n	8009ebe <__sflush_r+0xae>
 8009e2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e2e:	2e00      	cmp	r6, #0
 8009e30:	d045      	beq.n	8009ebe <__sflush_r+0xae>
 8009e32:	2300      	movs	r3, #0
 8009e34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e38:	682f      	ldr	r7, [r5, #0]
 8009e3a:	6a21      	ldr	r1, [r4, #32]
 8009e3c:	602b      	str	r3, [r5, #0]
 8009e3e:	d030      	beq.n	8009ea2 <__sflush_r+0x92>
 8009e40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e42:	89a3      	ldrh	r3, [r4, #12]
 8009e44:	0759      	lsls	r1, r3, #29
 8009e46:	d505      	bpl.n	8009e54 <__sflush_r+0x44>
 8009e48:	6863      	ldr	r3, [r4, #4]
 8009e4a:	1ad2      	subs	r2, r2, r3
 8009e4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e4e:	b10b      	cbz	r3, 8009e54 <__sflush_r+0x44>
 8009e50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e52:	1ad2      	subs	r2, r2, r3
 8009e54:	2300      	movs	r3, #0
 8009e56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e58:	6a21      	ldr	r1, [r4, #32]
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	47b0      	blx	r6
 8009e5e:	1c43      	adds	r3, r0, #1
 8009e60:	89a3      	ldrh	r3, [r4, #12]
 8009e62:	d106      	bne.n	8009e72 <__sflush_r+0x62>
 8009e64:	6829      	ldr	r1, [r5, #0]
 8009e66:	291d      	cmp	r1, #29
 8009e68:	d82b      	bhi.n	8009ec2 <__sflush_r+0xb2>
 8009e6a:	4a2a      	ldr	r2, [pc, #168]	@ (8009f14 <__sflush_r+0x104>)
 8009e6c:	40ca      	lsrs	r2, r1
 8009e6e:	07d6      	lsls	r6, r2, #31
 8009e70:	d527      	bpl.n	8009ec2 <__sflush_r+0xb2>
 8009e72:	2200      	movs	r2, #0
 8009e74:	6062      	str	r2, [r4, #4]
 8009e76:	04d9      	lsls	r1, r3, #19
 8009e78:	6922      	ldr	r2, [r4, #16]
 8009e7a:	6022      	str	r2, [r4, #0]
 8009e7c:	d504      	bpl.n	8009e88 <__sflush_r+0x78>
 8009e7e:	1c42      	adds	r2, r0, #1
 8009e80:	d101      	bne.n	8009e86 <__sflush_r+0x76>
 8009e82:	682b      	ldr	r3, [r5, #0]
 8009e84:	b903      	cbnz	r3, 8009e88 <__sflush_r+0x78>
 8009e86:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e8a:	602f      	str	r7, [r5, #0]
 8009e8c:	b1b9      	cbz	r1, 8009ebe <__sflush_r+0xae>
 8009e8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e92:	4299      	cmp	r1, r3
 8009e94:	d002      	beq.n	8009e9c <__sflush_r+0x8c>
 8009e96:	4628      	mov	r0, r5
 8009e98:	f7ff f8a6 	bl	8008fe8 <_free_r>
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ea0:	e00d      	b.n	8009ebe <__sflush_r+0xae>
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	47b0      	blx	r6
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	1c50      	adds	r0, r2, #1
 8009eac:	d1c9      	bne.n	8009e42 <__sflush_r+0x32>
 8009eae:	682b      	ldr	r3, [r5, #0]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d0c6      	beq.n	8009e42 <__sflush_r+0x32>
 8009eb4:	2b1d      	cmp	r3, #29
 8009eb6:	d001      	beq.n	8009ebc <__sflush_r+0xac>
 8009eb8:	2b16      	cmp	r3, #22
 8009eba:	d11e      	bne.n	8009efa <__sflush_r+0xea>
 8009ebc:	602f      	str	r7, [r5, #0]
 8009ebe:	2000      	movs	r0, #0
 8009ec0:	e022      	b.n	8009f08 <__sflush_r+0xf8>
 8009ec2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ec6:	b21b      	sxth	r3, r3
 8009ec8:	e01b      	b.n	8009f02 <__sflush_r+0xf2>
 8009eca:	690f      	ldr	r7, [r1, #16]
 8009ecc:	2f00      	cmp	r7, #0
 8009ece:	d0f6      	beq.n	8009ebe <__sflush_r+0xae>
 8009ed0:	0793      	lsls	r3, r2, #30
 8009ed2:	680e      	ldr	r6, [r1, #0]
 8009ed4:	bf08      	it	eq
 8009ed6:	694b      	ldreq	r3, [r1, #20]
 8009ed8:	600f      	str	r7, [r1, #0]
 8009eda:	bf18      	it	ne
 8009edc:	2300      	movne	r3, #0
 8009ede:	eba6 0807 	sub.w	r8, r6, r7
 8009ee2:	608b      	str	r3, [r1, #8]
 8009ee4:	f1b8 0f00 	cmp.w	r8, #0
 8009ee8:	dde9      	ble.n	8009ebe <__sflush_r+0xae>
 8009eea:	6a21      	ldr	r1, [r4, #32]
 8009eec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009eee:	4643      	mov	r3, r8
 8009ef0:	463a      	mov	r2, r7
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	47b0      	blx	r6
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	dc08      	bgt.n	8009f0c <__sflush_r+0xfc>
 8009efa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f02:	81a3      	strh	r3, [r4, #12]
 8009f04:	f04f 30ff 	mov.w	r0, #4294967295
 8009f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f0c:	4407      	add	r7, r0
 8009f0e:	eba8 0800 	sub.w	r8, r8, r0
 8009f12:	e7e7      	b.n	8009ee4 <__sflush_r+0xd4>
 8009f14:	20400001 	.word	0x20400001

08009f18 <_fflush_r>:
 8009f18:	b538      	push	{r3, r4, r5, lr}
 8009f1a:	690b      	ldr	r3, [r1, #16]
 8009f1c:	4605      	mov	r5, r0
 8009f1e:	460c      	mov	r4, r1
 8009f20:	b913      	cbnz	r3, 8009f28 <_fflush_r+0x10>
 8009f22:	2500      	movs	r5, #0
 8009f24:	4628      	mov	r0, r5
 8009f26:	bd38      	pop	{r3, r4, r5, pc}
 8009f28:	b118      	cbz	r0, 8009f32 <_fflush_r+0x1a>
 8009f2a:	6a03      	ldr	r3, [r0, #32]
 8009f2c:	b90b      	cbnz	r3, 8009f32 <_fflush_r+0x1a>
 8009f2e:	f7fd ffbd 	bl	8007eac <__sinit>
 8009f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d0f3      	beq.n	8009f22 <_fflush_r+0xa>
 8009f3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f3c:	07d0      	lsls	r0, r2, #31
 8009f3e:	d404      	bmi.n	8009f4a <_fflush_r+0x32>
 8009f40:	0599      	lsls	r1, r3, #22
 8009f42:	d402      	bmi.n	8009f4a <_fflush_r+0x32>
 8009f44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f46:	f7fe f9f2 	bl	800832e <__retarget_lock_acquire_recursive>
 8009f4a:	4628      	mov	r0, r5
 8009f4c:	4621      	mov	r1, r4
 8009f4e:	f7ff ff5f 	bl	8009e10 <__sflush_r>
 8009f52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f54:	07da      	lsls	r2, r3, #31
 8009f56:	4605      	mov	r5, r0
 8009f58:	d4e4      	bmi.n	8009f24 <_fflush_r+0xc>
 8009f5a:	89a3      	ldrh	r3, [r4, #12]
 8009f5c:	059b      	lsls	r3, r3, #22
 8009f5e:	d4e1      	bmi.n	8009f24 <_fflush_r+0xc>
 8009f60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f62:	f7fe f9e5 	bl	8008330 <__retarget_lock_release_recursive>
 8009f66:	e7dd      	b.n	8009f24 <_fflush_r+0xc>

08009f68 <__swhatbuf_r>:
 8009f68:	b570      	push	{r4, r5, r6, lr}
 8009f6a:	460c      	mov	r4, r1
 8009f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f70:	2900      	cmp	r1, #0
 8009f72:	b096      	sub	sp, #88	@ 0x58
 8009f74:	4615      	mov	r5, r2
 8009f76:	461e      	mov	r6, r3
 8009f78:	da0d      	bge.n	8009f96 <__swhatbuf_r+0x2e>
 8009f7a:	89a3      	ldrh	r3, [r4, #12]
 8009f7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f80:	f04f 0100 	mov.w	r1, #0
 8009f84:	bf14      	ite	ne
 8009f86:	2340      	movne	r3, #64	@ 0x40
 8009f88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	6031      	str	r1, [r6, #0]
 8009f90:	602b      	str	r3, [r5, #0]
 8009f92:	b016      	add	sp, #88	@ 0x58
 8009f94:	bd70      	pop	{r4, r5, r6, pc}
 8009f96:	466a      	mov	r2, sp
 8009f98:	f000 f862 	bl	800a060 <_fstat_r>
 8009f9c:	2800      	cmp	r0, #0
 8009f9e:	dbec      	blt.n	8009f7a <__swhatbuf_r+0x12>
 8009fa0:	9901      	ldr	r1, [sp, #4]
 8009fa2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009fa6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009faa:	4259      	negs	r1, r3
 8009fac:	4159      	adcs	r1, r3
 8009fae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009fb2:	e7eb      	b.n	8009f8c <__swhatbuf_r+0x24>

08009fb4 <__smakebuf_r>:
 8009fb4:	898b      	ldrh	r3, [r1, #12]
 8009fb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009fb8:	079d      	lsls	r5, r3, #30
 8009fba:	4606      	mov	r6, r0
 8009fbc:	460c      	mov	r4, r1
 8009fbe:	d507      	bpl.n	8009fd0 <__smakebuf_r+0x1c>
 8009fc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009fc4:	6023      	str	r3, [r4, #0]
 8009fc6:	6123      	str	r3, [r4, #16]
 8009fc8:	2301      	movs	r3, #1
 8009fca:	6163      	str	r3, [r4, #20]
 8009fcc:	b003      	add	sp, #12
 8009fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fd0:	ab01      	add	r3, sp, #4
 8009fd2:	466a      	mov	r2, sp
 8009fd4:	f7ff ffc8 	bl	8009f68 <__swhatbuf_r>
 8009fd8:	9f00      	ldr	r7, [sp, #0]
 8009fda:	4605      	mov	r5, r0
 8009fdc:	4639      	mov	r1, r7
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f7ff f876 	bl	80090d0 <_malloc_r>
 8009fe4:	b948      	cbnz	r0, 8009ffa <__smakebuf_r+0x46>
 8009fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fea:	059a      	lsls	r2, r3, #22
 8009fec:	d4ee      	bmi.n	8009fcc <__smakebuf_r+0x18>
 8009fee:	f023 0303 	bic.w	r3, r3, #3
 8009ff2:	f043 0302 	orr.w	r3, r3, #2
 8009ff6:	81a3      	strh	r3, [r4, #12]
 8009ff8:	e7e2      	b.n	8009fc0 <__smakebuf_r+0xc>
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	6020      	str	r0, [r4, #0]
 8009ffe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a002:	81a3      	strh	r3, [r4, #12]
 800a004:	9b01      	ldr	r3, [sp, #4]
 800a006:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a00a:	b15b      	cbz	r3, 800a024 <__smakebuf_r+0x70>
 800a00c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a010:	4630      	mov	r0, r6
 800a012:	f000 f837 	bl	800a084 <_isatty_r>
 800a016:	b128      	cbz	r0, 800a024 <__smakebuf_r+0x70>
 800a018:	89a3      	ldrh	r3, [r4, #12]
 800a01a:	f023 0303 	bic.w	r3, r3, #3
 800a01e:	f043 0301 	orr.w	r3, r3, #1
 800a022:	81a3      	strh	r3, [r4, #12]
 800a024:	89a3      	ldrh	r3, [r4, #12]
 800a026:	431d      	orrs	r5, r3
 800a028:	81a5      	strh	r5, [r4, #12]
 800a02a:	e7cf      	b.n	8009fcc <__smakebuf_r+0x18>

0800a02c <memmove>:
 800a02c:	4288      	cmp	r0, r1
 800a02e:	b510      	push	{r4, lr}
 800a030:	eb01 0402 	add.w	r4, r1, r2
 800a034:	d902      	bls.n	800a03c <memmove+0x10>
 800a036:	4284      	cmp	r4, r0
 800a038:	4623      	mov	r3, r4
 800a03a:	d807      	bhi.n	800a04c <memmove+0x20>
 800a03c:	1e43      	subs	r3, r0, #1
 800a03e:	42a1      	cmp	r1, r4
 800a040:	d008      	beq.n	800a054 <memmove+0x28>
 800a042:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a046:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a04a:	e7f8      	b.n	800a03e <memmove+0x12>
 800a04c:	4402      	add	r2, r0
 800a04e:	4601      	mov	r1, r0
 800a050:	428a      	cmp	r2, r1
 800a052:	d100      	bne.n	800a056 <memmove+0x2a>
 800a054:	bd10      	pop	{r4, pc}
 800a056:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a05a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a05e:	e7f7      	b.n	800a050 <memmove+0x24>

0800a060 <_fstat_r>:
 800a060:	b538      	push	{r3, r4, r5, lr}
 800a062:	4d07      	ldr	r5, [pc, #28]	@ (800a080 <_fstat_r+0x20>)
 800a064:	2300      	movs	r3, #0
 800a066:	4604      	mov	r4, r0
 800a068:	4608      	mov	r0, r1
 800a06a:	4611      	mov	r1, r2
 800a06c:	602b      	str	r3, [r5, #0]
 800a06e:	f7f9 fa97 	bl	80035a0 <_fstat>
 800a072:	1c43      	adds	r3, r0, #1
 800a074:	d102      	bne.n	800a07c <_fstat_r+0x1c>
 800a076:	682b      	ldr	r3, [r5, #0]
 800a078:	b103      	cbz	r3, 800a07c <_fstat_r+0x1c>
 800a07a:	6023      	str	r3, [r4, #0]
 800a07c:	bd38      	pop	{r3, r4, r5, pc}
 800a07e:	bf00      	nop
 800a080:	20000660 	.word	0x20000660

0800a084 <_isatty_r>:
 800a084:	b538      	push	{r3, r4, r5, lr}
 800a086:	4d06      	ldr	r5, [pc, #24]	@ (800a0a0 <_isatty_r+0x1c>)
 800a088:	2300      	movs	r3, #0
 800a08a:	4604      	mov	r4, r0
 800a08c:	4608      	mov	r0, r1
 800a08e:	602b      	str	r3, [r5, #0]
 800a090:	f7f9 fa96 	bl	80035c0 <_isatty>
 800a094:	1c43      	adds	r3, r0, #1
 800a096:	d102      	bne.n	800a09e <_isatty_r+0x1a>
 800a098:	682b      	ldr	r3, [r5, #0]
 800a09a:	b103      	cbz	r3, 800a09e <_isatty_r+0x1a>
 800a09c:	6023      	str	r3, [r4, #0]
 800a09e:	bd38      	pop	{r3, r4, r5, pc}
 800a0a0:	20000660 	.word	0x20000660

0800a0a4 <_sbrk_r>:
 800a0a4:	b538      	push	{r3, r4, r5, lr}
 800a0a6:	4d06      	ldr	r5, [pc, #24]	@ (800a0c0 <_sbrk_r+0x1c>)
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	4608      	mov	r0, r1
 800a0ae:	602b      	str	r3, [r5, #0]
 800a0b0:	f7f9 fa9e 	bl	80035f0 <_sbrk>
 800a0b4:	1c43      	adds	r3, r0, #1
 800a0b6:	d102      	bne.n	800a0be <_sbrk_r+0x1a>
 800a0b8:	682b      	ldr	r3, [r5, #0]
 800a0ba:	b103      	cbz	r3, 800a0be <_sbrk_r+0x1a>
 800a0bc:	6023      	str	r3, [r4, #0]
 800a0be:	bd38      	pop	{r3, r4, r5, pc}
 800a0c0:	20000660 	.word	0x20000660

0800a0c4 <memcpy>:
 800a0c4:	440a      	add	r2, r1
 800a0c6:	4291      	cmp	r1, r2
 800a0c8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a0cc:	d100      	bne.n	800a0d0 <memcpy+0xc>
 800a0ce:	4770      	bx	lr
 800a0d0:	b510      	push	{r4, lr}
 800a0d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a0da:	4291      	cmp	r1, r2
 800a0dc:	d1f9      	bne.n	800a0d2 <memcpy+0xe>
 800a0de:	bd10      	pop	{r4, pc}

0800a0e0 <__assert_func>:
 800a0e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a0e2:	4614      	mov	r4, r2
 800a0e4:	461a      	mov	r2, r3
 800a0e6:	4b09      	ldr	r3, [pc, #36]	@ (800a10c <__assert_func+0x2c>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4605      	mov	r5, r0
 800a0ec:	68d8      	ldr	r0, [r3, #12]
 800a0ee:	b14c      	cbz	r4, 800a104 <__assert_func+0x24>
 800a0f0:	4b07      	ldr	r3, [pc, #28]	@ (800a110 <__assert_func+0x30>)
 800a0f2:	9100      	str	r1, [sp, #0]
 800a0f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a0f8:	4906      	ldr	r1, [pc, #24]	@ (800a114 <__assert_func+0x34>)
 800a0fa:	462b      	mov	r3, r5
 800a0fc:	f000 f870 	bl	800a1e0 <fiprintf>
 800a100:	f000 f880 	bl	800a204 <abort>
 800a104:	4b04      	ldr	r3, [pc, #16]	@ (800a118 <__assert_func+0x38>)
 800a106:	461c      	mov	r4, r3
 800a108:	e7f3      	b.n	800a0f2 <__assert_func+0x12>
 800a10a:	bf00      	nop
 800a10c:	2000001c 	.word	0x2000001c
 800a110:	0800a755 	.word	0x0800a755
 800a114:	0800a762 	.word	0x0800a762
 800a118:	0800a790 	.word	0x0800a790

0800a11c <_calloc_r>:
 800a11c:	b570      	push	{r4, r5, r6, lr}
 800a11e:	fba1 5402 	umull	r5, r4, r1, r2
 800a122:	b934      	cbnz	r4, 800a132 <_calloc_r+0x16>
 800a124:	4629      	mov	r1, r5
 800a126:	f7fe ffd3 	bl	80090d0 <_malloc_r>
 800a12a:	4606      	mov	r6, r0
 800a12c:	b928      	cbnz	r0, 800a13a <_calloc_r+0x1e>
 800a12e:	4630      	mov	r0, r6
 800a130:	bd70      	pop	{r4, r5, r6, pc}
 800a132:	220c      	movs	r2, #12
 800a134:	6002      	str	r2, [r0, #0]
 800a136:	2600      	movs	r6, #0
 800a138:	e7f9      	b.n	800a12e <_calloc_r+0x12>
 800a13a:	462a      	mov	r2, r5
 800a13c:	4621      	mov	r1, r4
 800a13e:	f7fe f879 	bl	8008234 <memset>
 800a142:	e7f4      	b.n	800a12e <_calloc_r+0x12>

0800a144 <__ascii_mbtowc>:
 800a144:	b082      	sub	sp, #8
 800a146:	b901      	cbnz	r1, 800a14a <__ascii_mbtowc+0x6>
 800a148:	a901      	add	r1, sp, #4
 800a14a:	b142      	cbz	r2, 800a15e <__ascii_mbtowc+0x1a>
 800a14c:	b14b      	cbz	r3, 800a162 <__ascii_mbtowc+0x1e>
 800a14e:	7813      	ldrb	r3, [r2, #0]
 800a150:	600b      	str	r3, [r1, #0]
 800a152:	7812      	ldrb	r2, [r2, #0]
 800a154:	1e10      	subs	r0, r2, #0
 800a156:	bf18      	it	ne
 800a158:	2001      	movne	r0, #1
 800a15a:	b002      	add	sp, #8
 800a15c:	4770      	bx	lr
 800a15e:	4610      	mov	r0, r2
 800a160:	e7fb      	b.n	800a15a <__ascii_mbtowc+0x16>
 800a162:	f06f 0001 	mvn.w	r0, #1
 800a166:	e7f8      	b.n	800a15a <__ascii_mbtowc+0x16>

0800a168 <_realloc_r>:
 800a168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a16c:	4607      	mov	r7, r0
 800a16e:	4614      	mov	r4, r2
 800a170:	460d      	mov	r5, r1
 800a172:	b921      	cbnz	r1, 800a17e <_realloc_r+0x16>
 800a174:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a178:	4611      	mov	r1, r2
 800a17a:	f7fe bfa9 	b.w	80090d0 <_malloc_r>
 800a17e:	b92a      	cbnz	r2, 800a18c <_realloc_r+0x24>
 800a180:	f7fe ff32 	bl	8008fe8 <_free_r>
 800a184:	4625      	mov	r5, r4
 800a186:	4628      	mov	r0, r5
 800a188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a18c:	f000 f841 	bl	800a212 <_malloc_usable_size_r>
 800a190:	4284      	cmp	r4, r0
 800a192:	4606      	mov	r6, r0
 800a194:	d802      	bhi.n	800a19c <_realloc_r+0x34>
 800a196:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a19a:	d8f4      	bhi.n	800a186 <_realloc_r+0x1e>
 800a19c:	4621      	mov	r1, r4
 800a19e:	4638      	mov	r0, r7
 800a1a0:	f7fe ff96 	bl	80090d0 <_malloc_r>
 800a1a4:	4680      	mov	r8, r0
 800a1a6:	b908      	cbnz	r0, 800a1ac <_realloc_r+0x44>
 800a1a8:	4645      	mov	r5, r8
 800a1aa:	e7ec      	b.n	800a186 <_realloc_r+0x1e>
 800a1ac:	42b4      	cmp	r4, r6
 800a1ae:	4622      	mov	r2, r4
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	bf28      	it	cs
 800a1b4:	4632      	movcs	r2, r6
 800a1b6:	f7ff ff85 	bl	800a0c4 <memcpy>
 800a1ba:	4629      	mov	r1, r5
 800a1bc:	4638      	mov	r0, r7
 800a1be:	f7fe ff13 	bl	8008fe8 <_free_r>
 800a1c2:	e7f1      	b.n	800a1a8 <_realloc_r+0x40>

0800a1c4 <__ascii_wctomb>:
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	4608      	mov	r0, r1
 800a1c8:	b141      	cbz	r1, 800a1dc <__ascii_wctomb+0x18>
 800a1ca:	2aff      	cmp	r2, #255	@ 0xff
 800a1cc:	d904      	bls.n	800a1d8 <__ascii_wctomb+0x14>
 800a1ce:	228a      	movs	r2, #138	@ 0x8a
 800a1d0:	601a      	str	r2, [r3, #0]
 800a1d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1d6:	4770      	bx	lr
 800a1d8:	700a      	strb	r2, [r1, #0]
 800a1da:	2001      	movs	r0, #1
 800a1dc:	4770      	bx	lr
	...

0800a1e0 <fiprintf>:
 800a1e0:	b40e      	push	{r1, r2, r3}
 800a1e2:	b503      	push	{r0, r1, lr}
 800a1e4:	4601      	mov	r1, r0
 800a1e6:	ab03      	add	r3, sp, #12
 800a1e8:	4805      	ldr	r0, [pc, #20]	@ (800a200 <fiprintf+0x20>)
 800a1ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1ee:	6800      	ldr	r0, [r0, #0]
 800a1f0:	9301      	str	r3, [sp, #4]
 800a1f2:	f7ff fcf5 	bl	8009be0 <_vfiprintf_r>
 800a1f6:	b002      	add	sp, #8
 800a1f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1fc:	b003      	add	sp, #12
 800a1fe:	4770      	bx	lr
 800a200:	2000001c 	.word	0x2000001c

0800a204 <abort>:
 800a204:	b508      	push	{r3, lr}
 800a206:	2006      	movs	r0, #6
 800a208:	f000 f834 	bl	800a274 <raise>
 800a20c:	2001      	movs	r0, #1
 800a20e:	f7f9 f977 	bl	8003500 <_exit>

0800a212 <_malloc_usable_size_r>:
 800a212:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a216:	1f18      	subs	r0, r3, #4
 800a218:	2b00      	cmp	r3, #0
 800a21a:	bfbc      	itt	lt
 800a21c:	580b      	ldrlt	r3, [r1, r0]
 800a21e:	18c0      	addlt	r0, r0, r3
 800a220:	4770      	bx	lr

0800a222 <_raise_r>:
 800a222:	291f      	cmp	r1, #31
 800a224:	b538      	push	{r3, r4, r5, lr}
 800a226:	4605      	mov	r5, r0
 800a228:	460c      	mov	r4, r1
 800a22a:	d904      	bls.n	800a236 <_raise_r+0x14>
 800a22c:	2316      	movs	r3, #22
 800a22e:	6003      	str	r3, [r0, #0]
 800a230:	f04f 30ff 	mov.w	r0, #4294967295
 800a234:	bd38      	pop	{r3, r4, r5, pc}
 800a236:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a238:	b112      	cbz	r2, 800a240 <_raise_r+0x1e>
 800a23a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a23e:	b94b      	cbnz	r3, 800a254 <_raise_r+0x32>
 800a240:	4628      	mov	r0, r5
 800a242:	f000 f831 	bl	800a2a8 <_getpid_r>
 800a246:	4622      	mov	r2, r4
 800a248:	4601      	mov	r1, r0
 800a24a:	4628      	mov	r0, r5
 800a24c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a250:	f000 b818 	b.w	800a284 <_kill_r>
 800a254:	2b01      	cmp	r3, #1
 800a256:	d00a      	beq.n	800a26e <_raise_r+0x4c>
 800a258:	1c59      	adds	r1, r3, #1
 800a25a:	d103      	bne.n	800a264 <_raise_r+0x42>
 800a25c:	2316      	movs	r3, #22
 800a25e:	6003      	str	r3, [r0, #0]
 800a260:	2001      	movs	r0, #1
 800a262:	e7e7      	b.n	800a234 <_raise_r+0x12>
 800a264:	2100      	movs	r1, #0
 800a266:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a26a:	4620      	mov	r0, r4
 800a26c:	4798      	blx	r3
 800a26e:	2000      	movs	r0, #0
 800a270:	e7e0      	b.n	800a234 <_raise_r+0x12>
	...

0800a274 <raise>:
 800a274:	4b02      	ldr	r3, [pc, #8]	@ (800a280 <raise+0xc>)
 800a276:	4601      	mov	r1, r0
 800a278:	6818      	ldr	r0, [r3, #0]
 800a27a:	f7ff bfd2 	b.w	800a222 <_raise_r>
 800a27e:	bf00      	nop
 800a280:	2000001c 	.word	0x2000001c

0800a284 <_kill_r>:
 800a284:	b538      	push	{r3, r4, r5, lr}
 800a286:	4d07      	ldr	r5, [pc, #28]	@ (800a2a4 <_kill_r+0x20>)
 800a288:	2300      	movs	r3, #0
 800a28a:	4604      	mov	r4, r0
 800a28c:	4608      	mov	r0, r1
 800a28e:	4611      	mov	r1, r2
 800a290:	602b      	str	r3, [r5, #0]
 800a292:	f7f9 f925 	bl	80034e0 <_kill>
 800a296:	1c43      	adds	r3, r0, #1
 800a298:	d102      	bne.n	800a2a0 <_kill_r+0x1c>
 800a29a:	682b      	ldr	r3, [r5, #0]
 800a29c:	b103      	cbz	r3, 800a2a0 <_kill_r+0x1c>
 800a29e:	6023      	str	r3, [r4, #0]
 800a2a0:	bd38      	pop	{r3, r4, r5, pc}
 800a2a2:	bf00      	nop
 800a2a4:	20000660 	.word	0x20000660

0800a2a8 <_getpid_r>:
 800a2a8:	f7f9 b912 	b.w	80034d0 <_getpid>

0800a2ac <_init>:
 800a2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ae:	bf00      	nop
 800a2b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2b2:	bc08      	pop	{r3}
 800a2b4:	469e      	mov	lr, r3
 800a2b6:	4770      	bx	lr

0800a2b8 <_fini>:
 800a2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ba:	bf00      	nop
 800a2bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2be:	bc08      	pop	{r3}
 800a2c0:	469e      	mov	lr, r3
 800a2c2:	4770      	bx	lr
