
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v' to AST representation.
Generating RTLIL representation for module `\DLA'.
Generating RTLIL representation for module `\inverse_winograd_1'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1822.1-1844.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_adder_30_3'.
Generating RTLIL representation for module `\inverse_winograd_0'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2352.1-2374.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_3'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2821.1-2843.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_2'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3300.1-3322.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_5'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3749.1-3771.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_4'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4208.1-4230.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_7'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4637.1-4659.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_6'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5076.1-5098.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_9'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5485.1-5507.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_8'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5904.1-5926.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_11'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6293.1-6315.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\inverse_winograd_10'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6692.1-6714.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\winograd_transform_1'.
Generating RTLIL representation for module `\winograd_adder_16_20_4'.
Generating RTLIL representation for module `\winograd_dsp_16'.
Generating RTLIL representation for module `\winograd_transform_0'.
Generating RTLIL representation for module `\stream_buffer_5_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_15'.
Generating RTLIL representation for module `\stream_buffer_5_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_05'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\dot_product_16_8_30_2'.
Generating RTLIL representation for module `\dsp_block_16_8_false'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_05'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_03'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_02'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_01'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_00'.
Generating RTLIL representation for module `\accumulator_24_30_3'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_04'.
Generating RTLIL representation for module `\stream_buffer_4_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_04'.
Generating RTLIL representation for module `\stream_buffer_4_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_14'.
Generating RTLIL representation for module `\stream_buffer_2_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_02'.
Generating RTLIL representation for module `\stream_buffer_2_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_12'.
Generating RTLIL representation for module `\stream_buffer_1_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_11'.
Generating RTLIL representation for module `\stream_buffer_1_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_01'.
Generating RTLIL representation for module `\stream_buffer_0_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_00'.
Generating RTLIL representation for module `\stream_buffer_0_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_10'.
Generating RTLIL representation for module `\signal_width_reducer'.
Generating RTLIL representation for module `\pipelined_xor_tree_16'.
Generating RTLIL representation for module `\pooling'.
Generating RTLIL representation for module `\store_output'.
Generating RTLIL representation for module `\stream_buffer_3_1'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_13'.
Generating RTLIL representation for module `\stream_buffer_3_0'.
Generating RTLIL representation for module `\buffer_16_24200_buffer_init_03'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: buffer_16_24200_buffer_init_03
root of   1 design levels: stream_buffer_3_0   
root of   0 design levels: buffer_16_24200_buffer_init_13
root of   1 design levels: stream_buffer_3_1   
root of   0 design levels: store_output        
root of   0 design levels: pooling             
root of   0 design levels: pipelined_xor_tree_16
root of   1 design levels: signal_width_reducer
root of   0 design levels: buffer_16_24200_buffer_init_10
root of   1 design levels: stream_buffer_0_1   
root of   0 design levels: buffer_16_24200_buffer_init_00
root of   1 design levels: stream_buffer_0_0   
root of   0 design levels: buffer_16_24200_buffer_init_01
root of   1 design levels: stream_buffer_1_0   
root of   0 design levels: buffer_16_24200_buffer_init_11
root of   1 design levels: stream_buffer_1_1   
root of   0 design levels: buffer_16_24200_buffer_init_12
root of   1 design levels: stream_buffer_2_1   
root of   0 design levels: buffer_16_24200_buffer_init_02
root of   1 design levels: stream_buffer_2_0   
root of   0 design levels: buffer_16_24200_buffer_init_14
root of   1 design levels: stream_buffer_4_1   
root of   0 design levels: buffer_16_24200_buffer_init_04
root of   1 design levels: stream_buffer_4_0   
root of   0 design levels: weight_cache_2048_8_0_weight_init_04
root of   0 design levels: accumulator_24_30_3 
root of   0 design levels: weight_cache_2048_8_0_weight_init_00
root of   0 design levels: weight_cache_2048_8_0_weight_init_01
root of   0 design levels: weight_cache_2048_8_0_weight_init_02
root of   0 design levels: weight_cache_2048_8_0_weight_init_03
root of   0 design levels: weight_cache_2048_8_0_weight_init_05
root of   0 design levels: dsp_block_16_8_false
root of   1 design levels: dot_product_16_8_30_2
root of   2 design levels: processing_element  
root of   0 design levels: buffer_16_24200_buffer_init_05
root of   1 design levels: stream_buffer_5_0   
root of   0 design levels: buffer_16_24200_buffer_init_15
root of   1 design levels: stream_buffer_5_1   
root of   1 design levels: winograd_transform_0
root of   0 design levels: winograd_dsp_16     
root of   0 design levels: winograd_adder_16_20_4
root of   1 design levels: winograd_transform_1
root of   1 design levels: inverse_winograd_10 
root of   1 design levels: inverse_winograd_11 
root of   1 design levels: inverse_winograd_8  
root of   1 design levels: inverse_winograd_9  
root of   1 design levels: inverse_winograd_6  
root of   1 design levels: inverse_winograd_7  
root of   1 design levels: inverse_winograd_4  
root of   1 design levels: inverse_winograd_5  
root of   1 design levels: inverse_winograd_2  
root of   1 design levels: inverse_winograd_3  
root of   1 design levels: inverse_winograd_0  
root of   0 design levels: inverse_winograd_adder_30_3
root of   1 design levels: inverse_winograd_1  
root of   3 design levels: DLA                 
Automatically selected DLA as design top module.

2.2. Analyzing design hierarchy..
Top module:  \DLA
Used module:     \signal_width_reducer
Used module:         \pipelined_xor_tree_16
Used module:     \store_output
Used module:     \pooling
Used module:     \inverse_winograd_11
Used module:         \inverse_winograd_adder_30_3
Used module:     \inverse_winograd_10
Used module:     \inverse_winograd_9
Used module:     \inverse_winograd_8
Used module:     \inverse_winograd_7
Used module:     \inverse_winograd_6
Used module:     \inverse_winograd_5
Used module:     \inverse_winograd_4
Used module:     \inverse_winograd_3
Used module:     \inverse_winograd_2
Used module:     \inverse_winograd_1
Used module:     \inverse_winograd_0
Used module:     \processing_element
Used module:         \weight_cache_2048_8_0_weight_init_05
Used module:         \weight_cache_2048_8_0_weight_init_04
Used module:         \weight_cache_2048_8_0_weight_init_03
Used module:         \weight_cache_2048_8_0_weight_init_02
Used module:         \weight_cache_2048_8_0_weight_init_01
Used module:         \weight_cache_2048_8_0_weight_init_00
Used module:         \accumulator_24_30_3
Used module:         \dot_product_16_8_30_2
Used module:             \dsp_block_16_8_false
Used module:     \winograd_transform_1
Used module:         \winograd_adder_16_20_4
Used module:         \winograd_dsp_16
Used module:     \winograd_transform_0
Used module:     \stream_buffer_5_1
Used module:         \buffer_16_24200_buffer_init_15
Used module:     \stream_buffer_5_0
Used module:         \buffer_16_24200_buffer_init_05
Used module:     \stream_buffer_4_1
Used module:         \buffer_16_24200_buffer_init_14
Used module:     \stream_buffer_4_0
Used module:         \buffer_16_24200_buffer_init_04
Used module:     \stream_buffer_3_1
Used module:         \buffer_16_24200_buffer_init_13
Used module:     \stream_buffer_3_0
Used module:         \buffer_16_24200_buffer_init_03
Used module:     \stream_buffer_2_1
Used module:         \buffer_16_24200_buffer_init_12
Used module:     \stream_buffer_2_0
Used module:         \buffer_16_24200_buffer_init_02
Used module:     \stream_buffer_1_1
Used module:         \buffer_16_24200_buffer_init_11
Used module:     \stream_buffer_1_0
Used module:         \buffer_16_24200_buffer_init_01
Used module:     \stream_buffer_0_1
Used module:         \buffer_16_24200_buffer_init_10
Used module:     \stream_buffer_0_0
Used module:         \buffer_16_24200_buffer_init_00

2.3. Analyzing design hierarchy..
Top module:  \DLA
Used module:     \signal_width_reducer
Used module:         \pipelined_xor_tree_16
Used module:     \store_output
Used module:     \pooling
Used module:     \inverse_winograd_11
Used module:         \inverse_winograd_adder_30_3
Used module:     \inverse_winograd_10
Used module:     \inverse_winograd_9
Used module:     \inverse_winograd_8
Used module:     \inverse_winograd_7
Used module:     \inverse_winograd_6
Used module:     \inverse_winograd_5
Used module:     \inverse_winograd_4
Used module:     \inverse_winograd_3
Used module:     \inverse_winograd_2
Used module:     \inverse_winograd_1
Used module:     \inverse_winograd_0
Used module:     \processing_element
Used module:         \weight_cache_2048_8_0_weight_init_05
Used module:         \weight_cache_2048_8_0_weight_init_04
Used module:         \weight_cache_2048_8_0_weight_init_03
Used module:         \weight_cache_2048_8_0_weight_init_02
Used module:         \weight_cache_2048_8_0_weight_init_01
Used module:         \weight_cache_2048_8_0_weight_init_00
Used module:         \accumulator_24_30_3
Used module:         \dot_product_16_8_30_2
Used module:             \dsp_block_16_8_false
Used module:     \winograd_transform_1
Used module:         \winograd_adder_16_20_4
Used module:         \winograd_dsp_16
Used module:     \winograd_transform_0
Used module:     \stream_buffer_5_1
Used module:         \buffer_16_24200_buffer_init_15
Used module:     \stream_buffer_5_0
Used module:         \buffer_16_24200_buffer_init_05
Used module:     \stream_buffer_4_1
Used module:         \buffer_16_24200_buffer_init_14
Used module:     \stream_buffer_4_0
Used module:         \buffer_16_24200_buffer_init_04
Used module:     \stream_buffer_3_1
Used module:         \buffer_16_24200_buffer_init_13
Used module:     \stream_buffer_3_0
Used module:         \buffer_16_24200_buffer_init_03
Used module:     \stream_buffer_2_1
Used module:         \buffer_16_24200_buffer_init_12
Used module:     \stream_buffer_2_0
Used module:         \buffer_16_24200_buffer_init_02
Used module:     \stream_buffer_1_1
Used module:         \buffer_16_24200_buffer_init_11
Used module:     \stream_buffer_1_0
Used module:         \buffer_16_24200_buffer_init_01
Used module:     \stream_buffer_0_1
Used module:         \buffer_16_24200_buffer_init_10
Used module:     \stream_buffer_0_0
Used module:         \buffer_16_24200_buffer_init_00
Removed 0 unused modules.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_05_inst_5_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_05_inst_5_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_04_inst_4_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_04_inst_4_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_03_inst_3_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_03_inst_3_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_02_inst_2_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_02_inst_2_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_01_inst_1_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_01_inst_1_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_00_inst_0_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_00_inst_0_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA55.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA45.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA45.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA45.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA45.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA35.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA35.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA35.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA35.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA25.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA25.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA25.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA25.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA15.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA15.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA15.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA15.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA05.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA54.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA54.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA54.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA54.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA04.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA04.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA04.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA04.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA53.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA53.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA53.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA53.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA03.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA03.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA03.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA03.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA52.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA52.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA52.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA52.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA02.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA02.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA02.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA02.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA51.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA51.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA51.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA51.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA01.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA01.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA01.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA01.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA50.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA40.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA40.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA40.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA40.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA30.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA30.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA30.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA30.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA20.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA20.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA20.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA20.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA10.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA10.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA10.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA10.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_1.winograd_adder_16_20_4_WA00.data9x from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_5_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_5_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_4_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_4_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_3_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_3_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_2_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_2_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_1_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_1_0_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_0_1_inst.i_eltwise from 32 bits to 16 bits.
Warning: Resizing cell port DLA.stream_buffer_0_0_inst.i_eltwise from 32 bits to 16 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14432$1752 in module stream_buffer_3_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741 in module stream_buffer_3_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724 in module stream_buffer_3_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707 in module stream_buffer_3_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14239$1703 in module stream_buffer_3_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692 in module stream_buffer_3_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675 in module stream_buffer_3_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658 in module stream_buffer_3_1.
Marked 15 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614 in module store_output.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13878$1607 in module pooling.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602 in module pooling.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586 in module pipelined_xor_tree_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13518$1582 in module stream_buffer_0_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571 in module stream_buffer_0_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554 in module stream_buffer_0_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537 in module stream_buffer_0_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13325$1533 in module stream_buffer_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522 in module stream_buffer_0_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505 in module stream_buffer_0_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488 in module stream_buffer_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13132$1484 in module stream_buffer_1_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473 in module stream_buffer_1_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456 in module stream_buffer_1_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439 in module stream_buffer_1_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12939$1435 in module stream_buffer_1_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424 in module stream_buffer_1_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407 in module stream_buffer_1_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390 in module stream_buffer_1_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12746$1386 in module stream_buffer_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375 in module stream_buffer_2_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358 in module stream_buffer_2_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341 in module stream_buffer_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12553$1337 in module stream_buffer_2_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326 in module stream_buffer_2_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309 in module stream_buffer_2_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292 in module stream_buffer_2_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12360$1288 in module stream_buffer_4_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277 in module stream_buffer_4_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260 in module stream_buffer_4_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243 in module stream_buffer_4_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12167$1239 in module stream_buffer_4_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228 in module stream_buffer_4_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211 in module stream_buffer_4_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194 in module stream_buffer_4_0.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187 in module accumulator_24_30_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177 in module dsp_block_16_8_false.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175 in module dot_product_16_8_30_2.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146 in module processing_element.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11162$1138 in module stream_buffer_5_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127 in module stream_buffer_5_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110 in module stream_buffer_5_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093 in module stream_buffer_5_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10969$1089 in module stream_buffer_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078 in module stream_buffer_5_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061 in module stream_buffer_5_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044 in module stream_buffer_5_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735 in module winograd_transform_0.
Marked 17 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716 in module winograd_dsp_16.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391 in module winograd_transform_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6922$386 in module inverse_winograd_10.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368 in module inverse_winograd_10.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6692$361 in module inverse_winograd_10.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6523$355 in module inverse_winograd_11.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337 in module inverse_winograd_11.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6293$330 in module inverse_winograd_11.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6134$324 in module inverse_winograd_8.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306 in module inverse_winograd_8.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5904$299 in module inverse_winograd_8.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5715$293 in module inverse_winograd_9.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275 in module inverse_winograd_9.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5485$268 in module inverse_winograd_9.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5306$262 in module inverse_winograd_6.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244 in module inverse_winograd_6.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5076$237 in module inverse_winograd_6.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4867$231 in module inverse_winograd_7.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213 in module inverse_winograd_7.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4637$206 in module inverse_winograd_7.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4438$200 in module inverse_winograd_4.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182 in module inverse_winograd_4.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4208$175 in module inverse_winograd_4.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3979$169 in module inverse_winograd_5.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151 in module inverse_winograd_5.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3749$144 in module inverse_winograd_5.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3530$138 in module inverse_winograd_2.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120 in module inverse_winograd_2.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3300$113 in module inverse_winograd_2.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3051$107 in module inverse_winograd_3.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89 in module inverse_winograd_3.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2821$82 in module inverse_winograd_3.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2582$76 in module inverse_winograd_0.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58 in module inverse_winograd_0.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2352$51 in module inverse_winograd_0.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2052$39 in module inverse_winograd_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21 in module inverse_winograd_1.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1822$14 in module inverse_winograd_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 238 redundant assignments.
Promoted 1034 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\buffer_16_24200_buffer_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14472$1755'.
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14432$1752'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14417$1748'.
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_13.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14279$1706'.
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14239$1703'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14224$1699'.
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
     1/12: $0\count_y[5:0]
     2/12: $0\count_x[5:0]
     3/12: $0\count_to_wvec[5:0]
     4/12: $0\wen_5[0:0]
     5/12: $0\wen_4[0:0]
     6/12: $0\wen_3[0:0]
     7/12: $0\wen_2[0:0]
     8/12: $0\wen_1[0:0]
     9/12: $0\wen_0[0:0]
    10/12: $0\count[5:0]
    11/12: $0\offset[14:0]
    12/12: $0\base_addr[14:0]
Creating decoders for process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13878$1607'.
     1/3: $0\s_count[0:0]
     2/3: $0\result_1[15:0]
     3/3: $0\result_0[15:0]
Creating decoders for process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
     1/3: $0\count[1:0]
     2/3: $0\buffer_1_0[15:0]
     3/3: $0\buffer_0_0[15:0]
Creating decoders for process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
     1/48: $0\pipeline_15_0[0:0]
     2/48: $0\pipeline_14_0[0:0]
     3/48: $0\pipeline_13_0[0:0]
     4/48: $0\pipeline_12_1[0:0]
     5/48: $0\pipeline_12_0[0:0]
     6/48: $0\pipeline_11_0[0:0]
     7/48: $0\pipeline_10_0[0:0]
     8/48: $0\pipeline_9_0[0:0]
     9/48: $0\pipeline_8_1[0:0]
    10/48: $0\pipeline_8_0[0:0]
    11/48: $0\pipeline_7_0[0:0]
    12/48: $0\pipeline_6_0[0:0]
    13/48: $0\pipeline_5_0[0:0]
    14/48: $0\pipeline_4_1[0:0]
    15/48: $0\pipeline_4_0[0:0]
    16/48: $0\pipeline_3_0[0:0]
    17/48: $0\pipeline_2_0[0:0]
    18/48: $0\pipeline_1_0[0:0]
    19/48: $0\pipeline_0_2[0:0]
    20/48: $0\pipeline_0_1[0:0]
    21/48: $0\pipeline_0_0[0:0]
    22/48: $0\pipeline_15_2[0:0]
    23/48: $0\pipeline_15_1[0:0]
    24/48: $0\pipeline_14_2[0:0]
    25/48: $0\pipeline_14_1[0:0]
    26/48: $0\pipeline_13_2[0:0]
    27/48: $0\pipeline_13_1[0:0]
    28/48: $0\pipeline_12_2[0:0]
    29/48: $0\pipeline_11_2[0:0]
    30/48: $0\pipeline_11_1[0:0]
    31/48: $0\pipeline_10_2[0:0]
    32/48: $0\pipeline_10_1[0:0]
    33/48: $0\pipeline_9_2[0:0]
    34/48: $0\pipeline_9_1[0:0]
    35/48: $0\pipeline_8_2[0:0]
    36/48: $0\pipeline_7_2[0:0]
    37/48: $0\pipeline_7_1[0:0]
    38/48: $0\pipeline_6_2[0:0]
    39/48: $0\pipeline_6_1[0:0]
    40/48: $0\pipeline_5_2[0:0]
    41/48: $0\pipeline_5_1[0:0]
    42/48: $0\pipeline_4_2[0:0]
    43/48: $0\pipeline_3_2[0:0]
    44/48: $0\pipeline_3_1[0:0]
    45/48: $0\pipeline_2_2[0:0]
    46/48: $0\pipeline_2_1[0:0]
    47/48: $0\pipeline_1_2[0:0]
    48/48: $0\pipeline_1_1[0:0]
Creating decoders for process `\buffer_16_24200_buffer_init_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13558$1585'.
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13518$1582'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13503$1578'.
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13365$1536'.
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13325$1533'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13310$1529'.
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13172$1487'.
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13132$1484'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13117$1480'.
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12979$1438'.
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12939$1435'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12924$1431'.
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_12.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12786$1389'.
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12746$1386'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12731$1382'.
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12593$1340'.
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12553$1337'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12538$1333'.
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_14.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12400$1291'.
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12360$1288'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12345$1284'.
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12207$1242'.
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12167$1239'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12152$1235'.
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12011$1193'.
Creating decoders for process `\accumulator_24_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187'.
     1/5: $0\in_reg[29:0]
     2/5: $0\cir_shift_reg_2[29:0]
     3/5: $0\cir_shift_reg_1[29:0]
     4/5: $0\cir_shift_reg_0[29:0]
     5/5: $0\out_reg[29:0]
Creating decoders for process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11927$1186'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11885$1185'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11843$1184'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11801$1183'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11759$1182'.
Creating decoders for process `\dsp_block_16_8_false.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177'.
     1/5: $0\by_reg[7:0]
     2/5: $0\bx_reg[15:0]
     3/5: $0\ay_reg[7:0]
     4/5: $0\ax_reg[15:0]
     5/5: $0\resulta[23:0]
Creating decoders for process `\dot_product_16_8_30_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175'.
     1/4: $0\w_pipeline_1_0[7:0]
     2/4: $0\f_pipeline_1_0[15:0]
     3/4: $0\w_pipeline_0_0[7:0]
     4/4: $0\f_pipeline_0_0[15:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11528$1161'.
Creating decoders for process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
     1/24: $0\done_6[0:0]
     2/24: $0\done_5[0:0]
     3/24: $0\done_4[0:0]
     4/24: $0\T_counter[15:0]
     5/24: $0\done_3[0:0]
     6/24: $0\done_2[0:0]
     7/24: $0\done_1[0:0]
     8/24: $0\done[0:0]
     9/24: $0\C_counter[1:0]
    10/24: $0\L_counter[1:0]
    11/24: $0\offset[10:0]
    12/24: $0\base_addr[10:0]
    13/24: $0\valid_11[0:0]
    14/24: $0\valid_10[0:0]
    15/24: $0\valid_9[0:0]
    16/24: $0\valid_8[0:0]
    17/24: $0\valid_7[0:0]
    18/24: $0\valid_6[0:0]
    19/24: $0\valid_5[0:0]
    20/24: $0\valid_4[0:0]
    21/24: $0\valid_3[0:0]
    22/24: $0\valid_2[0:0]
    23/24: $0\valid_1[0:0]
    24/24: $0\valid_0[0:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
     1/12: $0\if_reg_5_1[15:0]
     2/12: $0\if_reg_5_0[15:0]
     3/12: $0\if_reg_4_1[15:0]
     4/12: $0\if_reg_4_0[15:0]
     5/12: $0\if_reg_3_1[15:0]
     6/12: $0\if_reg_3_0[15:0]
     7/12: $0\if_reg_2_1[15:0]
     8/12: $0\if_reg_2_0[15:0]
     9/12: $0\if_reg_1_1[15:0]
    10/12: $0\if_reg_1_0[15:0]
    11/12: $0\if_reg_0_1[15:0]
    12/12: $0\if_reg_0_0[15:0]
Creating decoders for process `\buffer_16_24200_buffer_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11202$1141'.
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11162$1138'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11147$1134'.
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\buffer_16_24200_buffer_init_15.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1092'.
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10969$1089'.
     1/1: $0\B1_wdata[15:0]
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10954$1085'.
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
     1/7: $0\valid_2[0:0]
     2/7: $0\valid_1[0:0]
     3/7: $0\valid[0:0]
     4/7: $0\done_3[0:0]
     5/7: $0\done_2[0:0]
     6/7: $0\done_1[0:0]
     7/7: $0\done[0:0]
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061'.
     1/5: $0\W_counter_b1[1:0]
     2/5: $0\C_counter_b1[1:0]
     3/5: $0\L_counter_b1[1:0]
     4/5: $0\offset_b1[14:0]
     5/5: $0\base_addr_b1[14:0]
Creating decoders for process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044'.
     1/5: $0\W_counter[1:0]
     2/5: $0\C_counter[1:0]
     3/5: $0\L_counter[1:0]
     4/5: $0\offset[14:0]
     5/5: $0\base_addr[14:0]
Creating decoders for process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
     1/44: $0\output_buffer_5_4[19:0]
     2/44: $0\output_buffer_4_4[19:0]
     3/44: $0\output_buffer_3_4[19:0]
     4/44: $0\output_buffer_2_4[19:0]
     5/44: $0\output_buffer_1_4[19:0]
     6/44: $0\output_buffer_0_4[19:0]
     7/44: $0\output_buffer_5_3[19:0]
     8/44: $0\output_buffer_4_3[19:0]
     9/44: $0\output_buffer_3_3[19:0]
    10/44: $0\output_buffer_2_3[19:0]
    11/44: $0\output_buffer_1_3[19:0]
    12/44: $0\output_buffer_0_3[19:0]
    13/44: $0\output_buffer_5_2[19:0]
    14/44: $0\output_buffer_4_2[19:0]
    15/44: $0\output_buffer_3_2[19:0]
    16/44: $0\output_buffer_2_2[19:0]
    17/44: $0\output_buffer_1_2[19:0]
    18/44: $0\output_buffer_0_2[19:0]
    19/44: $0\output_buffer_5_1[19:0]
    20/44: $0\output_buffer_4_1[19:0]
    21/44: $0\output_buffer_3_1[19:0]
    22/44: $0\output_buffer_2_1[19:0]
    23/44: $0\output_buffer_1_1[19:0]
    24/44: $0\output_buffer_0_1[19:0]
    25/44: $0\output_buffer_5_0[19:0]
    26/44: $0\output_buffer_4_0[19:0]
    27/44: $0\output_buffer_3_0[19:0]
    28/44: $0\output_buffer_2_0[19:0]
    29/44: $0\output_buffer_1_0[19:0]
    30/44: $0\output_buffer_0_0[19:0]
    31/44: $0\calculate[0:0]
    32/44: $0\input_buffer_count[2:0]
    33/44: $0\output_buffer_5_5[19:0]
    34/44: $0\input_buffer_5_5[15:0]
    35/44: $0\input_buffer_5_4[15:0]
    36/44: $0\input_buffer_5_3[15:0]
    37/44: $0\input_buffer_5_2[15:0]
    38/44: $0\input_buffer_5_1[15:0]
    39/44: $0\input_buffer_5_0[15:0]
    40/44: $0\output_buffer_4_5[19:0]
    41/44: $0\output_buffer_3_5[19:0]
    42/44: $0\output_buffer_2_5[19:0]
    43/44: $0\output_buffer_1_5[19:0]
    44/44: $0\output_buffer_0_5[19:0]
Creating decoders for process `\winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
     1/6: $0\resb_reg[15:0]
     2/6: $0\resa_reg[15:0]
     3/6: $0\by_reg[15:0]
     4/6: $0\ay_reg[15:0]
     5/6: $0\coefb[15:0]
     6/6: $0\coefa[15:0]
Creating decoders for process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
Creating decoders for process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
     1/44: $0\output_buffer_5_4[19:0]
     2/44: $0\output_buffer_4_4[19:0]
     3/44: $0\output_buffer_3_4[19:0]
     4/44: $0\output_buffer_2_4[19:0]
     5/44: $0\output_buffer_1_4[19:0]
     6/44: $0\output_buffer_0_4[19:0]
     7/44: $0\output_buffer_5_3[19:0]
     8/44: $0\output_buffer_4_3[19:0]
     9/44: $0\output_buffer_3_3[19:0]
    10/44: $0\output_buffer_2_3[19:0]
    11/44: $0\output_buffer_1_3[19:0]
    12/44: $0\output_buffer_0_3[19:0]
    13/44: $0\output_buffer_5_2[19:0]
    14/44: $0\output_buffer_4_2[19:0]
    15/44: $0\output_buffer_3_2[19:0]
    16/44: $0\output_buffer_2_2[19:0]
    17/44: $0\output_buffer_1_2[19:0]
    18/44: $0\output_buffer_0_2[19:0]
    19/44: $0\output_buffer_5_1[19:0]
    20/44: $0\output_buffer_4_1[19:0]
    21/44: $0\output_buffer_3_1[19:0]
    22/44: $0\output_buffer_2_1[19:0]
    23/44: $0\output_buffer_1_1[19:0]
    24/44: $0\output_buffer_0_1[19:0]
    25/44: $0\output_buffer_5_0[19:0]
    26/44: $0\output_buffer_4_0[19:0]
    27/44: $0\output_buffer_3_0[19:0]
    28/44: $0\output_buffer_2_0[19:0]
    29/44: $0\output_buffer_1_0[19:0]
    30/44: $0\output_buffer_0_0[19:0]
    31/44: $0\calculate[0:0]
    32/44: $0\input_buffer_count[2:0]
    33/44: $0\output_buffer_5_5[19:0]
    34/44: $0\input_buffer_5_5[15:0]
    35/44: $0\input_buffer_5_4[15:0]
    36/44: $0\input_buffer_5_3[15:0]
    37/44: $0\input_buffer_5_2[15:0]
    38/44: $0\input_buffer_5_1[15:0]
    39/44: $0\input_buffer_5_0[15:0]
    40/44: $0\output_buffer_4_5[19:0]
    41/44: $0\output_buffer_3_5[19:0]
    42/44: $0\output_buffer_2_5[19:0]
    43/44: $0\output_buffer_1_5[19:0]
    44/44: $0\output_buffer_0_5[19:0]
Creating decoders for process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6922$386'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6692$361'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
Creating decoders for process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6523$355'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6293$330'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
Creating decoders for process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6134$324'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5904$299'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
Creating decoders for process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5715$293'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5485$268'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
Creating decoders for process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5306$262'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5076$237'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
Creating decoders for process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4867$231'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4637$206'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
Creating decoders for process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4438$200'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4208$175'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
Creating decoders for process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3979$169'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3749$144'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
Creating decoders for process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3530$138'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3300$113'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
Creating decoders for process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3051$107'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2821$82'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
Creating decoders for process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2582$76'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2352$51'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
Creating decoders for process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2101$44'.
Creating decoders for process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2052$39'.
     1/4: $0\result_wire_3[15:0]
     2/4: $0\result_wire_2[15:0]
     3/4: $0\result_wire_1[15:0]
     4/4: $0\result_wire_0[15:0]
Creating decoders for process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
     1/46: $0\serialize_count[1:0]
     2/46: $0\out_valid_0[0:0]
     3/46: $0\serialize_reg_3_5[29:0]
     4/46: $0\adders_res_3_5[29:0]
     5/46: $0\serialize_reg_3_4[29:0]
     6/46: $0\adders_res_3_4[29:0]
     7/46: $0\serialize_reg_3_3[29:0]
     8/46: $0\adders_res_3_3[29:0]
     9/46: $0\serialize_reg_3_2[29:0]
    10/46: $0\adders_res_3_2[29:0]
    11/46: $0\serialize_reg_3_1[29:0]
    12/46: $0\adders_res_3_1[29:0]
    13/46: $0\serialize_reg_3_0[29:0]
    14/46: $0\serialize_reg_2_5[29:0]
    15/46: $0\adders_res_2_5[29:0]
    16/46: $0\serialize_reg_2_4[29:0]
    17/46: $0\adders_res_2_4[29:0]
    18/46: $0\serialize_reg_2_3[29:0]
    19/46: $0\adders_res_2_3[29:0]
    20/46: $0\serialize_reg_2_2[29:0]
    21/46: $0\adders_res_2_2[29:0]
    22/46: $0\serialize_reg_2_1[29:0]
    23/46: $0\adders_res_2_1[29:0]
    24/46: $0\serialize_reg_2_0[29:0]
    25/46: $0\serialize_reg_1_5[29:0]
    26/46: $0\adders_res_1_5[29:0]
    27/46: $0\serialize_reg_1_4[29:0]
    28/46: $0\adders_res_1_4[29:0]
    29/46: $0\serialize_reg_1_3[29:0]
    30/46: $0\adders_res_1_3[29:0]
    31/46: $0\serialize_reg_1_2[29:0]
    32/46: $0\adders_res_1_2[29:0]
    33/46: $0\serialize_reg_1_1[29:0]
    34/46: $0\adders_res_1_1[29:0]
    35/46: $0\serialize_reg_1_0[29:0]
    36/46: $0\serialize_reg_0_5[29:0]
    37/46: $0\adders_res_0_5[29:0]
    38/46: $0\serialize_reg_0_4[29:0]
    39/46: $0\adders_res_0_4[29:0]
    40/46: $0\serialize_reg_0_3[29:0]
    41/46: $0\adders_res_0_3[29:0]
    42/46: $0\serialize_reg_0_2[29:0]
    43/46: $0\adders_res_0_2[29:0]
    44/46: $0\serialize_reg_0_1[29:0]
    45/46: $0\adders_res_0_1[29:0]
    46/46: $0\serialize_reg_0_0[29:0]
Creating decoders for process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1822$14'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\stream_buffer_3_0.\B1_wdata' from process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14432$1752'.
No latch inferred for signal `\stream_buffer_3_0.\b0_waddr' from process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14417$1748'.
No latch inferred for signal `\stream_buffer_3_0.\b0_raddr' from process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14417$1748'.
No latch inferred for signal `\stream_buffer_3_0.\b1_raddr' from process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14417$1748'.
No latch inferred for signal `\stream_buffer_3_1.\B1_wdata' from process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14239$1703'.
No latch inferred for signal `\stream_buffer_3_1.\b0_waddr' from process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14224$1699'.
No latch inferred for signal `\stream_buffer_3_1.\b0_raddr' from process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14224$1699'.
No latch inferred for signal `\stream_buffer_3_1.\b1_raddr' from process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14224$1699'.
No latch inferred for signal `\stream_buffer_0_1.\B1_wdata' from process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13518$1582'.
No latch inferred for signal `\stream_buffer_0_1.\b0_waddr' from process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13503$1578'.
No latch inferred for signal `\stream_buffer_0_1.\b0_raddr' from process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13503$1578'.
No latch inferred for signal `\stream_buffer_0_1.\b1_raddr' from process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13503$1578'.
No latch inferred for signal `\stream_buffer_0_0.\B1_wdata' from process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13325$1533'.
No latch inferred for signal `\stream_buffer_0_0.\b0_waddr' from process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13310$1529'.
No latch inferred for signal `\stream_buffer_0_0.\b0_raddr' from process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13310$1529'.
No latch inferred for signal `\stream_buffer_0_0.\b1_raddr' from process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13310$1529'.
No latch inferred for signal `\stream_buffer_1_0.\B1_wdata' from process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13132$1484'.
No latch inferred for signal `\stream_buffer_1_0.\b0_waddr' from process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13117$1480'.
No latch inferred for signal `\stream_buffer_1_0.\b0_raddr' from process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13117$1480'.
No latch inferred for signal `\stream_buffer_1_0.\b1_raddr' from process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13117$1480'.
No latch inferred for signal `\stream_buffer_1_1.\B1_wdata' from process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12939$1435'.
No latch inferred for signal `\stream_buffer_1_1.\b0_waddr' from process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12924$1431'.
No latch inferred for signal `\stream_buffer_1_1.\b0_raddr' from process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12924$1431'.
No latch inferred for signal `\stream_buffer_1_1.\b1_raddr' from process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12924$1431'.
No latch inferred for signal `\stream_buffer_2_1.\B1_wdata' from process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12746$1386'.
No latch inferred for signal `\stream_buffer_2_1.\b0_waddr' from process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12731$1382'.
No latch inferred for signal `\stream_buffer_2_1.\b0_raddr' from process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12731$1382'.
No latch inferred for signal `\stream_buffer_2_1.\b1_raddr' from process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12731$1382'.
No latch inferred for signal `\stream_buffer_2_0.\B1_wdata' from process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12553$1337'.
No latch inferred for signal `\stream_buffer_2_0.\b0_waddr' from process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12538$1333'.
No latch inferred for signal `\stream_buffer_2_0.\b0_raddr' from process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12538$1333'.
No latch inferred for signal `\stream_buffer_2_0.\b1_raddr' from process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12538$1333'.
No latch inferred for signal `\stream_buffer_4_1.\B1_wdata' from process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12360$1288'.
No latch inferred for signal `\stream_buffer_4_1.\b0_waddr' from process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12345$1284'.
No latch inferred for signal `\stream_buffer_4_1.\b0_raddr' from process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12345$1284'.
No latch inferred for signal `\stream_buffer_4_1.\b1_raddr' from process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12345$1284'.
No latch inferred for signal `\stream_buffer_4_0.\B1_wdata' from process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12167$1239'.
No latch inferred for signal `\stream_buffer_4_0.\b0_waddr' from process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12152$1235'.
No latch inferred for signal `\stream_buffer_4_0.\b0_raddr' from process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12152$1235'.
No latch inferred for signal `\stream_buffer_4_0.\b1_raddr' from process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12152$1235'.
No latch inferred for signal `\processing_element.\weight_cache_addr' from process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11528$1161'.
No latch inferred for signal `\stream_buffer_5_0.\B1_wdata' from process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11162$1138'.
No latch inferred for signal `\stream_buffer_5_0.\b0_waddr' from process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11147$1134'.
No latch inferred for signal `\stream_buffer_5_0.\b0_raddr' from process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11147$1134'.
No latch inferred for signal `\stream_buffer_5_0.\b1_raddr' from process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11147$1134'.
No latch inferred for signal `\stream_buffer_5_1.\B1_wdata' from process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10969$1089'.
No latch inferred for signal `\stream_buffer_5_1.\b0_waddr' from process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10954$1085'.
No latch inferred for signal `\stream_buffer_5_1.\b0_raddr' from process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10954$1085'.
No latch inferred for signal `\stream_buffer_5_1.\b1_raddr' from process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10954$1085'.
No latch inferred for signal `\inverse_winograd_10.\result_wire_0' from process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6922$386'.
No latch inferred for signal `\inverse_winograd_10.\result_wire_1' from process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6922$386'.
No latch inferred for signal `\inverse_winograd_10.\result_wire_2' from process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6922$386'.
No latch inferred for signal `\inverse_winograd_10.\result_wire_3' from process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6922$386'.
No latch inferred for signal `\inverse_winograd_10.\next_state' from process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6692$361'.
No latch inferred for signal `\inverse_winograd_11.\result_wire_0' from process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6523$355'.
No latch inferred for signal `\inverse_winograd_11.\result_wire_1' from process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6523$355'.
No latch inferred for signal `\inverse_winograd_11.\result_wire_2' from process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6523$355'.
No latch inferred for signal `\inverse_winograd_11.\result_wire_3' from process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6523$355'.
No latch inferred for signal `\inverse_winograd_11.\next_state' from process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6293$330'.
No latch inferred for signal `\inverse_winograd_8.\result_wire_0' from process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6134$324'.
No latch inferred for signal `\inverse_winograd_8.\result_wire_1' from process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6134$324'.
No latch inferred for signal `\inverse_winograd_8.\result_wire_2' from process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6134$324'.
No latch inferred for signal `\inverse_winograd_8.\result_wire_3' from process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6134$324'.
No latch inferred for signal `\inverse_winograd_8.\next_state' from process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5904$299'.
No latch inferred for signal `\inverse_winograd_9.\result_wire_0' from process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5715$293'.
No latch inferred for signal `\inverse_winograd_9.\result_wire_1' from process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5715$293'.
No latch inferred for signal `\inverse_winograd_9.\result_wire_2' from process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5715$293'.
No latch inferred for signal `\inverse_winograd_9.\result_wire_3' from process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5715$293'.
No latch inferred for signal `\inverse_winograd_9.\next_state' from process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5485$268'.
No latch inferred for signal `\inverse_winograd_6.\result_wire_0' from process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5306$262'.
No latch inferred for signal `\inverse_winograd_6.\result_wire_1' from process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5306$262'.
No latch inferred for signal `\inverse_winograd_6.\result_wire_2' from process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5306$262'.
No latch inferred for signal `\inverse_winograd_6.\result_wire_3' from process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5306$262'.
No latch inferred for signal `\inverse_winograd_6.\next_state' from process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5076$237'.
No latch inferred for signal `\inverse_winograd_7.\result_wire_0' from process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4867$231'.
No latch inferred for signal `\inverse_winograd_7.\result_wire_1' from process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4867$231'.
No latch inferred for signal `\inverse_winograd_7.\result_wire_2' from process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4867$231'.
No latch inferred for signal `\inverse_winograd_7.\result_wire_3' from process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4867$231'.
No latch inferred for signal `\inverse_winograd_7.\next_state' from process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4637$206'.
No latch inferred for signal `\inverse_winograd_4.\result_wire_0' from process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4438$200'.
No latch inferred for signal `\inverse_winograd_4.\result_wire_1' from process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4438$200'.
No latch inferred for signal `\inverse_winograd_4.\result_wire_2' from process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4438$200'.
No latch inferred for signal `\inverse_winograd_4.\result_wire_3' from process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4438$200'.
No latch inferred for signal `\inverse_winograd_4.\next_state' from process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4208$175'.
No latch inferred for signal `\inverse_winograd_5.\result_wire_0' from process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3979$169'.
No latch inferred for signal `\inverse_winograd_5.\result_wire_1' from process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3979$169'.
No latch inferred for signal `\inverse_winograd_5.\result_wire_2' from process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3979$169'.
No latch inferred for signal `\inverse_winograd_5.\result_wire_3' from process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3979$169'.
No latch inferred for signal `\inverse_winograd_5.\next_state' from process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3749$144'.
No latch inferred for signal `\inverse_winograd_2.\result_wire_0' from process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3530$138'.
No latch inferred for signal `\inverse_winograd_2.\result_wire_1' from process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3530$138'.
No latch inferred for signal `\inverse_winograd_2.\result_wire_2' from process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3530$138'.
No latch inferred for signal `\inverse_winograd_2.\result_wire_3' from process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3530$138'.
No latch inferred for signal `\inverse_winograd_2.\next_state' from process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3300$113'.
No latch inferred for signal `\inverse_winograd_3.\result_wire_0' from process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3051$107'.
No latch inferred for signal `\inverse_winograd_3.\result_wire_1' from process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3051$107'.
No latch inferred for signal `\inverse_winograd_3.\result_wire_2' from process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3051$107'.
No latch inferred for signal `\inverse_winograd_3.\result_wire_3' from process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3051$107'.
No latch inferred for signal `\inverse_winograd_3.\next_state' from process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2821$82'.
No latch inferred for signal `\inverse_winograd_0.\result_wire_0' from process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2582$76'.
No latch inferred for signal `\inverse_winograd_0.\result_wire_1' from process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2582$76'.
No latch inferred for signal `\inverse_winograd_0.\result_wire_2' from process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2582$76'.
No latch inferred for signal `\inverse_winograd_0.\result_wire_3' from process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2582$76'.
No latch inferred for signal `\inverse_winograd_0.\next_state' from process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2352$51'.
No latch inferred for signal `\inverse_winograd_1.\result_wire_0' from process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2052$39'.
No latch inferred for signal `\inverse_winograd_1.\result_wire_1' from process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2052$39'.
No latch inferred for signal `\inverse_winograd_1.\result_wire_2' from process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2052$39'.
No latch inferred for signal `\inverse_winograd_1.\result_wire_3' from process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2052$39'.
No latch inferred for signal `\inverse_winograd_1.\next_state' from process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1822$14'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\buffer_16_24200_buffer_init_03.\raddr_reg' using process `\buffer_16_24200_buffer_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14472$1755'.
  created $dff cell `$procdff$11745' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_03.\rdata_reg' using process `\buffer_16_24200_buffer_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14472$1755'.
  created $dff cell `$procdff$11746' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_03.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14472$1755'.
  created $dff cell `$procdff$11747' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\valid_1' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
  created $dff cell `$procdff$11748' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\valid_2' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
  created $dff cell `$procdff$11749' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\done' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
  created $dff cell `$procdff$11750' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\done_1' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
  created $dff cell `$procdff$11751' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\done_2' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
  created $dff cell `$procdff$11752' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\done_3' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
  created $dff cell `$procdff$11753' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\valid' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
  created $dff cell `$procdff$11754' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\base_addr_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724'.
  created $dff cell `$procdff$11755' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\offset_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724'.
  created $dff cell `$procdff$11756' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\L_counter_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724'.
  created $dff cell `$procdff$11757' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\C_counter_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724'.
  created $dff cell `$procdff$11758' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\W_counter_b1' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724'.
  created $dff cell `$procdff$11759' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\base_addr' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707'.
  created $dff cell `$procdff$11760' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\offset' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707'.
  created $dff cell `$procdff$11761' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\L_counter' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707'.
  created $dff cell `$procdff$11762' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\C_counter' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707'.
  created $dff cell `$procdff$11763' with positive edge clock.
Creating register for signal `\stream_buffer_3_0.\W_counter' using process `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707'.
  created $dff cell `$procdff$11764' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_13.\raddr_reg' using process `\buffer_16_24200_buffer_init_13.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14279$1706'.
  created $dff cell `$procdff$11765' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_13.\rdata_reg' using process `\buffer_16_24200_buffer_init_13.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14279$1706'.
  created $dff cell `$procdff$11766' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_13.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_13.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14279$1706'.
  created $dff cell `$procdff$11767' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\valid_1' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
  created $dff cell `$procdff$11768' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\valid_2' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
  created $dff cell `$procdff$11769' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\done' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
  created $dff cell `$procdff$11770' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\done_1' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
  created $dff cell `$procdff$11771' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\done_2' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
  created $dff cell `$procdff$11772' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\done_3' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
  created $dff cell `$procdff$11773' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\valid' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
  created $dff cell `$procdff$11774' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\base_addr_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675'.
  created $dff cell `$procdff$11775' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\offset_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675'.
  created $dff cell `$procdff$11776' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\L_counter_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675'.
  created $dff cell `$procdff$11777' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\C_counter_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675'.
  created $dff cell `$procdff$11778' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\W_counter_b1' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675'.
  created $dff cell `$procdff$11779' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\base_addr' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658'.
  created $dff cell `$procdff$11780' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\offset' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658'.
  created $dff cell `$procdff$11781' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\L_counter' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658'.
  created $dff cell `$procdff$11782' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\C_counter' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658'.
  created $dff cell `$procdff$11783' with positive edge clock.
Creating register for signal `\stream_buffer_3_1.\W_counter' using process `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658'.
  created $dff cell `$procdff$11784' with positive edge clock.
Creating register for signal `\store_output.\base_addr' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11785' with positive edge clock.
Creating register for signal `\store_output.\offset' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11786' with positive edge clock.
Creating register for signal `\store_output.\valid' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11787' with positive edge clock.
Creating register for signal `\store_output.\count' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11788' with positive edge clock.
Creating register for signal `\store_output.\wen_0' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11789' with positive edge clock.
Creating register for signal `\store_output.\wen_1' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11790' with positive edge clock.
Creating register for signal `\store_output.\wen_2' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11791' with positive edge clock.
Creating register for signal `\store_output.\wen_3' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11792' with positive edge clock.
Creating register for signal `\store_output.\wen_4' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11793' with positive edge clock.
Creating register for signal `\store_output.\wen_5' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11794' with positive edge clock.
Creating register for signal `\store_output.\count_to_wvec' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11795' with positive edge clock.
Creating register for signal `\store_output.\count_x' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11796' with positive edge clock.
Creating register for signal `\store_output.\count_y' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11797' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_0' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11798' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_1' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11799' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_2' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11800' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_3' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11801' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_4' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11802' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_5' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11803' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_6' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11804' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_7' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11805' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_8' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11806' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_9' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11807' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_10' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11808' with positive edge clock.
Creating register for signal `\store_output.\buffer_reg_11' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11809' with positive edge clock.
Creating register for signal `\store_output.\addr_reg' using process `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
  created $dff cell `$procdff$11810' with positive edge clock.
Creating register for signal `\pooling.\s_count' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13878$1607'.
  created $dff cell `$procdff$11811' with positive edge clock.
Creating register for signal `\pooling.\result_0' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13878$1607'.
  created $dff cell `$procdff$11812' with positive edge clock.
Creating register for signal `\pooling.\result_1' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13878$1607'.
  created $dff cell `$procdff$11813' with positive edge clock.
Creating register for signal `\pooling.\valid_1' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
  created $dff cell `$procdff$11814' with positive edge clock.
Creating register for signal `\pooling.\valid_2' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
  created $dff cell `$procdff$11815' with positive edge clock.
Creating register for signal `\pooling.\valid_3' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
  created $dff cell `$procdff$11816' with positive edge clock.
Creating register for signal `\pooling.\buffer_0_0' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
  created $dff cell `$procdff$11817' with positive edge clock.
Creating register for signal `\pooling.\buffer_0_1' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
  created $dff cell `$procdff$11818' with positive edge clock.
Creating register for signal `\pooling.\buffer_1_0' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
  created $dff cell `$procdff$11819' with positive edge clock.
Creating register for signal `\pooling.\buffer_1_1' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
  created $dff cell `$procdff$11820' with positive edge clock.
Creating register for signal `\pooling.\count' using process `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
  created $dff cell `$procdff$11821' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11822' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11823' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11824' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11825' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11826' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11827' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11828' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11829' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11830' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11831' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11832' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11833' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11834' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11835' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11836' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11837' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11838' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11839' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11840' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11841' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11842' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11843' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11844' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11845' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11846' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11847' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11848' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11849' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11850' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11851' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11852' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11853' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11854' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11855' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11856' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11857' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11858' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11859' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11860' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11861' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11862' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11863' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11864' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11865' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11866' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11867' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11868' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
  created $dff cell `$procdff$11869' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_10.\raddr_reg' using process `\buffer_16_24200_buffer_init_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13558$1585'.
  created $dff cell `$procdff$11870' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_10.\rdata_reg' using process `\buffer_16_24200_buffer_init_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13558$1585'.
  created $dff cell `$procdff$11871' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_10.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13558$1585'.
  created $dff cell `$procdff$11872' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\valid_1' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
  created $dff cell `$procdff$11873' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\valid_2' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
  created $dff cell `$procdff$11874' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\done' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
  created $dff cell `$procdff$11875' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\done_1' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
  created $dff cell `$procdff$11876' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\done_2' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
  created $dff cell `$procdff$11877' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\done_3' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
  created $dff cell `$procdff$11878' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\valid' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
  created $dff cell `$procdff$11879' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\base_addr_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554'.
  created $dff cell `$procdff$11880' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\offset_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554'.
  created $dff cell `$procdff$11881' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\L_counter_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554'.
  created $dff cell `$procdff$11882' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\C_counter_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554'.
  created $dff cell `$procdff$11883' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\W_counter_b1' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554'.
  created $dff cell `$procdff$11884' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\base_addr' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537'.
  created $dff cell `$procdff$11885' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\offset' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537'.
  created $dff cell `$procdff$11886' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\L_counter' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537'.
  created $dff cell `$procdff$11887' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\C_counter' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537'.
  created $dff cell `$procdff$11888' with positive edge clock.
Creating register for signal `\stream_buffer_0_1.\W_counter' using process `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537'.
  created $dff cell `$procdff$11889' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_00.\raddr_reg' using process `\buffer_16_24200_buffer_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13365$1536'.
  created $dff cell `$procdff$11890' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_00.\rdata_reg' using process `\buffer_16_24200_buffer_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13365$1536'.
  created $dff cell `$procdff$11891' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_00.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13365$1536'.
  created $dff cell `$procdff$11892' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\valid_1' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
  created $dff cell `$procdff$11893' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\valid_2' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
  created $dff cell `$procdff$11894' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\done' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
  created $dff cell `$procdff$11895' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\done_1' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
  created $dff cell `$procdff$11896' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\done_2' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
  created $dff cell `$procdff$11897' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\done_3' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
  created $dff cell `$procdff$11898' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\valid' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
  created $dff cell `$procdff$11899' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\base_addr_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505'.
  created $dff cell `$procdff$11900' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\offset_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505'.
  created $dff cell `$procdff$11901' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\L_counter_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505'.
  created $dff cell `$procdff$11902' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\C_counter_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505'.
  created $dff cell `$procdff$11903' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\W_counter_b1' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505'.
  created $dff cell `$procdff$11904' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\base_addr' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488'.
  created $dff cell `$procdff$11905' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\offset' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488'.
  created $dff cell `$procdff$11906' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\L_counter' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488'.
  created $dff cell `$procdff$11907' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\C_counter' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488'.
  created $dff cell `$procdff$11908' with positive edge clock.
Creating register for signal `\stream_buffer_0_0.\W_counter' using process `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488'.
  created $dff cell `$procdff$11909' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_01.\raddr_reg' using process `\buffer_16_24200_buffer_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13172$1487'.
  created $dff cell `$procdff$11910' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_01.\rdata_reg' using process `\buffer_16_24200_buffer_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13172$1487'.
  created $dff cell `$procdff$11911' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_01.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13172$1487'.
  created $dff cell `$procdff$11912' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\valid_1' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
  created $dff cell `$procdff$11913' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\valid_2' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
  created $dff cell `$procdff$11914' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\done' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
  created $dff cell `$procdff$11915' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\done_1' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
  created $dff cell `$procdff$11916' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\done_2' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
  created $dff cell `$procdff$11917' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\done_3' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
  created $dff cell `$procdff$11918' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\valid' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
  created $dff cell `$procdff$11919' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\base_addr_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456'.
  created $dff cell `$procdff$11920' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\offset_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456'.
  created $dff cell `$procdff$11921' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\L_counter_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456'.
  created $dff cell `$procdff$11922' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\C_counter_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456'.
  created $dff cell `$procdff$11923' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\W_counter_b1' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456'.
  created $dff cell `$procdff$11924' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\base_addr' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439'.
  created $dff cell `$procdff$11925' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\offset' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439'.
  created $dff cell `$procdff$11926' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\L_counter' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439'.
  created $dff cell `$procdff$11927' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\C_counter' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439'.
  created $dff cell `$procdff$11928' with positive edge clock.
Creating register for signal `\stream_buffer_1_0.\W_counter' using process `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439'.
  created $dff cell `$procdff$11929' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_11.\raddr_reg' using process `\buffer_16_24200_buffer_init_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12979$1438'.
  created $dff cell `$procdff$11930' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_11.\rdata_reg' using process `\buffer_16_24200_buffer_init_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12979$1438'.
  created $dff cell `$procdff$11931' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_11.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12979$1438'.
  created $dff cell `$procdff$11932' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\valid_1' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
  created $dff cell `$procdff$11933' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\valid_2' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
  created $dff cell `$procdff$11934' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\done' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
  created $dff cell `$procdff$11935' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\done_1' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
  created $dff cell `$procdff$11936' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\done_2' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
  created $dff cell `$procdff$11937' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\done_3' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
  created $dff cell `$procdff$11938' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\valid' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
  created $dff cell `$procdff$11939' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\base_addr_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407'.
  created $dff cell `$procdff$11940' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\offset_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407'.
  created $dff cell `$procdff$11941' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\L_counter_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407'.
  created $dff cell `$procdff$11942' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\C_counter_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407'.
  created $dff cell `$procdff$11943' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\W_counter_b1' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407'.
  created $dff cell `$procdff$11944' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\base_addr' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390'.
  created $dff cell `$procdff$11945' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\offset' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390'.
  created $dff cell `$procdff$11946' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\L_counter' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390'.
  created $dff cell `$procdff$11947' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\C_counter' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390'.
  created $dff cell `$procdff$11948' with positive edge clock.
Creating register for signal `\stream_buffer_1_1.\W_counter' using process `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390'.
  created $dff cell `$procdff$11949' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_12.\raddr_reg' using process `\buffer_16_24200_buffer_init_12.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12786$1389'.
  created $dff cell `$procdff$11950' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_12.\rdata_reg' using process `\buffer_16_24200_buffer_init_12.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12786$1389'.
  created $dff cell `$procdff$11951' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_12.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_12.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12786$1389'.
  created $dff cell `$procdff$11952' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\valid_1' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
  created $dff cell `$procdff$11953' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\valid_2' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
  created $dff cell `$procdff$11954' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\done' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
  created $dff cell `$procdff$11955' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\done_1' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
  created $dff cell `$procdff$11956' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\done_2' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
  created $dff cell `$procdff$11957' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\done_3' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
  created $dff cell `$procdff$11958' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\valid' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
  created $dff cell `$procdff$11959' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\base_addr_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358'.
  created $dff cell `$procdff$11960' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\offset_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358'.
  created $dff cell `$procdff$11961' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\L_counter_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358'.
  created $dff cell `$procdff$11962' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\C_counter_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358'.
  created $dff cell `$procdff$11963' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\W_counter_b1' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358'.
  created $dff cell `$procdff$11964' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\base_addr' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341'.
  created $dff cell `$procdff$11965' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\offset' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341'.
  created $dff cell `$procdff$11966' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\L_counter' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341'.
  created $dff cell `$procdff$11967' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\C_counter' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341'.
  created $dff cell `$procdff$11968' with positive edge clock.
Creating register for signal `\stream_buffer_2_1.\W_counter' using process `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341'.
  created $dff cell `$procdff$11969' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_02.\raddr_reg' using process `\buffer_16_24200_buffer_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12593$1340'.
  created $dff cell `$procdff$11970' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_02.\rdata_reg' using process `\buffer_16_24200_buffer_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12593$1340'.
  created $dff cell `$procdff$11971' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_02.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12593$1340'.
  created $dff cell `$procdff$11972' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\valid_1' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
  created $dff cell `$procdff$11973' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\valid_2' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
  created $dff cell `$procdff$11974' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\done' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
  created $dff cell `$procdff$11975' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\done_1' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
  created $dff cell `$procdff$11976' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\done_2' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
  created $dff cell `$procdff$11977' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\done_3' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
  created $dff cell `$procdff$11978' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\valid' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
  created $dff cell `$procdff$11979' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\base_addr_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309'.
  created $dff cell `$procdff$11980' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\offset_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309'.
  created $dff cell `$procdff$11981' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\L_counter_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309'.
  created $dff cell `$procdff$11982' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\C_counter_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309'.
  created $dff cell `$procdff$11983' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\W_counter_b1' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309'.
  created $dff cell `$procdff$11984' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\base_addr' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292'.
  created $dff cell `$procdff$11985' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\offset' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292'.
  created $dff cell `$procdff$11986' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\L_counter' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292'.
  created $dff cell `$procdff$11987' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\C_counter' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292'.
  created $dff cell `$procdff$11988' with positive edge clock.
Creating register for signal `\stream_buffer_2_0.\W_counter' using process `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292'.
  created $dff cell `$procdff$11989' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_14.\raddr_reg' using process `\buffer_16_24200_buffer_init_14.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12400$1291'.
  created $dff cell `$procdff$11990' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_14.\rdata_reg' using process `\buffer_16_24200_buffer_init_14.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12400$1291'.
  created $dff cell `$procdff$11991' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_14.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_14.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12400$1291'.
  created $dff cell `$procdff$11992' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\valid_1' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
  created $dff cell `$procdff$11993' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\valid_2' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
  created $dff cell `$procdff$11994' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\done' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
  created $dff cell `$procdff$11995' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\done_1' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
  created $dff cell `$procdff$11996' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\done_2' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
  created $dff cell `$procdff$11997' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\done_3' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
  created $dff cell `$procdff$11998' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\valid' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
  created $dff cell `$procdff$11999' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\base_addr_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260'.
  created $dff cell `$procdff$12000' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\offset_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260'.
  created $dff cell `$procdff$12001' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\L_counter_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260'.
  created $dff cell `$procdff$12002' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\C_counter_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260'.
  created $dff cell `$procdff$12003' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\W_counter_b1' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260'.
  created $dff cell `$procdff$12004' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\base_addr' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243'.
  created $dff cell `$procdff$12005' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\offset' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243'.
  created $dff cell `$procdff$12006' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\L_counter' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243'.
  created $dff cell `$procdff$12007' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\C_counter' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243'.
  created $dff cell `$procdff$12008' with positive edge clock.
Creating register for signal `\stream_buffer_4_1.\W_counter' using process `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243'.
  created $dff cell `$procdff$12009' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_04.\raddr_reg' using process `\buffer_16_24200_buffer_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12207$1242'.
  created $dff cell `$procdff$12010' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_04.\rdata_reg' using process `\buffer_16_24200_buffer_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12207$1242'.
  created $dff cell `$procdff$12011' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_04.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12207$1242'.
  created $dff cell `$procdff$12012' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\valid_1' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
  created $dff cell `$procdff$12013' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\valid_2' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
  created $dff cell `$procdff$12014' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\done' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
  created $dff cell `$procdff$12015' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\done_1' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
  created $dff cell `$procdff$12016' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\done_2' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
  created $dff cell `$procdff$12017' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\done_3' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
  created $dff cell `$procdff$12018' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\valid' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
  created $dff cell `$procdff$12019' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\base_addr_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211'.
  created $dff cell `$procdff$12020' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\offset_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211'.
  created $dff cell `$procdff$12021' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\L_counter_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211'.
  created $dff cell `$procdff$12022' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\C_counter_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211'.
  created $dff cell `$procdff$12023' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\W_counter_b1' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211'.
  created $dff cell `$procdff$12024' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\base_addr' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194'.
  created $dff cell `$procdff$12025' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\offset' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194'.
  created $dff cell `$procdff$12026' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\L_counter' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194'.
  created $dff cell `$procdff$12027' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\C_counter' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194'.
  created $dff cell `$procdff$12028' with positive edge clock.
Creating register for signal `\stream_buffer_4_0.\W_counter' using process `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194'.
  created $dff cell `$procdff$12029' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12011$1193'.
  created $dff cell `$procdff$12030' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12011$1193'.
  created $dff cell `$procdff$12031' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12011$1193'.
  created $dff cell `$procdff$12032' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12011$1193'.
  created $dff cell `$procdff$12033' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\cir_shift_reg_0' using process `\accumulator_24_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187'.
  created $dff cell `$procdff$12034' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\cir_shift_reg_1' using process `\accumulator_24_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187'.
  created $dff cell `$procdff$12035' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\cir_shift_reg_2' using process `\accumulator_24_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187'.
  created $dff cell `$procdff$12036' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\out_reg' using process `\accumulator_24_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187'.
  created $dff cell `$procdff$12037' with positive edge clock.
Creating register for signal `\accumulator_24_30_3.\in_reg' using process `\accumulator_24_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187'.
  created $dff cell `$procdff$12038' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11927$1186'.
  created $dff cell `$procdff$12039' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11927$1186'.
  created $dff cell `$procdff$12040' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11927$1186'.
  created $dff cell `$procdff$12041' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11927$1186'.
  created $dff cell `$procdff$12042' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11885$1185'.
  created $dff cell `$procdff$12043' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11885$1185'.
  created $dff cell `$procdff$12044' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11885$1185'.
  created $dff cell `$procdff$12045' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11885$1185'.
  created $dff cell `$procdff$12046' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11843$1184'.
  created $dff cell `$procdff$12047' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11843$1184'.
  created $dff cell `$procdff$12048' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11843$1184'.
  created $dff cell `$procdff$12049' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11843$1184'.
  created $dff cell `$procdff$12050' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11801$1183'.
  created $dff cell `$procdff$12051' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11801$1183'.
  created $dff cell `$procdff$12052' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11801$1183'.
  created $dff cell `$procdff$12053' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11801$1183'.
  created $dff cell `$procdff$12054' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11759$1182'.
  created $dff cell `$procdff$12055' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11759$1182'.
  created $dff cell `$procdff$12056' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11759$1182'.
  created $dff cell `$procdff$12057' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11759$1182'.
  created $dff cell `$procdff$12058' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\resulta' using process `\dsp_block_16_8_false.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177'.
  created $dff cell `$procdff$12059' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\ay_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177'.
  created $dff cell `$procdff$12060' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\by_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177'.
  created $dff cell `$procdff$12061' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\ax_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177'.
  created $dff cell `$procdff$12062' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\bx_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177'.
  created $dff cell `$procdff$12063' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\f_pipeline_0_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175'.
  created $dff cell `$procdff$12064' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\w_pipeline_0_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175'.
  created $dff cell `$procdff$12065' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\f_pipeline_1_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175'.
  created $dff cell `$procdff$12066' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\w_pipeline_1_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175'.
  created $dff cell `$procdff$12067' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_2.\r_pipeline_0' using process `\dot_product_16_8_30_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175'.
  created $dff cell `$procdff$12068' with positive edge clock.
Creating register for signal `\processing_element.\valid_0' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12069' with positive edge clock.
Creating register for signal `\processing_element.\valid_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12070' with positive edge clock.
Creating register for signal `\processing_element.\valid_2' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12071' with positive edge clock.
Creating register for signal `\processing_element.\valid_3' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12072' with positive edge clock.
Creating register for signal `\processing_element.\valid_4' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12073' with positive edge clock.
Creating register for signal `\processing_element.\valid_5' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12074' with positive edge clock.
Creating register for signal `\processing_element.\valid_6' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12075' with positive edge clock.
Creating register for signal `\processing_element.\valid_7' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12076' with positive edge clock.
Creating register for signal `\processing_element.\valid_8' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12077' with positive edge clock.
Creating register for signal `\processing_element.\valid_9' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12078' with positive edge clock.
Creating register for signal `\processing_element.\valid_10' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12079' with positive edge clock.
Creating register for signal `\processing_element.\valid_11' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12080' with positive edge clock.
Creating register for signal `\processing_element.\base_addr' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12081' with positive edge clock.
Creating register for signal `\processing_element.\offset' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12082' with positive edge clock.
Creating register for signal `\processing_element.\L_counter' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12083' with positive edge clock.
Creating register for signal `\processing_element.\C_counter' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12084' with positive edge clock.
Creating register for signal `\processing_element.\done' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12085' with positive edge clock.
Creating register for signal `\processing_element.\done_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12086' with positive edge clock.
Creating register for signal `\processing_element.\done_2' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12087' with positive edge clock.
Creating register for signal `\processing_element.\done_3' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12088' with positive edge clock.
Creating register for signal `\processing_element.\T_counter' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12089' with positive edge clock.
Creating register for signal `\processing_element.\done_4' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12090' with positive edge clock.
Creating register for signal `\processing_element.\done_5' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12091' with positive edge clock.
Creating register for signal `\processing_element.\done_6' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12092' with positive edge clock.
Creating register for signal `\processing_element.\next_valid' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
  created $dff cell `$procdff$12093' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_0_0' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12094' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_0_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12095' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_1_0' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12096' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_1_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12097' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_2_0' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12098' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_2_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12099' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_3_0' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12100' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_3_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12101' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_4_0' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12102' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_4_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12103' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_5_0' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12104' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_5_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12105' with positive edge clock.
Creating register for signal `\processing_element.\reset_1' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12106' with positive edge clock.
Creating register for signal `\processing_element.\reset_2' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12107' with positive edge clock.
Creating register for signal `\processing_element.\reset_3' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12108' with positive edge clock.
Creating register for signal `\processing_element.\next_reset' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12109' with positive edge clock.
Creating register for signal `\processing_element.\next_reset_2' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
  created $dff cell `$procdff$12110' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_05.\raddr_reg' using process `\buffer_16_24200_buffer_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11202$1141'.
  created $dff cell `$procdff$12111' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_05.\rdata_reg' using process `\buffer_16_24200_buffer_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11202$1141'.
  created $dff cell `$procdff$12112' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_05.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11202$1141'.
  created $dff cell `$procdff$12113' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\valid_1' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
  created $dff cell `$procdff$12114' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\valid_2' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
  created $dff cell `$procdff$12115' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\done' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
  created $dff cell `$procdff$12116' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\done_1' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
  created $dff cell `$procdff$12117' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\done_2' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
  created $dff cell `$procdff$12118' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\done_3' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
  created $dff cell `$procdff$12119' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\valid' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
  created $dff cell `$procdff$12120' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\base_addr_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110'.
  created $dff cell `$procdff$12121' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\offset_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110'.
  created $dff cell `$procdff$12122' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\L_counter_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110'.
  created $dff cell `$procdff$12123' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\C_counter_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110'.
  created $dff cell `$procdff$12124' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\W_counter_b1' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110'.
  created $dff cell `$procdff$12125' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\base_addr' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093'.
  created $dff cell `$procdff$12126' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\offset' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093'.
  created $dff cell `$procdff$12127' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\L_counter' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093'.
  created $dff cell `$procdff$12128' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\C_counter' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093'.
  created $dff cell `$procdff$12129' with positive edge clock.
Creating register for signal `\stream_buffer_5_0.\W_counter' using process `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093'.
  created $dff cell `$procdff$12130' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_15.\raddr_reg' using process `\buffer_16_24200_buffer_init_15.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1092'.
  created $dff cell `$procdff$12131' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_15.\rdata_reg' using process `\buffer_16_24200_buffer_init_15.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1092'.
  created $dff cell `$procdff$12132' with positive edge clock.
Creating register for signal `\buffer_16_24200_buffer_init_15.\pipeline_reg_0' using process `\buffer_16_24200_buffer_init_15.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1092'.
  created $dff cell `$procdff$12133' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\valid_1' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
  created $dff cell `$procdff$12134' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\valid_2' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
  created $dff cell `$procdff$12135' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\done' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
  created $dff cell `$procdff$12136' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\done_1' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
  created $dff cell `$procdff$12137' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\done_2' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
  created $dff cell `$procdff$12138' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\done_3' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
  created $dff cell `$procdff$12139' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\valid' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
  created $dff cell `$procdff$12140' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\base_addr_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061'.
  created $dff cell `$procdff$12141' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\offset_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061'.
  created $dff cell `$procdff$12142' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\L_counter_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061'.
  created $dff cell `$procdff$12143' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\C_counter_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061'.
  created $dff cell `$procdff$12144' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\W_counter_b1' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061'.
  created $dff cell `$procdff$12145' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\base_addr' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044'.
  created $dff cell `$procdff$12146' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\offset' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044'.
  created $dff cell `$procdff$12147' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\L_counter' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044'.
  created $dff cell `$procdff$12148' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\C_counter' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044'.
  created $dff cell `$procdff$12149' with positive edge clock.
Creating register for signal `\stream_buffer_5_1.\W_counter' using process `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044'.
  created $dff cell `$procdff$12150' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12151' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12152' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12153' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12154' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12155' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12156' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12157' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12158' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12159' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12160' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12161' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12162' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12163' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12164' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12165' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12166' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12167' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12168' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12169' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12170' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12171' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12172' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12173' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12174' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12175' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12176' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12177' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12178' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12179' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12180' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12181' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12182' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12183' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12184' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12185' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12186' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12187' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12188' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12189' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12190' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12191' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12192' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12193' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12194' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12195' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12196' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12197' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12198' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12199' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12200' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12201' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12202' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12203' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12204' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12205' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12206' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12207' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12208' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12209' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12210' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12211' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12212' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12213' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12214' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12215' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12216' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12217' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12218' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12219' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12220' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12221' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12222' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12223' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12224' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12225' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12226' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12227' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12228' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_2' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12229' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_3' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12230' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_4' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12231' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_5' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12232' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_6' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12233' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_7' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12234' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_8' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12235' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_9' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12236' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_10' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12237' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_11' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12238' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_12' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12239' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_count' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12240' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12241' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12242' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12243' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12244' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12245' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12246' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12247' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12248' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12249' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12250' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12251' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12252' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12253' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12254' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12255' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12256' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12257' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12258' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12259' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12260' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12261' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12262' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12263' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12264' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12265' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12266' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12267' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12268' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12269' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12270' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12271' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12272' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12273' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12274' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12275' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12276' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12277' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12278' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12279' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12280' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12281' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12282' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12283' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12284' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12285' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12286' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12287' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12288' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12289' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12290' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12291' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12292' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12293' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12294' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12295' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12296' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12297' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12298' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12299' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12300' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12301' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12302' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12303' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12304' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12305' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12306' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12307' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12308' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12309' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12310' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12311' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
  created $dff cell `$procdff$12312' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\coefa' using process `\winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
  created $dff cell `$procdff$12313' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\coefb' using process `\winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
  created $dff cell `$procdff$12314' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\ay_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
  created $dff cell `$procdff$12315' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\by_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
  created $dff cell `$procdff$12316' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\resa_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
  created $dff cell `$procdff$12317' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\resb_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
  created $dff cell `$procdff$12318' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12319' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12320' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_2' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12321' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12322' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12323' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_2_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12324' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_3' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12325' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_4' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12326' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_5' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12327' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_6' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12328' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_7' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12329' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_2' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12330' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_3' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12331' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_2_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12332' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_3_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
  created $dff cell `$procdff$12333' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12334' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12335' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12336' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12337' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12338' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12339' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12340' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12341' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12342' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12343' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_0_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12344' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_0_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12345' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12346' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12347' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12348' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12349' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12350' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12351' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12352' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12353' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12354' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12355' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_1_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12356' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_1_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12357' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12358' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12359' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12360' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12361' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12362' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12363' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12364' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12365' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12366' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12367' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_2_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12368' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_2_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12369' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12370' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12371' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12372' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12373' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12374' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12375' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12376' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12377' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12378' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12379' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_3_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12380' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_3_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12381' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12382' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12383' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12384' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12385' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12386' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12387' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12388' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12389' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12390' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12391' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_4_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12392' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_4_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12393' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12394' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12395' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12396' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12397' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12398' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12399' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12400' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12401' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12402' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12403' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_5_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12404' with positive edge clock.
Creating register for signal `\winograd_transform_1.\output_buffer_5_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12405' with positive edge clock.
Creating register for signal `\winograd_transform_1.\calculate' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12406' with positive edge clock.
Creating register for signal `\winograd_transform_1.\calculate_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12407' with positive edge clock.
Creating register for signal `\winograd_transform_1.\calculate_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12408' with positive edge clock.
Creating register for signal `\winograd_transform_1.\calculate_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12409' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12410' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12411' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_2' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12412' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_3' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12413' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_4' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12414' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_5' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12415' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_6' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12416' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_7' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12417' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_8' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12418' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_9' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12419' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_10' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12420' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_11' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12421' with positive edge clock.
Creating register for signal `\winograd_transform_1.\valid_12' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12422' with positive edge clock.
Creating register for signal `\winograd_transform_1.\input_buffer_count' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12423' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12424' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12425' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12426' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12427' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12428' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12429' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12430' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12431' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12432' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12433' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12434' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_0_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12435' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12436' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12437' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12438' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12439' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12440' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12441' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12442' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12443' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12444' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12445' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12446' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_1_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12447' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12448' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12449' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12450' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12451' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12452' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12453' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12454' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12455' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12456' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12457' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12458' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_2_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12459' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12460' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12461' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12462' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12463' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12464' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12465' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12466' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12467' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12468' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12469' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12470' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_3_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12471' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12472' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12473' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12474' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12475' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12476' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12477' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12478' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12479' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12480' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12481' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12482' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_4_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12483' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_0_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12484' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_0_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12485' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_1_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12486' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_1_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12487' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_2_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12488' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_2_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12489' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_3_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12490' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_3_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12491' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_4_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12492' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_4_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12493' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_5_0' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12494' with positive edge clock.
Creating register for signal `\winograd_transform_1.\feature_reg_5_5_1' using process `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
  created $dff cell `$procdff$12495' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\state' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12496' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12497' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12498' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12499' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12500' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12501' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12502' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12503' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12504' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12505' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_0_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12506' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_0_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12507' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12508' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12509' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12510' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12511' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12512' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12513' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12514' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12515' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12516' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_1_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12517' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_1_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12518' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12519' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12520' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12521' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12522' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12523' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12524' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12525' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12526' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12527' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_2_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12528' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_2_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12529' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12530' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12531' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12532' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12533' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12534' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12535' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12536' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12537' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12538' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\adders_res_3_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12539' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_reg_3_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12540' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12541' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\serialize_count' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
  created $dff cell `$procdff$12542' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_1_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12543' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_1_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12544' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_1_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12545' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_1_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12546' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_2_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12547' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_2_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12548' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_2_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12549' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_2_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12550' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_3_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12551' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_3_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12552' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_3_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12553' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_3_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12554' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_4_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12555' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_4_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12556' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_4_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12557' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_4_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12558' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_5_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12559' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_5_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12560' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_5_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12561' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_5_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12562' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_6_0' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12563' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_6_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12564' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_6_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12565' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\result_reg_6_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12566' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_1' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12567' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_2' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12568' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_3' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12569' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_4' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12570' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_5' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12571' with positive edge clock.
Creating register for signal `\inverse_winograd_10.\out_valid_6' using process `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
  created $dff cell `$procdff$12572' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\state' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12573' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12574' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12575' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12576' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12577' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12578' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12579' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12580' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12581' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12582' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_0_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12583' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_0_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12584' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12585' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12586' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12587' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12588' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12589' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12590' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12591' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12592' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12593' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_1_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12594' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_1_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12595' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12596' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12597' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12598' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12599' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12600' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12601' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12602' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12603' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12604' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_2_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12605' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_2_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12606' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12607' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12608' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12609' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12610' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12611' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12612' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12613' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12614' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12615' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\adders_res_3_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12616' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_reg_3_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12617' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12618' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\serialize_count' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
  created $dff cell `$procdff$12619' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_1_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12620' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_1_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12621' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_1_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12622' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_1_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12623' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_2_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12624' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_2_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12625' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_2_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12626' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_2_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12627' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_3_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12628' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_3_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12629' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_3_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12630' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_3_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12631' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_4_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12632' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_4_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12633' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_4_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12634' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_4_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12635' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_5_0' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12636' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_5_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12637' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_5_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12638' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\result_reg_5_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12639' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_1' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12640' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_2' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12641' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_3' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12642' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_4' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12643' with positive edge clock.
Creating register for signal `\inverse_winograd_11.\out_valid_5' using process `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
  created $dff cell `$procdff$12644' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\state' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12645' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12646' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12647' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12648' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12649' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12650' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12651' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12652' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12653' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12654' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_0_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12655' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_0_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12656' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12657' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12658' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12659' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12660' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12661' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12662' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12663' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12664' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12665' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_1_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12666' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_1_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12667' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12668' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12669' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12670' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12671' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12672' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12673' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12674' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12675' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12676' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_2_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12677' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_2_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12678' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12679' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12680' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12681' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12682' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12683' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12684' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12685' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12686' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12687' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\adders_res_3_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12688' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_reg_3_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12689' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12690' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\serialize_count' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
  created $dff cell `$procdff$12691' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_1_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12692' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_1_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12693' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_1_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12694' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_1_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12695' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_2_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12696' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_2_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12697' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_2_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12698' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_2_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12699' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_3_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12700' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_3_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12701' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_3_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12702' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_3_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12703' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_4_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12704' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_4_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12705' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_4_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12706' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_4_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12707' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_5_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12708' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_5_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12709' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_5_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12710' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_5_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12711' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_6_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12712' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_6_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12713' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_6_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12714' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_6_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12715' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_7_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12716' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_7_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12717' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_7_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12718' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_7_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12719' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_8_0' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12720' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_8_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12721' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_8_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12722' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\result_reg_8_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12723' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_1' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12724' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_2' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12725' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_3' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12726' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_4' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12727' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_5' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12728' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_6' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12729' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_7' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12730' with positive edge clock.
Creating register for signal `\inverse_winograd_8.\out_valid_8' using process `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
  created $dff cell `$procdff$12731' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\state' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12732' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12733' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12734' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12735' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12736' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12737' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12738' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12739' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12740' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12741' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_0_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12742' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_0_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12743' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12744' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12745' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12746' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12747' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12748' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12749' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12750' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12751' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12752' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_1_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12753' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_1_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12754' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12755' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12756' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12757' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12758' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12759' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12760' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12761' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12762' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12763' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_2_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12764' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_2_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12765' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12766' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12767' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12768' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12769' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12770' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12771' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12772' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12773' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12774' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\adders_res_3_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12775' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_reg_3_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12776' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12777' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\serialize_count' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
  created $dff cell `$procdff$12778' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_1_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12779' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_1_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12780' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_1_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12781' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_1_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12782' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_2_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12783' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_2_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12784' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_2_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12785' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_2_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12786' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_3_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12787' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_3_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12788' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_3_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12789' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_3_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12790' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_4_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12791' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_4_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12792' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_4_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12793' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_4_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12794' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_5_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12795' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_5_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12796' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_5_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12797' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_5_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12798' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_6_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12799' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_6_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12800' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_6_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12801' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_6_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12802' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_7_0' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12803' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_7_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12804' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_7_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12805' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\result_reg_7_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12806' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_1' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12807' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_2' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12808' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_3' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12809' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_4' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12810' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_5' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12811' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_6' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12812' with positive edge clock.
Creating register for signal `\inverse_winograd_9.\out_valid_7' using process `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
  created $dff cell `$procdff$12813' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\state' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12814' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12815' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12816' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12817' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12818' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12819' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12820' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12821' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12822' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12823' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_0_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12824' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_0_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12825' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12826' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12827' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12828' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12829' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12830' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12831' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12832' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12833' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12834' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_1_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12835' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_1_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12836' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12837' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12838' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12839' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12840' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12841' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12842' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12843' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12844' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12845' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_2_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12846' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_2_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12847' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12848' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12849' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12850' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12851' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12852' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12853' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12854' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12855' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12856' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\adders_res_3_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12857' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_reg_3_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12858' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12859' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\serialize_count' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
  created $dff cell `$procdff$12860' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_1_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12861' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_1_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12862' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_1_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12863' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_1_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12864' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_2_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12865' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_2_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12866' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_2_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12867' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_2_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12868' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_3_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12869' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_3_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12870' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_3_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12871' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_3_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12872' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_4_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12873' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_4_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12874' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_4_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12875' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_4_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12876' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_5_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12877' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_5_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12878' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_5_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12879' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_5_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12880' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_6_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12881' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_6_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12882' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_6_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12883' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_6_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12884' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_7_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12885' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_7_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12886' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_7_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12887' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_7_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12888' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_8_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12889' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_8_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12890' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_8_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12891' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_8_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12892' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_9_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12893' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_9_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12894' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_9_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12895' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_9_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12896' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_10_0' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12897' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_10_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12898' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_10_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12899' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\result_reg_10_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12900' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_1' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12901' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_2' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12902' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_3' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12903' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_4' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12904' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_5' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12905' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_6' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12906' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_7' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12907' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_8' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12908' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_9' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12909' with positive edge clock.
Creating register for signal `\inverse_winograd_6.\out_valid_10' using process `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
  created $dff cell `$procdff$12910' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\state' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12911' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12912' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12913' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12914' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12915' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12916' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12917' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12918' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12919' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12920' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_0_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12921' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_0_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12922' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12923' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12924' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12925' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12926' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12927' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12928' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12929' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12930' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12931' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_1_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12932' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_1_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12933' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12934' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12935' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12936' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12937' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12938' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12939' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12940' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12941' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12942' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_2_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12943' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_2_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12944' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12945' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12946' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12947' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12948' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12949' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12950' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12951' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12952' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12953' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\adders_res_3_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12954' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_reg_3_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12955' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12956' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\serialize_count' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
  created $dff cell `$procdff$12957' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_1_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12958' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_1_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12959' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_1_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12960' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_1_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12961' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_2_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12962' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_2_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12963' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_2_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12964' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_2_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12965' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_3_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12966' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_3_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12967' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_3_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12968' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_3_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12969' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_4_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12970' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_4_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12971' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_4_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12972' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_4_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12973' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_5_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12974' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_5_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12975' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_5_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12976' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_5_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12977' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_6_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12978' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_6_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12979' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_6_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12980' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_6_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12981' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_7_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12982' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_7_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12983' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_7_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12984' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_7_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12985' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_8_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12986' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_8_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12987' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_8_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12988' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_8_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12989' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_9_0' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12990' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_9_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12991' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_9_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12992' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\result_reg_9_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12993' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_1' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12994' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_2' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12995' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_3' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12996' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_4' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12997' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_5' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12998' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_6' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$12999' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_7' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$13000' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_8' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$13001' with positive edge clock.
Creating register for signal `\inverse_winograd_7.\out_valid_9' using process `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
  created $dff cell `$procdff$13002' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\state' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13003' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13004' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13005' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13006' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13007' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13008' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13009' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13010' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13011' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13012' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_0_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13013' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_0_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13014' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13015' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13016' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13017' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13018' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13019' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13020' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13021' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13022' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13023' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_1_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13024' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_1_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13025' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13026' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13027' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13028' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13029' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13030' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13031' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13032' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13033' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13034' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_2_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13035' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_2_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13036' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13037' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13038' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13039' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13040' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13041' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13042' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13043' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13044' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13045' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\adders_res_3_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13046' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_reg_3_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13047' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13048' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\serialize_count' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
  created $dff cell `$procdff$13049' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_1_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13050' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_1_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13051' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_1_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13052' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_1_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13053' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_2_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13054' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_2_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13055' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_2_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13056' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_2_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13057' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_3_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13058' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_3_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13059' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_3_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13060' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_3_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13061' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_4_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13062' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_4_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13063' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_4_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13064' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_4_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13065' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_5_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13066' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_5_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13067' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_5_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13068' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_5_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13069' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_6_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13070' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_6_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13071' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_6_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13072' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_6_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13073' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_7_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13074' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_7_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13075' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_7_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13076' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_7_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13077' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_8_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13078' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_8_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13079' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_8_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13080' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_8_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13081' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_9_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13082' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_9_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13083' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_9_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13084' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_9_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13085' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_10_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13086' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_10_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13087' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_10_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13088' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_10_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13089' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_11_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13090' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_11_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13091' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_11_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13092' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_11_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13093' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_12_0' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13094' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_12_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13095' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_12_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13096' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\result_reg_12_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13097' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_1' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13098' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_2' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13099' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_3' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13100' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_4' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13101' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_5' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13102' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_6' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13103' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_7' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13104' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_8' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13105' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_9' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13106' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_10' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13107' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_11' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13108' with positive edge clock.
Creating register for signal `\inverse_winograd_4.\out_valid_12' using process `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
  created $dff cell `$procdff$13109' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\state' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13110' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13111' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13112' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13113' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13114' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13115' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13116' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13117' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13118' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13119' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_0_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13120' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_0_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13121' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13122' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13123' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13124' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13125' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13126' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13127' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13128' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13129' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13130' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_1_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13131' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_1_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13132' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13133' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13134' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13135' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13136' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13137' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13138' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13139' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13140' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13141' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_2_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13142' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_2_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13143' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13144' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13145' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13146' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13147' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13148' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13149' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13150' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13151' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13152' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\adders_res_3_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13153' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_reg_3_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13154' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13155' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\serialize_count' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
  created $dff cell `$procdff$13156' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_1_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13157' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_1_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13158' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_1_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13159' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_1_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13160' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_2_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13161' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_2_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13162' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_2_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13163' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_2_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13164' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_3_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13165' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_3_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13166' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_3_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13167' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_3_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13168' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_4_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13169' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_4_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13170' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_4_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13171' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_4_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13172' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_5_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13173' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_5_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13174' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_5_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13175' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_5_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13176' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_6_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13177' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_6_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13178' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_6_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13179' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_6_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13180' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_7_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13181' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_7_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13182' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_7_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13183' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_7_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13184' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_8_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13185' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_8_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13186' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_8_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13187' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_8_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13188' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_9_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13189' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_9_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13190' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_9_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13191' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_9_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13192' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_10_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13193' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_10_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13194' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_10_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13195' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_10_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13196' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_11_0' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13197' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_11_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13198' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_11_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13199' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\result_reg_11_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13200' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_1' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13201' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_2' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13202' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_3' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13203' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_4' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13204' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_5' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13205' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_6' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13206' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_7' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13207' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_8' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13208' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_9' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13209' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_10' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13210' with positive edge clock.
Creating register for signal `\inverse_winograd_5.\out_valid_11' using process `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
  created $dff cell `$procdff$13211' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\state' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13212' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13213' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13214' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13215' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13216' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13217' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13218' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13219' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13220' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13221' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_0_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13222' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_0_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13223' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13224' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13225' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13226' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13227' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13228' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13229' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13230' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13231' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13232' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_1_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13233' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_1_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13234' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13235' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13236' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13237' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13238' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13239' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13240' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13241' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13242' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13243' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_2_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13244' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_2_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13245' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13246' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13247' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13248' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13249' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13250' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13251' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13252' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13253' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13254' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\adders_res_3_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13255' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_reg_3_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13256' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13257' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\serialize_count' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
  created $dff cell `$procdff$13258' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_1_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13259' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_1_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13260' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_1_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13261' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_1_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13262' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_2_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13263' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_2_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13264' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_2_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13265' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_2_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13266' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_3_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13267' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_3_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13268' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_3_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13269' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_3_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13270' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_4_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13271' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_4_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13272' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_4_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13273' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_4_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13274' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_5_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13275' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_5_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13276' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_5_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13277' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_5_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13278' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_6_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13279' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_6_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13280' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_6_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13281' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_6_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13282' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_7_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13283' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_7_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13284' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_7_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13285' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_7_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13286' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_8_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13287' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_8_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13288' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_8_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13289' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_8_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13290' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_9_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13291' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_9_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13292' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_9_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13293' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_9_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13294' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_10_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13295' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_10_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13296' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_10_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13297' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_10_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13298' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_11_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13299' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_11_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13300' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_11_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13301' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_11_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13302' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_12_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13303' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_12_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13304' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_12_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13305' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_12_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13306' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_13_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13307' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_13_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13308' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_13_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13309' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_13_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13310' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_14_0' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13311' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_14_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13312' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_14_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13313' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\result_reg_14_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13314' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_1' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13315' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_2' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13316' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_3' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13317' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_4' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13318' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_5' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13319' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_6' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13320' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_7' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13321' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_8' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13322' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_9' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13323' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_10' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13324' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_11' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13325' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_12' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13326' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_13' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13327' with positive edge clock.
Creating register for signal `\inverse_winograd_2.\out_valid_14' using process `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
  created $dff cell `$procdff$13328' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\state' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13329' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13330' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13331' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13332' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13333' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13334' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13335' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13336' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13337' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13338' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_0_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13339' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_0_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13340' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13341' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13342' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13343' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13344' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13345' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13346' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13347' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13348' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13349' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_1_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13350' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_1_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13351' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13352' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13353' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13354' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13355' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13356' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13357' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13358' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13359' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13360' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_2_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13361' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_2_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13362' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13363' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13364' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13365' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13366' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13367' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13368' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13369' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13370' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13371' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\adders_res_3_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13372' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_reg_3_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13373' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13374' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\serialize_count' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
  created $dff cell `$procdff$13375' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_1_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13376' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_1_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13377' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_1_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13378' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_1_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13379' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_2_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13380' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_2_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13381' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_2_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13382' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_2_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13383' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_3_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13384' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_3_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13385' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_3_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13386' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_3_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13387' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_4_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13388' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_4_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13389' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_4_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13390' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_4_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13391' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_5_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13392' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_5_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13393' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_5_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13394' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_5_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13395' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_6_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13396' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_6_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13397' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_6_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13398' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_6_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13399' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_7_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13400' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_7_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13401' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_7_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13402' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_7_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13403' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_8_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13404' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_8_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13405' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_8_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13406' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_8_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13407' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_9_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13408' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_9_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13409' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_9_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13410' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_9_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13411' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_10_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13412' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_10_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13413' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_10_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13414' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_10_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13415' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_11_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13416' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_11_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13417' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_11_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13418' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_11_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13419' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_12_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13420' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_12_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13421' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_12_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13422' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_12_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13423' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_13_0' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13424' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_13_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13425' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_13_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13426' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\result_reg_13_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13427' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_1' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13428' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_2' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13429' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_3' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13430' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_4' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13431' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_5' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13432' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_6' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13433' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_7' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13434' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_8' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13435' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_9' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13436' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_10' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13437' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_11' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13438' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_12' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13439' with positive edge clock.
Creating register for signal `\inverse_winograd_3.\out_valid_13' using process `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
  created $dff cell `$procdff$13440' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\state' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13441' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13442' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13443' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13444' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13445' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13446' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13447' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13448' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13449' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13450' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_0_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13451' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_0_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13452' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13453' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13454' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13455' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13456' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13457' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13458' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13459' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13460' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13461' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_1_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13462' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_1_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13463' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13464' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13465' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13466' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13467' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13468' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13469' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13470' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13471' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13472' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_2_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13473' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_2_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13474' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13475' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13476' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13477' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13478' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13479' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13480' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13481' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13482' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13483' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\adders_res_3_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13484' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_reg_3_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13485' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13486' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\serialize_count' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
  created $dff cell `$procdff$13487' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_1_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13488' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_1_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13489' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_1_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13490' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_1_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13491' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_2_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13492' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_2_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13493' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_2_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13494' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_2_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13495' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_3_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13496' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_3_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13497' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_3_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13498' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_3_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13499' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_4_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13500' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_4_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13501' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_4_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13502' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_4_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13503' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_5_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13504' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_5_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13505' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_5_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13506' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_5_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13507' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_6_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13508' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_6_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13509' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_6_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13510' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_6_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13511' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_7_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13512' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_7_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13513' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_7_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13514' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_7_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13515' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_8_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13516' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_8_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13517' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_8_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13518' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_8_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13519' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_9_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13520' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_9_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13521' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_9_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13522' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_9_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13523' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_10_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13524' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_10_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13525' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_10_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13526' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_10_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13527' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_11_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13528' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_11_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13529' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_11_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13530' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_11_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13531' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_12_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13532' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_12_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13533' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_12_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13534' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_12_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13535' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_13_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13536' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_13_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13537' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_13_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13538' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_13_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13539' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_14_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13540' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_14_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13541' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_14_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13542' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_14_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13543' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_15_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13544' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_15_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13545' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_15_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13546' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_15_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13547' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13548' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13549' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13550' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_4' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13551' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_5' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13552' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_6' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13553' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_7' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13554' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_8' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13555' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_9' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13556' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_10' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13557' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_11' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13558' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_12' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13559' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_13' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13560' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_14' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13561' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_15' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13562' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_16_0' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13563' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_16_1' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13564' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_16_2' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13565' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\result_reg_16_3' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13566' with positive edge clock.
Creating register for signal `\inverse_winograd_0.\out_valid_16' using process `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
  created $dff cell `$procdff$13567' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_0_0' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2101$44'.
  created $dff cell `$procdff$13568' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_0_1' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2101$44'.
  created $dff cell `$procdff$13569' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_0_2' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2101$44'.
  created $dff cell `$procdff$13570' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_1_0' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2101$44'.
  created $dff cell `$procdff$13571' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_1_1' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2101$44'.
  created $dff cell `$procdff$13572' with positive edge clock.
Creating register for signal `\inverse_winograd_adder_30_3.\pipeline_2_0' using process `\inverse_winograd_adder_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2101$44'.
  created $dff cell `$procdff$13573' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\state' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13574' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13575' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13576' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13577' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13578' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13579' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13580' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13581' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13582' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13583' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_0_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13584' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_0_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13585' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13586' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13587' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13588' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13589' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13590' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13591' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13592' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13593' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13594' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_1_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13595' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_1_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13596' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13597' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13598' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13599' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13600' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13601' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13602' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13603' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13604' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13605' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_2_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13606' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_2_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13607' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13608' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13609' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13610' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13611' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13612' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13613' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13614' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13615' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13616' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\adders_res_3_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13617' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_reg_3_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13618' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13619' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\serialize_count' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
  created $dff cell `$procdff$13620' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_1_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13621' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_1_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13622' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_1_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13623' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_1_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13624' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_2_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13625' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_2_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13626' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_2_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13627' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_2_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13628' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_3_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13629' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_3_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13630' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_3_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13631' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_3_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13632' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_4_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13633' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_4_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13634' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_4_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13635' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_4_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13636' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_5_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13637' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_5_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13638' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_5_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13639' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_5_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13640' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_6_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13641' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_6_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13642' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_6_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13643' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_6_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13644' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_7_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13645' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_7_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13646' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_7_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13647' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_7_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13648' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_8_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13649' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_8_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13650' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_8_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13651' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_8_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13652' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_9_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13653' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_9_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13654' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_9_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13655' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_9_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13656' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_10_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13657' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_10_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13658' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_10_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13659' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_10_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13660' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_11_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13661' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_11_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13662' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_11_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13663' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_11_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13664' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_12_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13665' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_12_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13666' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_12_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13667' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_12_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13668' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_13_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13669' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_13_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13670' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_13_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13671' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_13_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13672' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_14_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13673' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_14_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13674' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_14_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13675' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_14_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13676' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_15_0' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13677' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_15_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13678' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_15_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13679' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\result_reg_15_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13680' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_1' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13681' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_2' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13682' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_3' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13683' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_4' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13684' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_5' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13685' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_6' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13686' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_7' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13687' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_8' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13688' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_9' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13689' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_10' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13690' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_11' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13691' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_12' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13692' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_13' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13693' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_14' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13694' with positive edge clock.
Creating register for signal `\inverse_winograd_1.\out_valid_15' using process `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
  created $dff cell `$procdff$13695' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `buffer_16_24200_buffer_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14472$1755'.
Found and cleaned up 1 empty switch in `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14432$1752'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14432$1752'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14417$1748'.
Found and cleaned up 2 empty switches in `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14394$1741'.
Found and cleaned up 5 empty switches in `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14362$1724'.
Found and cleaned up 5 empty switches in `\stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707'.
Removing empty process `stream_buffer_3_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14330$1707'.
Removing empty process `buffer_16_24200_buffer_init_13.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14279$1706'.
Found and cleaned up 1 empty switch in `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14239$1703'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14239$1703'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14224$1699'.
Found and cleaned up 2 empty switches in `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14201$1692'.
Found and cleaned up 5 empty switches in `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14169$1675'.
Found and cleaned up 5 empty switches in `\stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658'.
Removing empty process `stream_buffer_3_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14137$1658'.
Found and cleaned up 19 empty switches in `\store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
Removing empty process `store_output.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13974$1614'.
Found and cleaned up 5 empty switches in `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13878$1607'.
Removing empty process `pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13878$1607'.
Found and cleaned up 4 empty switches in `\pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
Removing empty process `pooling.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13851$1602'.
Found and cleaned up 1 empty switch in `\pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
Removing empty process `pipelined_xor_tree_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13750$1586'.
Removing empty process `buffer_16_24200_buffer_init_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13558$1585'.
Found and cleaned up 1 empty switch in `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13518$1582'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13518$1582'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13503$1578'.
Found and cleaned up 2 empty switches in `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13480$1571'.
Found and cleaned up 5 empty switches in `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13448$1554'.
Found and cleaned up 5 empty switches in `\stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537'.
Removing empty process `stream_buffer_0_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13416$1537'.
Removing empty process `buffer_16_24200_buffer_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13365$1536'.
Found and cleaned up 1 empty switch in `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13325$1533'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13325$1533'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13310$1529'.
Found and cleaned up 2 empty switches in `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13287$1522'.
Found and cleaned up 5 empty switches in `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13255$1505'.
Found and cleaned up 5 empty switches in `\stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488'.
Removing empty process `stream_buffer_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13223$1488'.
Removing empty process `buffer_16_24200_buffer_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13172$1487'.
Found and cleaned up 1 empty switch in `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13132$1484'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13132$1484'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13117$1480'.
Found and cleaned up 2 empty switches in `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13094$1473'.
Found and cleaned up 5 empty switches in `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13062$1456'.
Found and cleaned up 5 empty switches in `\stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439'.
Removing empty process `stream_buffer_1_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13030$1439'.
Removing empty process `buffer_16_24200_buffer_init_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12979$1438'.
Found and cleaned up 1 empty switch in `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12939$1435'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12939$1435'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12924$1431'.
Found and cleaned up 2 empty switches in `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12901$1424'.
Found and cleaned up 5 empty switches in `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12869$1407'.
Found and cleaned up 5 empty switches in `\stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390'.
Removing empty process `stream_buffer_1_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12837$1390'.
Removing empty process `buffer_16_24200_buffer_init_12.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12786$1389'.
Found and cleaned up 1 empty switch in `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12746$1386'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12746$1386'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12731$1382'.
Found and cleaned up 2 empty switches in `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12708$1375'.
Found and cleaned up 5 empty switches in `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12676$1358'.
Found and cleaned up 5 empty switches in `\stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341'.
Removing empty process `stream_buffer_2_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12644$1341'.
Removing empty process `buffer_16_24200_buffer_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12593$1340'.
Found and cleaned up 1 empty switch in `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12553$1337'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12553$1337'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12538$1333'.
Found and cleaned up 2 empty switches in `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12515$1326'.
Found and cleaned up 5 empty switches in `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12483$1309'.
Found and cleaned up 5 empty switches in `\stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292'.
Removing empty process `stream_buffer_2_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12451$1292'.
Removing empty process `buffer_16_24200_buffer_init_14.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12400$1291'.
Found and cleaned up 1 empty switch in `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12360$1288'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12360$1288'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12345$1284'.
Found and cleaned up 2 empty switches in `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12322$1277'.
Found and cleaned up 5 empty switches in `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12290$1260'.
Found and cleaned up 5 empty switches in `\stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243'.
Removing empty process `stream_buffer_4_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12258$1243'.
Removing empty process `buffer_16_24200_buffer_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12207$1242'.
Found and cleaned up 1 empty switch in `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12167$1239'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12167$1239'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12152$1235'.
Found and cleaned up 2 empty switches in `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12129$1228'.
Found and cleaned up 5 empty switches in `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12097$1211'.
Found and cleaned up 5 empty switches in `\stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194'.
Removing empty process `stream_buffer_4_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12065$1194'.
Removing empty process `weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12011$1193'.
Found and cleaned up 3 empty switches in `\accumulator_24_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187'.
Removing empty process `accumulator_24_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11965$1187'.
Removing empty process `weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11927$1186'.
Removing empty process `weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11885$1185'.
Removing empty process `weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11843$1184'.
Removing empty process `weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11801$1183'.
Removing empty process `weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11759$1182'.
Found and cleaned up 1 empty switch in `\dsp_block_16_8_false.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177'.
Removing empty process `dsp_block_16_8_false.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11720$1177'.
Found and cleaned up 1 empty switch in `\dot_product_16_8_30_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175'.
Removing empty process `dot_product_16_8_30_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11652$1175'.
Removing empty process `processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11528$1161'.
Found and cleaned up 6 empty switches in `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
Removing empty process `processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11350$1146'.
Found and cleaned up 1 empty switch in `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
Removing empty process `processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11328$1142'.
Removing empty process `buffer_16_24200_buffer_init_05.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11202$1141'.
Found and cleaned up 1 empty switch in `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11162$1138'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11162$1138'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11147$1134'.
Found and cleaned up 2 empty switches in `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11124$1127'.
Found and cleaned up 5 empty switches in `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11092$1110'.
Found and cleaned up 5 empty switches in `\stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093'.
Removing empty process `stream_buffer_5_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11060$1093'.
Removing empty process `buffer_16_24200_buffer_init_15.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11009$1092'.
Found and cleaned up 1 empty switch in `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10969$1089'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10969$1089'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10954$1085'.
Found and cleaned up 2 empty switches in `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10931$1078'.
Found and cleaned up 5 empty switches in `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10899$1061'.
Found and cleaned up 5 empty switches in `\stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044'.
Removing empty process `stream_buffer_5_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10867$1044'.
Found and cleaned up 3 empty switches in `\winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
Removing empty process `winograd_transform_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9237$735'.
Found and cleaned up 17 empty switches in `\winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
Removing empty process `winograd_dsp_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8905$716'.
Removing empty process `winograd_adder_16_20_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8867$700'.
Found and cleaned up 3 empty switches in `\winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
Removing empty process `winograd_transform_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7229$391'.
Found and cleaned up 4 empty switches in `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6922$386'.
Removing empty process `inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6922$386'.
Found and cleaned up 6 empty switches in `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
Removing empty process `inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6717$368'.
Found and cleaned up 6 empty switches in `\inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6692$361'.
Removing empty process `inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6692$361'.
Removing empty process `inverse_winograd_10.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6658$360'.
Found and cleaned up 4 empty switches in `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6523$355'.
Removing empty process `inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6523$355'.
Found and cleaned up 6 empty switches in `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
Removing empty process `inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6318$337'.
Found and cleaned up 6 empty switches in `\inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6293$330'.
Removing empty process `inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6293$330'.
Removing empty process `inverse_winograd_11.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6264$329'.
Found and cleaned up 4 empty switches in `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6134$324'.
Removing empty process `inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6134$324'.
Found and cleaned up 6 empty switches in `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
Removing empty process `inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5929$306'.
Found and cleaned up 6 empty switches in `\inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5904$299'.
Removing empty process `inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5904$299'.
Removing empty process `inverse_winograd_8.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5860$298'.
Found and cleaned up 4 empty switches in `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5715$293'.
Removing empty process `inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5715$293'.
Found and cleaned up 6 empty switches in `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
Removing empty process `inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5510$275'.
Found and cleaned up 6 empty switches in `\inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5485$268'.
Removing empty process `inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5485$268'.
Removing empty process `inverse_winograd_9.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5446$267'.
Found and cleaned up 4 empty switches in `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5306$262'.
Removing empty process `inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5306$262'.
Found and cleaned up 6 empty switches in `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
Removing empty process `inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5101$244'.
Found and cleaned up 6 empty switches in `\inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5076$237'.
Removing empty process `inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5076$237'.
Removing empty process `inverse_winograd_6.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5022$236'.
Found and cleaned up 4 empty switches in `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4867$231'.
Removing empty process `inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4867$231'.
Found and cleaned up 6 empty switches in `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
Removing empty process `inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4662$213'.
Found and cleaned up 6 empty switches in `\inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4637$206'.
Removing empty process `inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4637$206'.
Removing empty process `inverse_winograd_7.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4588$205'.
Found and cleaned up 4 empty switches in `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4438$200'.
Removing empty process `inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4438$200'.
Found and cleaned up 6 empty switches in `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
Removing empty process `inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4233$182'.
Found and cleaned up 6 empty switches in `\inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4208$175'.
Removing empty process `inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4208$175'.
Removing empty process `inverse_winograd_4.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4144$174'.
Found and cleaned up 4 empty switches in `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3979$169'.
Removing empty process `inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3979$169'.
Found and cleaned up 6 empty switches in `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
Removing empty process `inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3774$151'.
Found and cleaned up 6 empty switches in `\inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3749$144'.
Removing empty process `inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3749$144'.
Removing empty process `inverse_winograd_5.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3690$143'.
Found and cleaned up 4 empty switches in `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3530$138'.
Removing empty process `inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3530$138'.
Found and cleaned up 6 empty switches in `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
Removing empty process `inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3325$120'.
Found and cleaned up 6 empty switches in `\inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3300$113'.
Removing empty process `inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3300$113'.
Removing empty process `inverse_winograd_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3226$112'.
Found and cleaned up 4 empty switches in `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3051$107'.
Removing empty process `inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3051$107'.
Found and cleaned up 6 empty switches in `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
Removing empty process `inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2846$89'.
Found and cleaned up 6 empty switches in `\inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2821$82'.
Removing empty process `inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2821$82'.
Removing empty process `inverse_winograd_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2752$81'.
Found and cleaned up 4 empty switches in `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2582$76'.
Removing empty process `inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2582$76'.
Found and cleaned up 6 empty switches in `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
Removing empty process `inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2377$58'.
Found and cleaned up 6 empty switches in `\inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2352$51'.
Removing empty process `inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2352$51'.
Removing empty process `inverse_winograd_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2268$50'.
Removing empty process `inverse_winograd_adder_30_3.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2101$44'.
Found and cleaned up 4 empty switches in `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2052$39'.
Removing empty process `inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2052$39'.
Found and cleaned up 6 empty switches in `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
Removing empty process `inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1847$21'.
Found and cleaned up 6 empty switches in `\inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1822$14'.
Removing empty process `inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1822$14'.
Removing empty process `inverse_winograd_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1743$13'.
Cleaned up 412 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module stream_buffer_3_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module stream_buffer_3_1.
<suppressed ~33 debug messages>
Optimizing module store_output.
<suppressed ~23 debug messages>
Optimizing module pooling.
<suppressed ~1 debug messages>
Optimizing module pipelined_xor_tree_16.
Optimizing module signal_width_reducer.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module stream_buffer_0_1.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module stream_buffer_0_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module stream_buffer_1_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module stream_buffer_1_1.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module stream_buffer_2_1.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module stream_buffer_2_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module stream_buffer_4_1.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module stream_buffer_4_0.
<suppressed ~33 debug messages>
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module accumulator_24_30_3.
<suppressed ~4 debug messages>
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module dsp_block_16_8_false.
Optimizing module dot_product_16_8_30_2.
<suppressed ~1 debug messages>
Optimizing module processing_element.
<suppressed ~16 debug messages>
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module stream_buffer_5_0.
<suppressed ~33 debug messages>
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module stream_buffer_5_1.
<suppressed ~33 debug messages>
Optimizing module winograd_transform_0.
<suppressed ~12 debug messages>
Optimizing module winograd_dsp_16.
<suppressed ~2 debug messages>
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_transform_1.
<suppressed ~12 debug messages>
Optimizing module inverse_winograd_10.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_11.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_8.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_9.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_6.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_7.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_4.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_5.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_2.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_3.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_0.
<suppressed ~15 debug messages>
Optimizing module inverse_winograd_adder_30_3.
Optimizing module inverse_winograd_1.
<suppressed ~15 debug messages>
Optimizing module DLA.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module stream_buffer_3_0.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module stream_buffer_3_1.
Optimizing module store_output.
Optimizing module pooling.
Optimizing module pipelined_xor_tree_16.
Optimizing module signal_width_reducer.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module stream_buffer_0_1.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module stream_buffer_0_0.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module stream_buffer_1_0.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module stream_buffer_1_1.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module stream_buffer_2_1.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module stream_buffer_2_0.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module stream_buffer_4_1.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module stream_buffer_4_0.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module accumulator_24_30_3.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module dsp_block_16_8_false.
Optimizing module dot_product_16_8_30_2.
Optimizing module processing_element.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module stream_buffer_5_0.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module stream_buffer_5_1.
Optimizing module winograd_transform_0.
Optimizing module winograd_dsp_16.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_transform_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module inverse_winograd_1.
Optimizing module DLA.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\stream_buffer_3_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\stream_buffer_3_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\store_output'.
<suppressed ~36 debug messages>
Finding identical cells in module `\pooling'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\stream_buffer_0_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\stream_buffer_0_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\stream_buffer_1_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\stream_buffer_1_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\stream_buffer_2_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\stream_buffer_2_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\stream_buffer_4_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\stream_buffer_4_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\accumulator_24_30_3'.
<suppressed ~3 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\processing_element'.
<suppressed ~6 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\stream_buffer_5_0'.
<suppressed ~30 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\stream_buffer_5_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\winograd_transform_0'.
<suppressed ~570 debug messages>
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_transform_1'.
<suppressed ~570 debug messages>
Finding identical cells in module `\inverse_winograd_10'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_11'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_8'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_9'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_6'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_7'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_4'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_5'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_2'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_3'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_0'.
<suppressed ~18 debug messages>
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\inverse_winograd_1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\DLA'.
Removed a total of 587 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2212: \count -> { \count [5:2] 2'01 }
      Replacing known input bits on port A of cell $procmux$2206: \count -> { \count [5:1] 1'0 }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2227.
    dead port 2/2 on $mux $procmux$2206.
    dead port 2/2 on $mux $procmux$2116.
    dead port 2/2 on $mux $procmux$2092.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$3740: { 6'000000 \i_result } -> { 7'0000000 \i_result [22:0] }
      Replacing known input bits on port B of cell $procmux$3740: { 6'111111 \i_result } -> { 7'1111111 \i_result [22:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5305.
    dead port 1/2 on $mux $procmux$5299.
    dead port 1/2 on $mux $procmux$5293.
    dead port 2/2 on $mux $procmux$5290.
    dead port 1/2 on $mux $procmux$5284.
    dead port 1/2 on $mux $procmux$5281.
    dead port 1/2 on $mux $procmux$5275.
    dead port 1/2 on $mux $procmux$5272.
    dead port 2/2 on $mux $procmux$5269.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5890.
    dead port 1/2 on $mux $procmux$5884.
    dead port 1/2 on $mux $procmux$5878.
    dead port 2/2 on $mux $procmux$5875.
    dead port 1/2 on $mux $procmux$5869.
    dead port 1/2 on $mux $procmux$5866.
    dead port 1/2 on $mux $procmux$5860.
    dead port 1/2 on $mux $procmux$5857.
    dead port 2/2 on $mux $procmux$5854.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$6475.
    dead port 1/2 on $mux $procmux$6469.
    dead port 1/2 on $mux $procmux$6463.
    dead port 2/2 on $mux $procmux$6460.
    dead port 1/2 on $mux $procmux$6454.
    dead port 1/2 on $mux $procmux$6451.
    dead port 1/2 on $mux $procmux$6445.
    dead port 1/2 on $mux $procmux$6442.
    dead port 2/2 on $mux $procmux$6439.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7060.
    dead port 1/2 on $mux $procmux$7054.
    dead port 1/2 on $mux $procmux$7048.
    dead port 2/2 on $mux $procmux$7045.
    dead port 1/2 on $mux $procmux$7039.
    dead port 1/2 on $mux $procmux$7036.
    dead port 1/2 on $mux $procmux$7030.
    dead port 1/2 on $mux $procmux$7027.
    dead port 2/2 on $mux $procmux$7024.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$7645.
    dead port 1/2 on $mux $procmux$7639.
    dead port 1/2 on $mux $procmux$7633.
    dead port 2/2 on $mux $procmux$7630.
    dead port 1/2 on $mux $procmux$7624.
    dead port 1/2 on $mux $procmux$7621.
    dead port 1/2 on $mux $procmux$7615.
    dead port 1/2 on $mux $procmux$7612.
    dead port 2/2 on $mux $procmux$7609.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$8230.
    dead port 1/2 on $mux $procmux$8224.
    dead port 1/2 on $mux $procmux$8218.
    dead port 2/2 on $mux $procmux$8215.
    dead port 1/2 on $mux $procmux$8209.
    dead port 1/2 on $mux $procmux$8206.
    dead port 1/2 on $mux $procmux$8200.
    dead port 1/2 on $mux $procmux$8197.
    dead port 2/2 on $mux $procmux$8194.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$8815.
    dead port 1/2 on $mux $procmux$8809.
    dead port 1/2 on $mux $procmux$8803.
    dead port 2/2 on $mux $procmux$8800.
    dead port 1/2 on $mux $procmux$8794.
    dead port 1/2 on $mux $procmux$8791.
    dead port 1/2 on $mux $procmux$8785.
    dead port 1/2 on $mux $procmux$8782.
    dead port 2/2 on $mux $procmux$8779.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$9400.
    dead port 1/2 on $mux $procmux$9394.
    dead port 1/2 on $mux $procmux$9388.
    dead port 2/2 on $mux $procmux$9385.
    dead port 1/2 on $mux $procmux$9379.
    dead port 1/2 on $mux $procmux$9376.
    dead port 1/2 on $mux $procmux$9370.
    dead port 1/2 on $mux $procmux$9367.
    dead port 2/2 on $mux $procmux$9364.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$9985.
    dead port 1/2 on $mux $procmux$9979.
    dead port 1/2 on $mux $procmux$9973.
    dead port 2/2 on $mux $procmux$9970.
    dead port 1/2 on $mux $procmux$9964.
    dead port 1/2 on $mux $procmux$9961.
    dead port 1/2 on $mux $procmux$9955.
    dead port 1/2 on $mux $procmux$9952.
    dead port 2/2 on $mux $procmux$9949.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$10570.
    dead port 1/2 on $mux $procmux$10564.
    dead port 1/2 on $mux $procmux$10558.
    dead port 2/2 on $mux $procmux$10555.
    dead port 1/2 on $mux $procmux$10549.
    dead port 1/2 on $mux $procmux$10546.
    dead port 1/2 on $mux $procmux$10540.
    dead port 1/2 on $mux $procmux$10537.
    dead port 2/2 on $mux $procmux$10534.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$11155.
    dead port 1/2 on $mux $procmux$11149.
    dead port 1/2 on $mux $procmux$11143.
    dead port 2/2 on $mux $procmux$11140.
    dead port 1/2 on $mux $procmux$11134.
    dead port 1/2 on $mux $procmux$11131.
    dead port 1/2 on $mux $procmux$11125.
    dead port 1/2 on $mux $procmux$11122.
    dead port 2/2 on $mux $procmux$11119.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$11740.
    dead port 1/2 on $mux $procmux$11734.
    dead port 1/2 on $mux $procmux$11728.
    dead port 2/2 on $mux $procmux$11725.
    dead port 1/2 on $mux $procmux$11719.
    dead port 1/2 on $mux $procmux$11716.
    dead port 1/2 on $mux $procmux$11710.
    dead port 1/2 on $mux $procmux$11707.
    dead port 2/2 on $mux $procmux$11704.
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 112 multiplexer ports.
<suppressed ~1038 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \store_output.
    New ctrl vector for $mux cell $procmux$2209: { }
  Optimizing cells in module \store_output.
  Optimizing cells in module \pooling.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_transform_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \DLA.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\stream_buffer_3_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\stream_buffer_3_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\store_output'.
<suppressed ~9 debug messages>
Finding identical cells in module `\pooling'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\stream_buffer_0_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\stream_buffer_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\stream_buffer_1_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\stream_buffer_1_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\stream_buffer_2_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\stream_buffer_2_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\stream_buffer_4_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\stream_buffer_4_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\stream_buffer_5_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\stream_buffer_5_1'.
<suppressed ~21 debug messages>
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_transform_1'.
Finding identical cells in module `\inverse_winograd_10'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_11'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_8'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_9'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_6'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_7'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_4'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_5'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_2'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_3'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_0'.
<suppressed ~60 debug messages>
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\inverse_winograd_1'.
<suppressed ~60 debug messages>
Finding identical cells in module `\DLA'.
Removed a total of 327 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$11764 ($dff) from module stream_buffer_3_0 (D = $procmux$1855_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13696 ($sdff) from module stream_buffer_3_0 (D = $procmux$1853_Y, Q = \W_counter).
Adding SRST signal on $procdff$11763 ($dff) from module stream_buffer_3_0 (D = $procmux$1869_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13698 ($sdff) from module stream_buffer_3_0 (D = $procmux$1867_Y, Q = \C_counter).
Adding SRST signal on $procdff$11762 ($dff) from module stream_buffer_3_0 (D = $procmux$1883_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13700 ($sdff) from module stream_buffer_3_0 (D = $procmux$1881_Y, Q = \L_counter).
Adding SRST signal on $procdff$11761 ($dff) from module stream_buffer_3_0 (D = $procmux$1897_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13702 ($sdff) from module stream_buffer_3_0 (D = $procmux$1895_Y, Q = \offset).
Adding SRST signal on $procdff$11760 ($dff) from module stream_buffer_3_0 (D = $procmux$1911_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13704 ($sdff) from module stream_buffer_3_0 (D = $procmux$1909_Y, Q = \base_addr).
Adding SRST signal on $procdff$11759 ($dff) from module stream_buffer_3_0 (D = $procmux$1788_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13706 ($sdff) from module stream_buffer_3_0 (D = $procmux$1786_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11758 ($dff) from module stream_buffer_3_0 (D = $procmux$1802_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13708 ($sdff) from module stream_buffer_3_0 (D = $procmux$1800_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11757 ($dff) from module stream_buffer_3_0 (D = $procmux$1816_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13710 ($sdff) from module stream_buffer_3_0 (D = $procmux$1814_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11756 ($dff) from module stream_buffer_3_0 (D = $procmux$1830_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13712 ($sdff) from module stream_buffer_3_0 (D = $procmux$1828_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11755 ($dff) from module stream_buffer_3_0 (D = $procmux$1844_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13714 ($sdff) from module stream_buffer_3_0 (D = $procmux$1842_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11750 ($dff) from module stream_buffer_3_0 (D = $procmux$1777_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11749 ($dff) from module stream_buffer_3_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11748 ($dff) from module stream_buffer_3_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11784 ($dff) from module stream_buffer_3_1 (D = $procmux$2015_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13719 ($sdff) from module stream_buffer_3_1 (D = $procmux$2013_Y, Q = \W_counter).
Adding SRST signal on $procdff$11783 ($dff) from module stream_buffer_3_1 (D = $procmux$2029_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13721 ($sdff) from module stream_buffer_3_1 (D = $procmux$2027_Y, Q = \C_counter).
Adding SRST signal on $procdff$11782 ($dff) from module stream_buffer_3_1 (D = $procmux$2043_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13723 ($sdff) from module stream_buffer_3_1 (D = $procmux$2041_Y, Q = \L_counter).
Adding SRST signal on $procdff$11781 ($dff) from module stream_buffer_3_1 (D = $procmux$2057_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13725 ($sdff) from module stream_buffer_3_1 (D = $procmux$2055_Y, Q = \offset).
Adding SRST signal on $procdff$11780 ($dff) from module stream_buffer_3_1 (D = $procmux$2071_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13727 ($sdff) from module stream_buffer_3_1 (D = $procmux$2069_Y, Q = \base_addr).
Adding SRST signal on $procdff$11779 ($dff) from module stream_buffer_3_1 (D = $procmux$1948_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13729 ($sdff) from module stream_buffer_3_1 (D = $procmux$1946_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11778 ($dff) from module stream_buffer_3_1 (D = $procmux$1962_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13731 ($sdff) from module stream_buffer_3_1 (D = $procmux$1960_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11777 ($dff) from module stream_buffer_3_1 (D = $procmux$1976_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13733 ($sdff) from module stream_buffer_3_1 (D = $procmux$1974_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11776 ($dff) from module stream_buffer_3_1 (D = $procmux$1990_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13735 ($sdff) from module stream_buffer_3_1 (D = $procmux$1988_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11775 ($dff) from module stream_buffer_3_1 (D = $procmux$2004_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13737 ($sdff) from module stream_buffer_3_1 (D = $procmux$2002_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11770 ($dff) from module stream_buffer_3_1 (D = $procmux$1937_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11769 ($dff) from module stream_buffer_3_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11768 ($dff) from module stream_buffer_3_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11789 ($dff) from module store_output (D = $procmux$2201_Y, Q = \wen_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13742 ($sdff) from module store_output (D = $procmux$2197_Y, Q = \wen_0).
Adding SRST signal on $procdff$11790 ($dff) from module store_output (D = $procmux$2191_Y, Q = \wen_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13746 ($sdff) from module store_output (D = $procmux$2187_Y, Q = \wen_1).
Adding SRST signal on $procdff$11791 ($dff) from module store_output (D = $procmux$2181_Y, Q = \wen_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13750 ($sdff) from module store_output (D = $procmux$2177_Y, Q = \wen_2).
Adding SRST signal on $procdff$11792 ($dff) from module store_output (D = $procmux$2171_Y, Q = \wen_3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13754 ($sdff) from module store_output (D = $procmux$2167_Y, Q = \wen_3).
Adding SRST signal on $procdff$11793 ($dff) from module store_output (D = $procmux$2161_Y, Q = \wen_4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13758 ($sdff) from module store_output (D = $procmux$2157_Y, Q = \wen_4).
Adding SRST signal on $procdff$11794 ($dff) from module store_output (D = $procmux$2151_Y, Q = \wen_5, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$13762 ($sdff) from module store_output (D = $procmux$2147_Y, Q = \wen_5).
Adding SRST signal on $procdff$11795 ($dff) from module store_output (D = $procmux$2141_Y, Q = \count_to_wvec, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$13766 ($sdff) from module store_output (D = $procmux$2139_Y, Q = \count_to_wvec).
Adding SRST signal on $procdff$11796 ($dff) from module store_output (D = $procmux$2108_Y, Q = \count_x, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$13774 ($sdff) from module store_output (D = $procmux$2106_Y, Q = \count_x).
Adding SRST signal on $procdff$11797 ($dff) from module store_output (D = $procmux$2087_Y, Q = \count_y, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$13784 ($sdff) from module store_output (D = $procmux$2083_Y, Q = \count_y).
Adding SRST signal on $procdff$11785 ($dff) from module store_output (D = $procmux$2259_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13792 ($sdff) from module store_output (D = $procmux$2255_Y, Q = \base_addr).
Adding SRST signal on $procdff$11786 ($dff) from module store_output (D = $procmux$2243_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13800 ($sdff) from module store_output (D = $procmux$2241_Y, Q = \offset).
Adding SRST signal on $procdff$11788 ($dff) from module store_output (D = $procmux$2222_Y, Q = \count, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$13806 ($sdff) from module store_output (D = $procmux$2220_Y [5:2], Q = \count [5:2]).
Adding EN signal on $auto$ff.cc:262:slice$13806 ($sdff) from module store_output (D = $procmux$2220_Y [1:0], Q = \count [1:0]).
Adding SRST signal on $procdff$11821 ($dff) from module pooling (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13863$1604_Y, Q = \count, rval = 2'00).
Adding SRST signal on $procdff$11811 ($dff) from module pooling (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13896$1612_Y, Q = \s_count, rval = 1'0).
Adding EN signal on $procdff$11812 ($dff) from module pooling (D = $procmux$2290_Y, Q = \result_0).
Adding EN signal on $procdff$11813 ($dff) from module pooling (D = $procmux$2276_Y, Q = \result_1).
Adding EN signal on $procdff$11817 ($dff) from module pooling (D = $procmux$2310_Y, Q = \buffer_0_0).
Adding EN signal on $procdff$11819 ($dff) from module pooling (D = $procmux$2304_Y, Q = \buffer_1_0).
Adding SRST signal on $procdff$11822 ($dff) from module pipelined_xor_tree_16 (D = \signal [15], Q = \pipeline_0_0, rval = 1'0).
Adding SRST signal on $procdff$11823 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13817$1589_Y, Q = \pipeline_0_1, rval = 1'0).
Adding SRST signal on $procdff$11824 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13821$1601_Y, Q = \pipeline_0_2, rval = 1'0).
Adding SRST signal on $procdff$11825 ($dff) from module pipelined_xor_tree_16 (D = \signal [14], Q = \pipeline_1_0, rval = 1'0).
Adding EN signal on $procdff$11826 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_1_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13843 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11827 ($dff) from module pipelined_xor_tree_16 (D = \signal [13], Q = \pipeline_2_0, rval = 1'0).
Adding EN signal on $procdff$11828 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_1_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13845 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11829 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_2_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13846 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11830 ($dff) from module pipelined_xor_tree_16 (D = \signal [12], Q = \pipeline_3_0, rval = 1'0).
Adding EN signal on $procdff$11831 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_2_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13848 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11832 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_3_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13849 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11833 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_3_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13850 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11834 ($dff) from module pipelined_xor_tree_16 (D = \signal [11], Q = \pipeline_4_0, rval = 1'0).
Adding SRST signal on $procdff$11835 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13818$1592_Y, Q = \pipeline_4_1, rval = 1'0).
Adding EN signal on $procdff$11836 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_4_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13853 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11837 ($dff) from module pipelined_xor_tree_16 (D = \signal [10], Q = \pipeline_5_0, rval = 1'0).
Adding EN signal on $procdff$11838 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_5_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13855 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11839 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_5_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13856 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11840 ($dff) from module pipelined_xor_tree_16 (D = \signal [9], Q = \pipeline_6_0, rval = 1'0).
Adding EN signal on $procdff$11841 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_6_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13858 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11842 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_6_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13859 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11843 ($dff) from module pipelined_xor_tree_16 (D = \signal [8], Q = \pipeline_7_0, rval = 1'0).
Adding EN signal on $procdff$11844 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_7_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13861 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11845 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_7_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13862 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11846 ($dff) from module pipelined_xor_tree_16 (D = \signal [7], Q = \pipeline_8_0, rval = 1'0).
Adding SRST signal on $procdff$11847 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13819$1595_Y, Q = \pipeline_8_1, rval = 1'0).
Adding EN signal on $procdff$11848 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_8_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13865 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11849 ($dff) from module pipelined_xor_tree_16 (D = \signal [6], Q = \pipeline_9_0, rval = 1'0).
Adding EN signal on $procdff$11850 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_9_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13867 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11851 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_9_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13868 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11852 ($dff) from module pipelined_xor_tree_16 (D = \signal [5], Q = \pipeline_10_0, rval = 1'0).
Adding EN signal on $procdff$11853 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_10_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13870 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11854 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_10_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13871 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11855 ($dff) from module pipelined_xor_tree_16 (D = \signal [4], Q = \pipeline_11_0, rval = 1'0).
Adding EN signal on $procdff$11856 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_11_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13873 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11857 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_11_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13874 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11858 ($dff) from module pipelined_xor_tree_16 (D = \signal [3], Q = \pipeline_12_0, rval = 1'0).
Adding SRST signal on $procdff$11859 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13820$1598_Y, Q = \pipeline_12_1, rval = 1'0).
Adding EN signal on $procdff$11860 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_12_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13877 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11861 ($dff) from module pipelined_xor_tree_16 (D = \signal [2], Q = \pipeline_13_0, rval = 1'0).
Adding EN signal on $procdff$11862 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_13_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13879 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11863 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_13_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13880 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11864 ($dff) from module pipelined_xor_tree_16 (D = \signal [1], Q = \pipeline_14_0, rval = 1'0).
Adding EN signal on $procdff$11865 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_14_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13882 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11866 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_14_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13883 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11867 ($dff) from module pipelined_xor_tree_16 (D = \signal [0], Q = \pipeline_15_0, rval = 1'0).
Adding EN signal on $procdff$11868 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_15_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13885 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$11869 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_15_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13886 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$11889 ($dff) from module stream_buffer_0_1 (D = $procmux$2558_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13887 ($sdff) from module stream_buffer_0_1 (D = $procmux$2556_Y, Q = \W_counter).
Adding SRST signal on $procdff$11888 ($dff) from module stream_buffer_0_1 (D = $procmux$2572_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13889 ($sdff) from module stream_buffer_0_1 (D = $procmux$2570_Y, Q = \C_counter).
Adding SRST signal on $procdff$11887 ($dff) from module stream_buffer_0_1 (D = $procmux$2586_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13891 ($sdff) from module stream_buffer_0_1 (D = $procmux$2584_Y, Q = \L_counter).
Adding SRST signal on $procdff$11886 ($dff) from module stream_buffer_0_1 (D = $procmux$2600_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13893 ($sdff) from module stream_buffer_0_1 (D = $procmux$2598_Y, Q = \offset).
Adding SRST signal on $procdff$11885 ($dff) from module stream_buffer_0_1 (D = $procmux$2614_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13895 ($sdff) from module stream_buffer_0_1 (D = $procmux$2612_Y, Q = \base_addr).
Adding SRST signal on $procdff$11884 ($dff) from module stream_buffer_0_1 (D = $procmux$2491_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13897 ($sdff) from module stream_buffer_0_1 (D = $procmux$2489_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11883 ($dff) from module stream_buffer_0_1 (D = $procmux$2505_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13899 ($sdff) from module stream_buffer_0_1 (D = $procmux$2503_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11882 ($dff) from module stream_buffer_0_1 (D = $procmux$2519_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13901 ($sdff) from module stream_buffer_0_1 (D = $procmux$2517_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11881 ($dff) from module stream_buffer_0_1 (D = $procmux$2533_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13903 ($sdff) from module stream_buffer_0_1 (D = $procmux$2531_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11880 ($dff) from module stream_buffer_0_1 (D = $procmux$2547_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13905 ($sdff) from module stream_buffer_0_1 (D = $procmux$2545_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11875 ($dff) from module stream_buffer_0_1 (D = $procmux$2480_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11874 ($dff) from module stream_buffer_0_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11873 ($dff) from module stream_buffer_0_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11909 ($dff) from module stream_buffer_0_0 (D = $procmux$2718_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13910 ($sdff) from module stream_buffer_0_0 (D = $procmux$2716_Y, Q = \W_counter).
Adding SRST signal on $procdff$11908 ($dff) from module stream_buffer_0_0 (D = $procmux$2732_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13912 ($sdff) from module stream_buffer_0_0 (D = $procmux$2730_Y, Q = \C_counter).
Adding SRST signal on $procdff$11907 ($dff) from module stream_buffer_0_0 (D = $procmux$2746_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13914 ($sdff) from module stream_buffer_0_0 (D = $procmux$2744_Y, Q = \L_counter).
Adding SRST signal on $procdff$11906 ($dff) from module stream_buffer_0_0 (D = $procmux$2760_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13916 ($sdff) from module stream_buffer_0_0 (D = $procmux$2758_Y, Q = \offset).
Adding SRST signal on $procdff$11905 ($dff) from module stream_buffer_0_0 (D = $procmux$2774_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13918 ($sdff) from module stream_buffer_0_0 (D = $procmux$2772_Y, Q = \base_addr).
Adding SRST signal on $procdff$11904 ($dff) from module stream_buffer_0_0 (D = $procmux$2651_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13920 ($sdff) from module stream_buffer_0_0 (D = $procmux$2649_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11903 ($dff) from module stream_buffer_0_0 (D = $procmux$2665_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13922 ($sdff) from module stream_buffer_0_0 (D = $procmux$2663_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11902 ($dff) from module stream_buffer_0_0 (D = $procmux$2679_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13924 ($sdff) from module stream_buffer_0_0 (D = $procmux$2677_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11901 ($dff) from module stream_buffer_0_0 (D = $procmux$2693_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13926 ($sdff) from module stream_buffer_0_0 (D = $procmux$2691_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11900 ($dff) from module stream_buffer_0_0 (D = $procmux$2707_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13928 ($sdff) from module stream_buffer_0_0 (D = $procmux$2705_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11895 ($dff) from module stream_buffer_0_0 (D = $procmux$2640_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11894 ($dff) from module stream_buffer_0_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11893 ($dff) from module stream_buffer_0_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11929 ($dff) from module stream_buffer_1_0 (D = $procmux$2878_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13933 ($sdff) from module stream_buffer_1_0 (D = $procmux$2876_Y, Q = \W_counter).
Adding SRST signal on $procdff$11928 ($dff) from module stream_buffer_1_0 (D = $procmux$2892_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13935 ($sdff) from module stream_buffer_1_0 (D = $procmux$2890_Y, Q = \C_counter).
Adding SRST signal on $procdff$11927 ($dff) from module stream_buffer_1_0 (D = $procmux$2906_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13937 ($sdff) from module stream_buffer_1_0 (D = $procmux$2904_Y, Q = \L_counter).
Adding SRST signal on $procdff$11926 ($dff) from module stream_buffer_1_0 (D = $procmux$2920_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13939 ($sdff) from module stream_buffer_1_0 (D = $procmux$2918_Y, Q = \offset).
Adding SRST signal on $procdff$11925 ($dff) from module stream_buffer_1_0 (D = $procmux$2934_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13941 ($sdff) from module stream_buffer_1_0 (D = $procmux$2932_Y, Q = \base_addr).
Adding SRST signal on $procdff$11924 ($dff) from module stream_buffer_1_0 (D = $procmux$2811_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13943 ($sdff) from module stream_buffer_1_0 (D = $procmux$2809_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11923 ($dff) from module stream_buffer_1_0 (D = $procmux$2825_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13945 ($sdff) from module stream_buffer_1_0 (D = $procmux$2823_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11922 ($dff) from module stream_buffer_1_0 (D = $procmux$2839_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13947 ($sdff) from module stream_buffer_1_0 (D = $procmux$2837_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11921 ($dff) from module stream_buffer_1_0 (D = $procmux$2853_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13949 ($sdff) from module stream_buffer_1_0 (D = $procmux$2851_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11920 ($dff) from module stream_buffer_1_0 (D = $procmux$2867_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13951 ($sdff) from module stream_buffer_1_0 (D = $procmux$2865_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11915 ($dff) from module stream_buffer_1_0 (D = $procmux$2800_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11914 ($dff) from module stream_buffer_1_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11913 ($dff) from module stream_buffer_1_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11949 ($dff) from module stream_buffer_1_1 (D = $procmux$3038_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13956 ($sdff) from module stream_buffer_1_1 (D = $procmux$3036_Y, Q = \W_counter).
Adding SRST signal on $procdff$11948 ($dff) from module stream_buffer_1_1 (D = $procmux$3052_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13958 ($sdff) from module stream_buffer_1_1 (D = $procmux$3050_Y, Q = \C_counter).
Adding SRST signal on $procdff$11947 ($dff) from module stream_buffer_1_1 (D = $procmux$3066_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13960 ($sdff) from module stream_buffer_1_1 (D = $procmux$3064_Y, Q = \L_counter).
Adding SRST signal on $procdff$11946 ($dff) from module stream_buffer_1_1 (D = $procmux$3080_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13962 ($sdff) from module stream_buffer_1_1 (D = $procmux$3078_Y, Q = \offset).
Adding SRST signal on $procdff$11945 ($dff) from module stream_buffer_1_1 (D = $procmux$3094_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13964 ($sdff) from module stream_buffer_1_1 (D = $procmux$3092_Y, Q = \base_addr).
Adding SRST signal on $procdff$11944 ($dff) from module stream_buffer_1_1 (D = $procmux$2971_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13966 ($sdff) from module stream_buffer_1_1 (D = $procmux$2969_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11943 ($dff) from module stream_buffer_1_1 (D = $procmux$2985_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13968 ($sdff) from module stream_buffer_1_1 (D = $procmux$2983_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11942 ($dff) from module stream_buffer_1_1 (D = $procmux$2999_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13970 ($sdff) from module stream_buffer_1_1 (D = $procmux$2997_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11941 ($dff) from module stream_buffer_1_1 (D = $procmux$3013_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13972 ($sdff) from module stream_buffer_1_1 (D = $procmux$3011_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11940 ($dff) from module stream_buffer_1_1 (D = $procmux$3027_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13974 ($sdff) from module stream_buffer_1_1 (D = $procmux$3025_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11935 ($dff) from module stream_buffer_1_1 (D = $procmux$2960_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11934 ($dff) from module stream_buffer_1_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11933 ($dff) from module stream_buffer_1_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11969 ($dff) from module stream_buffer_2_1 (D = $procmux$3198_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13979 ($sdff) from module stream_buffer_2_1 (D = $procmux$3196_Y, Q = \W_counter).
Adding SRST signal on $procdff$11968 ($dff) from module stream_buffer_2_1 (D = $procmux$3212_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13981 ($sdff) from module stream_buffer_2_1 (D = $procmux$3210_Y, Q = \C_counter).
Adding SRST signal on $procdff$11967 ($dff) from module stream_buffer_2_1 (D = $procmux$3226_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13983 ($sdff) from module stream_buffer_2_1 (D = $procmux$3224_Y, Q = \L_counter).
Adding SRST signal on $procdff$11966 ($dff) from module stream_buffer_2_1 (D = $procmux$3240_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13985 ($sdff) from module stream_buffer_2_1 (D = $procmux$3238_Y, Q = \offset).
Adding SRST signal on $procdff$11965 ($dff) from module stream_buffer_2_1 (D = $procmux$3254_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13987 ($sdff) from module stream_buffer_2_1 (D = $procmux$3252_Y, Q = \base_addr).
Adding SRST signal on $procdff$11964 ($dff) from module stream_buffer_2_1 (D = $procmux$3131_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13989 ($sdff) from module stream_buffer_2_1 (D = $procmux$3129_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11963 ($dff) from module stream_buffer_2_1 (D = $procmux$3145_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13991 ($sdff) from module stream_buffer_2_1 (D = $procmux$3143_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11962 ($dff) from module stream_buffer_2_1 (D = $procmux$3159_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$13993 ($sdff) from module stream_buffer_2_1 (D = $procmux$3157_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11961 ($dff) from module stream_buffer_2_1 (D = $procmux$3173_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13995 ($sdff) from module stream_buffer_2_1 (D = $procmux$3171_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11960 ($dff) from module stream_buffer_2_1 (D = $procmux$3187_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$13997 ($sdff) from module stream_buffer_2_1 (D = $procmux$3185_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11955 ($dff) from module stream_buffer_2_1 (D = $procmux$3120_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11954 ($dff) from module stream_buffer_2_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11953 ($dff) from module stream_buffer_2_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$11989 ($dff) from module stream_buffer_2_0 (D = $procmux$3358_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14002 ($sdff) from module stream_buffer_2_0 (D = $procmux$3356_Y, Q = \W_counter).
Adding SRST signal on $procdff$11988 ($dff) from module stream_buffer_2_0 (D = $procmux$3372_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14004 ($sdff) from module stream_buffer_2_0 (D = $procmux$3370_Y, Q = \C_counter).
Adding SRST signal on $procdff$11987 ($dff) from module stream_buffer_2_0 (D = $procmux$3386_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14006 ($sdff) from module stream_buffer_2_0 (D = $procmux$3384_Y, Q = \L_counter).
Adding SRST signal on $procdff$11986 ($dff) from module stream_buffer_2_0 (D = $procmux$3400_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14008 ($sdff) from module stream_buffer_2_0 (D = $procmux$3398_Y, Q = \offset).
Adding SRST signal on $procdff$11985 ($dff) from module stream_buffer_2_0 (D = $procmux$3414_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14010 ($sdff) from module stream_buffer_2_0 (D = $procmux$3412_Y, Q = \base_addr).
Adding SRST signal on $procdff$11984 ($dff) from module stream_buffer_2_0 (D = $procmux$3291_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14012 ($sdff) from module stream_buffer_2_0 (D = $procmux$3289_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$11983 ($dff) from module stream_buffer_2_0 (D = $procmux$3305_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14014 ($sdff) from module stream_buffer_2_0 (D = $procmux$3303_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$11982 ($dff) from module stream_buffer_2_0 (D = $procmux$3319_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14016 ($sdff) from module stream_buffer_2_0 (D = $procmux$3317_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$11981 ($dff) from module stream_buffer_2_0 (D = $procmux$3333_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14018 ($sdff) from module stream_buffer_2_0 (D = $procmux$3331_Y, Q = \offset_b1).
Adding SRST signal on $procdff$11980 ($dff) from module stream_buffer_2_0 (D = $procmux$3347_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14020 ($sdff) from module stream_buffer_2_0 (D = $procmux$3345_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11975 ($dff) from module stream_buffer_2_0 (D = $procmux$3280_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11974 ($dff) from module stream_buffer_2_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11973 ($dff) from module stream_buffer_2_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12009 ($dff) from module stream_buffer_4_1 (D = $procmux$3518_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14025 ($sdff) from module stream_buffer_4_1 (D = $procmux$3516_Y, Q = \W_counter).
Adding SRST signal on $procdff$12008 ($dff) from module stream_buffer_4_1 (D = $procmux$3532_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14027 ($sdff) from module stream_buffer_4_1 (D = $procmux$3530_Y, Q = \C_counter).
Adding SRST signal on $procdff$12007 ($dff) from module stream_buffer_4_1 (D = $procmux$3546_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14029 ($sdff) from module stream_buffer_4_1 (D = $procmux$3544_Y, Q = \L_counter).
Adding SRST signal on $procdff$12006 ($dff) from module stream_buffer_4_1 (D = $procmux$3560_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14031 ($sdff) from module stream_buffer_4_1 (D = $procmux$3558_Y, Q = \offset).
Adding SRST signal on $procdff$12005 ($dff) from module stream_buffer_4_1 (D = $procmux$3574_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14033 ($sdff) from module stream_buffer_4_1 (D = $procmux$3572_Y, Q = \base_addr).
Adding SRST signal on $procdff$12004 ($dff) from module stream_buffer_4_1 (D = $procmux$3451_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14035 ($sdff) from module stream_buffer_4_1 (D = $procmux$3449_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12003 ($dff) from module stream_buffer_4_1 (D = $procmux$3465_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14037 ($sdff) from module stream_buffer_4_1 (D = $procmux$3463_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12002 ($dff) from module stream_buffer_4_1 (D = $procmux$3479_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14039 ($sdff) from module stream_buffer_4_1 (D = $procmux$3477_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12001 ($dff) from module stream_buffer_4_1 (D = $procmux$3493_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14041 ($sdff) from module stream_buffer_4_1 (D = $procmux$3491_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12000 ($dff) from module stream_buffer_4_1 (D = $procmux$3507_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14043 ($sdff) from module stream_buffer_4_1 (D = $procmux$3505_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$11995 ($dff) from module stream_buffer_4_1 (D = $procmux$3440_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$11994 ($dff) from module stream_buffer_4_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$11993 ($dff) from module stream_buffer_4_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12029 ($dff) from module stream_buffer_4_0 (D = $procmux$3678_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14048 ($sdff) from module stream_buffer_4_0 (D = $procmux$3676_Y, Q = \W_counter).
Adding SRST signal on $procdff$12028 ($dff) from module stream_buffer_4_0 (D = $procmux$3692_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14050 ($sdff) from module stream_buffer_4_0 (D = $procmux$3690_Y, Q = \C_counter).
Adding SRST signal on $procdff$12027 ($dff) from module stream_buffer_4_0 (D = $procmux$3706_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14052 ($sdff) from module stream_buffer_4_0 (D = $procmux$3704_Y, Q = \L_counter).
Adding SRST signal on $procdff$12026 ($dff) from module stream_buffer_4_0 (D = $procmux$3720_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14054 ($sdff) from module stream_buffer_4_0 (D = $procmux$3718_Y, Q = \offset).
Adding SRST signal on $procdff$12025 ($dff) from module stream_buffer_4_0 (D = $procmux$3734_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14056 ($sdff) from module stream_buffer_4_0 (D = $procmux$3732_Y, Q = \base_addr).
Adding SRST signal on $procdff$12024 ($dff) from module stream_buffer_4_0 (D = $procmux$3611_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14058 ($sdff) from module stream_buffer_4_0 (D = $procmux$3609_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12023 ($dff) from module stream_buffer_4_0 (D = $procmux$3625_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14060 ($sdff) from module stream_buffer_4_0 (D = $procmux$3623_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12022 ($dff) from module stream_buffer_4_0 (D = $procmux$3639_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14062 ($sdff) from module stream_buffer_4_0 (D = $procmux$3637_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12021 ($dff) from module stream_buffer_4_0 (D = $procmux$3653_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14064 ($sdff) from module stream_buffer_4_0 (D = $procmux$3651_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12020 ($dff) from module stream_buffer_4_0 (D = $procmux$3667_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14066 ($sdff) from module stream_buffer_4_0 (D = $procmux$3665_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12015 ($dff) from module stream_buffer_4_0 (D = $procmux$3600_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12014 ($dff) from module stream_buffer_4_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12013 ($dff) from module stream_buffer_4_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12038 ($dff) from module accumulator_24_30_3 (D = $procmux$3740_Y, Q = \in_reg, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$12037 ($dff) from module accumulator_24_30_3 (D = $procmux$3758_Y, Q = \out_reg, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14072 ($sdff) from module accumulator_24_30_3 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11982$1192_Y, Q = \out_reg).
Adding SRST signal on $procdff$12036 ($dff) from module accumulator_24_30_3 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11982$1192_Y, Q = \cir_shift_reg_2, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$12034 ($dff) from module accumulator_24_30_3 (D = \cir_shift_reg_1, Q = \cir_shift_reg_0, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$12035 ($dff) from module accumulator_24_30_3 (D = \cir_shift_reg_2, Q = \cir_shift_reg_1, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$12059 ($dff) from module dsp_block_16_8_false (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11733$1181_Y [23:0], Q = \resulta, rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$12060 ($dff) from module dsp_block_16_8_false (D = \ay, Q = \ay_reg, rval = 8'00000000).
Adding SRST signal on $procdff$12061 ($dff) from module dsp_block_16_8_false (D = \by, Q = \by_reg, rval = 8'00000000).
Adding SRST signal on $procdff$12062 ($dff) from module dsp_block_16_8_false (D = \ax, Q = \ax_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12063 ($dff) from module dsp_block_16_8_false (D = \bx, Q = \bx_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12064 ($dff) from module dot_product_16_8_30_2 (D = \i_features_0, Q = \f_pipeline_0_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12065 ($dff) from module dot_product_16_8_30_2 (D = \i_weights_0, Q = \w_pipeline_0_0, rval = 8'00000000).
Adding SRST signal on $procdff$12066 ($dff) from module dot_product_16_8_30_2 (D = \i_features_1, Q = \f_pipeline_1_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12067 ($dff) from module dot_product_16_8_30_2 (D = \i_weights_1, Q = \w_pipeline_1_0, rval = 8'00000000).
Adding SRST signal on $procdff$12069 ($dff) from module processing_element (D = $procmux$4034_Y, Q = \valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14088 ($sdff) from module processing_element (D = \i_valid, Q = \valid_0).
Adding SRST signal on $procdff$12070 ($dff) from module processing_element (D = $procmux$4026_Y, Q = \valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14094 ($sdff) from module processing_element (D = \valid_0, Q = \valid_1).
Adding SRST signal on $procdff$12071 ($dff) from module processing_element (D = $procmux$4018_Y, Q = \valid_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14100 ($sdff) from module processing_element (D = \valid_1, Q = \valid_2).
Adding SRST signal on $procdff$12072 ($dff) from module processing_element (D = $procmux$4010_Y, Q = \valid_3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14106 ($sdff) from module processing_element (D = \valid_2, Q = \valid_3).
Adding SRST signal on $procdff$12073 ($dff) from module processing_element (D = $procmux$4002_Y, Q = \valid_4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14112 ($sdff) from module processing_element (D = \valid_3, Q = \valid_4).
Adding SRST signal on $procdff$12074 ($dff) from module processing_element (D = $procmux$3994_Y, Q = \valid_5, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14118 ($sdff) from module processing_element (D = \valid_4, Q = \valid_5).
Adding SRST signal on $procdff$12075 ($dff) from module processing_element (D = $procmux$3986_Y, Q = \valid_6, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14124 ($sdff) from module processing_element (D = \valid_5, Q = \valid_6).
Adding SRST signal on $procdff$12076 ($dff) from module processing_element (D = $procmux$3978_Y, Q = \valid_7, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14130 ($sdff) from module processing_element (D = \valid_6, Q = \valid_7).
Adding SRST signal on $procdff$12077 ($dff) from module processing_element (D = $procmux$3970_Y, Q = \valid_8, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14136 ($sdff) from module processing_element (D = \valid_7, Q = \valid_8).
Adding SRST signal on $procdff$12078 ($dff) from module processing_element (D = $procmux$3962_Y, Q = \valid_9, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14142 ($sdff) from module processing_element (D = \valid_8, Q = \valid_9).
Adding SRST signal on $procdff$12079 ($dff) from module processing_element (D = $procmux$3954_Y, Q = \valid_10, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14148 ($sdff) from module processing_element (D = \valid_9, Q = \valid_10).
Adding SRST signal on $procdff$12080 ($dff) from module processing_element (D = $procmux$3946_Y, Q = \valid_11, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14154 ($sdff) from module processing_element (D = \valid_10, Q = \valid_11).
Adding EN signal on $procdff$12081 ($dff) from module processing_element (D = $procmux$3938_Y, Q = \base_addr).
Adding SRST signal on $auto$ff.cc:262:slice$14160 ($dffe) from module processing_element (D = $procmux$3935_Y, Q = \base_addr, rval = 11'00000000000).
Adding EN signal on $procdff$12082 ($dff) from module processing_element (D = $procmux$3922_Y, Q = \offset).
Adding SRST signal on $auto$ff.cc:262:slice$14172 ($dffe) from module processing_element (D = $procmux$3919_Y, Q = \offset, rval = 11'00000000000).
Adding EN signal on $procdff$12083 ($dff) from module processing_element (D = $procmux$3906_Y, Q = \L_counter).
Adding SRST signal on $auto$ff.cc:262:slice$14182 ($dffe) from module processing_element (D = $procmux$3903_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $procdff$12084 ($dff) from module processing_element (D = $procmux$3890_Y, Q = \C_counter).
Adding SRST signal on $auto$ff.cc:262:slice$14192 ($dffe) from module processing_element (D = $procmux$3887_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $procdff$12085 ($dff) from module processing_element (D = $procmux$3874_Y, Q = \done).
Adding SRST signal on $auto$ff.cc:262:slice$14204 ($dffe) from module processing_element (D = $procmux$3871_Y, Q = \done, rval = 1'0).
Adding EN signal on $procdff$12086 ($dff) from module processing_element (D = $procmux$3858_Y, Q = \done_1).
Adding SRST signal on $auto$ff.cc:262:slice$14216 ($dffe) from module processing_element (D = $procmux$3855_Y, Q = \done_1, rval = 1'0).
Adding EN signal on $procdff$12087 ($dff) from module processing_element (D = $procmux$3848_Y, Q = \done_2).
Adding SRST signal on $auto$ff.cc:262:slice$14226 ($dffe) from module processing_element (D = $procmux$3845_Y, Q = \done_2, rval = 1'0).
Adding EN signal on $procdff$12088 ($dff) from module processing_element (D = $procmux$3838_Y, Q = \done_3).
Adding SRST signal on $auto$ff.cc:262:slice$14236 ($dffe) from module processing_element (D = $procmux$3835_Y, Q = \done_3, rval = 1'0).
Adding EN signal on $procdff$12089 ($dff) from module processing_element (D = $procmux$3828_Y, Q = \T_counter).
Adding SRST signal on $auto$ff.cc:262:slice$14246 ($dffe) from module processing_element (D = $procmux$3825_Y, Q = \T_counter, rval = 16'0000000000000000).
Adding EN signal on $procdff$12090 ($dff) from module processing_element (D = $procmux$3815_Y, Q = \done_4).
Adding SRST signal on $auto$ff.cc:262:slice$14258 ($dffe) from module processing_element (D = $procmux$3812_Y, Q = \done_4, rval = 1'0).
Adding EN signal on $procdff$12091 ($dff) from module processing_element (D = $procmux$3805_Y, Q = \done_5).
Adding SRST signal on $auto$ff.cc:262:slice$14268 ($dffe) from module processing_element (D = $procmux$3802_Y, Q = \done_5, rval = 1'0).
Adding EN signal on $procdff$12092 ($dff) from module processing_element (D = $procmux$3795_Y, Q = \done_6).
Adding SRST signal on $auto$ff.cc:262:slice$14278 ($dffe) from module processing_element (D = $procmux$3792_Y, Q = \done_6, rval = 1'0).
Adding EN signal on $procdff$12094 ($dff) from module processing_element (D = \i_features_0_0, Q = \if_reg_0_0).
Adding EN signal on $procdff$12095 ($dff) from module processing_element (D = \i_features_1_0, Q = \if_reg_0_1).
Adding EN signal on $procdff$12096 ($dff) from module processing_element (D = \i_features_0_1, Q = \if_reg_1_0).
Adding EN signal on $procdff$12097 ($dff) from module processing_element (D = \i_features_1_1, Q = \if_reg_1_1).
Adding EN signal on $procdff$12098 ($dff) from module processing_element (D = \i_features_0_2, Q = \if_reg_2_0).
Adding EN signal on $procdff$12099 ($dff) from module processing_element (D = \i_features_1_2, Q = \if_reg_2_1).
Adding EN signal on $procdff$12100 ($dff) from module processing_element (D = \i_features_0_3, Q = \if_reg_3_0).
Adding EN signal on $procdff$12101 ($dff) from module processing_element (D = \i_features_1_3, Q = \if_reg_3_1).
Adding EN signal on $procdff$12102 ($dff) from module processing_element (D = \i_features_0_4, Q = \if_reg_4_0).
Adding EN signal on $procdff$12103 ($dff) from module processing_element (D = \i_features_1_4, Q = \if_reg_4_1).
Adding EN signal on $procdff$12104 ($dff) from module processing_element (D = \i_features_0_5, Q = \if_reg_5_0).
Adding EN signal on $procdff$12105 ($dff) from module processing_element (D = \i_features_1_5, Q = \if_reg_5_1).
Adding SRST signal on $procdff$12130 ($dff) from module stream_buffer_5_0 (D = $procmux$4162_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14300 ($sdff) from module stream_buffer_5_0 (D = $procmux$4160_Y, Q = \W_counter).
Adding SRST signal on $procdff$12129 ($dff) from module stream_buffer_5_0 (D = $procmux$4176_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14302 ($sdff) from module stream_buffer_5_0 (D = $procmux$4174_Y, Q = \C_counter).
Adding SRST signal on $procdff$12128 ($dff) from module stream_buffer_5_0 (D = $procmux$4190_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14304 ($sdff) from module stream_buffer_5_0 (D = $procmux$4188_Y, Q = \L_counter).
Adding SRST signal on $procdff$12127 ($dff) from module stream_buffer_5_0 (D = $procmux$4204_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14306 ($sdff) from module stream_buffer_5_0 (D = $procmux$4202_Y, Q = \offset).
Adding SRST signal on $procdff$12126 ($dff) from module stream_buffer_5_0 (D = $procmux$4218_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14308 ($sdff) from module stream_buffer_5_0 (D = $procmux$4216_Y, Q = \base_addr).
Adding SRST signal on $procdff$12125 ($dff) from module stream_buffer_5_0 (D = $procmux$4095_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14310 ($sdff) from module stream_buffer_5_0 (D = $procmux$4093_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12124 ($dff) from module stream_buffer_5_0 (D = $procmux$4109_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14312 ($sdff) from module stream_buffer_5_0 (D = $procmux$4107_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12123 ($dff) from module stream_buffer_5_0 (D = $procmux$4123_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14314 ($sdff) from module stream_buffer_5_0 (D = $procmux$4121_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12122 ($dff) from module stream_buffer_5_0 (D = $procmux$4137_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14316 ($sdff) from module stream_buffer_5_0 (D = $procmux$4135_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12121 ($dff) from module stream_buffer_5_0 (D = $procmux$4151_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14318 ($sdff) from module stream_buffer_5_0 (D = $procmux$4149_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12116 ($dff) from module stream_buffer_5_0 (D = $procmux$4084_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12115 ($dff) from module stream_buffer_5_0 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12114 ($dff) from module stream_buffer_5_0 (D = \valid, Q = \valid_1, rval = 1'0).
Adding SRST signal on $procdff$12150 ($dff) from module stream_buffer_5_1 (D = $procmux$4322_Y, Q = \W_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14323 ($sdff) from module stream_buffer_5_1 (D = $procmux$4320_Y, Q = \W_counter).
Adding SRST signal on $procdff$12149 ($dff) from module stream_buffer_5_1 (D = $procmux$4336_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14325 ($sdff) from module stream_buffer_5_1 (D = $procmux$4334_Y, Q = \C_counter).
Adding SRST signal on $procdff$12148 ($dff) from module stream_buffer_5_1 (D = $procmux$4350_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14327 ($sdff) from module stream_buffer_5_1 (D = $procmux$4348_Y, Q = \L_counter).
Adding SRST signal on $procdff$12147 ($dff) from module stream_buffer_5_1 (D = $procmux$4364_Y, Q = \offset, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14329 ($sdff) from module stream_buffer_5_1 (D = $procmux$4362_Y, Q = \offset).
Adding SRST signal on $procdff$12146 ($dff) from module stream_buffer_5_1 (D = $procmux$4378_Y, Q = \base_addr, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14331 ($sdff) from module stream_buffer_5_1 (D = $procmux$4376_Y, Q = \base_addr).
Adding SRST signal on $procdff$12145 ($dff) from module stream_buffer_5_1 (D = $procmux$4255_Y, Q = \W_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14333 ($sdff) from module stream_buffer_5_1 (D = $procmux$4253_Y, Q = \W_counter_b1).
Adding SRST signal on $procdff$12144 ($dff) from module stream_buffer_5_1 (D = $procmux$4269_Y, Q = \C_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14335 ($sdff) from module stream_buffer_5_1 (D = $procmux$4267_Y, Q = \C_counter_b1).
Adding SRST signal on $procdff$12143 ($dff) from module stream_buffer_5_1 (D = $procmux$4283_Y, Q = \L_counter_b1, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14337 ($sdff) from module stream_buffer_5_1 (D = $procmux$4281_Y, Q = \L_counter_b1).
Adding SRST signal on $procdff$12142 ($dff) from module stream_buffer_5_1 (D = $procmux$4297_Y, Q = \offset_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14339 ($sdff) from module stream_buffer_5_1 (D = $procmux$4295_Y, Q = \offset_b1).
Adding SRST signal on $procdff$12141 ($dff) from module stream_buffer_5_1 (D = $procmux$4311_Y, Q = \base_addr_b1, rval = 15'000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$14341 ($sdff) from module stream_buffer_5_1 (D = $procmux$4309_Y, Q = \base_addr_b1).
Adding SRST signal on $procdff$12136 ($dff) from module stream_buffer_5_1 (D = $procmux$4244_Y, Q = \done, rval = 1'0).
Adding SRST signal on $procdff$12135 ($dff) from module stream_buffer_5_1 (D = \valid_1, Q = \valid_2, rval = 1'0).
Adding SRST signal on $procdff$12134 ($dff) from module stream_buffer_5_1 (D = \valid, Q = \valid_1, rval = 1'0).
Adding EN signal on $procdff$12162 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_0, Q = \output_buffer_0_5).
Adding EN signal on $procdff$12174 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_1, Q = \output_buffer_1_5).
Adding EN signal on $procdff$12186 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_2, Q = \output_buffer_2_5).
Adding EN signal on $procdff$12198 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_3, Q = \output_buffer_3_5).
Adding EN signal on $procdff$12210 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_4, Q = \output_buffer_4_5).
Adding EN signal on $procdff$12211 ($dff) from module winograd_transform_0 (D = \i_result_0_0, Q = \input_buffer_5_0).
Adding EN signal on $procdff$12213 ($dff) from module winograd_transform_0 (D = \i_result_1_0, Q = \input_buffer_5_1).
Adding EN signal on $procdff$12215 ($dff) from module winograd_transform_0 (D = \i_result_2_0, Q = \input_buffer_5_2).
Adding EN signal on $procdff$12217 ($dff) from module winograd_transform_0 (D = \i_result_3_0, Q = \input_buffer_5_3).
Adding EN signal on $procdff$12219 ($dff) from module winograd_transform_0 (D = \i_result_4_0, Q = \input_buffer_5_4).
Adding EN signal on $procdff$12221 ($dff) from module winograd_transform_0 (D = \i_result_5_0, Q = \input_buffer_5_5).
Adding EN signal on $procdff$12222 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_5, Q = \output_buffer_5_5).
Adding SRST signal on $procdff$12223 ($dff) from module winograd_transform_0 (D = $procmux$4474_Y, Q = \calculate, rval = 1'0).
Adding SRST signal on $procdff$12240 ($dff) from module winograd_transform_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:9265$737_Y, Q = \input_buffer_count, rval = 3'000).
Adding SRST signal on $procdff$12313 ($dff) from module winograd_dsp_16 (D = { $procmux$4582_Y [2] $procmux$4582_Y [0] }, Q = { \coefa [2] \coefa [0] }, rval = 2'00).
Adding SRST signal on $procdff$12313 ($dff) from module winograd_dsp_16 (D = { $procmux$4579_Y [15:3] $procmux$4579_Y [1] }, Q = { \coefa [15:3] \coefa [1] }, rval = 14'00000000000000).
Adding SRST signal on $procdff$12314 ($dff) from module winograd_dsp_16 (D = { $procmux$4555_Y [2] $procmux$4555_Y [0] }, Q = { \coefb [2] \coefb [0] }, rval = 2'00).
Adding SRST signal on $procdff$12314 ($dff) from module winograd_dsp_16 (D = { $procmux$4552_Y [15:3] $procmux$4552_Y [1] }, Q = { \coefb [15:3] \coefb [1] }, rval = 14'00000000000000).
Adding SRST signal on $procdff$12315 ($dff) from module winograd_dsp_16 (D = \ay, Q = \ay_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12316 ($dff) from module winograd_dsp_16 (D = \by, Q = \by_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12317 ($dff) from module winograd_dsp_16 (D = $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8954$733_Y, Q = \resa_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12318 ($dff) from module winograd_dsp_16 (D = $mul$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:8955$734_Y, Q = \resb_reg, rval = 16'0000000000000000).
Adding EN signal on $procdff$12345 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_0, Q = \output_buffer_0_5).
Adding EN signal on $procdff$12357 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_1, Q = \output_buffer_1_5).
Adding EN signal on $procdff$12369 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_2, Q = \output_buffer_2_5).
Adding EN signal on $procdff$12381 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_3, Q = \output_buffer_3_5).
Adding EN signal on $procdff$12393 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_4, Q = \output_buffer_4_5).
Adding EN signal on $procdff$12394 ($dff) from module winograd_transform_1 (D = \i_result_0_1, Q = \input_buffer_5_0).
Adding EN signal on $procdff$12396 ($dff) from module winograd_transform_1 (D = \i_result_1_1, Q = \input_buffer_5_1).
Adding EN signal on $procdff$12398 ($dff) from module winograd_transform_1 (D = \i_result_2_1, Q = \input_buffer_5_2).
Adding EN signal on $procdff$12400 ($dff) from module winograd_transform_1 (D = \i_result_3_1, Q = \input_buffer_5_3).
Adding EN signal on $procdff$12402 ($dff) from module winograd_transform_1 (D = \i_result_4_1, Q = \input_buffer_5_4).
Adding EN signal on $procdff$12404 ($dff) from module winograd_transform_1 (D = \i_result_5_1, Q = \input_buffer_5_5).
Adding EN signal on $procdff$12405 ($dff) from module winograd_transform_1 (D = \rslt_buffer_5_5, Q = \output_buffer_5_5).
Adding SRST signal on $procdff$12406 ($dff) from module winograd_transform_1 (D = $procmux$4678_Y, Q = \calculate, rval = 1'0).
Adding SRST signal on $procdff$12423 ($dff) from module winograd_transform_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:7257$393_Y, Q = \input_buffer_count, rval = 3'000).
Adding EN signal on $procdff$12535 ($dff) from module inverse_winograd_10 (D = $procmux$4815_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12536 ($dff) from module inverse_winograd_10 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12537 ($dff) from module inverse_winograd_10 (D = $procmux$4795_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12538 ($dff) from module inverse_winograd_10 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12539 ($dff) from module inverse_winograd_10 (D = $procmux$4775_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12540 ($dff) from module inverse_winograd_10 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12541 ($dff) from module inverse_winograd_10 (D = $procmux$4752_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14420 ($sdff) from module inverse_winograd_10 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12542 ($dff) from module inverse_winograd_10 (D = $procmux$4742_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14426 ($sdff) from module inverse_winograd_10 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6811$375_Y, Q = \serialize_count).
Adding EN signal on $procdff$12497 ($dff) from module inverse_winograd_10 (D = $procmux$5260_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12498 ($dff) from module inverse_winograd_10 (D = $procmux$5250_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12499 ($dff) from module inverse_winograd_10 (D = $procmux$5236_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12500 ($dff) from module inverse_winograd_10 (D = $procmux$5226_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12501 ($dff) from module inverse_winograd_10 (D = $procmux$5212_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12502 ($dff) from module inverse_winograd_10 (D = $procmux$5202_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12503 ($dff) from module inverse_winograd_10 (D = $procmux$5188_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12504 ($dff) from module inverse_winograd_10 (D = $procmux$5178_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12505 ($dff) from module inverse_winograd_10 (D = $procmux$5164_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12506 ($dff) from module inverse_winograd_10 (D = $procmux$5154_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12507 ($dff) from module inverse_winograd_10 (D = $procmux$5140_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12508 ($dff) from module inverse_winograd_10 (D = $procmux$5127_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12509 ($dff) from module inverse_winograd_10 (D = $procmux$5117_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12510 ($dff) from module inverse_winograd_10 (D = $procmux$5103_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12511 ($dff) from module inverse_winograd_10 (D = $procmux$5093_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12512 ($dff) from module inverse_winograd_10 (D = $procmux$5079_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12513 ($dff) from module inverse_winograd_10 (D = $procmux$5069_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12514 ($dff) from module inverse_winograd_10 (D = $procmux$5055_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12515 ($dff) from module inverse_winograd_10 (D = $procmux$5045_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12516 ($dff) from module inverse_winograd_10 (D = $procmux$5031_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12517 ($dff) from module inverse_winograd_10 (D = $procmux$5021_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12518 ($dff) from module inverse_winograd_10 (D = $procmux$5007_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12519 ($dff) from module inverse_winograd_10 (D = $procmux$4994_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12520 ($dff) from module inverse_winograd_10 (D = $procmux$4984_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12521 ($dff) from module inverse_winograd_10 (D = $procmux$4970_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12522 ($dff) from module inverse_winograd_10 (D = $procmux$4960_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12523 ($dff) from module inverse_winograd_10 (D = $procmux$4946_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12524 ($dff) from module inverse_winograd_10 (D = $procmux$4936_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12525 ($dff) from module inverse_winograd_10 (D = $procmux$4922_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12526 ($dff) from module inverse_winograd_10 (D = $procmux$4912_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12527 ($dff) from module inverse_winograd_10 (D = $procmux$4898_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12528 ($dff) from module inverse_winograd_10 (D = $procmux$4888_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12529 ($dff) from module inverse_winograd_10 (D = $procmux$4874_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12530 ($dff) from module inverse_winograd_10 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12531 ($dff) from module inverse_winograd_10 (D = $procmux$4855_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12532 ($dff) from module inverse_winograd_10 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12533 ($dff) from module inverse_winograd_10 (D = $procmux$4835_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12534 ($dff) from module inverse_winograd_10 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12607 ($dff) from module inverse_winograd_11 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12608 ($dff) from module inverse_winograd_11 (D = $procmux$5440_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12609 ($dff) from module inverse_winograd_11 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12610 ($dff) from module inverse_winograd_11 (D = $procmux$5420_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12611 ($dff) from module inverse_winograd_11 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12612 ($dff) from module inverse_winograd_11 (D = $procmux$5400_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12613 ($dff) from module inverse_winograd_11 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12614 ($dff) from module inverse_winograd_11 (D = $procmux$5380_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12615 ($dff) from module inverse_winograd_11 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12616 ($dff) from module inverse_winograd_11 (D = $procmux$5360_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12617 ($dff) from module inverse_winograd_11 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12618 ($dff) from module inverse_winograd_11 (D = $procmux$5337_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$14759 ($sdff) from module inverse_winograd_11 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12619 ($dff) from module inverse_winograd_11 (D = $procmux$5327_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$14765 ($sdff) from module inverse_winograd_11 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6412$344_Y, Q = \serialize_count).
Adding EN signal on $procdff$12574 ($dff) from module inverse_winograd_11 (D = $procmux$5845_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12575 ($dff) from module inverse_winograd_11 (D = $procmux$5835_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12576 ($dff) from module inverse_winograd_11 (D = $procmux$5821_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12577 ($dff) from module inverse_winograd_11 (D = $procmux$5811_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12578 ($dff) from module inverse_winograd_11 (D = $procmux$5797_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12579 ($dff) from module inverse_winograd_11 (D = $procmux$5787_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12580 ($dff) from module inverse_winograd_11 (D = $procmux$5773_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12581 ($dff) from module inverse_winograd_11 (D = $procmux$5763_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12582 ($dff) from module inverse_winograd_11 (D = $procmux$5749_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12583 ($dff) from module inverse_winograd_11 (D = $procmux$5739_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12584 ($dff) from module inverse_winograd_11 (D = $procmux$5725_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12585 ($dff) from module inverse_winograd_11 (D = $procmux$5712_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12586 ($dff) from module inverse_winograd_11 (D = $procmux$5702_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12587 ($dff) from module inverse_winograd_11 (D = $procmux$5688_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12588 ($dff) from module inverse_winograd_11 (D = $procmux$5678_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12589 ($dff) from module inverse_winograd_11 (D = $procmux$5664_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12590 ($dff) from module inverse_winograd_11 (D = $procmux$5654_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12591 ($dff) from module inverse_winograd_11 (D = $procmux$5640_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12592 ($dff) from module inverse_winograd_11 (D = $procmux$5630_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12593 ($dff) from module inverse_winograd_11 (D = $procmux$5616_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12594 ($dff) from module inverse_winograd_11 (D = $procmux$5606_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12595 ($dff) from module inverse_winograd_11 (D = $procmux$5592_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12596 ($dff) from module inverse_winograd_11 (D = $procmux$5579_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12597 ($dff) from module inverse_winograd_11 (D = $procmux$5569_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12598 ($dff) from module inverse_winograd_11 (D = $procmux$5555_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12599 ($dff) from module inverse_winograd_11 (D = $procmux$5545_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12600 ($dff) from module inverse_winograd_11 (D = $procmux$5531_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12601 ($dff) from module inverse_winograd_11 (D = $procmux$5521_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12602 ($dff) from module inverse_winograd_11 (D = $procmux$5507_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12603 ($dff) from module inverse_winograd_11 (D = $procmux$5497_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12604 ($dff) from module inverse_winograd_11 (D = $procmux$5483_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12605 ($dff) from module inverse_winograd_11 (D = $procmux$5473_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12606 ($dff) from module inverse_winograd_11 (D = $procmux$5459_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12646 ($dff) from module inverse_winograd_8 (D = $procmux$6430_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12647 ($dff) from module inverse_winograd_8 (D = $procmux$6420_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12648 ($dff) from module inverse_winograd_8 (D = $procmux$6406_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12649 ($dff) from module inverse_winograd_8 (D = $procmux$6396_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12650 ($dff) from module inverse_winograd_8 (D = $procmux$6382_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12651 ($dff) from module inverse_winograd_8 (D = $procmux$6372_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12652 ($dff) from module inverse_winograd_8 (D = $procmux$6358_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12653 ($dff) from module inverse_winograd_8 (D = $procmux$6348_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12654 ($dff) from module inverse_winograd_8 (D = $procmux$6334_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12655 ($dff) from module inverse_winograd_8 (D = $procmux$6324_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12656 ($dff) from module inverse_winograd_8 (D = $procmux$6310_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12657 ($dff) from module inverse_winograd_8 (D = $procmux$6297_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12658 ($dff) from module inverse_winograd_8 (D = $procmux$6287_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12659 ($dff) from module inverse_winograd_8 (D = $procmux$6273_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12660 ($dff) from module inverse_winograd_8 (D = $procmux$6263_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12661 ($dff) from module inverse_winograd_8 (D = $procmux$6249_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12662 ($dff) from module inverse_winograd_8 (D = $procmux$6239_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12663 ($dff) from module inverse_winograd_8 (D = $procmux$6225_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12664 ($dff) from module inverse_winograd_8 (D = $procmux$6215_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12665 ($dff) from module inverse_winograd_8 (D = $procmux$6201_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12666 ($dff) from module inverse_winograd_8 (D = $procmux$6191_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12667 ($dff) from module inverse_winograd_8 (D = $procmux$6177_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12668 ($dff) from module inverse_winograd_8 (D = $procmux$6164_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12669 ($dff) from module inverse_winograd_8 (D = $procmux$6154_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12670 ($dff) from module inverse_winograd_8 (D = $procmux$6140_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12671 ($dff) from module inverse_winograd_8 (D = $procmux$6130_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12672 ($dff) from module inverse_winograd_8 (D = $procmux$6116_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12673 ($dff) from module inverse_winograd_8 (D = $procmux$6106_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12674 ($dff) from module inverse_winograd_8 (D = $procmux$6092_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12675 ($dff) from module inverse_winograd_8 (D = $procmux$6082_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12676 ($dff) from module inverse_winograd_8 (D = $procmux$6068_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12677 ($dff) from module inverse_winograd_8 (D = $procmux$6058_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12678 ($dff) from module inverse_winograd_8 (D = $procmux$6044_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12679 ($dff) from module inverse_winograd_8 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12680 ($dff) from module inverse_winograd_8 (D = $procmux$6025_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12681 ($dff) from module inverse_winograd_8 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12682 ($dff) from module inverse_winograd_8 (D = $procmux$6005_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12683 ($dff) from module inverse_winograd_8 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12684 ($dff) from module inverse_winograd_8 (D = $procmux$5985_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12685 ($dff) from module inverse_winograd_8 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12686 ($dff) from module inverse_winograd_8 (D = $procmux$5965_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12687 ($dff) from module inverse_winograd_8 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12688 ($dff) from module inverse_winograd_8 (D = $procmux$5945_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12689 ($dff) from module inverse_winograd_8 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12690 ($dff) from module inverse_winograd_8 (D = $procmux$5922_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$15314 ($sdff) from module inverse_winograd_8 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12691 ($dff) from module inverse_winograd_8 (D = $procmux$5912_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$15320 ($sdff) from module inverse_winograd_8 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:6023$313_Y, Q = \serialize_count).
Adding EN signal on $procdff$12776 ($dff) from module inverse_winograd_9 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12777 ($dff) from module inverse_winograd_9 (D = $procmux$6507_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$15333 ($sdff) from module inverse_winograd_9 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12778 ($dff) from module inverse_winograd_9 (D = $procmux$6497_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$15339 ($sdff) from module inverse_winograd_9 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5604$282_Y, Q = \serialize_count).
Adding EN signal on $procdff$12733 ($dff) from module inverse_winograd_9 (D = $procmux$7015_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12734 ($dff) from module inverse_winograd_9 (D = $procmux$7005_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12735 ($dff) from module inverse_winograd_9 (D = $procmux$6991_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12736 ($dff) from module inverse_winograd_9 (D = $procmux$6981_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12737 ($dff) from module inverse_winograd_9 (D = $procmux$6967_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12738 ($dff) from module inverse_winograd_9 (D = $procmux$6957_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12739 ($dff) from module inverse_winograd_9 (D = $procmux$6943_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12740 ($dff) from module inverse_winograd_9 (D = $procmux$6933_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12741 ($dff) from module inverse_winograd_9 (D = $procmux$6919_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12742 ($dff) from module inverse_winograd_9 (D = $procmux$6909_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12743 ($dff) from module inverse_winograd_9 (D = $procmux$6895_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12744 ($dff) from module inverse_winograd_9 (D = $procmux$6882_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12745 ($dff) from module inverse_winograd_9 (D = $procmux$6872_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12746 ($dff) from module inverse_winograd_9 (D = $procmux$6858_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12747 ($dff) from module inverse_winograd_9 (D = $procmux$6848_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12748 ($dff) from module inverse_winograd_9 (D = $procmux$6834_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12749 ($dff) from module inverse_winograd_9 (D = $procmux$6824_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12750 ($dff) from module inverse_winograd_9 (D = $procmux$6810_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12751 ($dff) from module inverse_winograd_9 (D = $procmux$6800_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12752 ($dff) from module inverse_winograd_9 (D = $procmux$6786_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12753 ($dff) from module inverse_winograd_9 (D = $procmux$6776_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12754 ($dff) from module inverse_winograd_9 (D = $procmux$6762_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12755 ($dff) from module inverse_winograd_9 (D = $procmux$6749_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12756 ($dff) from module inverse_winograd_9 (D = $procmux$6739_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12757 ($dff) from module inverse_winograd_9 (D = $procmux$6725_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12758 ($dff) from module inverse_winograd_9 (D = $procmux$6715_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12759 ($dff) from module inverse_winograd_9 (D = $procmux$6701_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12760 ($dff) from module inverse_winograd_9 (D = $procmux$6691_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12761 ($dff) from module inverse_winograd_9 (D = $procmux$6677_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12762 ($dff) from module inverse_winograd_9 (D = $procmux$6667_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12763 ($dff) from module inverse_winograd_9 (D = $procmux$6653_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12764 ($dff) from module inverse_winograd_9 (D = $procmux$6643_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12765 ($dff) from module inverse_winograd_9 (D = $procmux$6629_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12766 ($dff) from module inverse_winograd_9 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12767 ($dff) from module inverse_winograd_9 (D = $procmux$6610_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12768 ($dff) from module inverse_winograd_9 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12769 ($dff) from module inverse_winograd_9 (D = $procmux$6590_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12770 ($dff) from module inverse_winograd_9 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12771 ($dff) from module inverse_winograd_9 (D = $procmux$6570_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12772 ($dff) from module inverse_winograd_9 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12773 ($dff) from module inverse_winograd_9 (D = $procmux$6550_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12774 ($dff) from module inverse_winograd_9 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12775 ($dff) from module inverse_winograd_9 (D = $procmux$6530_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12815 ($dff) from module inverse_winograd_6 (D = $procmux$7600_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12816 ($dff) from module inverse_winograd_6 (D = $procmux$7590_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12817 ($dff) from module inverse_winograd_6 (D = $procmux$7576_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12818 ($dff) from module inverse_winograd_6 (D = $procmux$7566_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12819 ($dff) from module inverse_winograd_6 (D = $procmux$7552_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12820 ($dff) from module inverse_winograd_6 (D = $procmux$7542_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12821 ($dff) from module inverse_winograd_6 (D = $procmux$7528_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12822 ($dff) from module inverse_winograd_6 (D = $procmux$7518_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12823 ($dff) from module inverse_winograd_6 (D = $procmux$7504_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12824 ($dff) from module inverse_winograd_6 (D = $procmux$7494_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12825 ($dff) from module inverse_winograd_6 (D = $procmux$7480_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12826 ($dff) from module inverse_winograd_6 (D = $procmux$7467_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12827 ($dff) from module inverse_winograd_6 (D = $procmux$7457_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12828 ($dff) from module inverse_winograd_6 (D = $procmux$7443_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12829 ($dff) from module inverse_winograd_6 (D = $procmux$7433_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12830 ($dff) from module inverse_winograd_6 (D = $procmux$7419_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12831 ($dff) from module inverse_winograd_6 (D = $procmux$7409_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12832 ($dff) from module inverse_winograd_6 (D = $procmux$7395_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12833 ($dff) from module inverse_winograd_6 (D = $procmux$7385_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12834 ($dff) from module inverse_winograd_6 (D = $procmux$7371_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12835 ($dff) from module inverse_winograd_6 (D = $procmux$7361_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12836 ($dff) from module inverse_winograd_6 (D = $procmux$7347_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12837 ($dff) from module inverse_winograd_6 (D = $procmux$7334_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12838 ($dff) from module inverse_winograd_6 (D = $procmux$7324_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12839 ($dff) from module inverse_winograd_6 (D = $procmux$7310_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12840 ($dff) from module inverse_winograd_6 (D = $procmux$7300_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12841 ($dff) from module inverse_winograd_6 (D = $procmux$7286_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12842 ($dff) from module inverse_winograd_6 (D = $procmux$7276_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12843 ($dff) from module inverse_winograd_6 (D = $procmux$7262_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12844 ($dff) from module inverse_winograd_6 (D = $procmux$7252_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12845 ($dff) from module inverse_winograd_6 (D = $procmux$7238_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12846 ($dff) from module inverse_winograd_6 (D = $procmux$7228_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12847 ($dff) from module inverse_winograd_6 (D = $procmux$7214_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12848 ($dff) from module inverse_winograd_6 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12849 ($dff) from module inverse_winograd_6 (D = $procmux$7195_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12850 ($dff) from module inverse_winograd_6 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12851 ($dff) from module inverse_winograd_6 (D = $procmux$7175_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12852 ($dff) from module inverse_winograd_6 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12853 ($dff) from module inverse_winograd_6 (D = $procmux$7155_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12854 ($dff) from module inverse_winograd_6 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12855 ($dff) from module inverse_winograd_6 (D = $procmux$7135_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12856 ($dff) from module inverse_winograd_6 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12857 ($dff) from module inverse_winograd_6 (D = $procmux$7115_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12858 ($dff) from module inverse_winograd_6 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12859 ($dff) from module inverse_winograd_6 (D = $procmux$7092_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$15938 ($sdff) from module inverse_winograd_6 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12860 ($dff) from module inverse_winograd_6 (D = $procmux$7082_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$15944 ($sdff) from module inverse_winograd_6 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:5195$251_Y, Q = \serialize_count).
Adding EN signal on $procdff$12912 ($dff) from module inverse_winograd_7 (D = $procmux$8185_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$12913 ($dff) from module inverse_winograd_7 (D = $procmux$8175_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$12914 ($dff) from module inverse_winograd_7 (D = $procmux$8161_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$12915 ($dff) from module inverse_winograd_7 (D = $procmux$8151_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$12916 ($dff) from module inverse_winograd_7 (D = $procmux$8137_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$12917 ($dff) from module inverse_winograd_7 (D = $procmux$8127_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$12918 ($dff) from module inverse_winograd_7 (D = $procmux$8113_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$12919 ($dff) from module inverse_winograd_7 (D = $procmux$8103_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$12920 ($dff) from module inverse_winograd_7 (D = $procmux$8089_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$12921 ($dff) from module inverse_winograd_7 (D = $procmux$8079_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$12922 ($dff) from module inverse_winograd_7 (D = $procmux$8065_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$12923 ($dff) from module inverse_winograd_7 (D = $procmux$8052_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$12924 ($dff) from module inverse_winograd_7 (D = $procmux$8042_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$12925 ($dff) from module inverse_winograd_7 (D = $procmux$8028_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$12926 ($dff) from module inverse_winograd_7 (D = $procmux$8018_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$12927 ($dff) from module inverse_winograd_7 (D = $procmux$8004_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$12928 ($dff) from module inverse_winograd_7 (D = $procmux$7994_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$12929 ($dff) from module inverse_winograd_7 (D = $procmux$7980_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$12930 ($dff) from module inverse_winograd_7 (D = $procmux$7970_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$12931 ($dff) from module inverse_winograd_7 (D = $procmux$7956_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$12932 ($dff) from module inverse_winograd_7 (D = $procmux$7946_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$12933 ($dff) from module inverse_winograd_7 (D = $procmux$7932_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$12934 ($dff) from module inverse_winograd_7 (D = $procmux$7919_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$12935 ($dff) from module inverse_winograd_7 (D = $procmux$7909_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$12936 ($dff) from module inverse_winograd_7 (D = $procmux$7895_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$12937 ($dff) from module inverse_winograd_7 (D = $procmux$7885_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$12938 ($dff) from module inverse_winograd_7 (D = $procmux$7871_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$12939 ($dff) from module inverse_winograd_7 (D = $procmux$7861_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$12940 ($dff) from module inverse_winograd_7 (D = $procmux$7847_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$12941 ($dff) from module inverse_winograd_7 (D = $procmux$7837_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$12942 ($dff) from module inverse_winograd_7 (D = $procmux$7823_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$12943 ($dff) from module inverse_winograd_7 (D = $procmux$7813_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$12944 ($dff) from module inverse_winograd_7 (D = $procmux$7799_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$12945 ($dff) from module inverse_winograd_7 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$12946 ($dff) from module inverse_winograd_7 (D = $procmux$7780_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$12947 ($dff) from module inverse_winograd_7 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$12948 ($dff) from module inverse_winograd_7 (D = $procmux$7760_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$12949 ($dff) from module inverse_winograd_7 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$12950 ($dff) from module inverse_winograd_7 (D = $procmux$7740_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$12951 ($dff) from module inverse_winograd_7 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$12952 ($dff) from module inverse_winograd_7 (D = $procmux$7720_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$12953 ($dff) from module inverse_winograd_7 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$12954 ($dff) from module inverse_winograd_7 (D = $procmux$7700_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$12955 ($dff) from module inverse_winograd_7 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$12956 ($dff) from module inverse_winograd_7 (D = $procmux$7677_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$16250 ($sdff) from module inverse_winograd_7 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$12957 ($dff) from module inverse_winograd_7 (D = $procmux$7667_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$16256 ($sdff) from module inverse_winograd_7 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4756$220_Y, Q = \serialize_count).
Adding EN signal on $procdff$13004 ($dff) from module inverse_winograd_4 (D = $procmux$8770_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13005 ($dff) from module inverse_winograd_4 (D = $procmux$8760_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13006 ($dff) from module inverse_winograd_4 (D = $procmux$8746_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13007 ($dff) from module inverse_winograd_4 (D = $procmux$8736_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13008 ($dff) from module inverse_winograd_4 (D = $procmux$8722_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13009 ($dff) from module inverse_winograd_4 (D = $procmux$8712_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13010 ($dff) from module inverse_winograd_4 (D = $procmux$8698_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13011 ($dff) from module inverse_winograd_4 (D = $procmux$8688_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13012 ($dff) from module inverse_winograd_4 (D = $procmux$8674_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13013 ($dff) from module inverse_winograd_4 (D = $procmux$8664_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13014 ($dff) from module inverse_winograd_4 (D = $procmux$8650_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13015 ($dff) from module inverse_winograd_4 (D = $procmux$8637_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13016 ($dff) from module inverse_winograd_4 (D = $procmux$8627_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13017 ($dff) from module inverse_winograd_4 (D = $procmux$8613_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13018 ($dff) from module inverse_winograd_4 (D = $procmux$8603_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13019 ($dff) from module inverse_winograd_4 (D = $procmux$8589_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13020 ($dff) from module inverse_winograd_4 (D = $procmux$8579_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13021 ($dff) from module inverse_winograd_4 (D = $procmux$8565_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13022 ($dff) from module inverse_winograd_4 (D = $procmux$8555_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13023 ($dff) from module inverse_winograd_4 (D = $procmux$8541_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13024 ($dff) from module inverse_winograd_4 (D = $procmux$8531_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13025 ($dff) from module inverse_winograd_4 (D = $procmux$8517_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13026 ($dff) from module inverse_winograd_4 (D = $procmux$8504_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13027 ($dff) from module inverse_winograd_4 (D = $procmux$8494_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13028 ($dff) from module inverse_winograd_4 (D = $procmux$8480_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13029 ($dff) from module inverse_winograd_4 (D = $procmux$8470_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13030 ($dff) from module inverse_winograd_4 (D = $procmux$8456_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13031 ($dff) from module inverse_winograd_4 (D = $procmux$8446_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13032 ($dff) from module inverse_winograd_4 (D = $procmux$8432_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13033 ($dff) from module inverse_winograd_4 (D = $procmux$8422_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13034 ($dff) from module inverse_winograd_4 (D = $procmux$8408_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13035 ($dff) from module inverse_winograd_4 (D = $procmux$8398_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13036 ($dff) from module inverse_winograd_4 (D = $procmux$8384_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13037 ($dff) from module inverse_winograd_4 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13038 ($dff) from module inverse_winograd_4 (D = $procmux$8365_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13039 ($dff) from module inverse_winograd_4 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13040 ($dff) from module inverse_winograd_4 (D = $procmux$8345_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13041 ($dff) from module inverse_winograd_4 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13042 ($dff) from module inverse_winograd_4 (D = $procmux$8325_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13043 ($dff) from module inverse_winograd_4 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13044 ($dff) from module inverse_winograd_4 (D = $procmux$8305_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13045 ($dff) from module inverse_winograd_4 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13046 ($dff) from module inverse_winograd_4 (D = $procmux$8285_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13047 ($dff) from module inverse_winograd_4 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13048 ($dff) from module inverse_winograd_4 (D = $procmux$8262_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$16562 ($sdff) from module inverse_winograd_4 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13049 ($dff) from module inverse_winograd_4 (D = $procmux$8252_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$16568 ($sdff) from module inverse_winograd_4 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:4327$189_Y, Q = \serialize_count).
Adding EN signal on $procdff$13111 ($dff) from module inverse_winograd_5 (D = $procmux$9355_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13112 ($dff) from module inverse_winograd_5 (D = $procmux$9345_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13113 ($dff) from module inverse_winograd_5 (D = $procmux$9331_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13114 ($dff) from module inverse_winograd_5 (D = $procmux$9321_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13115 ($dff) from module inverse_winograd_5 (D = $procmux$9307_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13116 ($dff) from module inverse_winograd_5 (D = $procmux$9297_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13117 ($dff) from module inverse_winograd_5 (D = $procmux$9283_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13118 ($dff) from module inverse_winograd_5 (D = $procmux$9273_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13119 ($dff) from module inverse_winograd_5 (D = $procmux$9259_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13120 ($dff) from module inverse_winograd_5 (D = $procmux$9249_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13121 ($dff) from module inverse_winograd_5 (D = $procmux$9235_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13122 ($dff) from module inverse_winograd_5 (D = $procmux$9222_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13123 ($dff) from module inverse_winograd_5 (D = $procmux$9212_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13124 ($dff) from module inverse_winograd_5 (D = $procmux$9198_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13125 ($dff) from module inverse_winograd_5 (D = $procmux$9188_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13126 ($dff) from module inverse_winograd_5 (D = $procmux$9174_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13127 ($dff) from module inverse_winograd_5 (D = $procmux$9164_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13128 ($dff) from module inverse_winograd_5 (D = $procmux$9150_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13129 ($dff) from module inverse_winograd_5 (D = $procmux$9140_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13130 ($dff) from module inverse_winograd_5 (D = $procmux$9126_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13131 ($dff) from module inverse_winograd_5 (D = $procmux$9116_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13132 ($dff) from module inverse_winograd_5 (D = $procmux$9102_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13133 ($dff) from module inverse_winograd_5 (D = $procmux$9089_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13134 ($dff) from module inverse_winograd_5 (D = $procmux$9079_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13135 ($dff) from module inverse_winograd_5 (D = $procmux$9065_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13136 ($dff) from module inverse_winograd_5 (D = $procmux$9055_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13137 ($dff) from module inverse_winograd_5 (D = $procmux$9041_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13138 ($dff) from module inverse_winograd_5 (D = $procmux$9031_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13139 ($dff) from module inverse_winograd_5 (D = $procmux$9017_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13140 ($dff) from module inverse_winograd_5 (D = $procmux$9007_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13141 ($dff) from module inverse_winograd_5 (D = $procmux$8993_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13142 ($dff) from module inverse_winograd_5 (D = $procmux$8983_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13143 ($dff) from module inverse_winograd_5 (D = $procmux$8969_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13144 ($dff) from module inverse_winograd_5 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13145 ($dff) from module inverse_winograd_5 (D = $procmux$8950_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13146 ($dff) from module inverse_winograd_5 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13147 ($dff) from module inverse_winograd_5 (D = $procmux$8930_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13148 ($dff) from module inverse_winograd_5 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13149 ($dff) from module inverse_winograd_5 (D = $procmux$8910_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13150 ($dff) from module inverse_winograd_5 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13151 ($dff) from module inverse_winograd_5 (D = $procmux$8890_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13152 ($dff) from module inverse_winograd_5 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13153 ($dff) from module inverse_winograd_5 (D = $procmux$8870_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13154 ($dff) from module inverse_winograd_5 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13155 ($dff) from module inverse_winograd_5 (D = $procmux$8847_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$16874 ($sdff) from module inverse_winograd_5 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13156 ($dff) from module inverse_winograd_5 (D = $procmux$8837_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$16880 ($sdff) from module inverse_winograd_5 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3868$158_Y, Q = \serialize_count).
Adding EN signal on $procdff$13213 ($dff) from module inverse_winograd_2 (D = $procmux$9940_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13214 ($dff) from module inverse_winograd_2 (D = $procmux$9930_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13215 ($dff) from module inverse_winograd_2 (D = $procmux$9916_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13216 ($dff) from module inverse_winograd_2 (D = $procmux$9906_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13217 ($dff) from module inverse_winograd_2 (D = $procmux$9892_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13218 ($dff) from module inverse_winograd_2 (D = $procmux$9882_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13219 ($dff) from module inverse_winograd_2 (D = $procmux$9868_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13220 ($dff) from module inverse_winograd_2 (D = $procmux$9858_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13221 ($dff) from module inverse_winograd_2 (D = $procmux$9844_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13222 ($dff) from module inverse_winograd_2 (D = $procmux$9834_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13223 ($dff) from module inverse_winograd_2 (D = $procmux$9820_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13224 ($dff) from module inverse_winograd_2 (D = $procmux$9807_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13225 ($dff) from module inverse_winograd_2 (D = $procmux$9797_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13226 ($dff) from module inverse_winograd_2 (D = $procmux$9783_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13227 ($dff) from module inverse_winograd_2 (D = $procmux$9773_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13228 ($dff) from module inverse_winograd_2 (D = $procmux$9759_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13229 ($dff) from module inverse_winograd_2 (D = $procmux$9749_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13230 ($dff) from module inverse_winograd_2 (D = $procmux$9735_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13231 ($dff) from module inverse_winograd_2 (D = $procmux$9725_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13232 ($dff) from module inverse_winograd_2 (D = $procmux$9711_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13233 ($dff) from module inverse_winograd_2 (D = $procmux$9701_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13234 ($dff) from module inverse_winograd_2 (D = $procmux$9687_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13235 ($dff) from module inverse_winograd_2 (D = $procmux$9674_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13236 ($dff) from module inverse_winograd_2 (D = $procmux$9664_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13237 ($dff) from module inverse_winograd_2 (D = $procmux$9650_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13238 ($dff) from module inverse_winograd_2 (D = $procmux$9640_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13239 ($dff) from module inverse_winograd_2 (D = $procmux$9626_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13240 ($dff) from module inverse_winograd_2 (D = $procmux$9616_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13241 ($dff) from module inverse_winograd_2 (D = $procmux$9602_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13242 ($dff) from module inverse_winograd_2 (D = $procmux$9592_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13243 ($dff) from module inverse_winograd_2 (D = $procmux$9578_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13244 ($dff) from module inverse_winograd_2 (D = $procmux$9568_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13245 ($dff) from module inverse_winograd_2 (D = $procmux$9554_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13246 ($dff) from module inverse_winograd_2 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13247 ($dff) from module inverse_winograd_2 (D = $procmux$9535_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13248 ($dff) from module inverse_winograd_2 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13249 ($dff) from module inverse_winograd_2 (D = $procmux$9515_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13250 ($dff) from module inverse_winograd_2 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13251 ($dff) from module inverse_winograd_2 (D = $procmux$9495_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13252 ($dff) from module inverse_winograd_2 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13253 ($dff) from module inverse_winograd_2 (D = $procmux$9475_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13254 ($dff) from module inverse_winograd_2 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13255 ($dff) from module inverse_winograd_2 (D = $procmux$9455_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13256 ($dff) from module inverse_winograd_2 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13257 ($dff) from module inverse_winograd_2 (D = $procmux$9432_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17186 ($sdff) from module inverse_winograd_2 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13258 ($dff) from module inverse_winograd_2 (D = $procmux$9422_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$17192 ($sdff) from module inverse_winograd_2 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:3419$127_Y, Q = \serialize_count).
Adding EN signal on $procdff$13330 ($dff) from module inverse_winograd_3 (D = $procmux$10525_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13331 ($dff) from module inverse_winograd_3 (D = $procmux$10515_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13332 ($dff) from module inverse_winograd_3 (D = $procmux$10501_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13333 ($dff) from module inverse_winograd_3 (D = $procmux$10491_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13334 ($dff) from module inverse_winograd_3 (D = $procmux$10477_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13335 ($dff) from module inverse_winograd_3 (D = $procmux$10467_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13336 ($dff) from module inverse_winograd_3 (D = $procmux$10453_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13337 ($dff) from module inverse_winograd_3 (D = $procmux$10443_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13338 ($dff) from module inverse_winograd_3 (D = $procmux$10429_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13339 ($dff) from module inverse_winograd_3 (D = $procmux$10419_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13340 ($dff) from module inverse_winograd_3 (D = $procmux$10405_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13341 ($dff) from module inverse_winograd_3 (D = $procmux$10392_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13342 ($dff) from module inverse_winograd_3 (D = $procmux$10382_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13343 ($dff) from module inverse_winograd_3 (D = $procmux$10368_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13344 ($dff) from module inverse_winograd_3 (D = $procmux$10358_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13345 ($dff) from module inverse_winograd_3 (D = $procmux$10344_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13346 ($dff) from module inverse_winograd_3 (D = $procmux$10334_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13347 ($dff) from module inverse_winograd_3 (D = $procmux$10320_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13348 ($dff) from module inverse_winograd_3 (D = $procmux$10310_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13349 ($dff) from module inverse_winograd_3 (D = $procmux$10296_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13350 ($dff) from module inverse_winograd_3 (D = $procmux$10286_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13351 ($dff) from module inverse_winograd_3 (D = $procmux$10272_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13352 ($dff) from module inverse_winograd_3 (D = $procmux$10259_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13353 ($dff) from module inverse_winograd_3 (D = $procmux$10249_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13354 ($dff) from module inverse_winograd_3 (D = $procmux$10235_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13355 ($dff) from module inverse_winograd_3 (D = $procmux$10225_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13356 ($dff) from module inverse_winograd_3 (D = $procmux$10211_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13357 ($dff) from module inverse_winograd_3 (D = $procmux$10201_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13358 ($dff) from module inverse_winograd_3 (D = $procmux$10187_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13359 ($dff) from module inverse_winograd_3 (D = $procmux$10177_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13360 ($dff) from module inverse_winograd_3 (D = $procmux$10163_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13361 ($dff) from module inverse_winograd_3 (D = $procmux$10153_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13362 ($dff) from module inverse_winograd_3 (D = $procmux$10139_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13363 ($dff) from module inverse_winograd_3 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13364 ($dff) from module inverse_winograd_3 (D = $procmux$10120_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13365 ($dff) from module inverse_winograd_3 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13366 ($dff) from module inverse_winograd_3 (D = $procmux$10100_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13367 ($dff) from module inverse_winograd_3 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13368 ($dff) from module inverse_winograd_3 (D = $procmux$10080_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13369 ($dff) from module inverse_winograd_3 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13370 ($dff) from module inverse_winograd_3 (D = $procmux$10060_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13371 ($dff) from module inverse_winograd_3 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13372 ($dff) from module inverse_winograd_3 (D = $procmux$10040_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13373 ($dff) from module inverse_winograd_3 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13374 ($dff) from module inverse_winograd_3 (D = $procmux$10017_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17498 ($sdff) from module inverse_winograd_3 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13375 ($dff) from module inverse_winograd_3 (D = $procmux$10007_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$17504 ($sdff) from module inverse_winograd_3 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2940$96_Y, Q = \serialize_count).
Adding EN signal on $procdff$13442 ($dff) from module inverse_winograd_0 (D = $procmux$11110_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13443 ($dff) from module inverse_winograd_0 (D = $procmux$11100_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13444 ($dff) from module inverse_winograd_0 (D = $procmux$11086_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13445 ($dff) from module inverse_winograd_0 (D = $procmux$11076_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13446 ($dff) from module inverse_winograd_0 (D = $procmux$11062_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13447 ($dff) from module inverse_winograd_0 (D = $procmux$11052_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13448 ($dff) from module inverse_winograd_0 (D = $procmux$11038_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13449 ($dff) from module inverse_winograd_0 (D = $procmux$11028_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13450 ($dff) from module inverse_winograd_0 (D = $procmux$11014_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13451 ($dff) from module inverse_winograd_0 (D = $procmux$11004_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13452 ($dff) from module inverse_winograd_0 (D = $procmux$10990_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13453 ($dff) from module inverse_winograd_0 (D = $procmux$10977_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13454 ($dff) from module inverse_winograd_0 (D = $procmux$10967_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13455 ($dff) from module inverse_winograd_0 (D = $procmux$10953_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13456 ($dff) from module inverse_winograd_0 (D = $procmux$10943_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13457 ($dff) from module inverse_winograd_0 (D = $procmux$10929_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13458 ($dff) from module inverse_winograd_0 (D = $procmux$10919_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13459 ($dff) from module inverse_winograd_0 (D = $procmux$10905_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13460 ($dff) from module inverse_winograd_0 (D = $procmux$10895_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13461 ($dff) from module inverse_winograd_0 (D = $procmux$10881_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13462 ($dff) from module inverse_winograd_0 (D = $procmux$10871_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13463 ($dff) from module inverse_winograd_0 (D = $procmux$10857_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13464 ($dff) from module inverse_winograd_0 (D = $procmux$10844_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13465 ($dff) from module inverse_winograd_0 (D = $procmux$10834_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13466 ($dff) from module inverse_winograd_0 (D = $procmux$10820_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13467 ($dff) from module inverse_winograd_0 (D = $procmux$10810_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13468 ($dff) from module inverse_winograd_0 (D = $procmux$10796_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13469 ($dff) from module inverse_winograd_0 (D = $procmux$10786_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13470 ($dff) from module inverse_winograd_0 (D = $procmux$10772_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13471 ($dff) from module inverse_winograd_0 (D = $procmux$10762_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13472 ($dff) from module inverse_winograd_0 (D = $procmux$10748_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13473 ($dff) from module inverse_winograd_0 (D = $procmux$10738_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13474 ($dff) from module inverse_winograd_0 (D = $procmux$10724_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13475 ($dff) from module inverse_winograd_0 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13476 ($dff) from module inverse_winograd_0 (D = $procmux$10705_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13477 ($dff) from module inverse_winograd_0 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13478 ($dff) from module inverse_winograd_0 (D = $procmux$10685_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13479 ($dff) from module inverse_winograd_0 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13480 ($dff) from module inverse_winograd_0 (D = $procmux$10665_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13481 ($dff) from module inverse_winograd_0 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13482 ($dff) from module inverse_winograd_0 (D = $procmux$10645_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13483 ($dff) from module inverse_winograd_0 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13484 ($dff) from module inverse_winograd_0 (D = $procmux$10625_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13485 ($dff) from module inverse_winograd_0 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13486 ($dff) from module inverse_winograd_0 (D = $procmux$10602_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17810 ($sdff) from module inverse_winograd_0 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13487 ($dff) from module inverse_winograd_0 (D = $procmux$10592_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$17816 ($sdff) from module inverse_winograd_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:2471$65_Y, Q = \serialize_count).
Adding EN signal on $procdff$13575 ($dff) from module inverse_winograd_1 (D = $procmux$11695_Y, Q = \serialize_reg_0_0).
Adding EN signal on $procdff$13576 ($dff) from module inverse_winograd_1 (D = $procmux$11685_Y, Q = \adders_res_0_1).
Adding EN signal on $procdff$13577 ($dff) from module inverse_winograd_1 (D = $procmux$11671_Y, Q = \serialize_reg_0_1).
Adding EN signal on $procdff$13578 ($dff) from module inverse_winograd_1 (D = $procmux$11661_Y, Q = \adders_res_0_2).
Adding EN signal on $procdff$13579 ($dff) from module inverse_winograd_1 (D = $procmux$11647_Y, Q = \serialize_reg_0_2).
Adding EN signal on $procdff$13580 ($dff) from module inverse_winograd_1 (D = $procmux$11637_Y, Q = \adders_res_0_3).
Adding EN signal on $procdff$13581 ($dff) from module inverse_winograd_1 (D = $procmux$11623_Y, Q = \serialize_reg_0_3).
Adding EN signal on $procdff$13582 ($dff) from module inverse_winograd_1 (D = $procmux$11613_Y, Q = \adders_res_0_4).
Adding EN signal on $procdff$13583 ($dff) from module inverse_winograd_1 (D = $procmux$11599_Y, Q = \serialize_reg_0_4).
Adding EN signal on $procdff$13584 ($dff) from module inverse_winograd_1 (D = $procmux$11589_Y, Q = \adders_res_0_5).
Adding EN signal on $procdff$13585 ($dff) from module inverse_winograd_1 (D = $procmux$11575_Y, Q = \serialize_reg_0_5).
Adding EN signal on $procdff$13586 ($dff) from module inverse_winograd_1 (D = $procmux$11562_Y, Q = \serialize_reg_1_0).
Adding EN signal on $procdff$13587 ($dff) from module inverse_winograd_1 (D = $procmux$11552_Y, Q = \adders_res_1_1).
Adding EN signal on $procdff$13588 ($dff) from module inverse_winograd_1 (D = $procmux$11538_Y, Q = \serialize_reg_1_1).
Adding EN signal on $procdff$13589 ($dff) from module inverse_winograd_1 (D = $procmux$11528_Y, Q = \adders_res_1_2).
Adding EN signal on $procdff$13590 ($dff) from module inverse_winograd_1 (D = $procmux$11514_Y, Q = \serialize_reg_1_2).
Adding EN signal on $procdff$13591 ($dff) from module inverse_winograd_1 (D = $procmux$11504_Y, Q = \adders_res_1_3).
Adding EN signal on $procdff$13592 ($dff) from module inverse_winograd_1 (D = $procmux$11490_Y, Q = \serialize_reg_1_3).
Adding EN signal on $procdff$13593 ($dff) from module inverse_winograd_1 (D = $procmux$11480_Y, Q = \adders_res_1_4).
Adding EN signal on $procdff$13594 ($dff) from module inverse_winograd_1 (D = $procmux$11466_Y, Q = \serialize_reg_1_4).
Adding EN signal on $procdff$13595 ($dff) from module inverse_winograd_1 (D = $procmux$11456_Y, Q = \adders_res_1_5).
Adding EN signal on $procdff$13596 ($dff) from module inverse_winograd_1 (D = $procmux$11442_Y, Q = \serialize_reg_1_5).
Adding EN signal on $procdff$13597 ($dff) from module inverse_winograd_1 (D = $procmux$11429_Y, Q = \serialize_reg_2_0).
Adding EN signal on $procdff$13598 ($dff) from module inverse_winograd_1 (D = $procmux$11419_Y, Q = \adders_res_2_1).
Adding EN signal on $procdff$13599 ($dff) from module inverse_winograd_1 (D = $procmux$11405_Y, Q = \serialize_reg_2_1).
Adding EN signal on $procdff$13600 ($dff) from module inverse_winograd_1 (D = $procmux$11395_Y, Q = \adders_res_2_2).
Adding EN signal on $procdff$13601 ($dff) from module inverse_winograd_1 (D = $procmux$11381_Y, Q = \serialize_reg_2_2).
Adding EN signal on $procdff$13602 ($dff) from module inverse_winograd_1 (D = $procmux$11371_Y, Q = \adders_res_2_3).
Adding EN signal on $procdff$13603 ($dff) from module inverse_winograd_1 (D = $procmux$11357_Y, Q = \serialize_reg_2_3).
Adding EN signal on $procdff$13604 ($dff) from module inverse_winograd_1 (D = $procmux$11347_Y, Q = \adders_res_2_4).
Adding EN signal on $procdff$13605 ($dff) from module inverse_winograd_1 (D = $procmux$11333_Y, Q = \serialize_reg_2_4).
Adding EN signal on $procdff$13606 ($dff) from module inverse_winograd_1 (D = $procmux$11323_Y, Q = \adders_res_2_5).
Adding EN signal on $procdff$13607 ($dff) from module inverse_winograd_1 (D = $procmux$11309_Y, Q = \serialize_reg_2_5).
Adding EN signal on $procdff$13608 ($dff) from module inverse_winograd_1 (D = \adders_res_3_0, Q = \serialize_reg_3_0).
Adding EN signal on $procdff$13609 ($dff) from module inverse_winograd_1 (D = $procmux$11290_Y, Q = \adders_res_3_1).
Adding EN signal on $procdff$13610 ($dff) from module inverse_winograd_1 (D = \adders_res_3_1, Q = \serialize_reg_3_1).
Adding EN signal on $procdff$13611 ($dff) from module inverse_winograd_1 (D = $procmux$11270_Y, Q = \adders_res_3_2).
Adding EN signal on $procdff$13612 ($dff) from module inverse_winograd_1 (D = \adders_res_3_2, Q = \serialize_reg_3_2).
Adding EN signal on $procdff$13613 ($dff) from module inverse_winograd_1 (D = $procmux$11250_Y, Q = \adders_res_3_3).
Adding EN signal on $procdff$13614 ($dff) from module inverse_winograd_1 (D = \adders_res_3_3, Q = \serialize_reg_3_3).
Adding EN signal on $procdff$13615 ($dff) from module inverse_winograd_1 (D = $procmux$11230_Y, Q = \adders_res_3_4).
Adding EN signal on $procdff$13616 ($dff) from module inverse_winograd_1 (D = \adders_res_3_4, Q = \serialize_reg_3_4).
Adding EN signal on $procdff$13617 ($dff) from module inverse_winograd_1 (D = $procmux$11210_Y, Q = \adders_res_3_5).
Adding EN signal on $procdff$13618 ($dff) from module inverse_winograd_1 (D = \adders_res_3_5, Q = \serialize_reg_3_5).
Adding SRST signal on $procdff$13619 ($dff) from module inverse_winograd_1 (D = $procmux$11187_Y, Q = \out_valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$18122 ($sdff) from module inverse_winograd_1 (D = 1'1, Q = \out_valid_0).
Adding SRST signal on $procdff$13620 ($dff) from module inverse_winograd_1 (D = $procmux$11177_Y, Q = \serialize_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$18128 ($sdff) from module inverse_winograd_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:1941$28_Y, Q = \serialize_count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_transform_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \DLA..
Removed 1166 unused cells and 8680 unused wires.
<suppressed ~1254 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_1.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_10.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_11.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_2.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_3.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_4.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_5.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_6.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_7.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_8.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_9.
<suppressed ~38 debug messages>
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
<suppressed ~12 debug messages>
Optimizing module signal_width_reducer.
Optimizing module store_output.
<suppressed ~4 debug messages>
Optimizing module stream_buffer_0_0.
Optimizing module stream_buffer_0_1.
Optimizing module stream_buffer_1_0.
Optimizing module stream_buffer_1_1.
Optimizing module stream_buffer_2_0.
Optimizing module stream_buffer_2_1.
Optimizing module stream_buffer_3_0.
Optimizing module stream_buffer_3_1.
Optimizing module stream_buffer_4_0.
Optimizing module stream_buffer_4_1.
Optimizing module stream_buffer_5_0.
Optimizing module stream_buffer_5_1.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~972 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DLA.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \pooling.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \store_output.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_transform_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DLA'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\inverse_winograd_0'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_1'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_10'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_11'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_2'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_3'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_4'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_5'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_6'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_7'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_8'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_9'.
<suppressed ~366 debug messages>
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\pooling'.
<suppressed ~3 debug messages>
Finding identical cells in module `\processing_element'.
<suppressed ~198 debug messages>
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\store_output'.
<suppressed ~42 debug messages>
Finding identical cells in module `\stream_buffer_0_0'.
Finding identical cells in module `\stream_buffer_0_1'.
Finding identical cells in module `\stream_buffer_1_0'.
Finding identical cells in module `\stream_buffer_1_1'.
Finding identical cells in module `\stream_buffer_2_0'.
Finding identical cells in module `\stream_buffer_2_1'.
Finding identical cells in module `\stream_buffer_3_0'.
Finding identical cells in module `\stream_buffer_3_1'.
Finding identical cells in module `\stream_buffer_4_0'.
Finding identical cells in module `\stream_buffer_4_1'.
Finding identical cells in module `\stream_buffer_5_0'.
Finding identical cells in module `\stream_buffer_5_1'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_transform_1'.
Removed a total of 1545 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$ff.cc:262:slice$13930 ($sdff) from module stream_buffer_0_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13930 ($sdff) from module stream_buffer_0_0.
Adding EN signal on $auto$ff.cc:262:slice$13929 ($sdffe) from module stream_buffer_0_0 (D = $procmux$2702_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$13923 ($sdffe) from module stream_buffer_0_0 (D = $procmux$2660_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13919 ($sdffe) from module stream_buffer_0_0 (D = $procmux$2769_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13913 ($sdffe) from module stream_buffer_0_0 (D = $procmux$2727_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$13907 ($sdff) from module stream_buffer_0_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13907 ($sdff) from module stream_buffer_0_1.
Adding EN signal on $auto$ff.cc:262:slice$13906 ($sdffe) from module stream_buffer_0_1 (D = $procmux$2542_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$13900 ($sdffe) from module stream_buffer_0_1 (D = $procmux$2500_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13896 ($sdffe) from module stream_buffer_0_1 (D = $procmux$2609_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13890 ($sdffe) from module stream_buffer_0_1 (D = $procmux$2567_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$13953 ($sdff) from module stream_buffer_1_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13953 ($sdff) from module stream_buffer_1_0.
Adding EN signal on $auto$ff.cc:262:slice$13952 ($sdffe) from module stream_buffer_1_0 (D = $procmux$2862_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$13946 ($sdffe) from module stream_buffer_1_0 (D = $procmux$2820_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13942 ($sdffe) from module stream_buffer_1_0 (D = $procmux$2929_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13936 ($sdffe) from module stream_buffer_1_0 (D = $procmux$2887_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$13976 ($sdff) from module stream_buffer_1_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13976 ($sdff) from module stream_buffer_1_1.
Adding EN signal on $auto$ff.cc:262:slice$13975 ($sdffe) from module stream_buffer_1_1 (D = $procmux$3022_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$13969 ($sdffe) from module stream_buffer_1_1 (D = $procmux$2980_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13965 ($sdffe) from module stream_buffer_1_1 (D = $procmux$3089_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13959 ($sdffe) from module stream_buffer_1_1 (D = $procmux$3047_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14022 ($sdff) from module stream_buffer_2_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14022 ($sdff) from module stream_buffer_2_0.
Adding EN signal on $auto$ff.cc:262:slice$14021 ($sdffe) from module stream_buffer_2_0 (D = $procmux$3342_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14015 ($sdffe) from module stream_buffer_2_0 (D = $procmux$3300_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14011 ($sdffe) from module stream_buffer_2_0 (D = $procmux$3409_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14005 ($sdffe) from module stream_buffer_2_0 (D = $procmux$3367_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$13999 ($sdff) from module stream_buffer_2_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13999 ($sdff) from module stream_buffer_2_1.
Adding EN signal on $auto$ff.cc:262:slice$13998 ($sdffe) from module stream_buffer_2_1 (D = $procmux$3182_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$13992 ($sdffe) from module stream_buffer_2_1 (D = $procmux$3140_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13988 ($sdffe) from module stream_buffer_2_1 (D = $procmux$3249_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13982 ($sdffe) from module stream_buffer_2_1 (D = $procmux$3207_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$13716 ($sdff) from module stream_buffer_3_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13716 ($sdff) from module stream_buffer_3_0.
Adding EN signal on $auto$ff.cc:262:slice$13715 ($sdffe) from module stream_buffer_3_0 (D = $procmux$1839_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$13709 ($sdffe) from module stream_buffer_3_0 (D = $procmux$1797_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13705 ($sdffe) from module stream_buffer_3_0 (D = $procmux$1906_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13699 ($sdffe) from module stream_buffer_3_0 (D = $procmux$1864_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$13739 ($sdff) from module stream_buffer_3_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13739 ($sdff) from module stream_buffer_3_1.
Adding EN signal on $auto$ff.cc:262:slice$13738 ($sdffe) from module stream_buffer_3_1 (D = $procmux$1999_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$13732 ($sdffe) from module stream_buffer_3_1 (D = $procmux$1957_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$13728 ($sdffe) from module stream_buffer_3_1 (D = $procmux$2066_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$13722 ($sdffe) from module stream_buffer_3_1 (D = $procmux$2024_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14068 ($sdff) from module stream_buffer_4_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14068 ($sdff) from module stream_buffer_4_0.
Adding EN signal on $auto$ff.cc:262:slice$14067 ($sdffe) from module stream_buffer_4_0 (D = $procmux$3662_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14061 ($sdffe) from module stream_buffer_4_0 (D = $procmux$3620_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14057 ($sdffe) from module stream_buffer_4_0 (D = $procmux$3729_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14051 ($sdffe) from module stream_buffer_4_0 (D = $procmux$3687_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14045 ($sdff) from module stream_buffer_4_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14045 ($sdff) from module stream_buffer_4_1.
Adding EN signal on $auto$ff.cc:262:slice$14044 ($sdffe) from module stream_buffer_4_1 (D = $procmux$3502_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14038 ($sdffe) from module stream_buffer_4_1 (D = $procmux$3460_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14034 ($sdffe) from module stream_buffer_4_1 (D = $procmux$3569_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14028 ($sdffe) from module stream_buffer_4_1 (D = $procmux$3527_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14320 ($sdff) from module stream_buffer_5_0 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14320 ($sdff) from module stream_buffer_5_0.
Adding EN signal on $auto$ff.cc:262:slice$14319 ($sdffe) from module stream_buffer_5_0 (D = $procmux$4146_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14313 ($sdffe) from module stream_buffer_5_0 (D = $procmux$4104_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14309 ($sdffe) from module stream_buffer_5_0 (D = $procmux$4213_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14303 ($sdffe) from module stream_buffer_5_0 (D = $procmux$4171_Y, Q = \C_counter).
Handling D = Q on $auto$ff.cc:262:slice$14343 ($sdff) from module stream_buffer_5_1 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$14343 ($sdff) from module stream_buffer_5_1.
Adding EN signal on $auto$ff.cc:262:slice$14342 ($sdffe) from module stream_buffer_5_1 (D = $procmux$4306_Y, Q = \base_addr_b1).
Adding EN signal on $auto$ff.cc:262:slice$14336 ($sdffe) from module stream_buffer_5_1 (D = $procmux$4264_Y, Q = \C_counter_b1).
Adding EN signal on $auto$ff.cc:262:slice$14332 ($sdffe) from module stream_buffer_5_1 (D = $procmux$4373_Y, Q = \base_addr).
Adding EN signal on $auto$ff.cc:262:slice$14326 ($sdffe) from module stream_buffer_5_1 (D = $procmux$4331_Y, Q = \C_counter).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_transform_1..
Removed 0 unused cells and 1546 unused wires.
<suppressed ~15 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
Optimizing module signal_width_reducer.
Optimizing module store_output.
Optimizing module stream_buffer_0_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_0_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_1_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_1_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_2_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_2_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_3_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_3_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_4_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_4_1.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_5_0.
<suppressed ~14 debug messages>
Optimizing module stream_buffer_5_1.
<suppressed ~14 debug messages>
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~972 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DLA.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \pooling.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \store_output.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_transform_1.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DLA'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\inverse_winograd_0'.
Finding identical cells in module `\inverse_winograd_1'.
Finding identical cells in module `\inverse_winograd_10'.
Finding identical cells in module `\inverse_winograd_11'.
Finding identical cells in module `\inverse_winograd_2'.
Finding identical cells in module `\inverse_winograd_3'.
Finding identical cells in module `\inverse_winograd_4'.
Finding identical cells in module `\inverse_winograd_5'.
Finding identical cells in module `\inverse_winograd_6'.
Finding identical cells in module `\inverse_winograd_7'.
Finding identical cells in module `\inverse_winograd_8'.
Finding identical cells in module `\inverse_winograd_9'.
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\pooling'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\store_output'.
Finding identical cells in module `\stream_buffer_0_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_0_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_1_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_1_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_2_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_2_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_3_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_3_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_4_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_4_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_5_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_5_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_transform_1'.
Removed a total of 24 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:262:slice$13927 ($sdffe) from module stream_buffer_0_0.
Adding SRST signal on $auto$ff.cc:262:slice$13927 ($sdffe) from module stream_buffer_0_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13281$1520_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13925 ($sdffe) from module stream_buffer_0_0.
Adding SRST signal on $auto$ff.cc:262:slice$13925 ($sdffe) from module stream_buffer_0_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13282$1521_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13917 ($sdffe) from module stream_buffer_0_0.
Adding SRST signal on $auto$ff.cc:262:slice$13917 ($sdffe) from module stream_buffer_0_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13249$1503_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13915 ($sdffe) from module stream_buffer_0_0.
Adding SRST signal on $auto$ff.cc:262:slice$13915 ($sdffe) from module stream_buffer_0_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13250$1504_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13904 ($sdffe) from module stream_buffer_0_1.
Adding SRST signal on $auto$ff.cc:262:slice$13904 ($sdffe) from module stream_buffer_0_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13474$1569_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13902 ($sdffe) from module stream_buffer_0_1.
Adding SRST signal on $auto$ff.cc:262:slice$13902 ($sdffe) from module stream_buffer_0_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13475$1570_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13894 ($sdffe) from module stream_buffer_0_1.
Adding SRST signal on $auto$ff.cc:262:slice$13894 ($sdffe) from module stream_buffer_0_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13442$1552_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13892 ($sdffe) from module stream_buffer_0_1.
Adding SRST signal on $auto$ff.cc:262:slice$13892 ($sdffe) from module stream_buffer_0_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13443$1553_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13950 ($sdffe) from module stream_buffer_1_0.
Adding SRST signal on $auto$ff.cc:262:slice$13950 ($sdffe) from module stream_buffer_1_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13088$1471_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13948 ($sdffe) from module stream_buffer_1_0.
Adding SRST signal on $auto$ff.cc:262:slice$13948 ($sdffe) from module stream_buffer_1_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13089$1472_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13940 ($sdffe) from module stream_buffer_1_0.
Adding SRST signal on $auto$ff.cc:262:slice$13940 ($sdffe) from module stream_buffer_1_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13056$1454_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13938 ($sdffe) from module stream_buffer_1_0.
Adding SRST signal on $auto$ff.cc:262:slice$13938 ($sdffe) from module stream_buffer_1_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:13057$1455_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13973 ($sdffe) from module stream_buffer_1_1.
Adding SRST signal on $auto$ff.cc:262:slice$13973 ($sdffe) from module stream_buffer_1_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12895$1422_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13971 ($sdffe) from module stream_buffer_1_1.
Adding SRST signal on $auto$ff.cc:262:slice$13971 ($sdffe) from module stream_buffer_1_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12896$1423_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13963 ($sdffe) from module stream_buffer_1_1.
Adding SRST signal on $auto$ff.cc:262:slice$13963 ($sdffe) from module stream_buffer_1_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12863$1405_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13961 ($sdffe) from module stream_buffer_1_1.
Adding SRST signal on $auto$ff.cc:262:slice$13961 ($sdffe) from module stream_buffer_1_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12864$1406_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14019 ($sdffe) from module stream_buffer_2_0.
Adding SRST signal on $auto$ff.cc:262:slice$14019 ($sdffe) from module stream_buffer_2_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12509$1324_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14017 ($sdffe) from module stream_buffer_2_0.
Adding SRST signal on $auto$ff.cc:262:slice$14017 ($sdffe) from module stream_buffer_2_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12510$1325_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14009 ($sdffe) from module stream_buffer_2_0.
Adding SRST signal on $auto$ff.cc:262:slice$14009 ($sdffe) from module stream_buffer_2_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12477$1307_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14007 ($sdffe) from module stream_buffer_2_0.
Adding SRST signal on $auto$ff.cc:262:slice$14007 ($sdffe) from module stream_buffer_2_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12478$1308_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13996 ($sdffe) from module stream_buffer_2_1.
Adding SRST signal on $auto$ff.cc:262:slice$13996 ($sdffe) from module stream_buffer_2_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12702$1373_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13994 ($sdffe) from module stream_buffer_2_1.
Adding SRST signal on $auto$ff.cc:262:slice$13994 ($sdffe) from module stream_buffer_2_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12703$1374_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13986 ($sdffe) from module stream_buffer_2_1.
Adding SRST signal on $auto$ff.cc:262:slice$13986 ($sdffe) from module stream_buffer_2_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12670$1356_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13984 ($sdffe) from module stream_buffer_2_1.
Adding SRST signal on $auto$ff.cc:262:slice$13984 ($sdffe) from module stream_buffer_2_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12671$1357_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13713 ($sdffe) from module stream_buffer_3_0.
Adding SRST signal on $auto$ff.cc:262:slice$13713 ($sdffe) from module stream_buffer_3_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14388$1739_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13711 ($sdffe) from module stream_buffer_3_0.
Adding SRST signal on $auto$ff.cc:262:slice$13711 ($sdffe) from module stream_buffer_3_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14389$1740_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13703 ($sdffe) from module stream_buffer_3_0.
Adding SRST signal on $auto$ff.cc:262:slice$13703 ($sdffe) from module stream_buffer_3_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14356$1722_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13701 ($sdffe) from module stream_buffer_3_0.
Adding SRST signal on $auto$ff.cc:262:slice$13701 ($sdffe) from module stream_buffer_3_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14357$1723_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13736 ($sdffe) from module stream_buffer_3_1.
Adding SRST signal on $auto$ff.cc:262:slice$13736 ($sdffe) from module stream_buffer_3_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14195$1690_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13734 ($sdffe) from module stream_buffer_3_1.
Adding SRST signal on $auto$ff.cc:262:slice$13734 ($sdffe) from module stream_buffer_3_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14196$1691_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$13726 ($sdffe) from module stream_buffer_3_1.
Adding SRST signal on $auto$ff.cc:262:slice$13726 ($sdffe) from module stream_buffer_3_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14163$1673_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$13724 ($sdffe) from module stream_buffer_3_1.
Adding SRST signal on $auto$ff.cc:262:slice$13724 ($sdffe) from module stream_buffer_3_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:14164$1674_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14065 ($sdffe) from module stream_buffer_4_0.
Adding SRST signal on $auto$ff.cc:262:slice$14065 ($sdffe) from module stream_buffer_4_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12123$1226_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14063 ($sdffe) from module stream_buffer_4_0.
Adding SRST signal on $auto$ff.cc:262:slice$14063 ($sdffe) from module stream_buffer_4_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12124$1227_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14055 ($sdffe) from module stream_buffer_4_0.
Adding SRST signal on $auto$ff.cc:262:slice$14055 ($sdffe) from module stream_buffer_4_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12091$1209_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14053 ($sdffe) from module stream_buffer_4_0.
Adding SRST signal on $auto$ff.cc:262:slice$14053 ($sdffe) from module stream_buffer_4_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12092$1210_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14042 ($sdffe) from module stream_buffer_4_1.
Adding SRST signal on $auto$ff.cc:262:slice$14042 ($sdffe) from module stream_buffer_4_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12316$1275_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14040 ($sdffe) from module stream_buffer_4_1.
Adding SRST signal on $auto$ff.cc:262:slice$14040 ($sdffe) from module stream_buffer_4_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12317$1276_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14032 ($sdffe) from module stream_buffer_4_1.
Adding SRST signal on $auto$ff.cc:262:slice$14032 ($sdffe) from module stream_buffer_4_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12284$1258_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14030 ($sdffe) from module stream_buffer_4_1.
Adding SRST signal on $auto$ff.cc:262:slice$14030 ($sdffe) from module stream_buffer_4_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:12285$1259_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14317 ($sdffe) from module stream_buffer_5_0.
Adding SRST signal on $auto$ff.cc:262:slice$14317 ($sdffe) from module stream_buffer_5_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11118$1125_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14315 ($sdffe) from module stream_buffer_5_0.
Adding SRST signal on $auto$ff.cc:262:slice$14315 ($sdffe) from module stream_buffer_5_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11119$1126_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14307 ($sdffe) from module stream_buffer_5_0.
Adding SRST signal on $auto$ff.cc:262:slice$14307 ($sdffe) from module stream_buffer_5_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11086$1108_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14305 ($sdffe) from module stream_buffer_5_0.
Adding SRST signal on $auto$ff.cc:262:slice$14305 ($sdffe) from module stream_buffer_5_0 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:11087$1109_Y, Q = \L_counter, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14340 ($sdffe) from module stream_buffer_5_1.
Adding SRST signal on $auto$ff.cc:262:slice$14340 ($sdffe) from module stream_buffer_5_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10925$1076_Y [14:0], Q = \offset_b1, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14338 ($sdffe) from module stream_buffer_5_1.
Adding SRST signal on $auto$ff.cc:262:slice$14338 ($sdffe) from module stream_buffer_5_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10926$1077_Y, Q = \L_counter_b1, rval = 2'00).
Removing always-active EN on $auto$ff.cc:262:slice$14330 ($sdffe) from module stream_buffer_5_1.
Adding SRST signal on $auto$ff.cc:262:slice$14330 ($sdffe) from module stream_buffer_5_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10893$1059_Y [14:0], Q = \offset, rval = 15'000000000000000).
Removing always-active EN on $auto$ff.cc:262:slice$14328 ($sdffe) from module stream_buffer_5_1.
Adding SRST signal on $auto$ff.cc:262:slice$14328 ($sdffe) from module stream_buffer_5_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/dla_like.small.v:10894$1060_Y, Q = \L_counter, rval = 2'00).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_transform_1..
Removed 96 unused cells and 228 unused wires.
<suppressed ~108 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
Optimizing module signal_width_reducer.
Optimizing module store_output.
Optimizing module stream_buffer_0_0.
Optimizing module stream_buffer_0_1.
Optimizing module stream_buffer_1_0.
Optimizing module stream_buffer_1_1.
Optimizing module stream_buffer_2_0.
Optimizing module stream_buffer_2_1.
Optimizing module stream_buffer_3_0.
Optimizing module stream_buffer_3_1.
Optimizing module stream_buffer_4_0.
Optimizing module stream_buffer_4_1.
Optimizing module stream_buffer_5_0.
Optimizing module stream_buffer_5_1.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~924 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DLA.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \pooling.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \store_output.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_transform_1.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DLA'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\inverse_winograd_0'.
Finding identical cells in module `\inverse_winograd_1'.
Finding identical cells in module `\inverse_winograd_10'.
Finding identical cells in module `\inverse_winograd_11'.
Finding identical cells in module `\inverse_winograd_2'.
Finding identical cells in module `\inverse_winograd_3'.
Finding identical cells in module `\inverse_winograd_4'.
Finding identical cells in module `\inverse_winograd_5'.
Finding identical cells in module `\inverse_winograd_6'.
Finding identical cells in module `\inverse_winograd_7'.
Finding identical cells in module `\inverse_winograd_8'.
Finding identical cells in module `\inverse_winograd_9'.
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\pooling'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\store_output'.
Finding identical cells in module `\stream_buffer_0_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_0_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_1_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_1_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_2_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_2_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_3_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_3_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_4_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_4_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_5_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\stream_buffer_5_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_transform_1'.
Removed a total of 24 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_transform_1..
Removed 0 unused cells and 24 unused wires.
<suppressed ~12 debug messages>

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
Optimizing module signal_width_reducer.
Optimizing module store_output.
Optimizing module stream_buffer_0_0.
Optimizing module stream_buffer_0_1.
Optimizing module stream_buffer_1_0.
Optimizing module stream_buffer_1_1.
Optimizing module stream_buffer_2_0.
Optimizing module stream_buffer_2_1.
Optimizing module stream_buffer_3_0.
Optimizing module stream_buffer_3_1.
Optimizing module stream_buffer_4_0.
Optimizing module stream_buffer_4_1.
Optimizing module stream_buffer_5_0.
Optimizing module stream_buffer_5_1.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.30. Rerunning OPT passes. (Maybe there is more to do..)

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DLA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \accumulator_24_30_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \buffer_16_24200_buffer_init_15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dot_product_16_8_30_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \inverse_winograd_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \inverse_winograd_adder_30_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \pooling..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \store_output..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stream_buffer_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~924 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DLA.
  Optimizing cells in module \accumulator_24_30_3.
  Optimizing cells in module \buffer_16_24200_buffer_init_00.
  Optimizing cells in module \buffer_16_24200_buffer_init_01.
  Optimizing cells in module \buffer_16_24200_buffer_init_02.
  Optimizing cells in module \buffer_16_24200_buffer_init_03.
  Optimizing cells in module \buffer_16_24200_buffer_init_04.
  Optimizing cells in module \buffer_16_24200_buffer_init_05.
  Optimizing cells in module \buffer_16_24200_buffer_init_10.
  Optimizing cells in module \buffer_16_24200_buffer_init_11.
  Optimizing cells in module \buffer_16_24200_buffer_init_12.
  Optimizing cells in module \buffer_16_24200_buffer_init_13.
  Optimizing cells in module \buffer_16_24200_buffer_init_14.
  Optimizing cells in module \buffer_16_24200_buffer_init_15.
  Optimizing cells in module \dot_product_16_8_30_2.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \inverse_winograd_0.
  Optimizing cells in module \inverse_winograd_1.
  Optimizing cells in module \inverse_winograd_10.
  Optimizing cells in module \inverse_winograd_11.
  Optimizing cells in module \inverse_winograd_2.
  Optimizing cells in module \inverse_winograd_3.
  Optimizing cells in module \inverse_winograd_4.
  Optimizing cells in module \inverse_winograd_5.
  Optimizing cells in module \inverse_winograd_6.
  Optimizing cells in module \inverse_winograd_7.
  Optimizing cells in module \inverse_winograd_8.
  Optimizing cells in module \inverse_winograd_9.
  Optimizing cells in module \inverse_winograd_adder_30_3.
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \pooling.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \signal_width_reducer.
  Optimizing cells in module \store_output.
  Optimizing cells in module \stream_buffer_0_0.
  Optimizing cells in module \stream_buffer_0_1.
  Optimizing cells in module \stream_buffer_1_0.
  Optimizing cells in module \stream_buffer_1_1.
  Optimizing cells in module \stream_buffer_2_0.
  Optimizing cells in module \stream_buffer_2_1.
  Optimizing cells in module \stream_buffer_3_0.
  Optimizing cells in module \stream_buffer_3_1.
  Optimizing cells in module \stream_buffer_4_0.
  Optimizing cells in module \stream_buffer_4_1.
  Optimizing cells in module \stream_buffer_5_0.
  Optimizing cells in module \stream_buffer_5_1.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
  Optimizing cells in module \winograd_transform_1.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DLA'.
Finding identical cells in module `\accumulator_24_30_3'.
Finding identical cells in module `\buffer_16_24200_buffer_init_00'.
Finding identical cells in module `\buffer_16_24200_buffer_init_01'.
Finding identical cells in module `\buffer_16_24200_buffer_init_02'.
Finding identical cells in module `\buffer_16_24200_buffer_init_03'.
Finding identical cells in module `\buffer_16_24200_buffer_init_04'.
Finding identical cells in module `\buffer_16_24200_buffer_init_05'.
Finding identical cells in module `\buffer_16_24200_buffer_init_10'.
Finding identical cells in module `\buffer_16_24200_buffer_init_11'.
Finding identical cells in module `\buffer_16_24200_buffer_init_12'.
Finding identical cells in module `\buffer_16_24200_buffer_init_13'.
Finding identical cells in module `\buffer_16_24200_buffer_init_14'.
Finding identical cells in module `\buffer_16_24200_buffer_init_15'.
Finding identical cells in module `\dot_product_16_8_30_2'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\inverse_winograd_0'.
Finding identical cells in module `\inverse_winograd_1'.
Finding identical cells in module `\inverse_winograd_10'.
Finding identical cells in module `\inverse_winograd_11'.
Finding identical cells in module `\inverse_winograd_2'.
Finding identical cells in module `\inverse_winograd_3'.
Finding identical cells in module `\inverse_winograd_4'.
Finding identical cells in module `\inverse_winograd_5'.
Finding identical cells in module `\inverse_winograd_6'.
Finding identical cells in module `\inverse_winograd_7'.
Finding identical cells in module `\inverse_winograd_8'.
Finding identical cells in module `\inverse_winograd_9'.
Finding identical cells in module `\inverse_winograd_adder_30_3'.
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\pooling'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\signal_width_reducer'.
Finding identical cells in module `\store_output'.
Finding identical cells in module `\stream_buffer_0_0'.
Finding identical cells in module `\stream_buffer_0_1'.
Finding identical cells in module `\stream_buffer_1_0'.
Finding identical cells in module `\stream_buffer_1_1'.
Finding identical cells in module `\stream_buffer_2_0'.
Finding identical cells in module `\stream_buffer_2_1'.
Finding identical cells in module `\stream_buffer_3_0'.
Finding identical cells in module `\stream_buffer_3_1'.
Finding identical cells in module `\stream_buffer_4_0'.
Finding identical cells in module `\stream_buffer_4_1'.
Finding identical cells in module `\stream_buffer_5_0'.
Finding identical cells in module `\stream_buffer_5_1'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Finding identical cells in module `\winograd_transform_1'.
Removed a total of 0 cells.

4.34. Executing OPT_DFF pass (perform DFF optimizations).

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DLA..
Finding unused cells or wires in module \accumulator_24_30_3..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_00..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_01..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_02..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_03..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_04..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_05..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_10..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_11..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_12..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_13..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_14..
Finding unused cells or wires in module \buffer_16_24200_buffer_init_15..
Finding unused cells or wires in module \dot_product_16_8_30_2..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \inverse_winograd_0..
Finding unused cells or wires in module \inverse_winograd_1..
Finding unused cells or wires in module \inverse_winograd_10..
Finding unused cells or wires in module \inverse_winograd_11..
Finding unused cells or wires in module \inverse_winograd_2..
Finding unused cells or wires in module \inverse_winograd_3..
Finding unused cells or wires in module \inverse_winograd_4..
Finding unused cells or wires in module \inverse_winograd_5..
Finding unused cells or wires in module \inverse_winograd_6..
Finding unused cells or wires in module \inverse_winograd_7..
Finding unused cells or wires in module \inverse_winograd_8..
Finding unused cells or wires in module \inverse_winograd_9..
Finding unused cells or wires in module \inverse_winograd_adder_30_3..
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \pooling..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \signal_width_reducer..
Finding unused cells or wires in module \store_output..
Finding unused cells or wires in module \stream_buffer_0_0..
Finding unused cells or wires in module \stream_buffer_0_1..
Finding unused cells or wires in module \stream_buffer_1_0..
Finding unused cells or wires in module \stream_buffer_1_1..
Finding unused cells or wires in module \stream_buffer_2_0..
Finding unused cells or wires in module \stream_buffer_2_1..
Finding unused cells or wires in module \stream_buffer_3_0..
Finding unused cells or wires in module \stream_buffer_3_1..
Finding unused cells or wires in module \stream_buffer_4_0..
Finding unused cells or wires in module \stream_buffer_4_1..
Finding unused cells or wires in module \stream_buffer_5_0..
Finding unused cells or wires in module \stream_buffer_5_1..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..
Finding unused cells or wires in module \winograd_transform_1..

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module DLA.
Optimizing module accumulator_24_30_3.
Optimizing module buffer_16_24200_buffer_init_00.
Optimizing module buffer_16_24200_buffer_init_01.
Optimizing module buffer_16_24200_buffer_init_02.
Optimizing module buffer_16_24200_buffer_init_03.
Optimizing module buffer_16_24200_buffer_init_04.
Optimizing module buffer_16_24200_buffer_init_05.
Optimizing module buffer_16_24200_buffer_init_10.
Optimizing module buffer_16_24200_buffer_init_11.
Optimizing module buffer_16_24200_buffer_init_12.
Optimizing module buffer_16_24200_buffer_init_13.
Optimizing module buffer_16_24200_buffer_init_14.
Optimizing module buffer_16_24200_buffer_init_15.
Optimizing module dot_product_16_8_30_2.
Optimizing module dsp_block_16_8_false.
Optimizing module inverse_winograd_0.
Optimizing module inverse_winograd_1.
Optimizing module inverse_winograd_10.
Optimizing module inverse_winograd_11.
Optimizing module inverse_winograd_2.
Optimizing module inverse_winograd_3.
Optimizing module inverse_winograd_4.
Optimizing module inverse_winograd_5.
Optimizing module inverse_winograd_6.
Optimizing module inverse_winograd_7.
Optimizing module inverse_winograd_8.
Optimizing module inverse_winograd_9.
Optimizing module inverse_winograd_adder_30_3.
Optimizing module pipelined_xor_tree_16.
Optimizing module pooling.
Optimizing module processing_element.
Optimizing module signal_width_reducer.
Optimizing module store_output.
Optimizing module stream_buffer_0_0.
Optimizing module stream_buffer_0_1.
Optimizing module stream_buffer_1_0.
Optimizing module stream_buffer_1_1.
Optimizing module stream_buffer_2_0.
Optimizing module stream_buffer_2_1.
Optimizing module stream_buffer_3_0.
Optimizing module stream_buffer_3_1.
Optimizing module stream_buffer_4_0.
Optimizing module stream_buffer_4_1.
Optimizing module stream_buffer_5_0.
Optimizing module stream_buffer_5_1.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.
Optimizing module winograd_transform_1.

4.37. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== DLA ===

   Number of wires:                444
   Number of wire bits:           6686
   Number of public wires:         444
   Number of public wire bits:    6686
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     inverse_winograd_0              1
     inverse_winograd_1              1
     inverse_winograd_10             1
     inverse_winograd_11             1
     inverse_winograd_2              1
     inverse_winograd_3              1
     inverse_winograd_4              1
     inverse_winograd_5              1
     inverse_winograd_6              1
     inverse_winograd_7              1
     inverse_winograd_8              1
     inverse_winograd_9              1
     pooling                        12
     processing_element             12
     signal_width_reducer            1
     store_output                    1
     stream_buffer_0_0               1
     stream_buffer_0_1               1
     stream_buffer_1_0               1
     stream_buffer_1_1               1
     stream_buffer_2_0               1
     stream_buffer_2_1               1
     stream_buffer_3_0               1
     stream_buffer_3_1               1
     stream_buffer_4_0               1
     stream_buffer_4_1               1
     stream_buffer_5_0               1
     stream_buffer_5_1               1
     winograd_transform_0            1
     winograd_transform_1            1

=== accumulator_24_30_3 ===

   Number of wires:                 13
   Number of wire bits:            268
   Number of public wires:          10
   Number of public wire bits:     207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            1
     $mux                            1
     $reduce_or                      1
     $sdff                           4
     $sdffe                          1

=== buffer_16_24200_buffer_init_00 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_01 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_02 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_03 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_04 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_05 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_10 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_11 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_12 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_13 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_14 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_24200_buffer_init_15 ===

   Number of wires:                 12
   Number of wire bits:            159
   Number of public wires:          12
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== dot_product_16_8_30_2 ===

   Number of wires:                 14
   Number of wire bits:            211
   Number of public wires:          14
   Number of public wire bits:     211
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $sdff                           4
     dsp_block_16_8_false            1

=== dsp_block_16_8_false ===

   Number of wires:                 19
   Number of wire bits:            518
   Number of public wires:          15
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            2
     $mul                            2
     $sdff                           5

=== inverse_winograd_0 ===

   Number of wires:                316
   Number of wire bits:           8108
   Number of public wires:         163
   Number of public wire bits:    4116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                300
     $add                            1
     $dff                           81
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_1 ===

   Number of wires:                311
   Number of wire bits:           7987
   Number of public wires:         158
   Number of public wire bits:    3995
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                295
     $add                            1
     $dff                           76
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_10 ===

   Number of wires:                266
   Number of wire bits:           6898
   Number of public wires:         113
   Number of public wire bits:    2906
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                250
     $add                            1
     $dff                           31
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_11 ===

   Number of wires:                261
   Number of wire bits:           6777
   Number of public wires:         108
   Number of public wire bits:    2785
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $add                            1
     $dff                           26
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_2 ===

   Number of wires:                306
   Number of wire bits:           7866
   Number of public wires:         153
   Number of public wire bits:    3874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                290
     $add                            1
     $dff                           71
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_3 ===

   Number of wires:                301
   Number of wire bits:           7745
   Number of public wires:         148
   Number of public wire bits:    3753
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                285
     $add                            1
     $dff                           66
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_4 ===

   Number of wires:                296
   Number of wire bits:           7624
   Number of public wires:         143
   Number of public wire bits:    3632
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                280
     $add                            1
     $dff                           61
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_5 ===

   Number of wires:                291
   Number of wire bits:           7503
   Number of public wires:         138
   Number of public wire bits:    3511
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                275
     $add                            1
     $dff                           56
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_6 ===

   Number of wires:                286
   Number of wire bits:           7382
   Number of public wires:         133
   Number of public wire bits:    3390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $add                            1
     $dff                           51
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_7 ===

   Number of wires:                281
   Number of wire bits:           7261
   Number of public wires:         128
   Number of public wire bits:    3269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $add                            1
     $dff                           46
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_8 ===

   Number of wires:                276
   Number of wire bits:           7140
   Number of public wires:         123
   Number of public wire bits:    3148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                260
     $add                            1
     $dff                           41
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_9 ===

   Number of wires:                271
   Number of wire bits:           7019
   Number of public wires:         118
   Number of public wire bits:    3027
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     $add                            1
     $dff                           36
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_adder_30_3 ===

   Number of wires:                 19
   Number of wire bits:            574
   Number of public wires:          14
   Number of public wire bits:     409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            5
     $dff                            6

=== pipelined_xor_tree_16 ===

   Number of wires:                 67
   Number of wire bits:             82
   Number of public wires:          52
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $sdff                          21
     $xor                           15

=== pooling ===

   Number of wires:                 35
   Number of wire bits:            275
   Number of public wires:          19
   Number of public wire bits:     184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                            1
     $dff                            5
     $dffe                           4
     $gt                             4
     $logic_or                       1
     $mux                            5
     $not                            2
     $reduce_and                     2
     $reduce_or                      1
     $sdff                           1

=== processing_element ===

   Number of wires:                167
   Number of wire bits:           1521
   Number of public wires:         108
   Number of public wire bits:    1271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                119
     $add                            6
     $dff                            5
     $dffe                          12
     $eq                             1
     $le                             1
     $logic_and                      2
     $logic_not                      1
     $logic_or                       1
     $mux                           35
     $ne                             3
     $not                            5
     $reduce_and                     4
     $reduce_bool                    1
     $sdffce                        12
     $sdffe                         12
     accumulator_24_30_3             6
     dot_product_16_8_30_2           6
     weight_cache_2048_8_0_weight_init_00      1
     weight_cache_2048_8_0_weight_init_01      1
     weight_cache_2048_8_0_weight_init_02      1
     weight_cache_2048_8_0_weight_init_03      1
     weight_cache_2048_8_0_weight_init_04      1
     weight_cache_2048_8_0_weight_init_05      1

=== signal_width_reducer ===

   Number of wires:                 26
   Number of wire bits:            206
   Number of public wires:          26
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     pipelined_xor_tree_16          12

=== store_output ===

   Number of wires:                125
   Number of wire bits:           1034
   Number of public wires:          61
   Number of public wire bits:     682
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     $add                            6
     $dff                           14
     $eq                             7
     $logic_and                      6
     $logic_not                      1
     $logic_or                       1
     $mux                           31
     $ne                             4
     $reduce_and                     6
     $reduce_bool                    2
     $sdffe                         13

=== stream_buffer_0_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_00      2

=== stream_buffer_0_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_10      2

=== stream_buffer_1_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_01      2

=== stream_buffer_1_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_11      2

=== stream_buffer_2_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_02      2

=== stream_buffer_2_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_12      2

=== stream_buffer_3_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_03      2

=== stream_buffer_3_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_13      2

=== stream_buffer_4_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_04      2

=== stream_buffer_4_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_14      2

=== stream_buffer_5_0 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_05      2

=== stream_buffer_5_1 ===

   Number of wires:                 62
   Number of wire bits:            514
   Number of public wires:          33
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             4
     $logic_and                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_24200_buffer_init_15      2

=== weight_cache_2048_8_0_weight_init_00 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     dual_port_ram                   1

=== weight_cache_2048_8_0_weight_init_01 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     dual_port_ram                   1

=== weight_cache_2048_8_0_weight_init_02 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     dual_port_ram                   1

=== weight_cache_2048_8_0_weight_init_03 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     dual_port_ram                   1

=== weight_cache_2048_8_0_weight_init_04 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     dual_port_ram                   1

=== weight_cache_2048_8_0_weight_init_05 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     dual_port_ram                   1

=== winograd_adder_16_20_4 ===

   Number of wires:                 49
   Number of wire bits:            878
   Number of public wires:          34
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $add                           15
     $dff                           15

=== winograd_dsp_16 ===

   Number of wires:                 51
   Number of wire bits:            475
   Number of public wires:          15
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $eq                            14
     $logic_not                      2
     $mul                            2
     $mux                           16
     $reduce_or                      2
     $sdff                           8

=== winograd_transform_0 ===

   Number of wires:                516
   Number of wire bits:           8338
   Number of public wires:         482
   Number of public wire bits:    7732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            1
     $dff                           85
     $dffe                          12
     $eq                             1
     $mux                           31
     $neg                           72
     $reduce_or                      1
     $sdff                           2
     winograd_adder_16_20_4         36
     winograd_dsp_16                28

=== winograd_transform_1 ===

   Number of wires:                516
   Number of wire bits:           8338
   Number of public wires:         482
   Number of public wire bits:    7732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            1
     $dff                           85
     $dffe                          12
     $eq                             1
     $mux                           31
     $neg                           72
     $reduce_or                      1
     $sdff                           2
     winograd_adder_16_20_4         36
     winograd_dsp_16                28

=== design hierarchy ===

   DLA                               1
     inverse_winograd_0              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_1              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_10             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_11             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_2              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_3              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_4              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_5              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_6              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_7              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_8              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_9              1
       inverse_winograd_adder_30_3      8
     pooling                        12
     processing_element             12
       accumulator_24_30_3           6
       dot_product_16_8_30_2         6
         dsp_block_16_8_false        1
       weight_cache_2048_8_0_weight_init_00      1
       weight_cache_2048_8_0_weight_init_01      1
       weight_cache_2048_8_0_weight_init_02      1
       weight_cache_2048_8_0_weight_init_03      1
       weight_cache_2048_8_0_weight_init_04      1
       weight_cache_2048_8_0_weight_init_05      1
     signal_width_reducer            1
       pipelined_xor_tree_16        12
     store_output                    1
     stream_buffer_0_0               1
       buffer_16_24200_buffer_init_00      2
     stream_buffer_0_1               1
       buffer_16_24200_buffer_init_10      2
     stream_buffer_1_0               1
       buffer_16_24200_buffer_init_01      2
     stream_buffer_1_1               1
       buffer_16_24200_buffer_init_11      2
     stream_buffer_2_0               1
       buffer_16_24200_buffer_init_02      2
     stream_buffer_2_1               1
       buffer_16_24200_buffer_init_12      2
     stream_buffer_3_0               1
       buffer_16_24200_buffer_init_03      2
     stream_buffer_3_1               1
       buffer_16_24200_buffer_init_13      2
     stream_buffer_4_0               1
       buffer_16_24200_buffer_init_04      2
     stream_buffer_4_1               1
       buffer_16_24200_buffer_init_14      2
     stream_buffer_5_0               1
       buffer_16_24200_buffer_init_05      2
     stream_buffer_5_1               1
       buffer_16_24200_buffer_init_15      2
     winograd_transform_0            1
       winograd_adder_16_20_4       36
       winograd_dsp_16              28
     winograd_transform_1            1
       winograd_adder_16_20_4       36
       winograd_dsp_16              28

   Number of wires:              21949
   Number of wire bits:         371128
   Number of public wires:       14473
   Number of public wire bits:  237048
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13867
     $add                         2024
     $dff                         3046
     $dffe                         744
     $eq                           889
     $gt                            48
     $le                            12
     $logic_and                     54
     $logic_not                    137
     $logic_or                      25
     $lt                            12
     $mul                          256
     $mux                         3365
     $ne                            64
     $neg                          228
     $not                          120
     $reduce_and                   114
     $reduce_bool                   62
     $reduce_or                    222
     $sdff                        1724
     $sdffce                       144
     $sdffe                        301
     $xor                          180
     dual_port_ram                  96

Warnings: 208 unique messages, 208 total
End of script. Logfile hash: 24174005d8, CPU: user 8.96s system 0.04s, MEM: 76.74 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 5x opt_dff (2 sec), 24% 5x opt_clean (2 sec), 21% 7x opt_expr (1 sec), ...
