#ifndef HW_CONF_H__20_04_2022__16_00
#define HW_CONF_H__20_04_2022__16_00

#include <types.h>
#include <core.h>

#define MCK_MHz 200UL
#define MCK (MCK_MHz*1000000)
#define NS2CLK(x) (((x)*MCK_MHz+500)/1000)
#define US2CLK(x) ((x)*MCK_MHz)
#define MS2CLK(x) ((x)*MCK_MHz*1000)

#define BOOTLOADER

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

#ifdef CPU_XMC48

#define CPUCLK_MHz MCK_MHz

#if (CPUCLK_MHz > 100)
#define SYSCLK_MHz		((CPUCLK_MHz+1)/2)
#define __SYSCLK_DIV	1
#define __EBU_DIV		((CPUCLK_MHz/100)-1)
#else
#define SYSCLK_MHz		CPUCLK_MHz
#define __SYSCLK_DIV	0
#define __EBU_DIV		0
#endif

#define EBUCLK_MHz (CPUCLK_MHz/(__EBU_DIV+1))

#define CPUCLK (CPUCLK_MHz*1000000)
#define SYSCLK (SYSCLK_MHz*1000000)
#define EBUCLK (EBUCLK_MHz*1000000)

#define NS2CCLK(x)		(((x)*CPUCLK_MHz+500)/1000)
#define NS2SCLK(x)		(((x)*SYSCLK_MHz+500)/1000)
#define NS2EBUCLK(x)	(((x)*EBUCLK_MHz+500)/1000)

#define __PBCLKCR   (__SYSCLK_DIV)
#define __CCUCLKCR  (__SYSCLK_DIV)
#define __EBUCLKCR  (__EBU_DIV)

#endif

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

#ifdef CPU_SAME53	

	// Test Pins
	// 3	- PC00	
	// 4	- PC01	
	// 5	- PC02	
	// 6	- PC30	
	// 9	- PB04	
	// 10	- PB05	
	// 13	- PB06
	// 14	- PB07	
	// 15	- PB08	
	// 16	- PB09	
	// 17	- PA04	
	// 18	- PA05	
	// 19	- PA06	
	// 20	- PA07	
	// 21	- PC05	
	// 22	- PC06	
	// 23	- PC07	
	// 32	- PB10	- ManTrmIRQ2	
	// 33	- PB11	- ManRcvIRQ	
	// 34	- PB12	- ManRcvIRQ sync true	
	// 40	- PC10
	// 41	- PC11
	// 42	- PC12
	// 43	- PC13	
	// 44	- PC14	
	// 45	- PC15	
	// 48	- PA14	
	// 49	- PA15	
	// 52	- PA16
	// 53	- PA17	
	// 54	- PA18	
	// 55	- PA19	
	// 56	- PC16
	// 57	- PC17
	// 58	- PC18
	// 59	- PC19
	// 60	- PC20	
	// 61	- PC21
	// 64	- PB16
	// 65	- PB17
	// 66	- PB18
	// 67	- PB19	
	// 68	- PB20	
	// 69	- PB21	
	// 70	- PA20	
	// 71	- PA21	
	// 75	- PA25	- main loop
	// 79	- PB23	- PwmDmaIRQ
	// 80	- PB24	
	// 81	- PB25	
	// 82	- PC24
	// 83	- PC25	
	// 84	- PC26


	// ++++++++++++++	GEN	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define GEN_MCK				0
	#define GEN_32K				1
	#define GEN_25M				2
	#define GEN_1M				3
	//#define GEN_500K			4
	//#define GEN_EXT32K		5

	#define GEN_MCK_CLK			MCK
	#define GEN_32K_CLK			32768
	#define GEN_25M_CLK			25000000
	#define GEN_1M_CLK			1000000
	#define GEN_EXT32K_CLK		32768

	// ++++++++++++++	SERCOM	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define SERCOM_0			0
	//#define SERCOM_1			1
	#define I2C_SERCOM_NUM		2
	#define UART0_SERCOM_NUM	3
	//#define SERCOM_4			4
	//#define SERCOM_5			5
	//#define SERCOM_6			6
	//#define SERCOM_7			7


	// ++++++++++++++	DMA	0...31	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define	PWMLA_DMA				DMA_CH0
	#define	PWMHA_DMA				DMA_CH1
	#define	PWMLB_DMA				DMA_CH2
	#define	PWMHB_DMA				DMA_CH3
	#define	DACTC_DMA				DMA_CH4
	#define	UART0_DMA				DMA_CH5
	//#define	NAND_MEMCOPY_DMA	DMA_CH6
	#define	I2C_DMACH				DMA_CH7
	//#define	DSP_DMATX			DMA_CH8
	//#define	DSP_DMARX			DMA_CH9
	#define	CRC_DMA					DMA_CH31

	// ++++++++++++++	EVENT 0...31	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define EVENT_PWM_SYNC		0
	//#define EVENT_PWMDMA		1
	//#define EVENT_PWMCOUNT		2
	//#define EVENT_MANR_1		3
	//#define EVENT_MANR_2		4

	// ++++++++++++++	TC	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define					TC0
	//#define					TC1
	//#define MANT_TC			TC2
	//#define MANI_TC			TC3
	//#define 					TC4
	//#define 					TC5
	//#define 					TC6
	//#define NAND_TC			TC7

	#define GEN_TC0_TC1			GEN_MCK
	#define GEN_TC2_TC3			GEN_MCK
	#define GEN_TC4_TC5			GEN_MCK
	#define GEN_TC6_TC7			GEN_MCK

	#define CLK_TC0_TC1			GEN_MCK_CLK
	#define CLK_TC2_TC3			GEN_MCK_CLK
	#define CLK_TC4_TC5			GEN_MCK_CLK
	#define CLK_TC6_TC7			GEN_MCK_CLK

	#define GEN_TC0				GEN_TC0_TC1
	#define GEN_TC1				GEN_TC0_TC1
	#define GEN_TC2				GEN_TC2_TC3
	#define GEN_TC3				GEN_TC2_TC3
	#define GEN_TC4				GEN_TC4_TC5
	#define GEN_TC5				GEN_TC4_TC5
	#define GEN_TC6				GEN_TC6_TC7
	#define GEN_TC7				GEN_TC6_TC7

	#define GCLK_TC0			GCLK_TC0_TC1
	#define GCLK_TC1			GCLK_TC0_TC1
	#define GCLK_TC2			GCLK_TC2_TC3
	#define GCLK_TC3			GCLK_TC2_TC3
	#define GCLK_TC4			GCLK_TC4_TC5
	#define GCLK_TC5			GCLK_TC4_TC5
	#define GCLK_TC6			GCLK_TC6_TC7
	#define GCLK_TC7			GCLK_TC6_TC7

	#define CLK_TC0				CLK_TC0_TC1
	#define CLK_TC1				CLK_TC0_TC1
	#define CLK_TC2				CLK_TC2_TC3
	#define CLK_TC3				CLK_TC2_TC3
	#define CLK_TC4				CLK_TC4_TC5
	#define CLK_TC5				CLK_TC4_TC5
	#define CLK_TC6				CLK_TC6_TC7
	#define CLK_TC7				CLK_TC6_TC7

	// ++++++++++++++	TCC	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PWM_TCC			TCC0
	//#define MANR_TCC			TCC1
	//#define PWMDMA_TCC		TCC2
	//#define PWMCOUNT_TCC		TCC3
	//#define MANT_TCC			TCC4

	#define GEN_TCC0_TCC1		GEN_MCK
	#define GEN_TCC2_TCC3		GEN_MCK
	#define GEN_TCC4			GEN_MCK

	#define CLK_TCC0_TCC1		GEN_MCK_CLK
	#define CLK_TCC2_TCC3		GEN_MCK_CLK
	#define CLK_TCC4			GEN_MCK_CLK

	#define GEN_TCC0			GEN_TCC0_TCC1
	#define GEN_TCC1			GEN_TCC0_TCC1
	#define GEN_TCC2			GEN_TCC2_TCC3
	#define GEN_TCC3			GEN_TCC2_TCC3


	#define GCLK_TCC0			GCLK_TCC0_TCC1
	#define GCLK_TCC1			GCLK_TCC0_TCC1
	#define GCLK_TCC2			GCLK_TCC2_TCC3
	#define GCLK_TCC3			GCLK_TCC2_TCC3


	#define CLK_TCC0			CLK_TCC0_TCC1
	#define CLK_TCC1			CLK_TCC0_TCC1
	#define CLK_TCC2			CLK_TCC2_TCC3
	#define CLK_TCC3			CLK_TCC2_TCC3

	// ++++++++++++++	I2C	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PIO_I2C				HW::PIOA 
	//#define PIN_SDA				12 
	//#define PIN_SCL				13 
	//#define SDA					(1<<PIN_SDA) 
	//#define SCL					(1<<PIN_SCL) 
	//#define I2C_PMUX_SDA		PORT_PMUX_C 
	//#define I2C_PMUX_SCL		PORT_PMUX_C 
	//#define I2C_GEN_SRC			GEN_MCK
	//#define I2C_GEN_CLK			GEN_MCK_CLK
	//#define I2C_BAUDRATE		400000 

	// ++++++++++++++	SPI	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PIO_SPCK			HW::PIOA
	//#define PIO_MOSI			HW::PIOA
	//#define PIO_MISO			HW::PIOA
	//#define PIO_CS				HW::PIOB

	//#define PIN_SPCK			9
	//#define PIN_MOSI			8 
	//#define PIN_MISO			10 
	//#define PIN_CS0				10 
	//#define PIN_CS1				11

	//#define SPCK				(1<<PIN_SPCK) 
	//#define MOSI				(1<<PIN_MOSI) 
	//#define MISO				(1<<PIN_MISO) 
	//#define CS0					(1<<PIN_CS0) 
	//#define CS1					(1<<PIN_CS1) 

	//#define SPI_PMUX_SPCK		PORT_PMUX_C 
	//#define SPI_PMUX_MOSI		PORT_PMUX_C 
	//#define SPI_PMUX_MISO		PORT_PMUX_C 
	//#define SPI_DIPO_BITS		SPI_DIPO(2)
	//#define SPI_DOPO_BITS		SPI_DOPO(0) 

	//#define SPI_GEN_SRC			GEN_MCK
	//#define SPI_GEN_CLK			GEN_MCK_CLK
	//#define SPI_BAUDRATE		8000000

	////#define SPI_IRQ				SERCOM0_0_IRQ
	////#define SPI_PID			PID_USIC1

	//#define Pin_SPI_IRQ_Set() HW::PIOB->BSET(15)		
	//#define Pin_SPI_IRQ_Clr() HW::PIOB->BCLR(15)		

	// ++++++++++++++	DSP SPI	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PIO_DSP_SPCK		HW::PIOB
	//#define PIO_DSP_MOSI		HW::PIOB
	//#define PIO_DSP_MISO		HW::PIOB
	//#define PIO_DSP_FS			HW::PIOC

	//#define PIN_DSP_SPCK		13
	//#define PIN_DSP_MOSI		12 
	//#define PIN_DSP_MISO		14
	//#define PIN_DSP_FS			0 

	//#define DSP_SPCK			(1<<PIN_DSP_SPCK) 
	//#define DSP_MOSI			(1<<PIN_DSP_MOSI) 
	//#define DSP_MISO			(1<<PIN_DSP_MISO) 
	//#define DSP_FS				(1<<PIN_DSP_FS) 

	//#define DSP_PMUX_SPCK		(PORT_PMUX_C)	//|PORT_DRVSTR 
	//#define DSP_PMUX_MOSI		(PORT_PMUX_C)	//|PORT_DRVSTR
	//#define DSP_PMUX_MISO		(PORT_PMUX_C)	//|PORT_DRVSTR
	//#define DSP_DIPO_BITS		SPI_DIPO(2)
	//#define DSP_DOPO_BITS		SPI_DOPO(0) 

	//#define DSP_GEN_SRC			GEN_MCK
	//#define DSP_GEN_CLK			GEN_MCK_CLK
	//#define DSP_BAUDRATE		50000000

	//#define Pin_SPI_IRQ_Set() HW::PIOB->BSET(15)		
	//#define Pin_SPI_IRQ_Clr() HW::PIOB->BCLR(15)		

	// ++++++++++++++	MANCH	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define PIO_MANCH		HW::PIOB
	#define PIN_L1			31 
	#define PIN_L2			30 
	#define MANCH_PMUX		PORT_PMUX_F
	#define L1_WO_NUM		0
	#define L2_WO_NUM		1

	#define L1				(1UL<<PIN_L1)
	#define L2				(1UL<<PIN_L2)
	#define H1				0
	#define H2				0

	//#define PIO_RXD			HW::PIOB
	//#define PIN_RXD			13
	//#define RXD				(1UL<<PIN_RXD)

	//#define Pin_ManRcvIRQ_Set()		HW::PIOB->BSET(11)
	//#define Pin_ManRcvIRQ_Clr()		HW::PIOB->BCLR(11)

	//#define Pin_ManTrmIRQ_Set()		HW::PIOB->BSET(10)		
	//#define Pin_ManTrmIRQ_Clr()		HW::PIOB->BCLR(10)		

	//#define Pin_ManRcvSync_Set()	HW::PIOB->BSET(12)		
	//#define Pin_ManRcvSync_Clr()	HW::PIOB->BCLR(12)		

	// ++++++++++++++	VCORE	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define PIO_ENVCORE		HW::PIOC
	#define PIN_ENVCORE		0
	#define ENVCORE			(1<<PIN_ENVCORE) 
	
	// ++++++++++++++	RESET	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PIN_RESET		10
	//#define PIO_RESET		HW::PIOC
	//#define RESET			(1<<PIN_RESET)


	// ++++++++++++++	DSP RESET	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PIN_DSP_RESET		1
	//#define PIO_DSP_RESET		HW::PIOC
	//#define DSP_RESET			(1<<PIN_DSP_RESET)

	// ++++++++++++++	DSP BOOT MODE	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PIN_DSP_BMODE1		1
	//#define PIO_DSP_BMODE1		HW::PIOC
	//#define DSP_BMODE1			(1<<PIN_DSP_BMODE1)

	// ++++++++++++++	USART	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PIO_UTXD0			HW::PIOA 
	//#define PIO_URXD0			HW::PIOA 
	//#define PIO_RTS0			HW::PIOA 

	//#define PMUX_UTXD0			PORT_PMUX_C
	//#define PMUX_URXD0			PORT_PMUX_C 

	//#define UART0_TXPO			USART_TXPO_0 
	//#define UART0_RXPO			USART_RXPO_1 

	//#define PIN_UTXD0			22 
	//#define PIN_URXD0			23 
	//#define PIN_RTS0			24 

	//#define UTXD0				(1<<PIN_UTXD0) 
	//#define URXD0				(1<<PIN_URXD0) 
	//#define RTS0				(1<<PIN_RTS0) 

	//#define UART0_GEN_SRC		GEN_MCK
	//#define UART0_GEN_CLK		GEN_MCK_CLK

	// ++++++++++++++	PWM		++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define PIO_DRVEN			HW::PIOA
	//#define PIO_WF_PWM			HW::PIOA
	//#define PIO_PWM				HW::PIOA
	//#define PIO_POL				HW::PIOB
	//#define PIO_GEN				HW::PIOB
	//#define PIO_DAC0			HW::PIOA
	//#define PIO_ADC0_01			HW::PIOA

	//#define GENA_WO_NUM			1
	//#define GENB_WO_NUM			0

	//#define PWMLA_WO_NUM		0
	//#define PWMHA_WO_NUM		1
	//#define PWMLB_WO_NUM		2
	//#define PWMHB_WO_NUM		3

	//#define PIN_DRVEN			0 
	//#define PIN_WF_PWM			1
	//#define PIN_PWMLA			8
	//#define PIN_PWMHA			9
	//#define PIN_PWMLB			10
	//#define PIN_PWMHB			11
	//#define PIN_POLWLA			0
	//#define PIN_POLWHA			1
	//#define PIN_POLWLB			2
	//#define PIN_POLWHB			3
	//#define PIN_GENA			31
	//#define PIN_GENB			30
	//#define PIN_DAC0			2
	//#define PIN_ADC0_01			3

	//#define DRVEN				(1UL<<PIN_DRVEN	) 
	//#define WF_PWM				(1UL<<PIN_WF_PWM	) 
	//#define PWMLA				(1UL<<PIN_PWMLA	) 
	//#define PWMHA				(1UL<<PIN_PWMHA	) 
	//#define PWMLB				(1UL<<PIN_PWMLB	) 
	//#define PWMHB				(1UL<<PIN_PWMHB	) 
	//#define POLWLA				(1UL<<PIN_POLWLA	) 
	//#define POLWHA				(1UL<<PIN_POLWHA	) 
	//#define POLWLB				(1UL<<PIN_POLWLB	) 
	//#define POLWHB				(1UL<<PIN_POLWHB	) 
	//#define GENA				(1UL<<PIN_GENA	) 
	//#define GENB				(1UL<<PIN_GENB	) 
	//#define DAC0				(1UL<<PIN_DAC0	) 
	//#define ADC0_01				(1UL<<PIN_ADC0_01	) 

	//#define PMUX_GENA			PORT_PMUX_E
	//#define PMUX_GENB			PORT_PMUX_E

	//#define PMUX_DAC0			PORT_PMUX_B
	//#define PMUX_ADC0_01		PORT_PMUX_B

	//#define PMUX_PWMLA			PORT_PMUX_F
	//#define PMUX_PWMHA			PORT_PMUX_F
	//#define PMUX_PWMLB			PORT_PMUX_F
	//#define PMUX_PWMHB			PORT_PMUX_F

	//#define PWM_EXTINT			(PIN_URXD0&15)


	// ++++++++++++++	EMAC	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define EMAC_PHYA 0

	#define PIO_RESET_PHY	HW::PIOC
	#define PIN_RESET_PHY	15

	#define PIO_GMD			HW::PIOA
	#define PIN_GMDC		20
	#define PIN_GMDIO		21

	#define GMDC			(1UL<<PIN_GMDC) 
	#define GMDIO			(1UL<<PIN_GMDIO) 

	// ++++++++++++++	PIO INIT	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define PIOA_INIT_DIR		(0xFF|PA10|PA11|PA16|PA24|PA25|PA27)
	#define PIOA_INIT_SET		(0)
	#define PIOA_INIT_CLR		(0xFF|PA10|PA11|PA16|PA24|PA25|PA27)

	#define PIOB_INIT_DIR		(PB07|PB10|PB11|PB16|PB17|PB18|PB24|PB25|L1|L2)
	#define PIOB_INIT_SET		(0)
	#define PIOB_INIT_CLR		(PB07|PB10|PB11|PB16|PB17|PB18|PB24|PB25|L1|L2)

	#define PIOC_INIT_DIR		(ENVCORE|PC01|PC02|PC10|PC11|PC12|PC13|PC14|PC15|PC17|PC18|PC19|PC21|PC24|PC25|PC26|PC27|PC28)
	#define PIOC_INIT_SET		(PC15)
	#define PIOC_INIT_CLR		(ENVCORE|PC01|PC02|PC10|PC11|PC12|PC13|PC14|PC17|PC18|PC19|PC21|PC24|PC25|PC26|PC27|PC28)

	#define Pin_MainLoop_Set()	HW::PIOA->BSET(25)
	#define Pin_MainLoop_Clr()	HW::PIOA->BCLR(25)
	#define Pin_MainLoop_Tgl()	HW::PIOA->BTGL(25)


#elif defined(CPU_XMC48) //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	// Test Pins
	// 63	- P2.13	- main loop
	// 64	- P2.12 - SPI_Handler
	// 76	- P2.6	- ManTrmIRQ
	// 77	- P5.7	- UpdateMan	
	// 78	- P5.6	- 	
	// 79	- P5.5	- 	
	// 80	- P5.4
	// 81	- P5.3
	// 83	- P5.1	- ManRcvIRQ 
	// 95	- P6.6	- ShaftIRQ
	// 96	- P6.5	- CRC_CCITT_DMA
	// 99	- P6.2	- I2C_Handler 
	// 100	- P6.1
	// 101	- P6.0
	// 104	- P1.12
	// 109	- P1.3
	// 111	- P1.2
	// 111	- P1.1
	// 113	- P1.9
	// 115	- P1.7
	// 116	- P1.6
	// 119	- P4.5
	// 120	- P4.4
	// 121	- P4.3
	// 122	- P4.2
	// 123	- P4.1
	// 124	- P1.0
	// 131	- P3.4
	// 132	- P3.3
	// 137	- P0.13
	// 138	- P0.12

	// ++++++++++++++	DLR	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	// GPDMA0 DLR_SRSEL0
	#define DRL_RS0					DRL0_USIC0_SR0	// UART0
	#define DRL_RS1					DRL1_USIC1_SR0	// SPI
	#define DRL_RS2					DRL2_USIC0_SR1	// UART2			
	#define DRL_RS3					15					
	#define DRL_RS4					15					
	#define DRL_RS5					15					
	#define DRL_RS6					15					
	#define DRL_RS7					15

	// GPDMA1 DLR_SRSEL1
	#define DRL_RS8					DRL8_USIC2_SR0	// I2C					
	#define DRL_RS9					DRL9_USIC2_SR1	// UART1				
	#define DRL_RS10				15				
	#define DRL_RS11				15		

	#define UART0_DRL				0		
	#define SPI_DRL					1		
	#define UART2_DRL				2		
	//#define DRL_3					3		
	//#define DRL_4					4		
	//#define DRL_5					5		
	//#define DRL_6					6		
	//#define DRL_7					7		
	#define I2C_DRL					8				
	#define UART1_DRL				9			
	//#define DRL_10				10		
	//#define DRL_11				11		

	// ++++++++++++++	PINS P0	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define PIN_L1					0 
	#define PIN_H1					1 
	#define PIN_L2					9 
	#define PIN_H2					10
	#define PIN_RESET				11

	#define L1						(1UL<<PIN_L1)
	#define H1						(1UL<<PIN_H1)
	#define L2						(1UL<<PIN_L2)
	#define H2						(1UL<<PIN_H2)
	#define RESET					(1UL<<PIN_RESET)

	// ++++++++++++++	PINS P1	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define PIN_RTS0				0 
	#define PIN_RTS1				8 
	#define PIN_RTS2				13 

	#define RTS0					(1UL<<PIN_RTS0)
	#define RTS1					(1UL<<PIN_RTS1)
	#define RTS2					(1UL<<PIN_RTS2)

	// ++++++++++++++	PINS P2	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define PIN_PHY_RST				10 
	#define PIN_ENVCORE				11 

	#define PHY_RST					(1UL<<PIN_PHY_RST)
	#define ENVCORE					(1UL<<PIN_ENVCORE)

	// ++++++++++++++	EMAC	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define EMAC_PHYA 0

	#define PIO_RESET_PHY			HW::P2
	#define PIN_RESET_PHY			10

	#define PIO_GMDC				HW::P2
	#define PIO_GMDIO				HW::P2
	#define PIO_GCRS				HW::P15
	#define PIO_GRXER				HW::P2
	#define PIO_GRX0				HW::P2
	#define PIO_GRX1				HW::P2
	#define PIO_GTXEN				HW::P2
	#define PIO_GTX0				HW::P2
	#define PIO_GTX1				HW::P2
	#define PIO_GRXCK				HW::P2

	#define PIN_GMDC				7
	#define PIN_GMDIO				0
	#define PIN_GCRS				9
	#define PIN_GRXER				4
	#define PIN_GRX0				2
	#define PIN_GRX1				3
	#define PIN_GTXEN				5
	#define PIN_GTX0				8
	#define PIN_GTX1				9
	#define PIN_GRXCK				1

	#define MUX_GMDC				A1PP
	#define MUX_GMDIO				HWIO0
	#define MUX_GCRS				I1DPD
	#define MUX_GRXER				I1DPD
	#define MUX_GRX0				I2DPU
	#define MUX_GRX1				I1DPD
	#define MUX_GTXEN				A1PP
	#define MUX_GTX0				A1PP
	#define MUX_GTX1				A1PP
	#define MUX_GRXCK				I1DPD


	//#define GMDC					(1UL<<PIN_GMDC) 
	//#define GMDIO					(1UL<<PIN_GMDIO) 


	#define EMAC_INIT_ETH0_CON		(CON_INFSEL|CON_RXD0(0)|CON_RXD1(0)|CON_CLK_RMII(0)|CON_CRS_DV(2)|CON_RXER(0)|CON_MDIO(1))

	// ++++++++++++++	PIO INIT	++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define P0_INIT_DIR		(L1|H1|L2|H2|P0_12|P0_13|P0_15)
	#define P0_INIT_OUT		(H1|H2)

	#define P1_INIT_DIR		(RTS0|RTS1|RTS2)
	#define P1_INIT_OUT		(0)

	#define P2_INIT_DIR		(PHY_RST|ENVCORE|P2_6|P2_12|P2_13)
	#define P2_INIT_OUT		(ENVCORE)

	#define P3_INIT_DIR		(0)
	#define P3_INIT_OUT		(0)

	#define P4_INIT_DIR		(0)
	#define P4_INIT_OUT		(0)

	#define P5_INIT_DIR		(0)
	#define P5_INIT_OUT		(0)

	#define P6_INIT_DIR		(0)
	#define P6_INIT_OUT		(0)

	#define P14_INIT_PDISC	(0)
	#define P15_INIT_PDISC	(0)

	#define Pin_MainLoop_Set()	HW::P2->BSET(13)
	#define Pin_MainLoop_Clr()	HW::P2->BCLR(13)
	#define Pin_MainLoop_Tgl()	HW::P2->BTGL(13)


	/*******************************************************************************
	 * MACROS
	 *******************************************************************************/
	#define	OFI_FREQUENCY        (24000000UL)  /**< 24MHz Backup Clock (fOFI) frequency. */
	#define OSI_FREQUENCY        (32768UL)    /**< 32KHz Internal Slow Clock source (fOSI) frequency. */  

	#define XMC4800_F144x2048

	#define CHIPID_LOC ((uint8_t *)0x20000000UL)

	#define PMU_FLASH_WS          (NS2CCLK(30))	//(0x3U)

	#define OSCHP_FREQUENCY			(25000000U)
	#define FOSCREF					(2500000U)
	#define VCO_NOM					(400000000UL)
	#define VCO_IN_MAX				(5000000UL)

	#define DELAY_CNT_50US_50MHZ  (2500UL)
	#define DELAY_CNT_150US_50MHZ (7500UL)
	#define DELAY_CNT_50US_48MHZ  (2400UL)
	#define DELAY_CNT_50US_72MHZ  (3600UL)
	#define DELAY_CNT_50US_96MHZ  (4800UL)
	#define DELAY_CNT_50US_120MHZ (6000UL)
	#define DELAY_CNT_50US_144MHZ (7200UL)

	#define SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
										 SCU_PLL_PLLSTAT_PLLLV_Msk | \
										 SCU_PLL_PLLSTAT_PLLSP_Msk)


	#define USB_PDIV (4U)
	#define USB_NDIV (79U)


	/*
	//    <o> Backup clock calibration mode
	//       <0=> Factory calibration
	//       <1=> Automatic calibration
	//    <i> Default: Automatic calibration
	*/
	#define FOFI_CALIBRATION_MODE 1
	#define FOFI_CALIBRATION_MODE_FACTORY 0
	#define FOFI_CALIBRATION_MODE_AUTOMATIC 1

	/*
	//    <o> Standby clock (fSTDBY) source selection
	//       <0=> Internal slow oscillator (32768Hz)
	//       <1=> External crystal (32768Hz)
	//    <i> Default: Internal slow oscillator (32768Hz)
	*/
	#define STDBY_CLOCK_SRC 0
	#define STDBY_CLOCK_SRC_OSI 0
	#define STDBY_CLOCK_SRC_OSCULP 1

	/*
	//    <o> PLL clock source selection
	//       <0=> External crystal
	//       <1=> Internal fast oscillator
	//    <i> Default: External crystal
	*/
	#define PLL_CLOCK_SRC 0
	#define PLL_CLOCK_SRC_EXT_XTAL 0
	#define PLL_CLOCK_SRC_OFI 1

	#define PLL_CON1(ndiv, k2div, pdiv) (((ndiv) << SCU_PLL_PLLCON1_NDIV_Pos) | ((k2div) << SCU_PLL_PLLCON1_K2DIV_Pos) | ((pdiv) << SCU_PLL_PLLCON1_PDIV_Pos))

	/* PLL settings, fPLL = 288MHz */
	#if PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL

		#define PLL_K2DIV	((VCO_NOM/CPUCLK)-1)
		#define PLL_PDIV	(((OSCHP_FREQUENCY-VCO_IN_MAX)*2/VCO_IN_MAX+1)/2)
		#define PLL_NDIV	((CPUCLK*(PLL_K2DIV+1)*2/(OSCHP_FREQUENCY/(PLL_PDIV+1))+1)/2-1) // (7U) 

		#define VCO ((OSCHP_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))

	#else /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL */

		#define PLL_PDIV (1U)
		#define PLL_NDIV (23U)
		#define PLL_K2DIV (0U)

		#define VCO ((OFI_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))

	#endif /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_OFI */

	#define PLL_K2DIV_24MHZ  ((VCO / OFI_FREQUENCY) - 1UL)
	#define PLL_K2DIV_48MHZ  ((VCO / 48000000U) - 1UL)
	#define PLL_K2DIV_72MHZ  ((VCO / 72000000U) - 1UL)
	#define PLL_K2DIV_96MHZ  ((VCO / 96000000U) - 1UL)
	#define PLL_K2DIV_120MHZ ((VCO / 120000000U) - 1UL)

	//#define SCU_CLK_CLKCLR_ENABLE_USBCLK SCU_CLK_CLKCLR_USBCDI_Msk
	//#define SCU_CLK_CLKCLR_ENABLE_MMCCLK SCU_CLK_CLKCLR_MMCCDI_Msk
	//#define SCU_CLK_CLKCLR_ENABLE_ETHCLK SCU_CLK_CLKCLR_ETH0CDI_Msk
	//#define SCU_CLK_CLKCLR_ENABLE_EBUCLK SCU_CLK_CLKCLR_EBUCDI_Msk
	//#define SCU_CLK_CLKCLR_ENABLE_CCUCLK SCU_CLK_CLKCLR_CCUCDI_Msk

	//#define SCU_CLK_SYSCLKCR_SYSSEL_OFI      (0U << SCU_CLK_SYSCLKCR_SYSSEL_Pos)
	//#define SCU_CLK_SYSCLKCR_SYSSEL_PLL      (1U << SCU_CLK_SYSCLKCR_SYSSEL_Pos)

	//#define SCU_CLK_USBCLKCR_USBSEL_USBPLL   (0U << SCU_CLK_USBCLKCR_USBSEL_Pos)
	//#define SCU_CLK_USBCLKCR_USBSEL_PLL      (1U << SCU_CLK_USBCLKCR_USBSEL_Pos)

	//#define SCU_CLK_ECATCLKCR_ECATSEL_USBPLL (0U << SCU_CLK_ECATCLKCR_ECATSEL_Pos)
	//#define SCU_CLK_ECATCLKCR_ECATSEL_PLL    (1U << SCU_CLK_ECATCLKCR_ECATSEL_Pos)

	#define SCU_CLK_WDTCLKCR_WDTSEL_OFI      (0U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
	//#define SCU_CLK_WDTCLKCR_WDTSEL_STANDBY  (1U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
	//#define SCU_CLK_WDTCLKCR_WDTSEL_PLL      (2U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)

	//#define SCU_CLK_EXTCLKCR_ECKSEL_SYS      (0U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
	//#define SCU_CLK_EXTCLKCR_ECKSEL_USBPLL   (2U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
	//#define SCU_CLK_EXTCLKCR_ECKSEL_PLL      (3U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)

	//#define EXTCLK_PIN_P0_8  (1)
	//#define EXTCLK_PIN_P1_15 (2)

	#define __CLKSET    (0x00000000UL)
	#define __SYSCLKCR  (0x00010000UL)
	#define __CPUCLKCR  (0x00000000UL)
//	#define __PBCLKCR   (0x00000000UL)
//	#define __CCUCLKCR  (0x00000000UL)
	#define __WDTCLKCR  (0x00000000UL)
//	#define __EBUCLKCR  (0x00000003UL)
	#define __USBCLKCR  (0x00010005UL)
	#define __ECATCLKCR (0x00000001UL)

	#define __EXTCLKCR (0x01200003UL)
	//#define __EXTCLKPIN (0U)

	//#define ENABLE_PLL \
	//	(((__SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) == SCU_CLK_SYSCLKCR_SYSSEL_PLL) || \
	//	 ((__ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) == SCU_CLK_ECATCLKCR_ECATSEL_PLL) || \
	//	 ((__CLKSET & SCU_CLK_CLKSET_EBUCEN_Msk) != 0) || \
	//	 (((__CLKSET & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk) == SCU_CLK_USBCLKCR_USBSEL_PLL)) || \
	//	 (((__CLKSET & SCU_CLK_CLKSET_WDTCEN_Msk) != 0) && ((__WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk) == SCU_CLK_WDTCLKCR_WDTSEL_PLL)))

	//#define ENABLE_USBPLL \
	//	(((__ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) == SCU_CLK_ECATCLKCR_ECATSEL_USBPLL) || \
	//	 (((__CLKSET & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk) == SCU_CLK_USBCLKCR_USBSEL_USBPLL)) || \
	//	 (((__CLKSET & SCU_CLK_CLKSET_MMCCEN_Msk) != 0) && ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk) == SCU_CLK_USBCLKCR_USBSEL_USBPLL)))

	//#define SLAD(v)		((v)&0xffff)                /*!< USIC_CH PCR_IICMode: SLAD (Bitfield-Mask: 0xffff)           */
	//#define ACK00     	(1<<16UL)                    /*!< USIC_CH PCR_IICMode: ACK00 (Bit 16)                         */
	//#define STIM      	(1<<17UL)                    /*!< USIC_CH PCR_IICMode: STIM (Bit 17)                          */
	//#define SCRIEN    	(1<<18UL)                    /*!< USIC_CH PCR_IICMode: SCRIEN (Bit 18)                        */
	//#define RSCRIEN   	(1<<19UL)                    /*!< USIC_CH PCR_IICMode: RSCRIEN (Bit 19)                       */
	//#define PCRIEN    	(1<<20UL)                    /*!< USIC_CH PCR_IICMode: PCRIEN (Bit 20)                        */
	//#define NACKIEN   	(1<<21UL)                    /*!< USIC_CH PCR_IICMode: NACKIEN (Bit 21)                       */
	//#define ARLIEN    	(1<<22UL)                    /*!< USIC_CH PCR_IICMode: ARLIEN (Bit 22)                        */
	//#define SRRIEN    	(1<<23UL)                    /*!< USIC_CH PCR_IICMode: SRRIEN (Bit 23)                        */
	//#define ERRIEN    	(1<<24UL)                    /*!< USIC_CH PCR_IICMode: ERRIEN (Bit 24)                        */
	//#define SACKDIS   	(1<<25UL)                    /*!< USIC_CH PCR_IICMode: SACKDIS (Bit 25)                       */
	//#define HDEL(v)		(((v)&0xF)<<26UL)                    /*!< USIC_CH PCR_IICMode: HDEL (Bit 26)                          */
	//#define ACKIEN    	(1<<30UL)                    /*!< USIC_CH PCR_IICMode: ACKIEN (Bit 30)                        */
	////#define MCLK      	(1<<31UL)                    /*!< USIC_CH PCR_IICMode: MCLK (Bit 31)                          */

	//#define SLSEL         (0x1UL)                   /*!< USIC_CH PSR_IICMode: SLSEL (Bitfield-Mask: 0x01)            */
	//#define WTDF          (0x2UL)                   /*!< USIC_CH PSR_IICMode: WTDF (Bitfield-Mask: 0x01)             */
	//#define SCR           (0x4UL)                   /*!< USIC_CH PSR_IICMode: SCR (Bitfield-Mask: 0x01)              */
	//#define RSCR          (0x8UL)                   /*!< USIC_CH PSR_IICMode: RSCR (Bitfield-Mask: 0x01)             */
	//#define PCR           (0x10UL)                  /*!< USIC_CH PSR_IICMode: PCR (Bitfield-Mask: 0x01)              */
	//#define NACK          (0x20UL)                  /*!< USIC_CH PSR_IICMode: NACK (Bitfield-Mask: 0x01)             */
	//#define ARL           (0x40UL)                  /*!< USIC_CH PSR_IICMode: ARL (Bitfield-Mask: 0x01)              */
	//#define SRR           (0x80UL)                  /*!< USIC_CH PSR_IICMode: SRR (Bitfield-Mask: 0x01)              */
	//#define ERR           (0x100UL)                 /*!< USIC_CH PSR_IICMode: ERR (Bitfield-Mask: 0x01)              */
	//#define ACK           (0x200UL)                 /*!< USIC_CH PSR_IICMode: ACK (Bitfield-Mask: 0x01)              */
	//#define RSIF          (0x400UL)                 /*!< USIC_CH PSR_IICMode: RSIF (Bitfield-Mask: 0x01)             */
	//#define DLIF          (0x800UL)                 /*!< USIC_CH PSR_IICMode: DLIF (Bitfield-Mask: 0x01)             */
	//#define TSIF          (0x1000UL)                /*!< USIC_CH PSR_IICMode: TSIF (Bitfield-Mask: 0x01)             */
	//#define TBIF          (0x2000UL)                /*!< USIC_CH PSR_IICMode: TBIF (Bitfield-Mask: 0x01)             */
	//#define RIF           (0x4000UL)                /*!< USIC_CH PSR_IICMode: RIF (Bitfield-Mask: 0x01)              */
	//#define AIF           (0x8000UL)                /*!< USIC_CH PSR_IICMode: AIF (Bitfield-Mask: 0x01)              */
	//#define BRGIF         (0x10000UL)               /*!< USIC_CH PSR_IICMode: BRGIF (Bitfield-Mask: 0x01)            */

	////++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define TDF_MASTER_SEND				(0U << 8U)
	//#define TDF_SLAVE_SEND				(1U << 8U)
	//#define TDF_MASTER_RECEIVE_ACK   	(2U << 8U)
	//#define TDF_MASTER_RECEIVE_NACK  	(3U << 8U)
	//#define TDF_MASTER_START         	(4U << 8U)
	//#define TDF_MASTER_RESTART      	(5U << 8U)
	//#define TDF_MASTER_STOP         	(6U << 8U)

	////++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define I2C__SCTR (SDIR(1) | TRM(3) | FLE(0x3F) | WLE(7))

	//#define I2C__CCR (MODE(4))

	//#define I2C__BRG (DCTQ(24)|SCLKCFG(0))

	//#define I2C__DX0CR (DSEL(1) | INSW(0) | DFEN(1) | DSEN(1) | DPOL(0) | SFSEL(1) | CM(0) | DXS(0))
	//#define I2C__DX1CR (DSEL(0) | INSW(0) | DFEN(1) | DSEN(1) | DPOL(0) | SFSEL(1) | CM(0) | DXS(0))
	//#define I2C__DX2CR (DSEL(0) | INSW(0) | DFEN(0) | DSEN(0) | DPOL(0) | SFSEL(0) | CM(0) | DXS(0))
	//#define I2C__DX3CR (DSEL(0) | INSW(0) | DFEN(0) | DSEN(0) | DPOL(0) | SFSEL(0) | CM(0) | DXS(0))

	//#define I2C__PCR (STIM)

	//#define I2C__FDR ((1024 - (((SYSCLK + 400000/2) / 400000 + 8) / 16)) | DM(1))

	//#define I2C__TCSR (TDEN(1)|TDSSM(1))


	////++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//#define MSLSEN    	(0x1UL)         	/*!< USIC_CH PCR_SSCMode: MSLSEN (Bitfield-Mask: 0x01)           */
	//#define SELCTR    	(0x2UL)         	/*!< USIC_CH PCR_SSCMode: SELCTR (Bitfield-Mask: 0x01)           */
	//#define SELINV    	(0x4UL)         	/*!< USIC_CH PCR_SSCMode: SELINV (Bitfield-Mask: 0x01)           */
	//#define FEM       	(0x8UL)         	/*!< USIC_CH PCR_SSCMode: FEM (Bitfield-Mask: 0x01)              */
	//#define CTQSEL1(v)	(((v)&3)<<4)		/*!< USIC_CH PCR_SSCMode: CTQSEL1 (Bitfield-Mask: 0x03)          */
	//#define PCTQ1(v)	(((v)&3)<<6)    	/*!< USIC_CH PCR_SSCMode: PCTQ1 (Bitfield-Mask: 0x03)            */
	//#define DCTQ1(v)	(((v)&0x1F)<<8)		/*!< USIC_CH PCR_SSCMode: DCTQ1 (Bitfield-Mask: 0x1f)            */
	//#define PARIEN    	(0x2000UL)      	/*!< USIC_CH PCR_SSCMode: PARIEN (Bitfield-Mask: 0x01)           */
	//#define MSLSIEN   	(0x4000UL)      	/*!< USIC_CH PCR_SSCMode: MSLSIEN (Bitfield-Mask: 0x01)          */
	//#define DX2TIEN   	(0x8000UL)      	/*!< USIC_CH PCR_SSCMode: DX2TIEN (Bitfield-Mask: 0x01)          */
	//#define SELO(v)		(((v)&0xFF)<<16)	/*!< USIC_CH PCR_SSCMode: SELO (Bitfield-Mask: 0xff)             */
	//#define TIWEN     	(0x1000000UL)   	/*!< USIC_CH PCR_SSCMode: TIWEN (Bitfield-Mask: 0x01)            */
	//#define SLPHSEL   	(0x2000000UL)   	/*!< USIC_CH PCR_SSCMode: SLPHSEL (Bitfield-Mask: 0x01)          */
	//#define MCLK      	(0x80000000UL)  	/*!< USIC_CH PCR_SSCMode: MCLK (Bitfield-Mask: 0x01)             */

	//#define MSLS      	(0x1UL)           	/*!< USIC_CH PSR_SSCMode: MSLS (Bitfield-Mask: 0x01)             */
	//#define DX2S      	(0x2UL)           	/*!< USIC_CH PSR_SSCMode: DX2S (Bitfield-Mask: 0x01)             */
	//#define MSLSEV    	(0x4UL)           	/*!< USIC_CH PSR_SSCMode: MSLSEV (Bitfield-Mask: 0x01)           */
	//#define DX2TEV    	(0x8UL)           	/*!< USIC_CH PSR_SSCMode: DX2TEV (Bitfield-Mask: 0x01)           */
	//#define PARERR    	(0x10UL)          	/*!< USIC_CH PSR_SSCMode: PARERR (Bitfield-Mask: 0x01)           */
	//#define RSIF      	(0x400UL)         	/*!< USIC_CH PSR_SSCMode: RSIF (Bitfield-Mask: 0x01)             */
	//#define DLIF      	(0x800UL)         	/*!< USIC_CH PSR_SSCMode: DLIF (Bitfield-Mask: 0x01)             */
	//#define TSIF      	(0x1000UL)        	/*!< USIC_CH PSR_SSCMode: TSIF (Bitfield-Mask: 0x01)             */
	//#define TBIF      	(0x2000UL)        	/*!< USIC_CH PSR_SSCMode: TBIF (Bitfield-Mask: 0x01)             */
	//#define RIF       	(0x4000UL)        	/*!< USIC_CH PSR_SSCMode: RIF (Bitfield-Mask: 0x01)              */
	//#define AIF       	(0x8000UL)        	/*!< USIC_CH PSR_SSCMode: AIF (Bitfield-Mask: 0x01)              */
	//#define BRGIF     	(0x10000UL)       	/*!< USIC_CH PSR_SSCMode: BRGIF (Bitfield-Mask: 0x01)            */

	//#define SPI__SCTR (SDIR(1) | TRM(1) | FLE(0x3F) | WLE(7))

	//#define SPI__CCR (MODE(1))

	//#define SPI__BRG (SCLKCFG(2)|CTQSEL(0)|DCTQ(1)|PCTQ(3)|CLKSEL(0))

	//#define SPI__DX0CR (DSEL(2) | INSW(1) | DFEN(0) | DSEN(0) | DPOL(0) | SFSEL(1) | CM(0) | DXS(0))
	//#define SPI__DX1CR (DSEL(0) | INSW(0) | DFEN(1) | DSEN(1) | DPOL(0) | SFSEL(1) | CM(0) | DXS(0))
	//#define SPI__DX2CR (DSEL(0) | INSW(0) | DFEN(0) | DSEN(0) | DPOL(0) | SFSEL(0) | CM(0) | DXS(0))
	//#define SPI__DX3CR (DSEL(0) | INSW(0) | DFEN(0) | DSEN(0) | DPOL(0) | SFSEL(0) | CM(0) | DXS(0))

	//#define SPI__PCR (MSLSEN | SELINV |  TIWEN | MCLK | CTQSEL1(0) | PCTQ1(0) | DCTQ1(0))

	//#define SPI__BAUD (4000000)

	//#define SPI__FDR ((1024 - ((SYSCLK + SPI__BAUD/2) / SPI__BAUD + 1) / 2) | DM(1))

	//#define SPI__BAUD2FDR(v) ((1024 - ((SYSCLK + (v)/2) / (v) + 1) / 2) | DM(1))

	//#define SPI__TCSR (TDEN(1)|HPCMD(0))

//	static void delay(u32 cycles) { for(volatile u32 i = 0UL; i < cycles ;++i) { __nop(); }}

#elif defined(WIN32) //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	#define BAUD2CLK(x)				(x)
	#define MT(v)					(v)
	#define Pin_MainLoop_Set()	
	#define Pin_MainLoop_Clr()	

#endif

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++




#endif // HW_CONF_H__20_04_2022__16_00
