<HTML>
<TITLE>ECE697C - Course references</TITLE>
<BODY bgcolor="#ffffff">
<H3> <STRONG> UNIVERSITY OF MASSACHUSETTS  <br>
 Department of Electrical and Computer Engineering <p>
 Design for Manufacturability and Reliability of VLSI 
</STRONG> </H3>
<p>
<H3> References: </H3>
(<a href="../ieee.html"> Copyright note </a>)


<body lang=EN-US style='tab-interval:.5in'>

<div class=Section1>

<p class=MsoNormal align=center style='margin-bottom:6.0pt;text-align:center;
mso-layout-grid-align:none;text-autospace:none'><b style='mso-bidi-font-weight:
normal'><u>DFM References (Added in 2007)<o:p></o:p></u></b></p>

<!--
<p class=MsoNormal align=center style='margin-bottom:6.0pt;text-align:center;
mso-layout-grid-align:none;text-autospace:none'><b style='mso-bidi-font-weight:
normal'><u><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></u></b></p>
-->

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:
6.0pt;margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 
level1 lfo1; tab-stops:list .3in;mso-layout-grid-align:
none;text-autospace:none'><![if !supportLists]><span 
style='font-size:11.0pt'>[0]<span style='font:7.0pt "Times New Roman"'>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span></span><![endif]>X. Wang, C. 
Chiang, J. Kawa, and Q. Su, "A Min-Variance
Iterative Method for Fast Smart Dummy Feature Density Assignment in
Chemical-Mechanical Polishing," <i>Proceedings of ISQED,</i> 
pp. 258-263, March 2005.
<a href="../../../../ieeexplore.ieee.org/iel5/9684/30568/01410593.pdf@arnumber=1410593">pdf
file</a>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:
6.0pt;margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 
level1 lfo1; tab-stops:list .3in;mso-layout-grid-align:
none;text-autospace:none'><![if !supportLists]><span 
style='font-size:11.0pt'>[1]<span style='font:7.0pt "Times New Roman"'>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span></span><![endif]>
F. Schellenberg, “A little light magic,” <i>IEEE
Spectrum</i>, Sept. 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[2]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><![endif]>L.W. Liebmann, “Layout impact of resolution enhancement
techniques: impediment or opportunity?,”in <i>Proc. Int. Symp. on Physical
Design</i>, pp. 110–117, 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[3]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><![endif]>F. M. Schellenberg, <i>Resolution Enhancement
Technology: The past, the present and extension for the future</i>. Mentor
Graphics White Paper, 2004 SPIE Microlithography Plenary.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[4]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><![endif]>C. A. Mack, <i>Field Guide to Optical Lithography</i>.
SPIE Press, 2006.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[5]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><![endif]>M. Mani, A. Devgan, and M. Orshansky, “An efficient
algorithm for statistical minimization of total power under timing yield
constraints,” in <i>Proc. Design Automation Conf.</i>, (New York, NY, USA), pp.
309–314, ACM Press, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[6]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><![endif]>Y. Chen, A. B. Kahng, G. Robins, and A. Zelikovsky,
“Practical iterated fill synthesis for CMP uniformity,” in <i>Proc. Design
Automation Conf.</i>, pp. 671–674, ACM Press, 2000.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[7]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><![endif]>P. Gupta, A. B. Kahng, D. Sylvester, and J. Yang, “A
cost-driven lithographic correction methodology based on off-the-shelf sizing
tools,” in <i>Proc. Design Automation Conf.</i>, (New York, NY, USA), pp.
16–21, ACM Press, 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[8]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><![endif]>P. Gupta and A. B. Kahng, “Manufacturing-aware physical
design,” in <i>Proc. Int. Conf. on Computer Aided Design</i>, pp. 681–687,
2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[9]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><![endif]>L. Scheffer, “Physical CAD changes to incorporate design
for lithography and manufacturability,” in <i>Proc. Asia and South Pacific
Design Automation Conf.</i>, Jan. 2004.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[10]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>G. S. Garcea, N. P. van der Meijs, and R. H. J. M.
Otten, “Simultaneous analytic area and power optimization for repeater
insertion,” in <i>Proc. Int. Conf. on Computer Aided Design</i>, (Washington,
DC, USA), p. 568, IEEE Computer Society, 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[11]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>J. Mitra, P. Yu, and D. Z. Pan, “RADAR: RET-aware
detailed routing using fast lithography simulations,” in <i>Proc. Design
Automation Conf.</i>, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[12]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>A. Strojwas, “Tutorial on DFM for physical design,” in <i>ISPD
’05: Proceedings of the 2005 international symposium on physical design</i>,
(New York, NY, USA), pp. 103–103, ACM Press, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[13]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>A. B. Kahng, C.-H. Park, P. Sharma, and Q. Wang, “Lens
aberration aware timing-driven placement,” in <i>Proc. Design, Automation and
Test in Eurpoe</i>, (3001 Leuven, Belgium, Belgium), pp. 890–895, European
Design and Automation Association, 2006.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[14]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>V. Mehrotra, S. L. Sam, D. Boning, A. Chandrakasan, R.
Vallishayee, and S. Nassif, “A methodology for modeling the effects of
systematic within-die interconnect and device variation on circuit
performance,” in <i>DAC ’00: Proceedings of the 37th conference on Design
automation</i>, (New York, NY, USA), pp. 172–175, ACM Press, 2000.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[15]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>M. Orshansky, L. Milor, and C. Hu, “Characterization of
spatial intrafield gate cd variability, its impact on circuit performance, and
spatial mask-level correction,” <i>IEEE Trans. on Semiconductor Manufacturing</i>,
vol. 17, pp. 2–11, Feb 2004.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[16]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>P. Friedberg, Y. Cao, J. Cain, R. Wang, J. Rabaey, and
C. Spanos, “Modeling within-die spatial correlation effects for process-design
co-optimization,” in <i>Proc. Int. Symp. on Quality Electronic Design</i>, pp.
516–521, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[17]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>M. Choi and L.Milor, “Impact on circuit performance of
deterministic within-die variation in nanoscale semiconductor manufacturing,” <i>IEEE
Trans. on Computer-Aided Design of Integrated Circuits and Systems</i>, vol.
25, pp. 1350–1367, July 2006.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[18]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>J. Xiong, V. Zolotov, and L. He, “Robust extraction of
spatial correlation,” in <i>Proc. Int. Symp. On Physical Design</i>, (New York,
NY, USA), pp. 2–9, ACM Press, 2006.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[19]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>X. Qi, A. Gyure, Y. Luo, S. C. Lo, M. Shahram, and K.
Singhal, “Measurement and characterization of pattern dependent process
variations of interconnect resistance, capacitance and inductance in nanometer
technologies,” in <i>GLSVLSI ’06: Proceedings of the 16th ACM Great Lakes
symposium on VLSI</i>, (New York, NY, USA), pp. 14–18, ACM Press, 2006.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[20]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>C. Mack, “Lithography simulation in semiconductor
manufacturing,” in <i>Advanced MicrolithographyTechnologies, Proc. of SPIE,
Vol. 5645 (edited by Y. Wang)</i>, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[21]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>F.-L. Heng, J.-F. Lee, and P. Gupta, “Toward
through-process layout quality metrics,” in <i>Proceedingsof SPIE – Volume
5756, Design and Process Integration for Microelectronic Manufacturing III</i>,
2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[22]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>N. B. Cobb and Y. Granik, “OPC methods to improve image
slope and process window,” in <i>Proc. SPIE 5042</i>, pp. 116–125, 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[23]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>J. L. Sturtevant, J. A. Torres, J.Word, Y. Granik, and
P. LaCour, “Considerations for the use of defocus models for OPC,” in <i>Proc.
SPIE 5756</i>, pp. 427–436, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[24]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>P. Yu, D. Z. Pan, and C. A. Mack, “Fast lithography
simulation under focus variations for opc and layout optimizations,” in <i>SPIE
Design and Process Integration for Microelectronic Manufacturing IV</i>, 2006.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[25]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>P. Yu, S. X. Shi, and D. Z. Pan, “Process variation
aware OPC with variational lithography modeling,” in <i>Proc. Design Automation
Conf.</i>, 2006.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[26]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>L. W. Liebman, “Layout impact of resolution enhancement
techniques: impediment or opportunity?,”in <i>Proc. Int. Symp. on Physical
Design</i>, pp. 110–117, 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[27]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>X. Yuan, K. W. McCullen, F.-L. Heng, R. F. Walker, J.
Hibbeler, R. J. Allen, and R. R. Narayan, “Technology migration technique for
designs with strong ret-driven layout restrictions,” in <i>ISPD ’05:Proceedings
of the 2005 international symposium on physical design</i>, (New York, NY,
USA), pp. 175–182, ACM Press, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[28]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>[58] V. Kheterpal, V. Rovner, T. G. Hersan, D. Motiani,
Y. Takegawa, A. J. Strojwas, and L. Pileggi, “Design methodology for IC
manufacturability based on regular logic-bricks,” in <i>Proc. Design
AutomationConf.</i>, (New York, NY, USA), pp. 353–358, ACM Press, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[29]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>Y. Granik, “Generalized mask error enhancement factor
theory,” <i>Journal of Microlithography, Microfabrication,and Microsystems</i>,
vol. 4, no. 2, p. 023001, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[30]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>N. B. Cobb, <i>Fast Optical and Process Proximity
Correction Algorithms for Integrated Circuit Manufacturing</i>. PhD thesis,
University of California at Berkeley, 1998.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[31]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>C. A. Mack, “Enhanced lumped parameter model for
photolithography,” in <i>Proc. SPIE Vol. 2197, p.501-510, Optical/Laser
Microlithography VII, Timothy A. Brunner; Ed.</i>, pp. 501–510, May 1994.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[32]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>J. D. Byers, M. D. Smith, and C. A. Mack, “3D lumped
parameter model for lithographic simulations,” in <i>Proc. SPIE Vol. 4691, p.
125-137, Optical Microlithography XV, Anthony Yen; Ed.</i>, pp. 125–137,July
2002.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[33]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>M. D. Smith, J. D. Byers, and C. A. Mack, “Comparison
between the process windows calculated with full and simplified resist models,”
in <i>Proc. SPIE Vol. 4691, p. 1199-1210, Optical Microlithography XV, Anthony
Yen; Ed.</i>, pp. 1199–1210, July 2002.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[34]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>Y. Granik, N. B. Cobb, and T. Do, “Universal process
modeling with VTRE for OPC,” in <i>Proc. SPIE Vol. 4691, p. 377-394, Optical
Microlithography XV, Anthony Yen; Ed. </i>(A. Yen, ed.), pp. 377–394, July
2002.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[35]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>I. T. Jolliffe, <i>Principal component analysis</i>.
Springer Series in Statistics, Berlin: Springer, 1986, 1986.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[36]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>L. T. Pillage, R. A. Rohrer, and C. Visweswariah, <i>Electronic
Circuit and System Simulation Methods</i>.McGraw Hill, 1994.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[37]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>H. H. Hopkins, “On the diffraction theory of optical
images,” <i>Proc. Royal Soc. Series</i>, vol. 217, no. 1131, pp. 408–432, 1953.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[38]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>K. Adam, Y. Granik, A. Torres, and N. B. Cobb,
“Improved modeling performance with an adapted vectorial formulation of the
Hopkins imaging equation,” in <i>Optical Microlithography XVI. Edited by Yen,
Anthony. Proceedings of the SPIE, Volume 5040, pp. 78-91 (2003).</i>, pp.
78–91, June 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[39]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>J. E. Webb, R. L. Maier, D. S. Goodman, and W. Conley,
“Hyper-numerical aperture imaging challenges for 193 nm,” vol. 5754, pp. 69–79,
SPIE, 2004.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[40]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>S. C. Goldstein, “The impact of the nanoscale on
computing systems,” in <i>ICCAD ’05: Proceedings of the 2005 IEEE/ACM
International conference on Computer-aided design</i>, (Washington, DC, USA),
pp. 655–661, IEEE Computer Society, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[41]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>H. Ren, D. Z. Pan, C. A. Alpert, and P. Villarrubia,
“Diffusion based placement migration,” in <i>Proc.Design Automation Conf.</i>,
2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[42]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>T. Luo, H. Ren, C. A. Alpert, and D. Z. Pan,
“Computational geometry based placement migration,” in <i>Proc. Int. Conf. on
Computer Aided Design</i>, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[43]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>S. N. Adya, I. Markov, and P. Villarrubia, “On
whitespace and stability in mixed-size placement and physical synthesis,” in <i>Proc.
Int. Conf. on Computer Aided Design</i>, pp. 311–318, 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[44]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>C. J. Alpert, G. J. Nam, P. G. Villarrubia, and M.
Yildiz, “Placement stability metrics,” in <i>Proc. Asia and South Pacific
Design Automation Conf.</i>, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
lang=ES style='font-size:11.0pt;mso-ansi-language:ES'>[45]<span
style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span></span><![endif]>M. T.
Gastner and M. E. J. Newman, “Diffusion-based method for producing density
equalizing maps,”<i>Proc. </i><i><span lang=ES style='mso-ansi-language:ES'>Natl.
Acad. Sci. USA</span></i><span lang=ES style='mso-ansi-language:ES'>, 2004.<o:p></o:p></span></p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[46]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>F. Aurenhammer, “Voronoi diagrams: a survey of a
fundamental geometric data structure,” <i>ACM Comput.Surv.</i>, vol. 23, no. 3,
pp. 345–405, 1991.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[47]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>H. Ren, D. Z. Pan, C. A. Alpert, and P. Villarrubia,
“Diffusion-based placement migration,” <i>IEEE Trans. on Computer-Aided Design
of Integrated Circuits and Systems</i>, 2006 (submitted).</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[48]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>K. Vorwerk and A. Kennings, “Mixed-size placement via
line search,” in <i>ICCAD ’05: Proceedings of the 2005 IEEE/ACM International
conference on Computer-aided design</i>, (Washington, DC, USA), pp. 899–904,
IEEE Computer Society, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[49]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>S. Zhang andW. Dai, “TEG: A new post-layout
optimization method,” <i>IEEE Trans. on Computer-Aided Design of Integrated
Circuits and Systems</i>, vol. 22, pp. 446–456, Apr. 2003.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[50]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>J. Cong and Y. Zhang, “Thermal-driven multilevel
routing for 3-d ics,” in <i>ASP-DAC ’05: Proceedings of the 2005 conference on
Asia South Pacific design automation</i>, (New York, NY, USA), pp. 121–126, ACM
Press, 2005.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[51]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>T. Zhang, Y. Zhan, and S. S. Sapatnekar,
“Temperature-aware routing in 3D ICs,” in <i>ASP-DAC ’06:Proceedings of the
2006 conference on Asia South Pacific design automation</i>, (New York, NY,
USA), pp. 309–314, ACM Press, 2006.</p>

<p class=MsoNormal style='margin-top:0in;margin-right:0in;margin-bottom:6.0pt;
margin-left:.3in;text-align:justify;text-indent:-.3in;mso-list:l0 level1 lfo1;
tab-stops:list .3in;mso-layout-grid-align:none;text-autospace:none'><![if !supportLists]><span
style='font-size:11.0pt'>[52]<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;
</span></span><![endif]>K. Balakrishnan, V. Nanda, S. Easwar, and S. K. Lim,
“Wire congestion and thermal aware 3D global placement,” in <i>ASP-DAC ’05:
Proceedings of the 2005 conference on Asia South Pacific design automation</i>,
(New York, NY, USA), pp. 1131–1134, ACM Press, 2005.</p>

<p class=MsoNormal style='margin-bottom:6.0pt;text-align:justify'><![if !supportEmptyParas]>&nbsp;<![endif]><o:p></o:p></p>

</div>


<ul>
<LI> Background (Yield ... or else!):
<UL>
<LI> <A HREF="../../../../www.eb-mag.com/eb-mag/issues/1997/9710/1097semi.asp">
EBT 10/97: Semiconductor Report</A>
<LI> F. Schellenberg, “A little light magic,” <i>IEEE
Spectrum</i>, Sept. 2003.
<!--
<LI> <A HREF="http://www.bell-labs.com/project/oevlsi/wfabproc.html">
Bell-Labs OE/VLSI Process</A>
-->
</UL>
<LI> Books (Yield and Reliability):
<UL>
<LI> J. P. de Gyvez <i>et al.</i> (ed.), <i>Integrated Circuit 
Manufacturability: The Art of Process and Design Integration,</i>
IEEE Press, 1999.
<LI> B. Ciciani (editor), <i> Manufacturing Yield 
Evaluation of VLSI/WSI Systems,</i> IEEE Computer Society Press,  
Los Alamitos, California, 1998.
<LI> A.V. Ferris-Prabhu, <i> Introduction to Semiconductor
Device Yield Modeling,</i> Artech House, 1992.
<LI> J. P. Gyvez, <i> Integrated Circuit Defect-Sensitivity: Theory and
Computational Models</i>, Kluwer Academic Publishers, Boston, 1993.
<LI> S.W. Director, W. Maly and A.J. Strojwas, <i> VLSI Design for 
Manufacturing: Yield Enhancement,</i> Kluwer Academic Publishers, 
Boston, 1990.
<LI> D.M.H. Walker, <i> Yield Simulation for Integrated 
Circuits</i>,  Kluwer Academic Publishers, Boston, 1987.
<LI>Y.-K. Cheng, C.-H. Tsai, C.-C. Teng and S. M. Kang,
<i>Electrothermal Analysis of VLSI Systems,</i> Kluwer Academic
Publishers, 2000.
<LI>C. H. Diaz, S. M. Kang, and C. Duvvury, <i>Modeling of Electrical
Overstress in Integrated Circuits,</i> Kluwer Academic Publishers, 1994.
</UL>
<LI> Survey papers (Yield and Reliability):
<UL>
<LI> Andrew Kahng's tutorial on <A
HREF="../../../../vlsicad.ucsd.edu/Publications/Conferences/c168.ppt">
Manufacturing Aware Design (ICCAD 2003).</A>
<LI> W. Kuo and T. Kim, "An Overview of Manufacturing Yield and 
Reliability Modeling for Semiconductor Products," <I> Proceedings of the
IEEE</I>, Vol.  87, August 1999.
<A HREF="../../../../www.spectrum.ieee.org/pubs/mags/9907/87proc08-kuo.html">
(Complete manuscript - figures have hyperlinks).</A>
<LI> I. Koren and Z. Koren,
"Defect Tolerant VLSI Circuits: Techniques and Yield Analysis,"
<I> Proceedings of the IEEE</I>, Vol. 86, pp. 1817-1836, Sept. 1998.
<A href="../../../../euler.ecs.umass.edu/research/koko98.ps">
(Complete manuscript in PostScript format).</A>
<LI> W. Maly, ``Computer-Aided Design for VLSI Circuit 
Manufacturability,'' <i> Proceedings of IEEE,</i> vol. 78, no. 2,
pp. 356-392, Feb. 1990.
<LI> I. Koren and A. D. Singh, ``Fault Tolerance in VLSI
Circuits," <i> Computer, Special Issue on Fault-Tolerant
Systems,</i> vol. 23, pp. 73-83, July 1990.
<A href="../../../../euler.ecs.umass.edu/research/kosi90.pdf">
(Complete manuscript in PDF format).</A>
<LI> I. Koren and C.H. Stapper, ``Yield Models for Defect
Tolerant VLSI Circuits: A Review," <i> Defect and Fault Tolerance
in VLSI Systems</i>, vol. 1, I. Koren (ed.), pp. 1-21, Plenum, 1989.
<LI> W. Maly, W.R. Moore and A. Strojwas, ``Yield Loss
Mechanisms and Defect Tolerance," <i> Yield Modelling and Defect
Tolerance in VLSI</i>, W.R. Moore, W. Maly and A. Strojwas (Eds.),
pp. 3-30, Adam Hillger Ltd., 1988.
<LI> W. Maly, A.J. Strojwas and S.W. Director, ``VLSI Yield 
Prediction and Estimation: A Unified Framework," <i>IEEE Trans. on
Computer-Aided Design,</i> vol. CAD-5, no. 1, pp. 114-130, Jan. 1986.
<LI> C.H. Stapper, F.M. Armstrong and K. Saji, ``Integrated
Circuit Yield Statistics," <i> Proc. IEEE</i>, vol. 71, pp.
453-470, April 1983.
</UL>
<LI> Industrial perspectives (Yield):
<UL>
<LI>  <A HREF=../../../../www.cadence.com/products/dfm/index.aspx@lid=dfm">
Cadence White papers on design for manufacturability.</A>
<LI>  <A
HREF="../../../../www.intel.com/technology/itj/archive.htm">Intel
Technology Journal,</A>
<LI> Y-E Hong <i> et al.</i> "An Overview of Advanced Failure Analysis 
Techniques for Pentium and Pentium Pro Microprocessors,"
Intel Technology Journal, Q2, 1998.
<A HREF="../../../../developer.intel.com/technology/itj/q21998/pdf/fa.pdf">
(Complete manuscript).</A>
<LI> K. Seshan. T. Maloney and K. Wu, "The Quality and Reliability of 
Intel's Quarter Micron Process," Intel Technology Journal, Q3, 1998.
<A HREF="../../../../www.intel.com/technology/itj/q31998/pdf/qa.pdf">
(Complete manuscript).</A>
<LI> S. Mittal and P. McNally, "Line Defect Control to Maximize Yields,"
Intel Technology Journal, Q4, 1998.
<A HREF="../../../../developer.intel.com/technology/itj/q41998/pdf/defect_control.pdf">
(Complete manuscript).</A>
<LI> N.H. Ramadan, "Redundancy Yield Model for SRAMS," Intel Technology
Journal, Q4, 1997.
<A HREF="../../../../developer.intel.com/technology/itj/q41997/pdf/model.pdf">
(Complete manuscript).</A>
<LI> C.W. Hampson, "Redundancy and High-Volume Manufacturing
Methods," Intel Technology Journal, Q4, 1997.
<A HREF="../../../../developer.intel.com/technology/itj/q41997/pdf/manufacturing.pdf">
(Complete manuscript - cache redundancy).</A>
<LI> R.S. Collica, J. Dietrich, R. Lambracht and D.G. Lau, ``A Yield 
Enhancement Methodology for custom VLSI Manufacturing,'' <i> Digital 
Technical Journal</i>, vol. 4, no.  2, pp. 83-99, Spring 1992.
</UL>
<LI> Manufacturing Defects:
<UL>
<LI> C. H. Stapper, ``Modeling of Defects in Integrated
Circuit Photolithographic Patterns,'' <i> IBM J. Res. Develop</i>,
vol. 28, no. 4, pp. 461-474, July 1984.
<LI> A.V. Ferris-Prabhu, ``Role of Defect Size Distribution
in Yield Modeling,'' <i> IEEE Trans. Electron Devices,</i> vol.
ED-32, no. 9, pp. 1727-1736, Sept. 1985.
</UL>
<LI> Critical area estimation:
<UL>
<LI> G.A. Allan and A.J. Walton, "Yield Prediction by Sampling with the 
EYES tool," <I> Proc. of the 1996 IEEE International Symposium on Defect
and Fault Tolerance in VLSI Systems, </I> pp. 39-47, November 1996.
<A href="../../../../www.ee.ed.ac.uk/dft/dft97/EYES.ps.Z">
(Complete manuscript in (compressed) PostScript format).</A> 
<LI> I. A. Wagner and I. Koren, "An Interactive VLSI CAD
Tool for Yield Estimation,"  <I> IEEE Trans. on Semiconductor
Manufacturing,</I> Vol. 8, Special Issue on Defect, Fault, and
Yield Modeling, pp. 130-138, May 1995. 
<a href= "../../../../www.cs.technion.ac.il/~wagner/#ymap"> (Abstract
and a complete ps file).</a>
<LI> P.K. Nag and W. Maly, ``Hierarchical Extraction of
Critical Area for Shorts and Very Large ICs," <i> Proceedings of
the 1995 IEEE Internl.  Workshop on Defect and Fault Tolerance in
VLSI Systems</i>, pp. 19-27, Nov. 1995.
<LI> F. Duvivier and M. Rivier, ``Approximation of
Critical Areas of ICs with Simple Parameters Extracted From the
Layout, <i> Proceedings of the 1995 IEEE Internl.  Workshop on Defect  
and Fault Tolerance in VLSI Systems</i>, pp. 1-9, Nov. 1995.
<LI> G.A. Allan and J.A. Walton, ``Hierarchical Critical 
Area Extraction with the EYE tool",
<i> Proceedings of the 1995 IEEE Internl. Workshop on Defect and 
Fault Tolerance in VLSI Systems</i>, pp. 28-36, Nov. 1995.
<LI> A. R. Dalal, P.D. Franzon and M.J. Lorenzetti, ``A Layout-Driven 
Yield Predictor and Fault Generator for VLSI,'' <i> IEEE Trans. on 
Semiconductor Manufacturing</i>, vol. 6, no. 1, pp. 77-81, Feb. 1993.
<LI> J. P. Gyvez and C. Di, ``IC Defect Sensitivity 
for Footprint-Type Spot Defects,'' <i> IEEE Trans. Computer-Aided
Design,</i> vol. 11, no. 5, pp. 638-658, May 1992.
<LI>  M. Lorenzetti, P. Magill, A. Dalal and P. Franzon, 
``McYield: A CAD Tool for Functional Yield Projections,'' <i> IEEE Int.
Workshop on Defect and Fault Tolerance in VLSI Systems</i>, pp.  
100-110, Nov. 1990.
<LI> S. Gandemer, B.C. Tremintin, J.J. Charlot, ``Critical Area and 
Critical Levels Calculation in IC Yield Modeling", <i> IEEE Trans. on 
Electron Devices</i>, vol. 35, pp.158-166, Feb. 1988.
</UL>
<LI> Yield Models:
<UL>
<LI> C.N. Berglund, ``A Unified Yield Model Incorporating Both
Defect and Parametric Effects," <i> IEEE Trans. on Semiconductor
Manufacturing,</i> vol. 9, pp. 447-454, August 1996.
<LI> C. Thibeault, Y. Savaria and J.L. Houle, ``Equivalence Proofs of
Some Yield Modeling Methods for Defect-Tolerant Integrated Circuits,"
<i> IEEE Trans. on Computers</i>, Vol. 44, May 1995, pp. 723-726.
<LI> C.H. Stapper and R.J. Rosner, ``Integrated Circuit
Yield Management and Yield Analysis: Development and Implementation,"
<i> IEEE Trans. on Semiconductor Manufacturing,</i> vol. 8, pp.
95-102, May 1995.
<LI> I. Koren, Z. Koren and C.H. Stapper, ``A Statistical Study of 
Defect Maps of Large Area VLSI ICs," <i> IEEE Trans. on VLSI 
Systems</i>, vol. 2, pp. 249-256, June 1994.
<LI> I. Koren, Z. Koren and C.H. Stapper, ``A Unified Negative 
Binomial Distribution for Yield Analysis of Defect Tolerant Circuits," 
<i> IEEE Trans. on Computers</i>, vol. 42, pp. 724-437, June 1993.
<LI> J. A. Cunningham, ``The Use and Evaluation of Yield
Models in Integrated Circuit Manufacturing,'' <i> IEEE Trans. on
Semiconductor Manufacturing</i>, vol. 3, no. 2, pp. 60-71, May 1990.
<LI> T.L. Michalka, R.C. Varshney, and J.D. Meindl, ``A
Discussion of Yield Modeling with Defect Clustering, Circuit
Repair, and Circuit Redundancy," <i> IEEE Trans. on Semiconductor
Manufacturing,</i> vol. 3, pp. 116-127, Aug. 1990.
<LI> I. Koren, ``The Effect of Scaling on the Yield of VLSI Circuits,"
<i> Yield Modelling and Defect Tolerance in VLSI</i>, W. Moore, W. Maly 
and A. Strojwas (Eds.), pp. 91-99, Adam Hillger Ltd., Bristol,
UK, 1988.
<A href="../../../../euler.ecs.umass.edu/research/kore88.pdf">
(Complete manuscript in PDF format).</A>
<LI> A.V. Ferris-Prabhu, L.D. Smith, H.A. Bonges and J.K.  Paulsen, 
``Radial Yield Variations in Semiconductor Wafers," <i> IEEE
Circuits and Devices Magazine</i>, vol. 3, pp. 42-47, March 1987.
<LI> V. Foard Flack, ``Estimating Variations in IC Yield
Estimates," <i> IEEE J. of Solid-State Circuits</i>, vol. SC-21,
pp. 362-365, April 1986.
<LI> V. Foard Flack, ``Introducing Dependency into IC Yield Models," 
<i> Solid-State Electronics</i>, vol. 28, no. 6, pp. 555-559, June 1985.
</UL>
<LI> Defect Tolerant PLAs and Adders:
<UL>
<LI> Z. Chen and I. Koren. ``Techniques for Yield
Enhancement of VLSI Adders," <i> Proc. of ASAP 95 - the Internl.
Conference on Application-Specific Array Processors,</i> pp.
222-229, July 1995.
<LI> N.J. Howard, A.M. Tyrell, and N.M. Allinson, ``The Yield 
Enhancement of Field-Programmable Gate Arrays", <i> IEEE
Trans. VLSI Systems,</i> vol. 2, pp. 115-123, March 1994.
<LI> S.Y. Kuo and W. K. Fuchs, ``Fault Diagnosis and Spare
Allocation for Yield Enhancement in Large Reconfigurable PLA's,"
<i> IEEE Trans. on Computers,</i> vol. 41, pp. 221-226, Feb. 1992.
<LI>C.L. Wey, ``On Yield Considerations for the Design of
Redundant Programmable Logic Arrays," <i> IEEE Trans. on
Computer-Aided Design</i>, vol. CAD-7, pp. 528-535, April 1988.
<LI> N. Wehn, M. Glesner, K. Caesar, P. Mann and A. Roth,
``A Defect Tolerant and Fully Testable PLA,"
<i> Proc. of the 25th Design Automation Conf.,</i> pp. 22-27, 1988.
</UL>
<LI> Defect Tolerant Processors:
<UL>
<LI> R. Leveugle, Z. Koren, I. Koren, G. Saucier and N. Wehn, "The 
HYETI Defect Tolerant Microprocessor: A Practical Experiment and a 
Cost-Effectiveness Analysis," <I> IEEE Trans. on Computers</I>, Vol. 
43, pp. 1398-1406, Dec.  1994.
<A href="../../../../euler.ecs.umass.edu/research/leko94.pdf">
(Complete manuscript in PDF format).</A>
<LI> M.W. Yung, M.J. Little, R.D. Etchells and J.G. Nash, ``Redundancy 
for Yield Enhancement in the 3D Computer," <i> Proc. of Intern. Conf. 
on Wafer Scale Integration</i>, pp. 73-82, Jan. 1989.
<LI> M. Kuboschek, H.J. Iden, U. Jagau and J. Otterstedt,
``Implementation of a Defect Tolerant Large Area Monolithic
Multiprocessor System,"
<i> Int'l Conf. on Wafer Scale Integration,</i> pp. 28-34, 1992.
</UL>
<LI> Defect Tolerant Memories:
<UL>
<LI> C.H. Stapper, A.N. McLaren, and M. Dreckmann, ``Yield
Model for Productivity Optimization of VLSI Memory Chips with Redundancy
and Partially Good Product," <i> IBM J. Res. Develop.</i>, vol. 20,
pp. 398-409, 1980.
<LI> I. Koren and Z. Koren, ``Yield Analysis of a Novel Scheme for
Defect-Tolerant Memories," <i> Proc. of the 1996 IEEE Intern. Conf. on
Innovative Systems in Silicon,</i> pp. 269-278, Oct. 1996.
<LI> I. Koren and Z. Koren, ``Analysis of a Hybrid Defect-Tolerance
Scheme for High-Density Memory ICs,"  <i> Proc. of the 1997 IEEE Intern.
Symp. on Defect and Fault Tolerance in VLSI Systems</i>, pp.  166-174,
Oct. 1997.
<LI> T.P. Haraszti, ``A Novel Associative
Approach for Fault-Tolerant MOS RAM," <i> IEEE J.
Solid-State Circuits,</i> pp. 539-546, June 1982.
<LI> H.L. Kalter, C.H. Stapper, J.E. Barth, J. Dilorenzo,
C.E. Drake, J.A. Fifield, G.A. Kelley, S.C. Lewis, W.B. Van Der
Hoeven and J.A. Yankosky,
"A 50-ns 16Mb DRAM with 10-ns Data Rate and On-Chip ECC,"
<i> IEEE J. of Solid-State Circuits,</i> pp. 1118-1128, Oct. 1990.
<LI> T. Kirihata, Y. Watanabe, H. Wong and J.K. DeBrosse,
``Fault-Tolerant Designs for 256 Mb DRAM," <i> IEEE J. of
Solid-State Circuits</i>, vol. 31, pp. 558-566, April 1996.
<LI> G. Kitsukawa, M. Horiguchi, Y. Kawajiri and T.  Kawahara,
``256-Mb DRAM Circuit Technologies for File Applications," <i> IEEE
J.  of Solid-State Circuits</i>, vol. 28, pp. 1105-11101 Nov. 1993.
<LI> C.H. Stapper, ``Block Alignment: A Method for
Increasing the Yield of Memory Chips that are Partially Good," <i>
Defect and Fault Tolerance in VLSI Systems,</i> I. Koren (ed.),
pp. 243-255, New York: Plenum, 1989.
<LI> T. Sugibayashi, I. Naritake, S. Utsugi, K. Shibahara and R. 
Oikawa, ``A 1-Gb DRAM for File Applications," <i> IEEE J. of 
Solid-State Circuits</i>, vol. 30, pp. 1277-1280, Nov. 1995.
<LI> T. Yamagata, H. Sato, K. Fujita, Y. Nishmura and K.  Anami, ``A 
Distributed Globally Replaceable Redundancy Scheme for Sub-Half-micron 
ULSI Memories and Beyond," <i> IEEE J. of Solid-State Circuits</i>, 
vol. 31, pp.  195-201, Feb. 1996.
<LI>J-H. Yoo, C-H. Kim, K-C. Lee and K-H. Kyung, ``A 32-Bank 1Gb 
Self-Strobing Synchronous DRAM with 1GB/s Bandwidth," <i> IEEE J. of 
Solid-State Circuits</i>, vol. 31, pp. 1635-1643, Nov. 1996.
</UL>
<LI> Layout Modifications for Yield Enhancement:
<UL>
<LI> G.A. Allan, A.J. Walton and R.J. Holwill, ``A Yield
Improvement Technique for IC Layout Using Local Design Rules,'' <i>
IEEE Trans. on Computer-Aided Design,</i> vol. 11, no. 11, pp.
1355-1362, Nov. 1992.
<LI> C. Bamji and E. Malavasi, ``Enhanced Network Flow
Algorithm for Yield Optimization," <i> Proc. of the 33rd Design
Automation Conference, DAC-96,</i> pp. 746-751, June, 1996.
<LI> Z. Chen and I. Koren. ``Layer Assignment for Yield
Enhancement," <i> Proc. of the 1995 IEEE Internl. Workshop on Defect
and Fault Tolerance in VLSI Systems</i>, pp. 173-180, Nov. 1995.
<LI> V.K.R. Chiluvuri and I. Koren, "Layout Synthesis
Techniques for Yield Enhancement,"  <I> IEEE Trans. on Semiconductor
Manufacturing,</I> Vol. 8, Special Issue on Defect, Fault, and Yield 
Modeling, pp.  178-187, May 1995.  <A href="tsm95.ps.Z"> 
(Complete text in (compressed) PostScript format).</A>
<LI> V.K.R. Chiluvuri and I. Koren, ``New Routing and
Compaction Strategies for Yield Enhancement,'' <i> IEEE Int. Workshop
on Defect and Fault Tolerance in VLSI Systems</i>, pp. 325-334,
Nov. 1992.
<LI> V.K.R. Chiluvuri and I. Koren, ``Topological Optimization of PLAs
for Yield Enhancement," <i> Proc. of the 1993 IEEE Internl. Workshop on
Defect and Fault Tolerance in VLSI Systems</i>, pp. 175-182, Oct. 1993.
<LI> V.K.R. Chiluvuri, I. Koren and J. L. Burns, ``The
Effect of Wire Length Minimization on Yield," <i> Proc. of the 1994
IEEE Internl. Workshop on Defect and Fault Tolerance in VLSI
Systems</i>, pp. 97-105, Oct. 1994
<LI> V.K.R. Chiluvuri and I. Koren, ``Wire Length and Via
Reduction for Yield Enhancement," <i> Proc. of the 1996 SPIE
Microelectronics Manufacturing Conference,</i> pp. 103-111, Oct.  1996.
<LI> N. Maldonado, G. Andrus, A. Tyagi, M. Madani and M.
Bayoumi, ``A Post-Processing Algorithm
for Short-Circuit Defect Sensitivity reduction in VLSI Layouts,''
<i> IEEE Int. Conference on Wafer Scale Integration,</i> San
Francisco, CA, pp. 288-297, 1995.
</UL>
<LI> Routing Modifications for Yield Enhancement:
<UL>
<LI> E.P. Huijbregts, H. Xue  and J.A.G. Jess, ``Routing
for Reliable Manufacturing," <i> IEEE Trans. on Semiconductor
Manufacturing,</i> vol. 8, pp. 188-194, May 1995.
<LI>S. Y. Kuo, ``YOR: A Yield-Optimizing Routing Algorithm by 
Minimizing Critical Areas and vias,'' <i> IEEE Trans. Computer-Aided
Design</i>, vol. 12, no. 9, pp. 1303-1311, Sept. 1993.
<LI> A. Pitaksanonkul, S. Thanawastien, C. Lursinsap and J.A.
Gandhi, ``DTR: A Defect-Tolerant Routing Algorithm,''
<i> 26st IEEE Design Automation Conference,</i> pp. 795-798, 1989.
<LI> A. Venkataraman, H. Chen and I. Koren, ``Yield Enhanced
Routing for High-Performance VLSI Designs," <i> Proc. of the
Microelectronics Manufacturing Yield, Reliability and Failure
Analysis, SPIE'97,</i> pp. 50-60, Oct. 1997.
</UL>
<LI> Floorplanning and Yield:
<UL>
<LI> Z. Koren and I. Koren, "On the Effect of
Floorplanning on the Yield of Large Area Integrated Circuits,"
<I> IEEE Trans. on VLSI Systems</I>, Vol. 5, pp. 3-14, March 1997.
<A href="../../../../euler.ecs.umass.edu/research/koko97.ps">
(Complete manuscript in PostScript format).</A>
<LI> I. Koren and Z. Koren,
"Incorporating Yield Enhancement into the Floorplanning Process,"
<I> IEEE Trans. on Computers, Special Issue on Defect Tolerance in
Digital Systems,</I>, Vol. 49, pp. , June 2000.
<A href="../../../../euler.ecs.umass.edu/research/koko00.ps"> 
(Complete manuscript in PostScript format).</A>
</UL>
<LI> Reliability Estimation and Enhancement:
<UL>
<LI>R. Burch, F. Najm, P. Yang and D. Hocevar, "Pattern-Independent
Current Estimation for Reliability Analysis of CMOS Circuits," <i>25th
ACM/IEEE Design Automation Conference,</i> pp. 294-299, June 1988.
<LI> Z. Chen and I. Koren,
"Three Layer Routing for Reliability Enhancement,"
<I> Journal of Microelectronic Systems Integration</I>, Vol 5, No
4, pp. 209-219, Dec. 1997.  <A href="../yield/jmsi97.ps.Z"> 
(Complete manuscript in (compressed) PostScript format).</A>
<LI>Y.H. Shih, Y. Leblebici and S. M. Kang, "ILLIIADS: A Fast Timing and
Reliability Simulator for Digital MOS Circuits," <i>IEEE Trans. on
Computer-Aided Design,</i> Vol. 12, pp. 1387-1402, September 1993.
</UL>
<LI> Hot Carrier Reliability:
<UL>
<LI> D.B. Jackson, D. Bell, B. Doyle, B. Fishbein and D. Krakauer, 
``Transistor Hot Carrier Reliability Assurance in CMOS
Technologies,'' <i> Digital 
Technical Journal</i>, vol. 4, no.  2, pp. 100-113, Spring 1992.
<LI>Y. Leblebici and S. M. Kang, <i>Hot-Carrier Reliability of MOS VLSI
Circuits,</i> Kluwer Academic Publishers, 1993.
<LI>Y. Leblebici and S. M. Kang, "Simulation of Hot-Carrier Induced MOS
Circuit Degradation for VLSI Reliability Analysis,"
<i>IEEE Trans. on Reliability,</i> Vol. 43, pp. 197-206, June 1994.
<LI>Y. Leblebici, "Design Considerations for CMOS Digital Circuits with
Improved Hot-Carrier Reliability," <i>IEEE Journal of Solid-State
Circuits,</i> Vol. 31, pp. 1014-1024, July 1996.
<A href="../../../../vlsi.wpi.edu/JSSC961">
(Complete manuscript in PostScript format).</A>
<LI>P.-C. Li and I.N. Hajj, ``Computer-Aided Redesign of VLSI Circuits
for Hot-Carrier Reliability," <i>IEEE Trans. on Computer-Aided Design,
</i> Vol. 15, pp. 453-464, May 1996.
</UL>
<LI> Electromigration Reliability:
<UL>
<LI> J. Clement, E. Atakov and J. Lloyd, 
``Electromigration Reliability of VLSI Interconnect,'' <i> Digital 
Technical Journal</i>, vol. 4, no.  2, pp. 114-125, Spring 1992.
<LI>G. Yoh and F. Najm, "A Statistical Model for Electromigration
Failures," <i>IEEE Sympos. on Quality Electronic Design,</i> pp. 45-50,
March 2000.
<A href="../../../../www.eecg.toronto.edu/~najm/research/projects/reliability.html">
(This and other papers can be found here).</A>
<LI>C. Teng, Y-K. Cheng, E. Rosenbaum and S. M. Kang, "Hierarchical
Electromigration Reliability Diagnosis for VLSI Interconnects,"
Current Estimation for Reliability Analysis of CMOS Circuits," <i>1996 
ACM/IEEE Design Automation Conference,</i> pp. 752-757, June 1996.
<A href="../../../../www.sigda.acm.org/Archives/ProceedingArchives/Dac/Dac96/papers/1996/dac96/psfiles/46_2.ps">
(Complete manuscript in PostScript format).</A>
<A href="../../../../www.sigda.acm.org/Archives/ProceedingArchives/Dac/Dac96/papers/1996/dac96/pdffiles/46_2.pdf">
(Complete manuscript in PDF format).</A>
<A href="../../../../www.sigda.acm.org/Archives/ProceedingArchives/Dac/Dac96/papers/1996/dac96/htmfiles/sun_sgi/frames/dacai.htm">
(Other related papers in DAC'96).</A> 
<A href="../../../../www.sigda.acm.org/Archives/ProceedingArchives/Dac/default.htm">
(Other related papers in DAC).</A>
<LI><A href="../../../../www.nd.edu/~micro/fig20.html"> Picture 1 of
electromigration damage.</A>
<LI><A href="../../../../www.nd.edu/~micro/fig21.html"> Picture 2 of
electromigration damage.</A>
</UL>
<LI> Optical Simulation:
<UL>
<LI>K. Adam, Y. Granik, A. Torres, and N. B. Cobb, "Improved
modeling performance with an adapted vectorial formulation of the 
Hopkins imaging equation," in <i>Optical Microlithography XVI. Edited 
by Yen, Anthony. Proceedings of the SPIE, Vol. 5040, pp. 78-91 (2003).
</i>, pp. 78-91, June 2003.
<LI>J. D. Byers, M. D. Smith, and C. A. Mack, "3D lumped parameter 
model for lithographic simulations," in <i>Proc. SPIE Vol. 4691, p.
125-137, Optical Microlithography XV, Anthony Yen; Ed.</i>, pp. 
125-137, July 2002.
<LI>H. H. Hopkins, "On the diffraction theory of optical images," 
<i>Proc. Royal Soc.  Series</i>, vol. 217, no. 1131, pp. 408-432, 1953.
<LI>Y. Pati, A. Ghazanfarian, and R. Pease, "Exploiting structure in 
fast aerial image computation for integrated circuit patterns," <i>IEEE
Transactions Semiconductor Manufacturing</i>, vol. 10, pp. 62-74, 
Feb. 1997.
</ul>
<LI> Photo-resist modeling:
<UL>
<LI>M. D. Smith, J. D. Byers, and C. A. Mack, "Comparison
between the process windows calculated with full and simplied resist 
models," in <i>Proc. SPIE Vol.  4691, p. 1199-1210, Optical 
Microlithography XV, Anthony Yen; Ed.</i>, pp. 1199-1210, July 2002.
</ul>
<LI> CMP modeling:
<UL>
<LI>G. Nanz and L. E. Camilletti, "Modeling of chemical-mechanical 
polishing: A review," <i>IEEE Trans. on Semiconductor Manufacturing</i>,
vol.  8, no. 4, pp.  382-389, 1995.
</ul>
<LI> OPC/CMP Layout improvement techniques:
<UL>
<LI>L. Capodieci, P. Gupta, A. B. Kahng, D. Sylvester, and J. Yang, 
"Toward a methodology for manufacturability driven design rule 
exploration,” in <i>Proc. Design Automation Conf.</i>, (New York, 
NY, USA), pp. 311-316, ACM Press, 2004.
<LI>Y. Chen, A. B. Kahng, G. Robins, and A. Zelikovsky, "Practical 
iterated fill synthesis for cmp uniformity," in <i>Proc. Design 
Automation Conf.</i>, pp.  671-674, ACM Press, 2000.
<LI>N. B. Cobb, <i>Fast Optical and Process Proximity Correction
Algorithms for Integrated Circuit Manufacturing</i>. PhD thesis, 
University of California at Berkeley, 1998.
<LI>L.-D. Huang and M. D. F. Wong, "Optical proximity correction
(OPC)-friendly maze routing," in <i>Proc. Design Automation Conf.</i>,
2004.
<LI>P. Gupta, A. B. Kahng, and C.-H. Park, "Detailed placement for 
improved depth of focus and CD control," in <i>Proc. Asia and South 
Pacific Design Automation Conf.</i>, 2005.
<LI>P. Gupta, A. B. Kahng, D. Sylvester, and J. Yang, "A cost-driven 
lithographic correction methodology based on off-the-shelf sizing 
tools," in <i>Proc. Design Automation Conf.</i>,
(New York, NY, USA), pp. 16-21, ACM Press, 2003.
<LI>A. B. Kahng, "Research direcitons for coevolution of rules and 
routers," in <i>Proc.  Int. Symp. on Physical Design</i>, pp. 122-125,
ACM Press, 2003.
<LI>H. K.-S. Leung, "Advanced routing in changing technology 
landscape," in <i>Proc. Int. Symp. on Physical Design</i>, pp. 118-121,
ACM Press, 2003.
<LI>L. W. Liebman, "Layout impact of resolution enhancement techniques:
impediment or opportunity?," in <i>Proc.  Int. Symp. on Physical 
Design</i>, pp. 110-117, 2003.
<LI>G.Y. Liu, R.F. Zhang, K. Hsu and L. Camilletti, "Chip-level CMP
Modeling and Smart Dummy for HDP and Conformal CVD Films,"
<i>Proc. of CMPMIC 99,</i> pp.120-127, 1999. <a
href="../../../../arxiv.org/pdf/cs.CE/0011014">Available at 
http://arxiv.org/abs/cs.CE/0011014</a>
<LI>J. Mitra, P. Yu, and D. Z. Pan, "RADAR: RET-aware detailed routing 
using fast lithography simulations," in <i>Proc. Design Automation 
Conf.</i>, 2005.
<LI>H. Ren, D. Z. Pan, C. A.  Alpert, and P. Villarrubia, "Diffusion 
based placement migration," in <i>Proc. Design Automation Conf.</i>, 
2005.
<LI>R. Tian, D.F. Wong and R. Boone, "Model-based dummy feature
placement for oxide CMP manufacturability," <i>IEEE Transactions on
computer aided design of integrated circuits and systems,</i> July 2001.
<LI>X. Yuan, K. W. McCullen, F.-L. Heng, R. F. Walker, J. Hibbeler, R. 
J. Allen, and R. R.  Narayan, "Technology migration technique for 
designs with strong ret-driven layout restrictions,"
in <i>ISPD '05: Proceedings of the 2005 international symposium on 
physical design</i>, (New York, NY, USA), pp. 175-182, ACM Press, 2005.
<LI>S. Zhang and W. Dai, "TEG: A new post-layout optimization method,"
<i>IEEE Trans.  on Computer-Aided Design of Integrated Circuits and 
Systems</i>, vol. 22, pp.  446-456, Apr. 2003.
</ul>
<LI> Timing Application after OPC:
<UL>
<LI>J. Yang, L. Capodieci, and D. Sylvester, "Advanced timing analysis 
based on post-opc extraction of critical dimensions," in <i>DAC 05: 
Proceedings of the 42nd annual conference on Design automation</i>, 
(New York, NY, USA), pp. 359-364, ACM Press, 2005.
</ul>
</ul>
<p>
<ADDRESS>
Created by Prof. Israel Koren, koren at ecs.umass.edu <BR>
</ADDRESS>
</BODY>
</HTML>
<!--  
<img src="http://www.ecs.umass.edu/images/lib/ball.red.gif">
<img src="http://www.ecs.umass.edu/images/lib/ball.green.gif">
 Comment -->
