// Seed: 1999185216
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  assign module_1.id_10 = 0;
  output wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wand id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri0 id_7,
    output uwire id_8,
    input wand id_9,
    output tri0 id_10
);
  wire id_12 = id_9;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
