// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mux_sd_ov_HH_
#define _mux_sd_ov_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mux_sd_ov_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct mux_sd_ov : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > data_in_sd_V_V_TDATA;
    sc_in< sc_logic > data_in_sd_V_V_TVALID;
    sc_out< sc_logic > data_in_sd_V_V_TREADY;
    sc_in< sc_lv<8> > data_in_ov7670_V_V_TDATA;
    sc_in< sc_logic > data_in_ov7670_V_V_TVALID;
    sc_out< sc_logic > data_in_ov7670_V_V_TREADY;
    sc_out< sc_lv<8> > outputStream_V_V_TDATA;
    sc_out< sc_logic > outputStream_V_V_TVALID;
    sc_in< sc_logic > outputStream_V_V_TREADY;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mux_sd_ov(sc_module_name name);
    SC_HAS_PROCESS(mux_sd_ov);

    ~mux_sd_ov();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mux_sd_ov_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* mux_sd_ov_AXILiteS_s_axi_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_18;
    sc_signal< sc_logic > switch_stream;
    sc_signal< sc_logic > data_in_sd_V_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > switch_stream_read_read_fu_30_p2;
    sc_signal< sc_logic > data_in_ov7670_V_V_TDATA_blk_n;
    sc_signal< sc_logic > outputStream_V_V_TDATA_blk_n;
    sc_signal< bool > ap_sig_87;
    sc_signal< sc_logic > ap_sig_ioackin_outputStream_V_V_TREADY;
    sc_signal< sc_logic > ap_reg_ioackin_outputStream_V_V_TREADY;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< bool > ap_sig_100;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_st1_fsm_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const int C_S_AXI_DATA_WIDTH;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_100();
    void thread_ap_sig_18();
    void thread_ap_sig_87();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_ioackin_outputStream_V_V_TREADY();
    void thread_data_in_ov7670_V_V_TDATA_blk_n();
    void thread_data_in_ov7670_V_V_TREADY();
    void thread_data_in_sd_V_V_TDATA_blk_n();
    void thread_data_in_sd_V_V_TREADY();
    void thread_outputStream_V_V_TDATA();
    void thread_outputStream_V_V_TDATA_blk_n();
    void thread_outputStream_V_V_TVALID();
    void thread_switch_stream_read_read_fu_30_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
