[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677909 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677909 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677909 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 13258564 heartbeat IPC: 1.044 cumulative IPC: 1.044 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23839998 heartbeat IPC: 0.9451 cumulative IPC: 0.992 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 35472050 heartbeat IPC: 0.8597 cumulative IPC: 0.9436 (Simulation time: 00 hr 03 min 15 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 41236929 cumulative IPC: 0.97 (Simulation time: 00 hr 04 min 05 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 41236929 cumulative IPC: 0.97 (Simulation time: 00 hr 04 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.97 instructions: 40000000 cycles: 41236929
CPU 0 Branch Prediction Accuracy: 94.89% MPKI: 14.26 Average ROB Occupancy at Mispredict: 33.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 9.714
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457669 HIT:     419946 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457669 HIT:     419946 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685223 HIT:     467357 MISS:     217866 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359526 HIT:     292073 MISS:      67453 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96995 HIT:       6402 MISS:      90593 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142806 HIT:     142495 MISS:        311 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85896 HIT:      26387 MISS:      59509 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4512274 HIT:    4428263 MISS:      84011 MSHR_MERGE:      26841
cpu0->cpu0_L1I LOAD         ACCESS:    4512274 HIT:    4428263 MISS:      84011 MSHR_MERGE:      26841
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13421527 HIT:   12411480 MISS:    1010047 MSHR_MERGE:     524795
cpu0->cpu0_L1D LOAD         ACCESS:    8327578 HIT:    7800686 MISS:     526892 MSHR_MERGE:     224533
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5000295 HIT:    4604553 MISS:     395742 MSHR_MERGE:     298745
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93654 HIT:       6241 MISS:      87413 MSHR_MERGE:       1517
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.42 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4027212 HIT:    3916630 MISS:     110582 MSHR_MERGE:      49406
cpu0->cpu0_ITLB LOAD         ACCESS:    4027212 HIT:    3916630 MISS:     110582 MSHR_MERGE:      49406
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.39 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12740507 HIT:   12021329 MISS:     719178 MSHR_MERGE:     322685
cpu0->cpu0_DTLB LOAD         ACCESS:   12740507 HIT:   12021329 MISS:     719178 MSHR_MERGE:     322685
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.01 cycles
cpu0->LLC TOTAL        ACCESS:     335477 HIT:     194209 MISS:     141268 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67453 HIT:      36351 MISS:      31102 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90593 HIT:      10876 MISS:      79717 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117922 HIT:     117845 MISS:         77 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59509 HIT:      29137 MISS:      30372 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 195.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1309
  ROW_BUFFER_MISS:     139870
  AVG DBUS CONGESTED CYCLE: 11.7
Channel 0 WQ ROW_BUFFER_HIT:      12370
  ROW_BUFFER_MISS:      72752
  FULL:          0
Channel 0 REFRESHES ISSUED:       3436
