

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
946d83661dcffab52d175729df4aea02  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_AYh7mH"
Parsing file _cuobjdump_complete_output_AYh7mH
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_UbLj98"
Running: cat _ptx_UbLj98 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_24oLVA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_24oLVA --output-file  /dev/null 2> _ptx_UbLj98info"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_UbLj98 _ptx2_24oLVA _ptx_UbLj98info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xiXu02"
Running: cat _ptx_xiXu02 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_K8k65u
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_K8k65u --output-file  /dev/null 2> _ptx_xiXu02info"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xiXu02 _ptx2_K8k65u _ptx_xiXu02info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TjJPpX"
Running: cat _ptx_TjJPpX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wSFBJp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wSFBJp --output-file  /dev/null 2> _ptx_TjJPpXinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TjJPpX _ptx2_wSFBJp _ptx_TjJPpXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ZKnsiS"
Running: cat _ptx_ZKnsiS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_5925Rk
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_5925Rk --output-file  /dev/null 2> _ptx_ZKnsiSinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ZKnsiS _ptx2_5925Rk _ptx_ZKnsiSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_s2U1JN"
Running: cat _ptx_s2U1JN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_v3zKCg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_v3zKCg --output-file  /dev/null 2> _ptx_s2U1JNinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_s2U1JN _ptx2_v3zKCg _ptx_s2U1JNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Sat Jul 28 12:02:31 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 167168 (ipc=33.4) sim_rate=83584 (inst/sec) elapsed = 0:0:00:02 / Sat Jul 28 12:02:32 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(319,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9159,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9160
gpu_sim_insn = 314944
gpu_ipc =      34.3825
gpu_tot_sim_cycle = 9160
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.3825
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 1
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:385	W0_Idle:8694	W0_Scoreboard:11231	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 345 
averagemflatency = 258 
max_icnt2mem_latency = 35 
max_icnt2sh_latency = 9159 
mrq_lat_table:420 	345 	36 	80 	49 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	278 	204 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	350 	145 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12 	9 	3 	8 	0 	0 	0 	0 	102 	333 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3000      3244      2660      2635         0         0         0         0         0         0         0         0 
dram[1]:       232         0         0         0      2951      3232      2666      2631         0         0         0         0         0         0         0         0 
dram[2]:       516         0         0         0      3028      2944      2613      2643         0         0         0         0         0         0         0         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641         0         0         0         0         0         0         0         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        530    none      none      none         129       131       133       133    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         132       133       133       134    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         131       128       139       134    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         130       130       136       133    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         130       130       134       134    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         128       129       138       135    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       301       295       341       332         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       290       265       277       324         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       273       277       268       332         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       273       274       267       327         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       264       271       345       332         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2231 dram_eff=0.2743
bk0: 2a 12074i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11883i bk5: 20a 11871i bk6: 60a 11511i bk7: 56a 11526i bk8: 0a 12086i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0453267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11779 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2188 dram_eff=0.2797
bk0: 2a 12075i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11862i bk5: 20a 11860i bk6: 60a 11472i bk7: 56a 11487i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12088i bk11: 0a 12088i bk12: 0a 12088i bk13: 0a 12089i bk14: 0a 12090i bk15: 0a 12091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0671629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2251 dram_eff=0.2808
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12092i bk3: 0a 12093i bk4: 20a 11893i bk5: 24a 11845i bk6: 60a 11465i bk7: 56a 11496i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0403639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7f3ad46b9f40 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9157), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2240 dram_eff=0.2821
bk0: 4a 12070i bk1: 0a 12090i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11861i bk5: 24a 11803i bk6: 60a 11507i bk7: 56a 11522i bk8: 0a 12088i bk9: 0a 12088i bk10: 0a 12089i bk11: 0a 12090i bk12: 0a 12090i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0387924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11769 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.05227
n_activity=2276 dram_eff=0.2777
bk0: 4a 12071i bk1: 0a 12091i bk2: 0a 12091i bk3: 0a 12093i bk4: 20a 11868i bk5: 24a 11799i bk6: 60a 11498i bk7: 56a 11492i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0549214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12090 n_nop=11780 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.05062
n_activity=2199 dram_eff=0.2783
bk0: 0a 12091i bk1: 0a 12092i bk2: 0a 12093i bk3: 0a 12093i bk4: 20a 11905i bk5: 24a 11840i bk6: 58a 11502i bk7: 56a 11507i bk8: 0a 12086i bk9: 0a 12087i bk10: 0a 12089i bk11: 0a 12089i bk12: 0a 12089i bk13: 0a 12090i bk14: 0a 12090i bk15: 0a 12090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0474773

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71573
	minimum = 6
	maximum = 88
Network latency average = 9.1744
	minimum = 6
	maximum = 88
Slowest packet = 63
Flit latency average = 7.80518
	minimum = 6
	maximum = 84
Slowest flit = 163
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Accepted packet rate average = 0.004011
	minimum = 0 (at node 0)
	maximum = 0.0470524 (at node 1)
Injected flit rate average = 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.221725 (at node 1)
Accepted flit rate average= 0.0120168
	minimum = 0 (at node 0)
	maximum = 0.0603712 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.71573 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Network latency average = 9.1744 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Flit latency average = 7.80518 (1 samples)
	minimum = 6 (1 samples)
	maximum = 84 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Accepted packet rate average = 0.004011 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470524 (1 samples)
Injected flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.221725 (1 samples)
Accepted flit rate average = 0.0120168 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0603712 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9160)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9160)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9160)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,9160)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,9160)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,9160)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,9160)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,9160)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,9160)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,33,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,36,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 10160  inst.: 532544 (ipc=217.6) sim_rate=177514 (inst/sec) elapsed = 0:0:00:03 / Sat Jul 28 12:02:33 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,33,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11660  inst.: 684848 (ipc=148.0) sim_rate=171212 (inst/sec) elapsed = 0:0:00:04 / Sat Jul 28 12:02:34 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(2,22,0) tid=(3,7,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 13160  inst.: 835552 (ipc=130.2) sim_rate=167110 (inst/sec) elapsed = 0:0:00:05 / Sat Jul 28 12:02:35 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,9,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 15160  inst.: 1047792 (ipc=122.1) sim_rate=174632 (inst/sec) elapsed = 0:0:00:06 / Sat Jul 28 12:02:36 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,36,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 16660  inst.: 1208752 (ipc=119.2) sim_rate=172678 (inst/sec) elapsed = 0:0:00:07 / Sat Jul 28 12:02:37 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,21,0) tid=(7,1,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,12,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 18160  inst.: 1369552 (ipc=117.2) sim_rate=171194 (inst/sec) elapsed = 0:0:00:08 / Sat Jul 28 12:02:38 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,13,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10169,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10170,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10187,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10188,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10313,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10314,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10367,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10368,9160)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,27,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 19660  inst.: 1528960 (ipc=115.6) sim_rate=169884 (inst/sec) elapsed = 0:0:00:09 / Sat Jul 28 12:02:39 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10501,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10502,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10591,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10592,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10870,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10871,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11101,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11102,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11234,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11235,9160)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,42,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11303,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11304,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11329,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11330,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11391,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11392,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11434,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11435,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11447,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11448,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11715,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11716,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11727,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11728,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11952,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11953,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11983,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11984,9160)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 21160  inst.: 1716304 (ipc=116.8) sim_rate=171630 (inst/sec) elapsed = 0:0:00:10 / Sat Jul 28 12:02:40 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12021,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12022,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12194,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12195,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12546,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12547,9160)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,39,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12781,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12782,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12791,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12792,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12985,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12986,9160)
GPGPU-Sim uArch: cycles simulated: 22160  inst.: 1850896 (ipc=118.2) sim_rate=168263 (inst/sec) elapsed = 0:0:00:11 / Sat Jul 28 12:02:41 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13229,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13230,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13449,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13450,9160)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,32,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13471,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13472,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13473,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13473,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13474,9160)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13474,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13503,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13504,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13507,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13508,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13518,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13519,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13548,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13549,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13650,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13651,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13731,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13732,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13765,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13766,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13908,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13909,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14052,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14053,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14055,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(14056,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14056,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14057,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14064,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14065,9160)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(2,52,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14107,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14108,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14180,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14181,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14232,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14233,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14254,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14255,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14263,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14264,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14285,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14286,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14307,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14308,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14410,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14411,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14443,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14444,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14447,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14448,9160)
GPGPU-Sim uArch: cycles simulated: 23660  inst.: 2083504 (ipc=122.0) sim_rate=173625 (inst/sec) elapsed = 0:0:00:12 / Sat Jul 28 12:02:42 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14520,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14521,9160)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,48,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14701,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14702,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15048,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15049,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (15107,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(15108,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15118,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15119,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15126,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15127,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15217,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15218,9160)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,55,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15386,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15387,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15473,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15474,9160)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15662,9160), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15663,9160)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15726,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15727,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15918,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15919,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15957,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15958,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15979,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15980,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15987,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15988,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15997,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15998,9160)
GPGPU-Sim uArch: cycles simulated: 25160  inst.: 2305056 (ipc=124.4) sim_rate=177312 (inst/sec) elapsed = 0:0:00:13 / Sat Jul 28 12:02:43 2018
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16008,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16009,9160)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,47,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16127,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16128,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16170,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16171,9160)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16216,9160), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16217,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (16322,9160), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(16323,9160)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (16357,9160), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(16358,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16442,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16443,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16444,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16445,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16599,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16600,9160)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,55,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16642,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16643,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16843,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16844,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (16848,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(16849,9160)
GPGPU-Sim uArch: cycles simulated: 26160  inst.: 2463712 (ipc=126.4) sim_rate=175979 (inst/sec) elapsed = 0:0:00:14 / Sat Jul 28 12:02:44 2018
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17157,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17158,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17249,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17250,9160)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,53,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17355,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(17356,9160)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17566,9160), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17567,9160)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17580,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17581,9160)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17708,9160), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17709,9160)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17885,9160), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(17886,9160)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17907,9160), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(17908,9160)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,64,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17991,9160), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17992,9160)
GPGPU-Sim uArch: cycles simulated: 27160  inst.: 2610480 (ipc=127.5) sim_rate=174032 (inst/sec) elapsed = 0:0:00:15 / Sat Jul 28 12:02:45 2018
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18013,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18014,9160)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18234,9160), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18235,9160)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18349,9160), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(18350,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (18379,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(18380,9160)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18400,9160), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(18401,9160)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18540,9160), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(18541,9160)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,62,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18673,9160), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18674,9160)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (18875,9160), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(18876,9160)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18906,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18976,9160), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 28160  inst.: 2768496 (ipc=129.1) sim_rate=173031 (inst/sec) elapsed = 0:0:00:16 / Sat Jul 28 12:02:46 2018
GPGPU-Sim uArch: Shader 6 finished CTA #6 (19034,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19092,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19093,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19105,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19136,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19247,9160), 7 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,36,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19421,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (19429,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19521,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19630,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (19654,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19777,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19842,9160), 7 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,64,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (20041,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (20071,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20130,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20213,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20297,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (20307,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20342,9160), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20360,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20368,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (20412,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20462,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20483,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20486,9160), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 29660  inst.: 2976080 (ipc=129.8) sim_rate=175063 (inst/sec) elapsed = 0:0:00:17 / Sat Jul 28 12:02:47 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20506,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (20513,9160), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,46,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20705,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (20748,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20786,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20914,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20933,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (21079,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21216,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21416,9160), 5 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,56,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21486,9160), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 30660  inst.: 3111952 (ipc=130.1) sim_rate=172886 (inst/sec) elapsed = 0:0:00:18 / Sat Jul 28 12:02:48 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21578,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21662,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21742,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21751,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (21809,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22065,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22070,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22172,9160), 3 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,60,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22263,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22268,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22270,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (22356,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22383,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22438,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22474,9160), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 31660  inst.: 3240576 (ipc=130.0) sim_rate=170556 (inst/sec) elapsed = 0:0:00:19 / Sat Jul 28 12:02:49 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22527,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22600,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22657,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22661,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22662,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22741,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22831,9160), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22909,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (22934,9160), 1 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,67,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23016,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23022,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23028,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23057,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23072,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23096,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23175,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23259,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23270,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23279,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23443,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23457,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23458,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23470,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23473,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23490,9160), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 32660  inst.: 3362816 (ipc=129.7) sim_rate=168140 (inst/sec) elapsed = 0:0:00:20 / Sat Jul 28 12:02:50 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23542,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23553,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23608,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23676,9160), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23766,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23791,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23802,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23803,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23885,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,65,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (23895,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23899,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23922,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23933,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23962,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23967,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24000,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24054,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24130,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24207,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24229,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (24263,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24294,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24312,9160), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24321,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #7 (24331,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24333,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #6 (24346,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24510,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (24607,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24676,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24678,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24781,9160), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24820,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24951,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24990,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (25005,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25063,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25074,9160), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (25249,9160), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (25272,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25326,9160), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25327
gpu_sim_insn = 3147264
gpu_ipc =     124.2652
gpu_tot_sim_cycle = 34487
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =     100.3917
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2687
gpu_stall_icnt2sh    = 22891
gpu_total_sim_rate=173110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71453
	L1I_total_cache_misses = 971
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4816, Miss = 2432, Miss_rate = 0.505, Pending_hits = 58, Reservation_fails = 16563
	L1D_cache_core[1]: Access = 5733, Miss = 2690, Miss_rate = 0.469, Pending_hits = 64, Reservation_fails = 16225
	L1D_cache_core[2]: Access = 5488, Miss = 2537, Miss_rate = 0.462, Pending_hits = 65, Reservation_fails = 16717
	L1D_cache_core[3]: Access = 4868, Miss = 2479, Miss_rate = 0.509, Pending_hits = 97, Reservation_fails = 17645
	L1D_cache_core[4]: Access = 4826, Miss = 2456, Miss_rate = 0.509, Pending_hits = 60, Reservation_fails = 17592
	L1D_cache_core[5]: Access = 5402, Miss = 2654, Miss_rate = 0.491, Pending_hits = 69, Reservation_fails = 18070
	L1D_cache_core[6]: Access = 5188, Miss = 2733, Miss_rate = 0.527, Pending_hits = 82, Reservation_fails = 16707
	L1D_cache_core[7]: Access = 5638, Miss = 2941, Miss_rate = 0.522, Pending_hits = 104, Reservation_fails = 17528
	L1D_cache_core[8]: Access = 5338, Miss = 2746, Miss_rate = 0.514, Pending_hits = 121, Reservation_fails = 17102
	L1D_cache_core[9]: Access = 5636, Miss = 2660, Miss_rate = 0.472, Pending_hits = 76, Reservation_fails = 16990
	L1D_cache_core[10]: Access = 5284, Miss = 2527, Miss_rate = 0.478, Pending_hits = 56, Reservation_fails = 16674
	L1D_cache_core[11]: Access = 5744, Miss = 2804, Miss_rate = 0.488, Pending_hits = 74, Reservation_fails = 17784
	L1D_cache_core[12]: Access = 5978, Miss = 2573, Miss_rate = 0.430, Pending_hits = 104, Reservation_fails = 16625
	L1D_cache_core[13]: Access = 5274, Miss = 2420, Miss_rate = 0.459, Pending_hits = 97, Reservation_fails = 15767
	L1D_cache_core[14]: Access = 5724, Miss = 2473, Miss_rate = 0.432, Pending_hits = 137, Reservation_fails = 15462
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39125
	L1D_total_cache_miss_rate = 0.4834
	L1D_total_cache_pending_hits = 1264
	L1D_total_cache_reservation_fails = 253451
	L1D_cache_data_port_util = 0.108
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 107953
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 145498
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 971
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
816, 816, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 300656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9217
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 300656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:470411	W0_Idle:66885	W0_Scoreboard:87080	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73736 {8:9217,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1253512 {136:9217,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 238 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 34486 
mrq_lat_table:1040 	438 	83 	128 	66 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29482 	10726 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1767 	2128 	4597 	25897 	5891 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2839 	4794 	1568 	31 	0 	0 	0 	0 	102 	333 	6426 	22948 	1241 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:       232       609         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854         0 
dram[2]:       516      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966         0 
dram[5]:         0         0         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         0         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 221/217 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       2363         0    none      none         129       131       133       133     17566     21110     18792     20358      3872      2838      9496      9532
dram[1]:          0         0    none      none         132       133       133       134     24536     18198     18669     18868      5200      2951      9256    none  
dram[2]:          0         0    none      none         131       128       139       134     17157     24464     19318     16630      2440      3340     11853    none  
dram[3]:          0    none      none      none         130       130       136       133     23398     18176     17787     17941      2921      4121      8914    none  
dram[4]:          0    none      none      none         130       130       134       134     18545     21606     17770     18447      4261      2802      8283    none  
dram[5]:     none      none      none      none         128       129       138       135     20202     22816     17488     18745      4700      3411      6308    none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317       389       351       466       541       462       541       384       368
dram[1]:          0         0         0         0       301       295       341       332       346       505       429       490       504       521       356         0
dram[2]:          0         0         0         0       290       265       277       324       429       521       574       626       547       641       356         0
dram[3]:          0         0         0         0       273       277       268       332       398       472       532       540       524       511       364         0
dram[4]:          0         0         0         0       273       274       267       327       456       472       515       527       589       514       392         0
dram[5]:          0         0         0         0       264       271       345       332       371       561       499       583       564       581       396         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44923 n_act=14 n_pre=0 n_req=292 n_rd=436 n_write=148 bw_util=0.02566
n_activity=3876 dram_eff=0.3013
bk0: 2a 45502i bk1: 2a 45502i bk2: 0a 45518i bk3: 0a 45522i bk4: 20a 45312i bk5: 20a 45301i bk6: 60a 44943i bk7: 56a 44960i bk8: 4a 45497i bk9: 8a 45486i bk10: 64a 45347i bk11: 64a 45278i bk12: 64a 45312i bk13: 64a 45354i bk14: 4a 45500i bk15: 4a 45499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0178379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44926 n_act=13 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.02557
n_activity=3810 dram_eff=0.3055
bk0: 2a 45504i bk1: 4a 45503i bk2: 0a 45524i bk3: 0a 45524i bk4: 20a 45294i bk5: 20a 45292i bk6: 60a 44904i bk7: 56a 44920i bk8: 4a 45496i bk9: 8a 45484i bk10: 64a 45335i bk11: 64a 45304i bk12: 64a 45270i bk13: 64a 45320i bk14: 4a 45499i bk15: 0a 45520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0300521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44914 n_act=13 n_pre=0 n_req=297 n_rd=442 n_write=152 bw_util=0.0261
n_activity=3802 dram_eff=0.3125
bk0: 4a 45500i bk1: 2a 45503i bk2: 0a 45519i bk3: 0a 45523i bk4: 20a 45323i bk5: 24a 45275i bk6: 60a 44898i bk7: 56a 44930i bk8: 8a 45485i bk9: 8a 45489i bk10: 64a 45348i bk11: 64a 45348i bk12: 64a 45339i bk13: 64a 45328i bk14: 4a 45499i bk15: 0a 45519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.017069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44917 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.02601
n_activity=3759 dram_eff=0.315
bk0: 4a 45499i bk1: 0a 45519i bk2: 0a 45522i bk3: 0a 45524i bk4: 20a 45292i bk5: 24a 45235i bk6: 60a 44940i bk7: 56a 44956i bk8: 8a 45488i bk9: 8a 45477i bk10: 64a 45335i bk11: 64a 45312i bk12: 64a 45336i bk13: 64a 45302i bk14: 4a 45498i bk15: 0a 45518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0176622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44917 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.02601
n_activity=3819 dram_eff=0.31
bk0: 4a 45499i bk1: 0a 45520i bk2: 0a 45520i bk3: 0a 45525i bk4: 20a 45300i bk5: 24a 45232i bk6: 60a 44932i bk7: 56a 44927i bk8: 8a 45490i bk9: 8a 45485i bk10: 64a 45333i bk11: 64a 45283i bk12: 64a 45292i bk13: 64a 45284i bk14: 4a 45497i bk15: 0a 45517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0203642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45521 n_nop=44928 n_act=11 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.02557
n_activity=3785 dram_eff=0.3075
bk0: 0a 45517i bk1: 0a 45521i bk2: 0a 45522i bk3: 0a 45524i bk4: 20a 45337i bk5: 24a 45272i bk6: 58a 44937i bk7: 56a 44943i bk8: 8a 45487i bk9: 8a 45487i bk10: 64a 45330i bk11: 64a 45349i bk12: 64a 45335i bk13: 64a 45318i bk14: 4a 45496i bk15: 0a 45516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.019178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3328, Miss = 109, Miss_rate = 0.033, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[1]: Access = 3513, Miss = 109, Miss_rate = 0.031, Pending_hits = 58, Reservation_fails = 116
L2_cache_bank[2]: Access = 3493, Miss = 109, Miss_rate = 0.031, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[3]: Access = 3330, Miss = 108, Miss_rate = 0.032, Pending_hits = 44, Reservation_fails = 85
L2_cache_bank[4]: Access = 3391, Miss = 112, Miss_rate = 0.033, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[5]: Access = 3174, Miss = 109, Miss_rate = 0.034, Pending_hits = 53, Reservation_fails = 79
L2_cache_bank[6]: Access = 3274, Miss = 112, Miss_rate = 0.034, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[7]: Access = 3339, Miss = 108, Miss_rate = 0.032, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[8]: Access = 3382, Miss = 112, Miss_rate = 0.033, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[9]: Access = 3335, Miss = 108, Miss_rate = 0.032, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[10]: Access = 3472, Miss = 109, Miss_rate = 0.031, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[11]: Access = 3325, Miss = 108, Miss_rate = 0.032, Pending_hits = 49, Reservation_fails = 145
L2_total_cache_accesses = 40356
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0325
L2_total_cache_pending_hits = 600
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 280
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=77550
icnt_total_pkts_simt_to_mem=133956
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6211
	minimum = 6
	maximum = 317
Network latency average = 17.9944
	minimum = 6
	maximum = 266
Slowest packet = 3103
Flit latency average = 16.5879
	minimum = 6
	maximum = 266
Slowest flit = 8712
Fragmentation average = 0.005858
	minimum = 0
	maximum = 232
Injected packet rate average = 0.116579
	minimum = 0.0923915 (at node 1)
	maximum = 0.137205 (at node 16)
Accepted packet rate average = 0.116579
	minimum = 0.0923915 (at node 1)
	maximum = 0.137205 (at node 16)
Injected flit rate average = 0.304951
	minimum = 0.215975 (at node 20)
	maximum = 0.390808 (at node 7)
Accepted flit rate average= 0.304951
	minimum = 0.158842 (at node 12)
	maximum = 0.439255 (at node 16)
Injected packet length average = 2.61583
Accepted packet length average = 2.61583
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6684 (2 samples)
	minimum = 6 (2 samples)
	maximum = 202.5 (2 samples)
Network latency average = 13.5844 (2 samples)
	minimum = 6 (2 samples)
	maximum = 177 (2 samples)
Flit latency average = 12.1965 (2 samples)
	minimum = 6 (2 samples)
	maximum = 175 (2 samples)
Fragmentation average = 0.002929 (2 samples)
	minimum = 0 (2 samples)
	maximum = 116 (2 samples)
Injected packet rate average = 0.0602949 (2 samples)
	minimum = 0.0461958 (2 samples)
	maximum = 0.0921289 (2 samples)
Accepted packet rate average = 0.0602949 (2 samples)
	minimum = 0.0461958 (2 samples)
	maximum = 0.0921289 (2 samples)
Injected flit rate average = 0.158484 (2 samples)
	minimum = 0.107988 (2 samples)
	maximum = 0.306267 (2 samples)
Accepted flit rate average = 0.158484 (2 samples)
	minimum = 0.0794212 (2 samples)
	maximum = 0.249813 (2 samples)
Injected packet size average = 2.62847 (2 samples)
Accepted packet size average = 2.62847 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 173110 (inst/sec)
gpgpu_simulation_rate = 1724 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34487)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34487)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34487)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34487)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34487)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34487)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,34487)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,34487)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,34487)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,39,0) tid=(7,7,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,36,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 35487  inst.: 3648048 (ipc=185.8) sim_rate=173716 (inst/sec) elapsed = 0:0:00:21 / Sat Jul 28 12:02:51 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,13,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1697,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1698,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1713,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1714,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1731,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1732,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1740,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1740,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1741,34487)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1741,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1753,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1754,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1763,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1764,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1767,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1768,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1789,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1790,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1797,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1798,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1815,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1816,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1816,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1817,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1820,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1821,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1839,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1840,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1842,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1843,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1846,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1847,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1848,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1849,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1852,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1853,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1857,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1858,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1861,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1862,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1884,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1885,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1891,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1892,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1896,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1897,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1897,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1897,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1897,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1898,34487)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1898,34487)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1898,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1907,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1908,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1912,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1913,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1913,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1914,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1919,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1920,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1922,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1923,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1923,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1924,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1932,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1933,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1939,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1940,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1953,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1953,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1954,34487)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1954,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1971,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1971,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1972,34487)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1972,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1972,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1973,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1977,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1978,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1980,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1981,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1988,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1989,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1990,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1991,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1992,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1993,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1997,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1998,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1998,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1999,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2001,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2002,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2002,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2003,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2003,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2003,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2004,34487)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2004,34487)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2004,34487), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(2005,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2006,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2007,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2009,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(2010,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2016,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2017,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2019,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2019,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2020,34487)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2020,34487)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2022,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(2023,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2025,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2026,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2026,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2027,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2029,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2029,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2030,34487)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2030,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2030,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2031,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2040,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2041,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2043,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2043,34487), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(2044,34487)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2044,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2046,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2047,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2052,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2053,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2055,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(2056,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2057,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2058,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2058,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2059,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2059,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2060,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2061,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2062,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2062,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2063,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2063,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(2064,34487)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,53,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2069,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(2070,34487)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2070,34487), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2071,34487)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2072,34487), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(2073,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2074,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2075,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2075,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2076,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2081,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2082,34487)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2083,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2083,34487), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(2084,34487)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2084,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2085,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2086,34487)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2086,34487), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2087,34487)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2087,34487), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2088,34487)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2091,34487), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(2092,34487)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2097,34487), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2098,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2098,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2098,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2099,34487)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(2099,34487)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2109,34487), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(2110,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2110,34487), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2111,34487)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2111,34487), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(2112,34487)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2112,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2112,34487), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2113,34487)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2113,34487)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2114,34487), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(2115,34487)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2116,34487), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2117,34487)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2125,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2128,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2132,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2133,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2135,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2144,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2152,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2157,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2166,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2170,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2171,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2183,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2224,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2231,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2235,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2271,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2296,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2304,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2337,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2343,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2351,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2377,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2380,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2382,34487), 7 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,50,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2427,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2431,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2433,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2437,34487), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 36987  inst.: 3892224 (ipc=172.0) sim_rate=176919 (inst/sec) elapsed = 0:0:00:22 / Sat Jul 28 12:02:52 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2609,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2647,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2653,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2661,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2671,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2679,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2679,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2681,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2687,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2689,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2697,34487), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2701,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2703,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2707,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2707,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2709,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2711,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2715,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2715,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2718,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2719,34487), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2721,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2721,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2723,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2723,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2725,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2727,34487), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2729,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2731,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2735,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2735,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2735,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2739,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2740,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2743,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2745,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2747,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2749,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2750,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2759,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2784,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2792,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2794,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2796,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2798,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2798,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2800,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2803,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2805,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2809,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2812,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2815,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2817,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2818,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2820,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2824,34487), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2828,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2834,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2835,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2837,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2838,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2843,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2846,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2847,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2849,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2856,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2856,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2867,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2873,34487), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2877,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2877,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2879,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2883,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2886,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2889,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2895,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2899,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2899,34487), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2905,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2911,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2911,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2923,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2923,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2932,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2935,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2943,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2947,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2949,34487), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2956,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2965,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2986,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2988,34487), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 2.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 2989
gpu_sim_insn = 440064
gpu_ipc =     147.2278
gpu_tot_sim_cycle = 37476
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     104.1272
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4563
gpu_stall_icnt2sh    = 29325
gpu_total_sim_rate=177376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79949
	L1I_total_cache_misses = 1691
	L1I_total_cache_miss_rate = 0.0212
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5048, Miss = 2530, Miss_rate = 0.501, Pending_hits = 78, Reservation_fails = 17262
	L1D_cache_core[1]: Access = 5963, Miss = 2782, Miss_rate = 0.467, Pending_hits = 86, Reservation_fails = 16963
	L1D_cache_core[2]: Access = 5724, Miss = 2635, Miss_rate = 0.460, Pending_hits = 91, Reservation_fails = 17487
	L1D_cache_core[3]: Access = 5054, Miss = 2559, Miss_rate = 0.506, Pending_hits = 112, Reservation_fails = 18422
	L1D_cache_core[4]: Access = 5040, Miss = 2542, Miss_rate = 0.504, Pending_hits = 80, Reservation_fails = 18218
	L1D_cache_core[5]: Access = 5616, Miss = 2746, Miss_rate = 0.489, Pending_hits = 89, Reservation_fails = 18945
	L1D_cache_core[6]: Access = 5358, Miss = 2807, Miss_rate = 0.524, Pending_hits = 93, Reservation_fails = 17478
	L1D_cache_core[7]: Access = 5856, Miss = 3027, Miss_rate = 0.517, Pending_hits = 127, Reservation_fails = 18196
	L1D_cache_core[8]: Access = 5538, Miss = 2832, Miss_rate = 0.511, Pending_hits = 140, Reservation_fails = 17881
	L1D_cache_core[9]: Access = 5790, Miss = 2727, Miss_rate = 0.471, Pending_hits = 83, Reservation_fails = 17761
	L1D_cache_core[10]: Access = 5512, Miss = 2619, Miss_rate = 0.475, Pending_hits = 75, Reservation_fails = 17490
	L1D_cache_core[11]: Access = 5958, Miss = 2896, Miss_rate = 0.486, Pending_hits = 91, Reservation_fails = 18436
	L1D_cache_core[12]: Access = 6206, Miss = 2671, Miss_rate = 0.430, Pending_hits = 123, Reservation_fails = 17339
	L1D_cache_core[13]: Access = 5506, Miss = 2512, Miss_rate = 0.456, Pending_hits = 120, Reservation_fails = 16468
	L1D_cache_core[14]: Access = 5936, Miss = 2565, Miss_rate = 0.432, Pending_hits = 160, Reservation_fails = 16129
	L1D_total_cache_accesses = 84105
	L1D_total_cache_misses = 40450
	L1D_total_cache_miss_rate = 0.4809
	L1D_total_cache_pending_hits = 1548
	L1D_total_cache_reservation_fails = 264475
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10397
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115756
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1691
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
886, 886, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 313552
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10397
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 313552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:486761	W0_Idle:99530	W0_Scoreboard:110183	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83176 {8:10397,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1413992 {136:10397,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 63 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 239 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 37475 
mrq_lat_table:1263 	466 	100 	161 	125 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30612 	12051 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2314 	2635 	5109 	26739 	6004 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2965 	5591 	1825 	31 	0 	0 	0 	0 	102 	333 	6426 	22948 	2537 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         2         4        32        32         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         2         4        32        32         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:       572       232         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:       232       609         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854         0 
dram[2]:       516      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840         0 
dram[3]:      1622         0         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907         0 
dram[4]:      1104         0         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966         0 
dram[5]:         0       232         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060         0 
average row accesses per activate:
dram[0]:  3.000000  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  7.000000  8.000000 25.000000 25.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  7.000000  8.500000 25.000000 25.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  8.000000  9.000000 17.000000 24.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  8.000000  9.000000 17.000000 24.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  8.000000  9.000000 25.000000 24.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan  1.000000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  8.000000  9.000000 25.000000 24.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 2129/102 = 20.872549
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         0         0        10        10        30        28        14        16        50        50        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28        14        17        50        50        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28        16        18        51        48        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28        16        18        51        48        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28        16        18        50        48        32        32         2         0 
dram[5]:         0         1         0         0        10        12        29        28        16        18        50        48        32        32         2         0 
total reads: 1679
min_bank_accesses = 0!
chip skew: 282/278 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        787         0    none      none         129       131       133       133      4170      6775     12724     13754      3872      2838      9496      9532
dram[1]:          0         0    none      none         132       133       133       134      5227      5620     12659     12772      5200      2951      9256    none  
dram[2]:          0         0    none      none         131       128       139       134      5655      6810     12948     11705      2440      3340     11853    none  
dram[3]:          0    none      none      none         130       130       136       133      7324      5428     11909     12531      2921      4121      8914    none  
dram[4]:          0    none      none      none         130       130       134       134      5976      6293     12054     12903      4261      2802      8283    none  
dram[5]:     none           0    none      none         128       129       138       135      6476      6529     11872     13082      4700      3411      6308    none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       285       278       339       317       521       494       523       541       462       541       384       368
dram[1]:          0         0         0         0       301       295       341       332       510       505       538       502       504       521       356         0
dram[2]:          0         0         0         0       290       265       277       324       502       521       574       626       547       641       356         0
dram[3]:          0         0         0         0       273       277       268       332       597       472       602       540       524       511       364         0
dram[4]:          0         0         0         0       273       274       267       327       456       497       515       527       589       514       392         0
dram[5]:          0         0         0         0       264       271       345       332       474       561       526       583       564       581       396         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49466 n_nop=48734 n_act=19 n_pre=5 n_req=354 n_rd=560 n_write=148 bw_util=0.02863
n_activity=4510 dram_eff=0.314
bk0: 6a 49415i bk1: 2a 49446i bk2: 0a 49463i bk3: 0a 49468i bk4: 20a 49258i bk5: 20a 49247i bk6: 60a 48889i bk7: 56a 48908i bk8: 28a 49353i bk9: 32a 49334i bk10: 100a 49100i bk11: 100a 49103i bk12: 64a 49251i bk13: 64a 49296i bk14: 4a 49442i bk15: 4a 49443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0249262
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49466 n_nop=48741 n_act=17 n_pre=4 n_req=352 n_rd=556 n_write=148 bw_util=0.02846
n_activity=4378 dram_eff=0.3216
bk0: 2a 49447i bk1: 4a 49447i bk2: 0a 49468i bk3: 0a 49469i bk4: 20a 49240i bk5: 20a 49240i bk6: 60a 48852i bk7: 56a 48869i bk8: 28a 49351i bk9: 34a 49284i bk10: 100a 49122i bk11: 100a 49121i bk12: 64a 49211i bk13: 64a 49261i bk14: 4a 49441i bk15: 0a 49462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49466 n_nop=48727 n_act=18 n_pre=5 n_req=358 n_rd=564 n_write=152 bw_util=0.02895
n_activity=4441 dram_eff=0.3224
bk0: 4a 49443i bk1: 2a 49446i bk2: 0a 49462i bk3: 0a 49470i bk4: 20a 49271i bk5: 24a 49224i bk6: 60a 48847i bk7: 56a 48879i bk8: 32a 49344i bk9: 36a 49318i bk10: 102a 49126i bk11: 96a 49190i bk12: 64a 49278i bk13: 64a 49268i bk14: 4a 49441i bk15: 0a 49462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0226014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49466 n_nop=48730 n_act=17 n_pre=5 n_req=357 n_rd=562 n_write=152 bw_util=0.02887
n_activity=4405 dram_eff=0.3242
bk0: 4a 49443i bk1: 0a 49465i bk2: 0a 49468i bk3: 0a 49470i bk4: 20a 49238i bk5: 24a 49181i bk6: 60a 48886i bk7: 56a 48904i bk8: 32a 49344i bk9: 36a 49277i bk10: 102a 49083i bk11: 96a 49135i bk12: 64a 49277i bk13: 64a 49245i bk14: 4a 49441i bk15: 0a 49462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0220556
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49466 n_nop=48734 n_act=16 n_pre=4 n_req=356 n_rd=560 n_write=152 bw_util=0.02879
n_activity=4421 dram_eff=0.3221
bk0: 4a 49443i bk1: 0a 49466i bk2: 0a 49466i bk3: 0a 49471i bk4: 20a 49246i bk5: 24a 49178i bk6: 60a 48879i bk7: 56a 48876i bk8: 32a 49344i bk9: 36a 49269i bk10: 100a 49161i bk11: 96a 49106i bk12: 64a 49233i bk13: 64a 49227i bk14: 4a 49440i bk15: 0a 49460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0273319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49466 n_nop=48742 n_act=16 n_pre=4 n_req=352 n_rd=556 n_write=148 bw_util=0.02846
n_activity=4437 dram_eff=0.3173
bk0: 0a 49462i bk1: 2a 49450i bk2: 0a 49466i bk3: 0a 49469i bk4: 20a 49282i bk5: 24a 49218i bk6: 58a 48884i bk7: 56a 48891i bk8: 32a 49336i bk9: 36a 49269i bk10: 100a 49153i bk11: 96a 49133i bk12: 64a 49276i bk13: 64a 49261i bk14: 4a 49439i bk15: 0a 49461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0247038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3562, Miss = 141, Miss_rate = 0.040, Pending_hits = 110, Reservation_fails = 199
L2_cache_bank[1]: Access = 3717, Miss = 139, Miss_rate = 0.037, Pending_hits = 111, Reservation_fails = 116
L2_cache_bank[2]: Access = 3695, Miss = 139, Miss_rate = 0.038, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[3]: Access = 3534, Miss = 139, Miss_rate = 0.039, Pending_hits = 97, Reservation_fails = 85
L2_cache_bank[4]: Access = 3609, Miss = 143, Miss_rate = 0.040, Pending_hits = 104, Reservation_fails = 59
L2_cache_bank[5]: Access = 3378, Miss = 139, Miss_rate = 0.041, Pending_hits = 108, Reservation_fails = 79
L2_cache_bank[6]: Access = 3493, Miss = 143, Miss_rate = 0.041, Pending_hits = 91, Reservation_fails = 73
L2_cache_bank[7]: Access = 3541, Miss = 138, Miss_rate = 0.039, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[8]: Access = 3586, Miss = 142, Miss_rate = 0.040, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[9]: Access = 3540, Miss = 138, Miss_rate = 0.039, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[10]: Access = 3678, Miss = 139, Miss_rate = 0.038, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[11]: Access = 3544, Miss = 139, Miss_rate = 0.039, Pending_hits = 108, Reservation_fails = 261
L2_total_cache_accesses = 42877
L2_total_cache_misses = 1679
L2_total_cache_miss_rate = 0.0392
L2_total_cache_pending_hits = 1256
L2_total_cache_reservation_fails = 872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 277
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 595
L2_cache_data_port_util = 0.283
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=84971
icnt_total_pkts_simt_to_mem=140005
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.8372
	minimum = 6
	maximum = 198
Network latency average = 17.9351
	minimum = 6
	maximum = 180
Slowest packet = 84735
Flit latency average = 15.3583
	minimum = 6
	maximum = 176
Slowest flit = 222418
Fragmentation average = 0.0856803
	minimum = 0
	maximum = 156
Injected packet rate average = 0.062476
	minimum = 0.0455002 (at node 9)
	maximum = 0.0782871 (at node 15)
Accepted packet rate average = 0.062476
	minimum = 0.0455002 (at node 9)
	maximum = 0.0782871 (at node 15)
Injected flit rate average = 0.166908
	minimum = 0.111743 (at node 9)
	maximum = 0.246905 (at node 15)
Accepted flit rate average= 0.166908
	minimum = 0.139177 (at node 9)
	maximum = 0.187688 (at node 0)
Injected packet length average = 2.67156
Accepted packet length average = 2.67156
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.058 (3 samples)
	minimum = 6 (3 samples)
	maximum = 201 (3 samples)
Network latency average = 15.0346 (3 samples)
	minimum = 6 (3 samples)
	maximum = 178 (3 samples)
Flit latency average = 13.2504 (3 samples)
	minimum = 6 (3 samples)
	maximum = 175.333 (3 samples)
Fragmentation average = 0.0305128 (3 samples)
	minimum = 0 (3 samples)
	maximum = 129.333 (3 samples)
Injected packet rate average = 0.0610219 (3 samples)
	minimum = 0.0459639 (3 samples)
	maximum = 0.0875149 (3 samples)
Accepted packet rate average = 0.0610219 (3 samples)
	minimum = 0.0459639 (3 samples)
	maximum = 0.0875149 (3 samples)
Injected flit rate average = 0.161292 (3 samples)
	minimum = 0.109239 (3 samples)
	maximum = 0.286479 (3 samples)
Accepted flit rate average = 0.161292 (3 samples)
	minimum = 0.0993398 (3 samples)
	maximum = 0.229105 (3 samples)
Injected packet size average = 2.64318 (3 samples)
Accepted packet size average = 2.64318 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 177376 (inst/sec)
gpgpu_simulation_rate = 1703 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,37476)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37476)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,37476)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,37476)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,37476)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,37476)
GPGPU-Sim uArch: cycles simulated: 37976  inst.: 3941440 (ipc=78.3) sim_rate=171366 (inst/sec) elapsed = 0:0:00:23 / Sat Jul 28 12:02:53 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 40476  inst.: 4164007 (ipc=87.2) sim_rate=173500 (inst/sec) elapsed = 0:0:00:24 / Sat Jul 28 12:02:54 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(5,0,0) tid=(312,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3337,37476), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3709,37476), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3731,37476), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3753,37476), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3778,37476), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3828,37476), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 12.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3829
gpu_sim_insn = 334884
gpu_ipc =      87.4599
gpu_tot_sim_cycle = 41305
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     102.5822
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4563
gpu_stall_icnt2sh    = 31492
gpu_total_sim_rate=176548

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86604
	L1I_total_cache_misses = 2190
	L1I_total_cache_miss_rate = 0.0253
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5048, Miss = 2530, Miss_rate = 0.501, Pending_hits = 78, Reservation_fails = 17262
	L1D_cache_core[1]: Access = 5963, Miss = 2782, Miss_rate = 0.467, Pending_hits = 86, Reservation_fails = 16963
	L1D_cache_core[2]: Access = 5724, Miss = 2635, Miss_rate = 0.460, Pending_hits = 91, Reservation_fails = 17487
	L1D_cache_core[3]: Access = 5054, Miss = 2559, Miss_rate = 0.506, Pending_hits = 112, Reservation_fails = 18422
	L1D_cache_core[4]: Access = 5040, Miss = 2542, Miss_rate = 0.504, Pending_hits = 80, Reservation_fails = 18218
	L1D_cache_core[5]: Access = 5616, Miss = 2746, Miss_rate = 0.489, Pending_hits = 89, Reservation_fails = 18945
	L1D_cache_core[6]: Access = 5358, Miss = 2807, Miss_rate = 0.524, Pending_hits = 93, Reservation_fails = 17478
	L1D_cache_core[7]: Access = 5856, Miss = 3027, Miss_rate = 0.517, Pending_hits = 127, Reservation_fails = 18196
	L1D_cache_core[8]: Access = 5538, Miss = 2832, Miss_rate = 0.511, Pending_hits = 140, Reservation_fails = 17881
	L1D_cache_core[9]: Access = 6120, Miss = 2824, Miss_rate = 0.461, Pending_hits = 93, Reservation_fails = 18186
	L1D_cache_core[10]: Access = 5844, Miss = 2717, Miss_rate = 0.465, Pending_hits = 85, Reservation_fails = 17977
	L1D_cache_core[11]: Access = 6288, Miss = 2993, Miss_rate = 0.476, Pending_hits = 100, Reservation_fails = 18917
	L1D_cache_core[12]: Access = 6536, Miss = 2768, Miss_rate = 0.424, Pending_hits = 131, Reservation_fails = 17788
	L1D_cache_core[13]: Access = 5838, Miss = 2610, Miss_rate = 0.447, Pending_hits = 129, Reservation_fails = 16938
	L1D_cache_core[14]: Access = 6142, Miss = 2626, Miss_rate = 0.428, Pending_hits = 166, Reservation_fails = 16401
	L1D_total_cache_accesses = 85965
	L1D_total_cache_misses = 40998
	L1D_total_cache_miss_rate = 0.4769
	L1D_total_cache_pending_hits = 1600
	L1D_total_cache_reservation_fails = 267059
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 118340
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2190
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
886, 886, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 342, 342, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 317456
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10765
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:489329	W0_Idle:115392	W0_Scoreboard:124301	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86120 {8:10765,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1464040 {136:10765,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 241 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 41304 
mrq_lat_table:1596 	558 	164 	233 	212 	76 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30651 	12558 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2607 	2804 	5222 	26748 	6004 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3014 	5737 	1975 	54 	0 	0 	0 	0 	102 	333 	6426 	22948 	2717 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0         0         0         0         0         2         4        32        32         0         0         0         0 
dram[1]:         3         2         0         0         0         0         0         0         2         4        32        32         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
dram[5]:         0         3         0         0         0         0         0         0         4         4        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:      1847      2212         0         0      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2200      1831         0         0      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854      2432 
dram[2]:      1912      1341         0         0      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840      2429 
dram[3]:      1622      2413         0         0      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907      2443 
dram[4]:      1378      2410         0         0      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966      2437 
dram[5]:      2697      2192         0         0      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060      2494 
average row accesses per activate:
dram[0]: 14.500000 11.500000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  7.000000  8.000000 25.000000 25.000000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 13.500000 12.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  7.000000  8.500000 25.000000 25.000000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 11.000000 11.500000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  8.000000  9.000000 17.000000 24.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 11.000000 22.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  8.000000  9.000000 17.000000 24.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 11.000000 22.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  8.000000  9.000000 25.000000 24.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 22.000000 12.500000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  8.000000  9.000000 25.000000 24.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 2855/119 = 23.991596
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        15         0         0        10        10        30        28        14        16        50        50        32        32        32        32 
dram[1]:        19        16         0         0        10        10        30        28        14        17        50        50        32        32        32        30 
dram[2]:        16        15         0         0        10        12        30        28        16        18        51        48        32        32        32        32 
dram[3]:        16        14         0         0        10        12        30        28        16        18        51        48        32        32        32        32 
dram[4]:        16        14         0         0        10        12        30        28        16        18        50        48        32        32        32        32 
dram[5]:        14        17         0         0        10        12        29        28        16        18        50        48        32        32        32        32 
total reads: 2225
min_bank_accesses = 0!
chip skew: 372/370 = 1.01
number of total write accesses:
dram[0]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[1]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[2]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[3]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[4]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[5]:         8         8         0         0        10        12        26        26         0         0         0         0         0         0         6         8 
total reads: 630
min_bank_accesses = 0!
chip skew: 106/104 = 1.02
average mf latency per bank:
dram[0]:        249       172    none      none         129       131       133       133      4170      6775     12724     13754      3872      2838       730       758
dram[1]:        184       168    none      none         132       133       133       134      5227      5620     12659     12772      5200      2951       726       264
dram[2]:        220       178    none      none         131       128       139       134      5655      6810     12948     11705      2440      3340       836       255
dram[3]:        178       200    none      none         130       130       136       133      7324      5428     11909     12531      2921      4121       662       274
dram[4]:        183       184    none      none         130       130       134       134      5976      6293     12054     12903      4261      2802       637       244
dram[5]:        176       165    none      none         128       129       138       135      6476      6529     11872     13082      4700      3411       570       267
maximum mf latency per bank:
dram[0]:        458       364         0         0       285       278       339       317       521       494       523       541       462       541       495       463
dram[1]:        435       377         0         0       301       295       341       332       510       505       538       502       504       521       513       442
dram[2]:        490       337         0         0       290       265       277       324       502       521       574       626       547       641       491       450
dram[3]:        339       400         0         0       273       277       268       332       597       472       602       540       524       511       374       503
dram[4]:        396       348         0         0       273       274       267       327       456       497       515       527       589       514       420       416
dram[5]:        323       391         0         0       264       271       345       332       474       561       526       583       564       581       396       518

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80044880, atomic=0 1 entries : 0x7f3ad7332090 :  mf: uid=445858, sid12:w15, part=0, addr=0x80044880, load , size=128, unknown  status = IN_PARTITION_DRAM (41302), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54519 n_nop=53539 n_act=21 n_pre=7 n_req=476 n_rd=744 n_write=208 bw_util=0.03492
n_activity=5620 dram_eff=0.3388
bk0: 42a 54216i bk1: 30a 54137i bk2: 0a 54513i bk3: 0a 54519i bk4: 20a 54310i bk5: 20a 54299i bk6: 60a 53942i bk7: 56a 53961i bk8: 28a 54406i bk9: 32a 54387i bk10: 100a 54153i bk11: 100a 54156i bk12: 64a 54304i bk13: 64a 54349i bk14: 64a 54151i bk15: 64a 54074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0490104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54519 n_nop=53545 n_act=20 n_pre=6 n_req=474 n_rd=740 n_write=208 bw_util=0.03478
n_activity=5409 dram_eff=0.3505
bk0: 38a 54120i bk1: 32a 54147i bk2: 0a 54517i bk3: 0a 54522i bk4: 20a 54293i bk5: 20a 54293i bk6: 60a 53905i bk7: 56a 53922i bk8: 28a 54404i bk9: 34a 54337i bk10: 100a 54175i bk11: 100a 54174i bk12: 64a 54264i bk13: 64a 54314i bk14: 64a 54136i bk15: 60a 54069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0632624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54519 n_nop=53535 n_act=21 n_pre=7 n_req=478 n_rd=744 n_write=212 bw_util=0.03507
n_activity=5452 dram_eff=0.3507
bk0: 32a 54149i bk1: 30a 54150i bk2: 0a 54513i bk3: 0a 54522i bk4: 20a 54323i bk5: 24a 54276i bk6: 60a 53899i bk7: 56a 53932i bk8: 32a 54397i bk9: 36a 54371i bk10: 102a 54179i bk11: 96a 54243i bk12: 64a 54331i bk13: 64a 54322i bk14: 64a 54097i bk15: 64a 53995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0561639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80036780, atomic=0 1 entries : 0x7f3ad73a7960 :  mf: uid=445857, sid12:w15, part=3, addr=0x80036780, load , size=128, unknown  status = IN_PARTITION_DRAM (41295), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54519 n_nop=53539 n_act=20 n_pre=6 n_req=477 n_rd=742 n_write=212 bw_util=0.035
n_activity=5557 dram_eff=0.3434
bk0: 32a 54207i bk1: 28a 54187i bk2: 0a 54518i bk3: 0a 54520i bk4: 20a 54290i bk5: 24a 54233i bk6: 60a 53938i bk7: 56a 53956i bk8: 32a 54397i bk9: 36a 54330i bk10: 102a 54137i bk11: 96a 54189i bk12: 64a 54332i bk13: 64a 54300i bk14: 64a 54179i bk15: 64a 54027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0498358
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54519 n_nop=53543 n_act=19 n_pre=5 n_req=476 n_rd=740 n_write=212 bw_util=0.03492
n_activity=5505 dram_eff=0.3459
bk0: 32a 54255i bk1: 28a 54196i bk2: 0a 54515i bk3: 0a 54520i bk4: 20a 54298i bk5: 24a 54230i bk6: 60a 53931i bk7: 56a 53929i bk8: 32a 54397i bk9: 36a 54322i bk10: 100a 54214i bk11: 96a 54160i bk12: 64a 54288i bk13: 64a 54282i bk14: 64a 54132i bk15: 64a 54003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0541096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54519 n_nop=53547 n_act=19 n_pre=5 n_req=474 n_rd=740 n_write=208 bw_util=0.03478
n_activity=5459 dram_eff=0.3473
bk0: 28a 54159i bk1: 34a 54111i bk2: 0a 54516i bk3: 0a 54520i bk4: 20a 54334i bk5: 24a 54271i bk6: 58a 53937i bk7: 56a 53944i bk8: 32a 54389i bk9: 36a 54322i bk10: 100a 54206i bk11: 96a 54186i bk12: 64a 54329i bk13: 64a 54314i bk14: 64a 54134i bk15: 64a 54112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0464425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3622, Miss = 189, Miss_rate = 0.052, Pending_hits = 116, Reservation_fails = 371
L2_cache_bank[1]: Access = 3761, Miss = 183, Miss_rate = 0.049, Pending_hits = 111, Reservation_fails = 116
L2_cache_bank[2]: Access = 3755, Miss = 187, Miss_rate = 0.050, Pending_hits = 101, Reservation_fails = 91
L2_cache_bank[3]: Access = 3578, Miss = 183, Miss_rate = 0.051, Pending_hits = 97, Reservation_fails = 85
L2_cache_bank[4]: Access = 3653, Miss = 187, Miss_rate = 0.051, Pending_hits = 104, Reservation_fails = 59
L2_cache_bank[5]: Access = 3426, Miss = 185, Miss_rate = 0.054, Pending_hits = 108, Reservation_fails = 79
L2_cache_bank[6]: Access = 3537, Miss = 187, Miss_rate = 0.053, Pending_hits = 91, Reservation_fails = 73
L2_cache_bank[7]: Access = 3589, Miss = 184, Miss_rate = 0.051, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[8]: Access = 3630, Miss = 186, Miss_rate = 0.051, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[9]: Access = 3586, Miss = 184, Miss_rate = 0.051, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[10]: Access = 3722, Miss = 183, Miss_rate = 0.049, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[11]: Access = 3602, Miss = 187, Miss_rate = 0.052, Pending_hits = 114, Reservation_fails = 458
L2_total_cache_accesses = 43461
L2_total_cache_misses = 2225
L2_total_cache_miss_rate = 0.0512
L2_total_cache_pending_hits = 1271
L2_total_cache_reservation_fails = 1332
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 277
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=87171
icnt_total_pkts_simt_to_mem=141309
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.9615
	minimum = 6
	maximum = 106
Network latency average = 15.5462
	minimum = 6
	maximum = 99
Slowest packet = 86074
Flit latency average = 14.1735
	minimum = 6
	maximum = 95
Slowest flit = 225616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0112978
	minimum = 0 (at node 0)
	maximum = 0.0271611 (at node 10)
Accepted packet rate average = 0.0112978
	minimum = 0 (at node 0)
	maximum = 0.0271611 (at node 10)
Injected flit rate average = 0.0338934
	minimum = 0 (at node 0)
	maximum = 0.0616349 (at node 15)
Accepted flit rate average= 0.0338934
	minimum = 0 (at node 0)
	maximum = 0.102377 (at node 10)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.0339 (4 samples)
	minimum = 6 (4 samples)
	maximum = 177.25 (4 samples)
Network latency average = 15.1625 (4 samples)
	minimum = 6 (4 samples)
	maximum = 158.25 (4 samples)
Flit latency average = 13.4812 (4 samples)
	minimum = 6 (4 samples)
	maximum = 155.25 (4 samples)
Fragmentation average = 0.0228846 (4 samples)
	minimum = 0 (4 samples)
	maximum = 97 (4 samples)
Injected packet rate average = 0.0485909 (4 samples)
	minimum = 0.0344729 (4 samples)
	maximum = 0.0724265 (4 samples)
Accepted packet rate average = 0.0485909 (4 samples)
	minimum = 0.0344729 (4 samples)
	maximum = 0.0724265 (4 samples)
Injected flit rate average = 0.129442 (4 samples)
	minimum = 0.0819295 (4 samples)
	maximum = 0.230268 (4 samples)
Accepted flit rate average = 0.129442 (4 samples)
	minimum = 0.0745048 (4 samples)
	maximum = 0.197423 (4 samples)
Injected packet size average = 2.66392 (4 samples)
Accepted packet size average = 2.66392 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 176548 (inst/sec)
gpgpu_simulation_rate = 1721 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,41305)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41305)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41305)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(279,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 43305  inst.: 4406340 (ipc=84.6) sim_rate=176253 (inst/sec) elapsed = 0:0:00:25 / Sat Jul 28 12:02:55 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(375,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(375,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(375,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4972,41305), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 46805  inst.: 4822692 (ipc=106.5) sim_rate=185488 (inst/sec) elapsed = 0:0:00:26 / Sat Jul 28 12:02:56 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(279,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7134,41305), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7740,41305), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 0.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7741
gpu_sim_insn = 692480
gpu_ipc =      89.4561
gpu_tot_sim_cycle = 49046
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     100.5105
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4563
gpu_stall_icnt2sh    = 31492
gpu_total_sim_rate=189601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101119
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6352, Miss = 2966, Miss_rate = 0.467, Pending_hits = 82, Reservation_fails = 17262
	L1D_cache_core[1]: Access = 7267, Miss = 3218, Miss_rate = 0.443, Pending_hits = 90, Reservation_fails = 16963
	L1D_cache_core[2]: Access = 6376, Miss = 2853, Miss_rate = 0.447, Pending_hits = 93, Reservation_fails = 17487
	L1D_cache_core[3]: Access = 5054, Miss = 2559, Miss_rate = 0.506, Pending_hits = 112, Reservation_fails = 18422
	L1D_cache_core[4]: Access = 5040, Miss = 2542, Miss_rate = 0.504, Pending_hits = 80, Reservation_fails = 18218
	L1D_cache_core[5]: Access = 5616, Miss = 2746, Miss_rate = 0.489, Pending_hits = 89, Reservation_fails = 18945
	L1D_cache_core[6]: Access = 5358, Miss = 2807, Miss_rate = 0.524, Pending_hits = 93, Reservation_fails = 17478
	L1D_cache_core[7]: Access = 5856, Miss = 3027, Miss_rate = 0.517, Pending_hits = 127, Reservation_fails = 18196
	L1D_cache_core[8]: Access = 5538, Miss = 2832, Miss_rate = 0.511, Pending_hits = 140, Reservation_fails = 17881
	L1D_cache_core[9]: Access = 6120, Miss = 2824, Miss_rate = 0.461, Pending_hits = 93, Reservation_fails = 18186
	L1D_cache_core[10]: Access = 5844, Miss = 2717, Miss_rate = 0.465, Pending_hits = 85, Reservation_fails = 17977
	L1D_cache_core[11]: Access = 6288, Miss = 2993, Miss_rate = 0.476, Pending_hits = 100, Reservation_fails = 18917
	L1D_cache_core[12]: Access = 6536, Miss = 2768, Miss_rate = 0.424, Pending_hits = 131, Reservation_fails = 17788
	L1D_cache_core[13]: Access = 5838, Miss = 2610, Miss_rate = 0.447, Pending_hits = 129, Reservation_fails = 16938
	L1D_cache_core[14]: Access = 6142, Miss = 2626, Miss_rate = 0.428, Pending_hits = 166, Reservation_fails = 16401
	L1D_total_cache_accesses = 89225
	L1D_total_cache_misses = 42088
	L1D_total_cache_miss_rate = 0.4717
	L1D_total_cache_pending_hits = 1610
	L1D_total_cache_reservation_fails = 267059
	L1D_cache_data_port_util = 0.098
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 118340
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 148719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1534, 1534, 1262, 1262, 1262, 1262, 1262, 1262, 990, 990, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 318716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10855
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 318716
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:489907	W0_Idle:118303	W0_Scoreboard:134534	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86840 {8:10855,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1476280 {136:10855,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 641 
averagemflatency = 242 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 49045 
mrq_lat_table:2463 	1111 	298 	469 	440 	145 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31097 	13202 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3375 	3125 	5230 	26748 	6004 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3064 	5755 	1985 	66 	0 	0 	0 	0 	102 	333 	6426 	22948 	3717 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0        20        20        58        54         2         4        32        32         0         0         0         0 
dram[1]:         3         2         0         0        20        20        58        54         2         4        32        32         0         0         0         0 
dram[2]:         2         1         0         0        20        24        58        54         4         4        32        32         0         0         0         0 
dram[3]:         2         0         0         0        20        24        58        54         4         4        32        32         0         0         0         0 
dram[4]:         2         0         0         0        20        24        58        54         4         4        32        32         0         0         0         0 
dram[5]:         0         3         0         0        20        24        55        54         4         4        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:      1847      2212      1349      2381      3000      3244      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2200      1831      1422      2122      2951      3232      2666      2631      1341      1385      1356      1376      1416      1479      3854      2432 
dram[2]:      1912      1341      1559      2140      3028      2944      2613      2643      1344      1469      1357      1472      1416      1531      4840      2429 
dram[3]:      1622      2413      1737      2116      2969      2963      2612      2641      1334      1385      1351      1382      1638      1410      5907      2443 
dram[4]:      1378      2410      1915      1301      2897      2976      3856      2654      1332      1401      1347      1393      1471      1404      6966      2437 
dram[5]:      2697      2192      2087      1388      3235      2932      2637      2657      1357      1397      1365      1494      1656      1346      8060      2494 
average row accesses per activate:
dram[0]: 30.500000 29.500000 64.000000 64.000000 42.000000 42.000000 35.000000 33.000000  7.000000  8.000000 25.000000 25.000000 32.000000 32.000000 40.000000 38.000000 
dram[1]: 29.500000 30.000000 64.000000 64.000000 42.000000 42.000000 35.000000 32.000000  7.000000  8.500000 25.000000 25.000000 32.000000 32.000000 40.000000 36.000000 
dram[2]: 29.000000 29.500000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  8.000000  9.000000 17.000000 24.000000 32.000000 32.000000 40.000000 40.000000 
dram[3]: 29.000000 58.000000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  8.000000  9.000000 17.000000 24.000000 32.000000 32.000000 40.000000 40.000000 
dram[4]: 29.000000 58.000000 64.000000 64.000000 42.000000 44.000000 35.000000 31.000000  8.000000  9.000000 25.000000 24.000000 32.000000 32.000000 40.000000 40.000000 
dram[5]: 58.000000 30.500000 64.000000 64.000000 42.000000 44.000000 33.500000 31.000000  8.000000  9.000000 25.000000 24.000000 32.000000 32.000000 38.000000 40.000000 
average row locality = 4945/155 = 31.903225
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        33        32        32        42        42        40        38        14        16        50        50        32        32        32        32 
dram[1]:        35        34        32        32        42        42        40        36        14        17        50        50        32        32        32        30 
dram[2]:        34        33        32        32        42        44        40        36        16        18        51        48        32        32        32        32 
dram[3]:        34        32        32        32        42        44        40        36        16        18        51        48        32        32        32        32 
dram[4]:        34        32        32        32        42        44        40        36        16        18        50        48        32        32        32        32 
dram[5]:        32        35        32        32        42        44        39        36        16        18        50        48        32        32        32        32 
total reads: 3315
bank skew: 51/14 = 3.64
chip skew: 554/550 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:        186       146       128       129       133       132       154       149      4170      6775     12724     13754      3872      2838       730       758
dram[1]:        153       146       131       130       134       130       152       149      5227      5620     12659     12772      5200      2951       726       264
dram[2]:        164       149       131       130       130       131       155       147      5655      6810     12948     11705      2440      3340       836       255
dram[3]:        147       155       132       130       131       131       152       148      7324      5428     11909     12531      2921      4121       662       274
dram[4]:        149       150       130       130       131       131       150       154      5976      6293     12054     12903      4261      2802       637       244
dram[5]:        147       144       130       130       132       130       154       153      6476      6529     11872     13082      4700      3411       570       267
maximum mf latency per bank:
dram[0]:        458       364       280       313       343       305       383       317       521       494       523       541       462       541       495       463
dram[1]:        435       377       395       301       325       295       374       353       510       505       538       502       504       521       513       442
dram[2]:        490       337       298       300       301       302       337       324       502       521       574       626       547       641       491       450
dram[3]:        339       400       335       296       306       301       344       368       597       472       602       540       524       511       374       503
dram[4]:        396       348       292       298       295       381       322       369       456       497       515       527       589       514       420       416
dram[5]:        323       391       304       293       332       286       345       332       474       561       526       583       564       581       396       518

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64736 n_nop=63050 n_act=27 n_pre=11 n_req=824 n_rd=1108 n_write=540 bw_util=0.05091
n_activity=10024 dram_eff=0.3288
bk0: 74a 64024i bk1: 66a 63833i bk2: 64a 63920i bk3: 64a 63939i bk4: 84a 63563i bk5: 84a 63504i bk6: 80a 64004i bk7: 76a 64016i bk8: 28a 64618i bk9: 32a 64600i bk10: 100a 64366i bk11: 100a 64372i bk12: 64a 64521i bk13: 64a 64567i bk14: 64a 64369i bk15: 64a 64293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0838482
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64736 n_nop=63060 n_act=26 n_pre=10 n_req=820 n_rd=1100 n_write=540 bw_util=0.05067
n_activity=9829 dram_eff=0.3337
bk0: 70a 63937i bk1: 68a 63861i bk2: 64a 63909i bk3: 64a 63872i bk4: 84a 63530i bk5: 84a 63623i bk6: 80a 63956i bk7: 72a 63980i bk8: 28a 64617i bk9: 34a 64553i bk10: 100a 64391i bk11: 100a 64390i bk12: 64a 64480i bk13: 64a 64531i bk14: 64a 64354i bk15: 60a 64289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0955728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64736 n_nop=63042 n_act=27 n_pre=11 n_req=828 n_rd=1108 n_write=548 bw_util=0.05116
n_activity=10032 dram_eff=0.3301
bk0: 68a 63880i bk1: 66a 63926i bk2: 64a 63902i bk3: 64a 63937i bk4: 84a 63644i bk5: 88a 63540i bk6: 80a 63951i bk7: 72a 63998i bk8: 32a 64612i bk9: 36a 64586i bk10: 102a 64394i bk11: 96a 64460i bk12: 64a 64548i bk13: 64a 64539i bk14: 64a 64314i bk15: 64a 64213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0899808
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80051d80, atomic=0 1 entries : 0x7f3ad77a3310 :  mf: uid=465041, sid00:w15, part=3, addr=0x80051d80, load , size=128, unknown  status = IN_PARTITION_DRAM (49043), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64736 n_nop=63046 n_act=26 n_pre=10 n_req=827 n_rd=1106 n_write=548 bw_util=0.0511
n_activity=9996 dram_eff=0.3309
bk0: 68a 63975i bk1: 64a 64003i bk2: 64a 63928i bk3: 64a 63875i bk4: 84a 63581i bk5: 88a 63506i bk6: 80a 64027i bk7: 72a 64068i bk8: 32a 64610i bk9: 36a 64544i bk10: 102a 64351i bk11: 96a 64404i bk12: 64a 64548i bk13: 64a 64517i bk14: 64a 64396i bk15: 64a 64246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0815311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64736 n_nop=63054 n_act=25 n_pre=9 n_req=824 n_rd=1104 n_write=544 bw_util=0.05091
n_activity=9865 dram_eff=0.3341
bk0: 68a 64052i bk1: 64a 63950i bk2: 64a 63859i bk3: 64a 63904i bk4: 84a 63478i bk5: 88a 63575i bk6: 80a 64030i bk7: 72a 64059i bk8: 32a 64610i bk9: 36a 64536i bk10: 100a 64430i bk11: 96a 64377i bk12: 64a 64505i bk13: 64a 64500i bk14: 64a 64350i bk15: 64a 64221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.082458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64736 n_nop=63058 n_act=25 n_pre=9 n_req=822 n_rd=1104 n_write=540 bw_util=0.05079
n_activity=9818 dram_eff=0.3349
bk0: 64a 63913i bk1: 70a 63856i bk2: 64a 63855i bk3: 64a 63850i bk4: 84a 63530i bk5: 88a 63488i bk6: 78a 64025i bk7: 72a 64028i bk8: 32a 64601i bk9: 36a 64536i bk10: 100a 64421i bk11: 96a 64402i bk12: 64a 64547i bk13: 64a 64533i bk14: 64a 64353i bk15: 64a 64331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0800945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3712, Miss = 279, Miss_rate = 0.075, Pending_hits = 116, Reservation_fails = 371
L2_cache_bank[1]: Access = 3853, Miss = 275, Miss_rate = 0.071, Pending_hits = 111, Reservation_fails = 116
L2_cache_bank[2]: Access = 3846, Miss = 277, Miss_rate = 0.072, Pending_hits = 101, Reservation_fails = 91
L2_cache_bank[3]: Access = 3668, Miss = 273, Miss_rate = 0.074, Pending_hits = 97, Reservation_fails = 85
L2_cache_bank[4]: Access = 3747, Miss = 279, Miss_rate = 0.074, Pending_hits = 104, Reservation_fails = 59
L2_cache_bank[5]: Access = 3516, Miss = 275, Miss_rate = 0.078, Pending_hits = 108, Reservation_fails = 79
L2_cache_bank[6]: Access = 3631, Miss = 279, Miss_rate = 0.077, Pending_hits = 91, Reservation_fails = 73
L2_cache_bank[7]: Access = 3679, Miss = 274, Miss_rate = 0.074, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[8]: Access = 3724, Miss = 278, Miss_rate = 0.075, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[9]: Access = 3676, Miss = 274, Miss_rate = 0.075, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[10]: Access = 3814, Miss = 275, Miss_rate = 0.072, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[11]: Access = 3692, Miss = 277, Miss_rate = 0.075, Pending_hits = 114, Reservation_fails = 458
L2_total_cache_accesses = 44558
L2_total_cache_misses = 3315
L2_total_cache_miss_rate = 0.0744
L2_total_cache_pending_hits = 1271
L2_total_cache_reservation_fails = 1332
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 277
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.217
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=88656
icnt_total_pkts_simt_to_mem=146406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2024
	minimum = 6
	maximum = 121
Network latency average = 9.66408
	minimum = 6
	maximum = 115
Slowest packet = 87240
Flit latency average = 8.03798
	minimum = 6
	maximum = 111
Slowest flit = 229478
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0104973
	minimum = 0 (at node 3)
	maximum = 0.0572277 (at node 0)
Accepted packet rate average = 0.0104973
	minimum = 0 (at node 3)
	maximum = 0.0572277 (at node 0)
Injected flit rate average = 0.0314918
	minimum = 0 (at node 3)
	maximum = 0.263919 (at node 0)
Accepted flit rate average= 0.0314918
	minimum = 0 (at node 3)
	maximum = 0.0794471 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0676 (5 samples)
	minimum = 6 (5 samples)
	maximum = 166 (5 samples)
Network latency average = 14.0628 (5 samples)
	minimum = 6 (5 samples)
	maximum = 149.6 (5 samples)
Flit latency average = 12.3926 (5 samples)
	minimum = 6 (5 samples)
	maximum = 146.4 (5 samples)
Fragmentation average = 0.0183077 (5 samples)
	minimum = 0 (5 samples)
	maximum = 77.6 (5 samples)
Injected packet rate average = 0.0409722 (5 samples)
	minimum = 0.0275783 (5 samples)
	maximum = 0.0693867 (5 samples)
Accepted packet rate average = 0.0409722 (5 samples)
	minimum = 0.0275783 (5 samples)
	maximum = 0.0693867 (5 samples)
Injected flit rate average = 0.109852 (5 samples)
	minimum = 0.0655436 (5 samples)
	maximum = 0.236999 (5 samples)
Accepted flit rate average = 0.109852 (5 samples)
	minimum = 0.0596039 (5 samples)
	maximum = 0.173828 (5 samples)
Injected packet size average = 2.68114 (5 samples)
Accepted packet size average = 2.68114 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 189601 (inst/sec)
gpgpu_simulation_rate = 1886 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,49046)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,49046)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,49046)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,49046)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,49046)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 50046  inst.: 5092692 (ipc=163.1) sim_rate=188618 (inst/sec) elapsed = 0:0:00:27 / Sat Jul 28 12:02:57 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 51546  inst.: 5227932 (ipc=119.3) sim_rate=186711 (inst/sec) elapsed = 0:0:00:28 / Sat Jul 28 12:02:58 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 53546  inst.: 5401788 (ipc=104.9) sim_rate=186268 (inst/sec) elapsed = 0:0:00:29 / Sat Jul 28 12:02:59 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 55046  inst.: 5536476 (ipc=101.1) sim_rate=184549 (inst/sec) elapsed = 0:0:00:30 / Sat Jul 28 12:03:00 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 56546  inst.: 5663780 (ipc=97.9) sim_rate=182702 (inst/sec) elapsed = 0:0:00:31 / Sat Jul 28 12:03:01 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 58046  inst.: 5799868 (ipc=96.7) sim_rate=181245 (inst/sec) elapsed = 0:0:00:32 / Sat Jul 28 12:03:02 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 59546  inst.: 5939556 (ipc=96.2) sim_rate=179986 (inst/sec) elapsed = 0:0:00:33 / Sat Jul 28 12:03:03 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 61046  inst.: 6071612 (ipc=95.2) sim_rate=178576 (inst/sec) elapsed = 0:0:00:34 / Sat Jul 28 12:03:04 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(6,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 62546  inst.: 6203708 (ipc=94.4) sim_rate=177248 (inst/sec) elapsed = 0:0:00:35 / Sat Jul 28 12:03:05 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 64046  inst.: 6342716 (ipc=94.2) sim_rate=176186 (inst/sec) elapsed = 0:0:00:36 / Sat Jul 28 12:03:06 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 65546  inst.: 6472644 (ipc=93.5) sim_rate=174936 (inst/sec) elapsed = 0:0:00:37 / Sat Jul 28 12:03:07 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 67046  inst.: 6607956 (ipc=93.2) sim_rate=173893 (inst/sec) elapsed = 0:0:00:38 / Sat Jul 28 12:03:08 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 68546  inst.: 6740236 (ipc=92.9) sim_rate=172826 (inst/sec) elapsed = 0:0:00:39 / Sat Jul 28 12:03:09 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 69546  inst.: 6829836 (ipc=92.7) sim_rate=170745 (inst/sec) elapsed = 0:0:00:40 / Sat Jul 28 12:03:10 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 71046  inst.: 6962460 (ipc=92.4) sim_rate=169816 (inst/sec) elapsed = 0:0:00:41 / Sat Jul 28 12:03:11 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(5,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 72546  inst.: 7098012 (ipc=92.3) sim_rate=169000 (inst/sec) elapsed = 0:0:00:42 / Sat Jul 28 12:03:12 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 73546  inst.: 7184588 (ipc=92.0) sim_rate=167083 (inst/sec) elapsed = 0:0:00:43 / Sat Jul 28 12:03:13 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 74546  inst.: 7268036 (ipc=91.7) sim_rate=165182 (inst/sec) elapsed = 0:0:00:44 / Sat Jul 28 12:03:14 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 76046  inst.: 7406996 (ipc=91.8) sim_rate=164599 (inst/sec) elapsed = 0:0:00:45 / Sat Jul 28 12:03:15 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 78046  inst.: 7590308 (ipc=91.7) sim_rate=165006 (inst/sec) elapsed = 0:0:00:46 / Sat Jul 28 12:03:16 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 79046  inst.: 7672652 (ipc=91.4) sim_rate=163247 (inst/sec) elapsed = 0:0:00:47 / Sat Jul 28 12:03:17 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 81046  inst.: 7852740 (ipc=91.3) sim_rate=163598 (inst/sec) elapsed = 0:0:00:48 / Sat Jul 28 12:03:18 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 82546  inst.: 7989308 (ipc=91.3) sim_rate=163047 (inst/sec) elapsed = 0:0:00:49 / Sat Jul 28 12:03:19 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 83546  inst.: 8083924 (ipc=91.4) sim_rate=161678 (inst/sec) elapsed = 0:0:00:50 / Sat Jul 28 12:03:20 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 85046  inst.: 8211172 (ipc=91.2) sim_rate=161003 (inst/sec) elapsed = 0:0:00:51 / Sat Jul 28 12:03:21 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 86546  inst.: 8345356 (ipc=91.1) sim_rate=160487 (inst/sec) elapsed = 0:0:00:52 / Sat Jul 28 12:03:22 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 87546  inst.: 8435708 (ipc=91.1) sim_rate=159164 (inst/sec) elapsed = 0:0:00:53 / Sat Jul 28 12:03:23 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 88546  inst.: 8524036 (ipc=91.0) sim_rate=157852 (inst/sec) elapsed = 0:0:00:54 / Sat Jul 28 12:03:24 2018
GPGPU-Sim uArch: cycles simulated: 89546  inst.: 8613772 (ipc=91.0) sim_rate=156614 (inst/sec) elapsed = 0:0:00:55 / Sat Jul 28 12:03:25 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 90546  inst.: 8696820 (ipc=90.8) sim_rate=155300 (inst/sec) elapsed = 0:0:00:56 / Sat Jul 28 12:03:26 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 92546  inst.: 8878508 (ipc=90.8) sim_rate=155763 (inst/sec) elapsed = 0:0:00:57 / Sat Jul 28 12:03:27 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 94046  inst.: 9009708 (ipc=90.7) sim_rate=155339 (inst/sec) elapsed = 0:0:00:58 / Sat Jul 28 12:03:28 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 96046  inst.: 9184828 (ipc=90.5) sim_rate=155675 (inst/sec) elapsed = 0:0:00:59 / Sat Jul 28 12:03:29 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 97546  inst.: 9321900 (ipc=90.6) sim_rate=155365 (inst/sec) elapsed = 0:0:01:00 / Sat Jul 28 12:03:30 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 99046  inst.: 9452764 (ipc=90.5) sim_rate=154963 (inst/sec) elapsed = 0:0:01:01 / Sat Jul 28 12:03:31 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 100046  inst.: 9548316 (ipc=90.6) sim_rate=154005 (inst/sec) elapsed = 0:0:01:02 / Sat Jul 28 12:03:32 2018
GPGPU-Sim uArch: cycles simulated: 100546  inst.: 9593516 (ipc=90.6) sim_rate=152278 (inst/sec) elapsed = 0:0:01:03 / Sat Jul 28 12:03:33 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 102046  inst.: 9725748 (ipc=90.5) sim_rate=151964 (inst/sec) elapsed = 0:0:01:04 / Sat Jul 28 12:03:34 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 103046  inst.: 9818468 (ipc=90.5) sim_rate=151053 (inst/sec) elapsed = 0:0:01:05 / Sat Jul 28 12:03:35 2018
GPGPU-Sim uArch: cycles simulated: 104046  inst.: 9908100 (ipc=90.5) sim_rate=150122 (inst/sec) elapsed = 0:0:01:06 / Sat Jul 28 12:03:36 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 105046  inst.: 9999948 (ipc=90.5) sim_rate=149252 (inst/sec) elapsed = 0:0:01:07 / Sat Jul 28 12:03:37 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 106546  inst.: 10130332 (ipc=90.4) sim_rate=148975 (inst/sec) elapsed = 0:0:01:08 / Sat Jul 28 12:03:38 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 108046  inst.: 10271028 (ipc=90.5) sim_rate=148855 (inst/sec) elapsed = 0:0:01:09 / Sat Jul 28 12:03:39 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 109546  inst.: 10402156 (ipc=90.5) sim_rate=148602 (inst/sec) elapsed = 0:0:01:10 / Sat Jul 28 12:03:40 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 111546  inst.: 10584052 (ipc=90.5) sim_rate=149071 (inst/sec) elapsed = 0:0:01:11 / Sat Jul 28 12:03:41 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 113046  inst.: 10718292 (ipc=90.4) sim_rate=148865 (inst/sec) elapsed = 0:0:01:12 / Sat Jul 28 12:03:42 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 115046  inst.: 10899860 (ipc=90.5) sim_rate=149313 (inst/sec) elapsed = 0:0:01:13 / Sat Jul 28 12:03:43 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 116546  inst.: 11036356 (ipc=90.5) sim_rate=149139 (inst/sec) elapsed = 0:0:01:14 / Sat Jul 28 12:03:44 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 117546  inst.: 11124164 (ipc=90.4) sim_rate=148322 (inst/sec) elapsed = 0:0:01:15 / Sat Jul 28 12:03:45 2018
GPGPU-Sim uArch: cycles simulated: 118546  inst.: 11208524 (ipc=90.3) sim_rate=147480 (inst/sec) elapsed = 0:0:01:16 / Sat Jul 28 12:03:46 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 120046  inst.: 11347596 (ipc=90.4) sim_rate=147371 (inst/sec) elapsed = 0:0:01:17 / Sat Jul 28 12:03:47 2018
GPGPU-Sim uArch: cycles simulated: 120546  inst.: 11386724 (ipc=90.3) sim_rate=145983 (inst/sec) elapsed = 0:0:01:18 / Sat Jul 28 12:03:48 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 121046  inst.: 11430188 (ipc=90.3) sim_rate=144685 (inst/sec) elapsed = 0:0:01:19 / Sat Jul 28 12:03:49 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 122046  inst.: 11520812 (ipc=90.3) sim_rate=144010 (inst/sec) elapsed = 0:0:01:20 / Sat Jul 28 12:03:50 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 123046  inst.: 11614396 (ipc=90.3) sim_rate=143387 (inst/sec) elapsed = 0:0:01:21 / Sat Jul 28 12:03:51 2018
GPGPU-Sim uArch: cycles simulated: 124046  inst.: 11704420 (ipc=90.3) sim_rate=142736 (inst/sec) elapsed = 0:0:01:22 / Sat Jul 28 12:03:52 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(2,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 125046  inst.: 11794508 (ipc=90.3) sim_rate=142102 (inst/sec) elapsed = 0:0:01:23 / Sat Jul 28 12:03:53 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 126046  inst.: 11879652 (ipc=90.3) sim_rate=141424 (inst/sec) elapsed = 0:0:01:24 / Sat Jul 28 12:03:54 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 127046  inst.: 11968572 (ipc=90.2) sim_rate=140806 (inst/sec) elapsed = 0:0:01:25 / Sat Jul 28 12:03:55 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 128546  inst.: 12098276 (ipc=90.2) sim_rate=140677 (inst/sec) elapsed = 0:0:01:26 / Sat Jul 28 12:03:56 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 130046  inst.: 12228676 (ipc=90.1) sim_rate=140559 (inst/sec) elapsed = 0:0:01:27 / Sat Jul 28 12:03:57 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 131546  inst.: 12353876 (ipc=90.0) sim_rate=140384 (inst/sec) elapsed = 0:0:01:28 / Sat Jul 28 12:03:58 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 132546  inst.: 12446836 (ipc=90.0) sim_rate=139852 (inst/sec) elapsed = 0:0:01:29 / Sat Jul 28 12:03:59 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 133546  inst.: 12522812 (ipc=89.9) sim_rate=139142 (inst/sec) elapsed = 0:0:01:30 / Sat Jul 28 12:04:00 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 134546  inst.: 12618180 (ipc=89.9) sim_rate=138661 (inst/sec) elapsed = 0:0:01:31 / Sat Jul 28 12:04:01 2018
GPGPU-Sim uArch: cycles simulated: 135546  inst.: 12705756 (ipc=89.9) sim_rate=138106 (inst/sec) elapsed = 0:0:01:32 / Sat Jul 28 12:04:02 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 136546  inst.: 12796988 (ipc=89.9) sim_rate=137602 (inst/sec) elapsed = 0:0:01:33 / Sat Jul 28 12:04:03 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 137546  inst.: 12889644 (ipc=89.9) sim_rate=137123 (inst/sec) elapsed = 0:0:01:34 / Sat Jul 28 12:04:04 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 138546  inst.: 12977420 (ipc=89.9) sim_rate=136604 (inst/sec) elapsed = 0:0:01:35 / Sat Jul 28 12:04:05 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 140046  inst.: 13116580 (ipc=90.0) sim_rate=136631 (inst/sec) elapsed = 0:0:01:36 / Sat Jul 28 12:04:06 2018
GPGPU-Sim uArch: cycles simulated: 141046  inst.: 13209012 (ipc=90.0) sim_rate=136175 (inst/sec) elapsed = 0:0:01:37 / Sat Jul 28 12:04:07 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 142546  inst.: 13344420 (ipc=90.0) sim_rate=136167 (inst/sec) elapsed = 0:0:01:38 / Sat Jul 28 12:04:08 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 143546  inst.: 13427516 (ipc=89.9) sim_rate=135631 (inst/sec) elapsed = 0:0:01:39 / Sat Jul 28 12:04:09 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 145046  inst.: 13570164 (ipc=90.0) sim_rate=135701 (inst/sec) elapsed = 0:0:01:40 / Sat Jul 28 12:04:10 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 146046  inst.: 13658212 (ipc=90.0) sim_rate=135229 (inst/sec) elapsed = 0:0:01:41 / Sat Jul 28 12:04:11 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 147546  inst.: 13802444 (ipc=90.1) sim_rate=135318 (inst/sec) elapsed = 0:0:01:42 / Sat Jul 28 12:04:12 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 148546  inst.: 13888620 (ipc=90.0) sim_rate=134840 (inst/sec) elapsed = 0:0:01:43 / Sat Jul 28 12:04:13 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 149546  inst.: 13981188 (ipc=90.1) sim_rate=134434 (inst/sec) elapsed = 0:0:01:44 / Sat Jul 28 12:04:14 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 151046  inst.: 14117020 (ipc=90.1) sim_rate=134447 (inst/sec) elapsed = 0:0:01:45 / Sat Jul 28 12:04:15 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 152546  inst.: 14253716 (ipc=90.1) sim_rate=134469 (inst/sec) elapsed = 0:0:01:46 / Sat Jul 28 12:04:16 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 153546  inst.: 14338596 (ipc=90.0) sim_rate=134005 (inst/sec) elapsed = 0:0:01:47 / Sat Jul 28 12:04:17 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 155046  inst.: 14479540 (ipc=90.1) sim_rate=134069 (inst/sec) elapsed = 0:0:01:48 / Sat Jul 28 12:04:18 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 156046  inst.: 14569108 (ipc=90.1) sim_rate=133661 (inst/sec) elapsed = 0:0:01:49 / Sat Jul 28 12:04:19 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 157546  inst.: 14704500 (ipc=90.1) sim_rate=133677 (inst/sec) elapsed = 0:0:01:50 / Sat Jul 28 12:04:20 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 158546  inst.: 14787404 (ipc=90.0) sim_rate=133219 (inst/sec) elapsed = 0:0:01:51 / Sat Jul 28 12:04:21 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 160046  inst.: 14927348 (ipc=90.1) sim_rate=133279 (inst/sec) elapsed = 0:0:01:52 / Sat Jul 28 12:04:22 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 161046  inst.: 15016300 (ipc=90.1) sim_rate=132887 (inst/sec) elapsed = 0:0:01:53 / Sat Jul 28 12:04:23 2018
GPGPU-Sim uArch: cycles simulated: 162046  inst.: 15105580 (ipc=90.1) sim_rate=132505 (inst/sec) elapsed = 0:0:01:54 / Sat Jul 28 12:04:24 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 163046  inst.: 15196020 (ipc=90.1) sim_rate=132139 (inst/sec) elapsed = 0:0:01:55 / Sat Jul 28 12:04:25 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 164046  inst.: 15283268 (ipc=90.0) sim_rate=131752 (inst/sec) elapsed = 0:0:01:56 / Sat Jul 28 12:04:26 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 166046  inst.: 15464316 (ipc=90.0) sim_rate=132173 (inst/sec) elapsed = 0:0:01:57 / Sat Jul 28 12:04:27 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 167546  inst.: 15598012 (ipc=90.0) sim_rate=132186 (inst/sec) elapsed = 0:0:01:58 / Sat Jul 28 12:04:28 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 169046  inst.: 15727156 (ipc=90.0) sim_rate=132160 (inst/sec) elapsed = 0:0:01:59 / Sat Jul 28 12:04:29 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 171046  inst.: 15914812 (ipc=90.0) sim_rate=132623 (inst/sec) elapsed = 0:0:02:00 / Sat Jul 28 12:04:30 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 172546  inst.: 16044964 (ipc=90.0) sim_rate=132603 (inst/sec) elapsed = 0:0:02:01 / Sat Jul 28 12:04:31 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 174046  inst.: 16178900 (ipc=90.0) sim_rate=132613 (inst/sec) elapsed = 0:0:02:02 / Sat Jul 28 12:04:32 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 176046  inst.: 16355188 (ipc=90.0) sim_rate=132969 (inst/sec) elapsed = 0:0:02:03 / Sat Jul 28 12:04:33 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 177546  inst.: 16488668 (ipc=90.0) sim_rate=132973 (inst/sec) elapsed = 0:0:02:04 / Sat Jul 28 12:04:34 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 179046  inst.: 16621276 (ipc=89.9) sim_rate=132970 (inst/sec) elapsed = 0:0:02:05 / Sat Jul 28 12:04:35 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 180546  inst.: 16757828 (ipc=89.9) sim_rate=132998 (inst/sec) elapsed = 0:0:02:06 / Sat Jul 28 12:04:36 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(0,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 182546  inst.: 16929476 (ipc=89.9) sim_rate=133302 (inst/sec) elapsed = 0:0:02:07 / Sat Jul 28 12:04:37 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 184046  inst.: 17067532 (ipc=89.9) sim_rate=133340 (inst/sec) elapsed = 0:0:02:08 / Sat Jul 28 12:04:38 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 185546  inst.: 17204660 (ipc=89.9) sim_rate=133369 (inst/sec) elapsed = 0:0:02:09 / Sat Jul 28 12:04:39 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 187046  inst.: 17341508 (ipc=89.9) sim_rate=133396 (inst/sec) elapsed = 0:0:02:10 / Sat Jul 28 12:04:40 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 188546  inst.: 17478828 (ipc=90.0) sim_rate=133426 (inst/sec) elapsed = 0:0:02:11 / Sat Jul 28 12:04:41 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(3,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 190546  inst.: 17660508 (ipc=90.0) sim_rate=133791 (inst/sec) elapsed = 0:0:02:12 / Sat Jul 28 12:04:42 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 192046  inst.: 17796932 (ipc=90.0) sim_rate=133811 (inst/sec) elapsed = 0:0:02:13 / Sat Jul 28 12:04:43 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 193546  inst.: 17933644 (ipc=90.0) sim_rate=133833 (inst/sec) elapsed = 0:0:02:14 / Sat Jul 28 12:04:44 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 195046  inst.: 18066940 (ipc=90.0) sim_rate=133829 (inst/sec) elapsed = 0:0:02:15 / Sat Jul 28 12:04:45 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 196046  inst.: 18154796 (ipc=90.0) sim_rate=133491 (inst/sec) elapsed = 0:0:02:16 / Sat Jul 28 12:04:46 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 197546  inst.: 18291668 (ipc=90.0) sim_rate=133515 (inst/sec) elapsed = 0:0:02:17 / Sat Jul 28 12:04:47 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 199046  inst.: 18425012 (ipc=90.0) sim_rate=133514 (inst/sec) elapsed = 0:0:02:18 / Sat Jul 28 12:04:48 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 200546  inst.: 18555684 (ipc=89.9) sim_rate=133494 (inst/sec) elapsed = 0:0:02:19 / Sat Jul 28 12:04:49 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 202046  inst.: 18688908 (ipc=89.9) sim_rate=133492 (inst/sec) elapsed = 0:0:02:20 / Sat Jul 28 12:04:50 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 203546  inst.: 18823044 (ipc=89.9) sim_rate=133496 (inst/sec) elapsed = 0:0:02:21 / Sat Jul 28 12:04:51 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 205046  inst.: 18956388 (ipc=89.9) sim_rate=133495 (inst/sec) elapsed = 0:0:02:22 / Sat Jul 28 12:04:52 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 206546  inst.: 19086092 (ipc=89.9) sim_rate=133469 (inst/sec) elapsed = 0:0:02:23 / Sat Jul 28 12:04:53 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 207046  inst.: 19132116 (ipc=89.9) sim_rate=132861 (inst/sec) elapsed = 0:0:02:24 / Sat Jul 28 12:04:54 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (158300,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (158358,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (158401,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (158418,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (158441,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (158457,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (158460,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (158475,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (158486,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (158490,49046), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 207546  inst.: 19173124 (ipc=89.9) sim_rate=132228 (inst/sec) elapsed = 0:0:02:25 / Sat Jul 28 12:04:55 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (158506,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (158507,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (158511,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (158521,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (158531,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (158531,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (158565,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (158583,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (158591,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (158612,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (158618,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (158627,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (158628,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (158630,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (158651,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (158665,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (158682,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (158696,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (158697,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (158712,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (158803,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (158811,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (158827,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (158832,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (158835,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (158843,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (158851,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (158856,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (158880,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (158939,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 208546  inst.: 19202620 (ipc=89.5) sim_rate=131524 (inst/sec) elapsed = 0:0:02:26 / Sat Jul 28 12:04:56 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(0,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 210546  inst.: 19256780 (ipc=88.7) sim_rate=130998 (inst/sec) elapsed = 0:0:02:27 / Sat Jul 28 12:04:57 2018
GPGPU-Sim uArch: cycles simulated: 212046  inst.: 19295644 (ipc=88.1) sim_rate=130375 (inst/sec) elapsed = 0:0:02:28 / Sat Jul 28 12:04:58 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 214046  inst.: 19349204 (ipc=87.4) sim_rate=129860 (inst/sec) elapsed = 0:0:02:29 / Sat Jul 28 12:04:59 2018
GPGPU-Sim uArch: cycles simulated: 216546  inst.: 19413164 (ipc=86.5) sim_rate=129421 (inst/sec) elapsed = 0:0:02:30 / Sat Jul 28 12:05:00 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,0,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (168814,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (169009,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (169066,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (169081,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (169332,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (169353,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (169389,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (169428,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 218546  inst.: 19457828 (ipc=85.7) sim_rate=128859 (inst/sec) elapsed = 0:0:02:31 / Sat Jul 28 12:05:01 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (170896,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (170951,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (171139,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (171165,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (171361,49046), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (171382,49046), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (171418,49046), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (171442,49046), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 171443
gpu_sim_insn = 14548864
gpu_ipc =      84.8612
gpu_tot_sim_cycle = 220489
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      88.3423
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17417
gpu_stall_icnt2sh    = 65158
gpu_total_sim_rate=128996

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383695
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35255, Miss = 17649, Miss_rate = 0.501, Pending_hits = 2700, Reservation_fails = 40145
	L1D_cache_core[1]: Access = 36671, Miss = 18373, Miss_rate = 0.501, Pending_hits = 2705, Reservation_fails = 32305
	L1D_cache_core[2]: Access = 36467, Miss = 18569, Miss_rate = 0.509, Pending_hits = 2804, Reservation_fails = 44735
	L1D_cache_core[3]: Access = 44842, Miss = 22935, Miss_rate = 0.511, Pending_hits = 3734, Reservation_fails = 61387
	L1D_cache_core[4]: Access = 44828, Miss = 22940, Miss_rate = 0.512, Pending_hits = 3525, Reservation_fails = 64787
	L1D_cache_core[5]: Access = 45404, Miss = 23146, Miss_rate = 0.510, Pending_hits = 3563, Reservation_fails = 63568
	L1D_cache_core[6]: Access = 44459, Miss = 22692, Miss_rate = 0.510, Pending_hits = 3686, Reservation_fails = 62367
	L1D_cache_core[7]: Access = 44955, Miss = 23438, Miss_rate = 0.521, Pending_hits = 3659, Reservation_fails = 70612
	L1D_cache_core[8]: Access = 44140, Miss = 22621, Miss_rate = 0.512, Pending_hits = 3637, Reservation_fails = 70357
	L1D_cache_core[9]: Access = 44718, Miss = 22782, Miss_rate = 0.509, Pending_hits = 3624, Reservation_fails = 58690
	L1D_cache_core[10]: Access = 45632, Miss = 23127, Miss_rate = 0.507, Pending_hits = 3814, Reservation_fails = 57560
	L1D_cache_core[11]: Access = 46076, Miss = 23407, Miss_rate = 0.508, Pending_hits = 3541, Reservation_fails = 64703
	L1D_cache_core[12]: Access = 46324, Miss = 23180, Miss_rate = 0.500, Pending_hits = 3602, Reservation_fails = 62887
	L1D_cache_core[13]: Access = 44438, Miss = 22022, Miss_rate = 0.496, Pending_hits = 3703, Reservation_fails = 61039
	L1D_cache_core[14]: Access = 34544, Miss = 16786, Miss_rate = 0.486, Pending_hits = 2788, Reservation_fails = 38825
	L1D_total_cache_accesses = 638753
	L1D_total_cache_misses = 323667
	L1D_total_cache_miss_rate = 0.5067
	L1D_total_cache_pending_hits = 51085
	L1D_total_cache_reservation_fails = 853967
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 245551
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6081, 6081, 5809, 5809, 5809, 5809, 1262, 1262, 990, 990, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1287040
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32933
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1287040
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1718484	W0_Idle:125118	W0_Scoreboard:3243590	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263464 {8:32933,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4478888 {136:32933,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 220488 
mrq_lat_table:4291 	1120 	300 	483 	464 	150 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303115 	23101 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17614 	38875 	103212 	159187 	7606 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12659 	17019 	3201 	69 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	129957 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	397 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1847      2212     42376     43844    119404    122215      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2840      1831     42678     44503    119637    122596      2666      2631      1341      1385      1356      1376      1416      1479      3854      2432 
dram[2]:      1912      1341     42998     44857    120422    123009      2613      2643      1344      1469      1357      1472      1416      1531      4840      2429 
dram[3]:      1622      2413     43312     45316    120764    123414      2612      2641      1334      1385      1351      1382      1638      1410      5907      2443 
dram[4]:      1378      2410     43487     46551    121158    123730      3856      2654      1332      1401      1347      1393      1471      1404      6966      2437 
dram[5]:      2697      2192     43720     46880    121518    124022      2637      2657      1357      1397      1365      1494      1656      1346      8060      2494 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 33.333332 33.333332 35.000000 33.000000  7.000000  8.000000 20.666666 21.333334 32.000000 32.000000 36.000000 35.000000 
dram[1]: 30.333334 30.666666 48.000000 48.000000 33.333332 33.333332 35.000000 32.000000  7.000000  8.500000 20.666666 21.333334 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 33.333332 34.666668 35.000000 32.000000  8.000000  9.000000 15.750000 20.666666 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 35.000000 32.000000  8.000000  9.000000 15.750000 20.666666 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 35.000000 31.000000  8.000000  9.000000 21.333334 20.666666 32.000000 32.000000 36.000000 36.000000 
dram[5]: 45.000000 31.000000 48.000000 48.000000 33.333332 34.000000 33.500000 31.000000  8.000000  9.000000 21.333334 20.666666 32.000000 32.000000 35.000000 36.000000 
average row locality = 6827/227 = 30.074890
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        58        58        40        38        14        16        62        64        64        64        64        64 
dram[1]:        67        66        64        64        58        58        40        36        14        17        62        64        64        64        64        62 
dram[2]:        66        65        64        64        58        60        40        36        16        18        63        62        64        64        64        64 
dram[3]:        66        64        64        64        58        58        40        36        16        18        63        62        64        64        64        64 
dram[4]:        66        64        64        64        58        58        40        36        16        18        64        62        64        64        64        64 
dram[5]:        64        67        64        64        58        58        39        36        16        18        64        62        64        64        64        64 
total reads: 5197
bank skew: 69/14 = 4.93
chip skew: 868/864 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1155      1407      1257      1259       682       675       154       149      4170      6775     72896     74787      3166      2305      1280      1158
dram[1]:       1186      1339      1264      1238       668       682       152       149      5227      5620     73086     73525      3661      2396      1283      1186
dram[2]:       1335      1119      1262      1269       665       635       155       147      5655      6810     72937     74883      2136      2757      1312       923
dram[3]:       1405      1167      1254      1257       667       591       152       148      7324      5428     76665     81220      2370      3176      1452       999
dram[4]:       1286      1335      1287      1275       677       616       150       154      5976      6293     88398     76644      3265      2251      1195       908
dram[5]:       1228      1294      1255      1261       657       584       154       153      6476      6529     84090     69153      3371      2604      1114      1237
maximum mf latency per bank:
dram[0]:        671       381       346       396       345       343       383       317       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       353       351       374       353       510       505       660       575       546       604       513       576
dram[2]:        641       359       375       361       349       343       337       324       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       344       368       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       322       369       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       344       345       332       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291040 n_nop=288702 n_act=39 n_pre=23 n_req=1138 n_rd=1736 n_write=540 bw_util=0.01564
n_activity=14789 dram_eff=0.3078
bk0: 138a 290175i bk1: 130a 289976i bk2: 128a 290070i bk3: 128a 290090i bk4: 116a 289775i bk5: 116a 289719i bk6: 80a 290306i bk7: 76a 290318i bk8: 28a 290922i bk9: 32a 290904i bk10: 124a 290596i bk11: 128a 290577i bk12: 128a 290665i bk13: 128a 290713i bk14: 128a 290514i bk15: 128a 290438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0195025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291040 n_nop=288712 n_act=38 n_pre=22 n_req=1134 n_rd=1728 n_write=540 bw_util=0.01559
n_activity=14583 dram_eff=0.311
bk0: 134a 290083i bk1: 132a 290013i bk2: 128a 290058i bk3: 128a 290021i bk4: 116a 289743i bk5: 116a 289835i bk6: 80a 290257i bk7: 72a 290282i bk8: 28a 290919i bk9: 34a 290859i bk10: 124a 290616i bk11: 128a 290594i bk12: 128a 290631i bk13: 128a 290663i bk14: 128a 290496i bk15: 124a 290440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.021863
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291040 n_nop=288694 n_act=39 n_pre=23 n_req=1142 n_rd=1736 n_write=548 bw_util=0.0157
n_activity=14762 dram_eff=0.3094
bk0: 132a 290027i bk1: 130a 290076i bk2: 128a 290053i bk3: 128a 290085i bk4: 116a 289855i bk5: 120a 289751i bk6: 80a 290253i bk7: 72a 290303i bk8: 32a 290918i bk9: 36a 290894i bk10: 126a 290616i bk11: 124a 290656i bk12: 128a 290699i bk13: 128a 290654i bk14: 128a 290455i bk15: 128a 290352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0207772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291040 n_nop=288702 n_act=38 n_pre=22 n_req=1139 n_rd=1730 n_write=548 bw_util=0.01565
n_activity=14734 dram_eff=0.3092
bk0: 132a 290124i bk1: 128a 290152i bk2: 128a 290079i bk3: 128a 290026i bk4: 116a 289795i bk5: 116a 289724i bk6: 80a 290326i bk7: 72a 290369i bk8: 32a 290912i bk9: 36a 290850i bk10: 126a 290577i bk11: 124a 290591i bk12: 128a 290694i bk13: 128a 290644i bk14: 128a 290530i bk15: 128a 290397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0189458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291040 n_nop=288706 n_act=37 n_pre=21 n_req=1138 n_rd=1732 n_write=544 bw_util=0.01564
n_activity=14624 dram_eff=0.3113
bk0: 132a 290201i bk1: 128a 290093i bk2: 128a 290012i bk3: 128a 290051i bk4: 116a 289694i bk5: 116a 289797i bk6: 80a 290332i bk7: 72a 290361i bk8: 32a 290914i bk9: 36a 290840i bk10: 128a 290643i bk11: 124a 290566i bk12: 128a 290633i bk13: 128a 290646i bk14: 128a 290491i bk15: 128a 290369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0189974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291040 n_nop=288710 n_act=37 n_pre=21 n_req=1136 n_rd=1732 n_write=540 bw_util=0.01561
n_activity=14617 dram_eff=0.3109
bk0: 128a 290060i bk1: 134a 290006i bk2: 128a 290004i bk3: 128a 290000i bk4: 116a 289745i bk5: 116a 289709i bk6: 78a 290325i bk7: 72a 290330i bk8: 32a 290905i bk9: 36a 290843i bk10: 128a 290632i bk11: 124a 290591i bk12: 128a 290698i bk13: 128a 290673i bk14: 128a 290502i bk15: 128a 290474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0182312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26556, Miss = 435, Miss_rate = 0.016, Pending_hits = 398, Reservation_fails = 2255
L2_cache_bank[1]: Access = 27769, Miss = 433, Miss_rate = 0.016, Pending_hits = 391, Reservation_fails = 1758
L2_cache_bank[2]: Access = 26662, Miss = 433, Miss_rate = 0.016, Pending_hits = 386, Reservation_fails = 2183
L2_cache_bank[3]: Access = 27057, Miss = 431, Miss_rate = 0.016, Pending_hits = 383, Reservation_fails = 1568
L2_cache_bank[4]: Access = 25559, Miss = 435, Miss_rate = 0.017, Pending_hits = 398, Reservation_fails = 1876
L2_cache_bank[5]: Access = 25800, Miss = 433, Miss_rate = 0.017, Pending_hits = 374, Reservation_fails = 1851
L2_cache_bank[6]: Access = 26563, Miss = 435, Miss_rate = 0.016, Pending_hits = 365, Reservation_fails = 1307
L2_cache_bank[7]: Access = 27469, Miss = 430, Miss_rate = 0.016, Pending_hits = 372, Reservation_fails = 1352
L2_cache_bank[8]: Access = 31064, Miss = 436, Miss_rate = 0.014, Pending_hits = 375, Reservation_fails = 2080
L2_cache_bank[9]: Access = 26488, Miss = 430, Miss_rate = 0.016, Pending_hits = 381, Reservation_fails = 1693
L2_cache_bank[10]: Access = 30587, Miss = 433, Miss_rate = 0.014, Pending_hits = 398, Reservation_fails = 1349
L2_cache_bank[11]: Access = 25062, Miss = 433, Miss_rate = 0.017, Pending_hits = 393, Reservation_fails = 2117
L2_total_cache_accesses = 326636
L2_total_cache_misses = 5197
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 4614
L2_total_cache_reservation_fails = 21389
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20334
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=459046
icnt_total_pkts_simt_to_mem=868484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5777
	minimum = 6
	maximum = 269
Network latency average = 13.1985
	minimum = 6
	maximum = 256
Slowest packet = 91101
Flit latency average = 13.4705
	minimum = 6
	maximum = 252
Slowest flit = 240361
Fragmentation average = 0.00336609
	minimum = 0
	maximum = 201
Injected packet rate average = 0.121875
	minimum = 0.0827389 (at node 14)
	maximum = 0.15947 (at node 23)
Accepted packet rate average = 0.121875
	minimum = 0.0827389 (at node 14)
	maximum = 0.15947 (at node 23)
Injected flit rate average = 0.236007
	minimum = 0.168278 (at node 26)
	maximum = 0.31761 (at node 11)
Accepted flit rate average= 0.236007
	minimum = 0.110387 (at node 14)
	maximum = 0.413199 (at node 23)
Injected packet length average = 1.93646
Accepted packet length average = 1.93646
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3193 (6 samples)
	minimum = 6 (6 samples)
	maximum = 183.167 (6 samples)
Network latency average = 13.9188 (6 samples)
	minimum = 6 (6 samples)
	maximum = 167.333 (6 samples)
Flit latency average = 12.5722 (6 samples)
	minimum = 6 (6 samples)
	maximum = 164 (6 samples)
Fragmentation average = 0.0158174 (6 samples)
	minimum = 0 (6 samples)
	maximum = 98.1667 (6 samples)
Injected packet rate average = 0.054456 (6 samples)
	minimum = 0.0367718 (6 samples)
	maximum = 0.0844006 (6 samples)
Accepted packet rate average = 0.054456 (6 samples)
	minimum = 0.0367718 (6 samples)
	maximum = 0.0844006 (6 samples)
Injected flit rate average = 0.130878 (6 samples)
	minimum = 0.0826659 (6 samples)
	maximum = 0.250434 (6 samples)
Accepted flit rate average = 0.130878 (6 samples)
	minimum = 0.0680676 (6 samples)
	maximum = 0.213723 (6 samples)
Injected packet size average = 2.40337 (6 samples)
Accepted packet size average = 2.40337 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 31 sec (151 sec)
gpgpu_simulation_rate = 128996 (inst/sec)
gpgpu_simulation_rate = 1460 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,220489)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,220489)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,220489)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,220489)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,220489)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 220989  inst.: 19578468 (ipc=199.9) sim_rate=128805 (inst/sec) elapsed = 0:0:02:32 / Sat Jul 28 12:05:02 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (937,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (938,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (940,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (953,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (953,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (960,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (966,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (992,220489), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 221489  inst.: 19594580 (ipc=116.1) sim_rate=128069 (inst/sec) elapsed = 0:0:02:33 / Sat Jul 28 12:05:03 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1001,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1017,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1030,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1032,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1034,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1036,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1040,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1042,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1048,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1051,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1055,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1057,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1059,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1063,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1067,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1069,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1071,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1072,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1075,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1075,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1083,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1084,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1085,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1094,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1096,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1104,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1109,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1130,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1130,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1133,220489), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1135,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1139,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1143,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1148,220489), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1149,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1154,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1158,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1162,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1166,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1167,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1173,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1173,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1176,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1196,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1201,220489), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1217,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1223,220489), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 14.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1224
gpu_sim_insn = 116864
gpu_ipc =      95.4771
gpu_tot_sim_cycle = 221713
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      88.3817
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 68792
gpu_total_sim_rate=128074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385711
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35339, Miss = 17689, Miss_rate = 0.501, Pending_hits = 2706, Reservation_fails = 40489
	L1D_cache_core[1]: Access = 36755, Miss = 18412, Miss_rate = 0.501, Pending_hits = 2712, Reservation_fails = 32722
	L1D_cache_core[2]: Access = 36547, Miss = 18607, Miss_rate = 0.509, Pending_hits = 2810, Reservation_fails = 45072
	L1D_cache_core[3]: Access = 44924, Miss = 22975, Miss_rate = 0.511, Pending_hits = 3739, Reservation_fails = 61762
	L1D_cache_core[4]: Access = 44910, Miss = 22980, Miss_rate = 0.512, Pending_hits = 3530, Reservation_fails = 65117
	L1D_cache_core[5]: Access = 45484, Miss = 23185, Miss_rate = 0.510, Pending_hits = 3568, Reservation_fails = 63884
	L1D_cache_core[6]: Access = 44543, Miss = 22732, Miss_rate = 0.510, Pending_hits = 3692, Reservation_fails = 62691
	L1D_cache_core[7]: Access = 45039, Miss = 23478, Miss_rate = 0.521, Pending_hits = 3665, Reservation_fails = 70948
	L1D_cache_core[8]: Access = 44224, Miss = 22660, Miss_rate = 0.512, Pending_hits = 3644, Reservation_fails = 70705
	L1D_cache_core[9]: Access = 44800, Miss = 22821, Miss_rate = 0.509, Pending_hits = 3630, Reservation_fails = 59034
	L1D_cache_core[10]: Access = 45692, Miss = 23156, Miss_rate = 0.507, Pending_hits = 3818, Reservation_fails = 57586
	L1D_cache_core[11]: Access = 46134, Miss = 23436, Miss_rate = 0.508, Pending_hits = 3544, Reservation_fails = 64703
	L1D_cache_core[12]: Access = 46384, Miss = 23209, Miss_rate = 0.500, Pending_hits = 3606, Reservation_fails = 62893
	L1D_cache_core[13]: Access = 44502, Miss = 22053, Miss_rate = 0.496, Pending_hits = 3707, Reservation_fails = 61044
	L1D_cache_core[14]: Access = 34628, Miss = 16826, Miss_rate = 0.486, Pending_hits = 2794, Reservation_fails = 39238
	L1D_total_cache_accesses = 639905
	L1D_total_cache_misses = 324219
	L1D_total_cache_miss_rate = 0.5067
	L1D_total_cache_pending_hits = 51165
	L1D_total_cache_reservation_fails = 857888
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 248988
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6116, 6116, 5844, 5844, 5844, 5844, 1297, 1297, 990, 990, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1291777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33485
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1291777
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1723887	W0_Idle:132566	W0_Scoreboard:3261207	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 267880 {8:33485,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4553960 {136:33485,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 221712 
mrq_lat_table:4344 	1130 	302 	490 	483 	163 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303627 	23539 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17709 	39068 	103618 	159532 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12674 	17393 	3362 	71 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130477 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	398 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1847      2212     42376     43844    119404    122215      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2840      1831     42678     44503    119637    122596      2666      2631      1341      1385      1356      1376      1416      1479      3854      2432 
dram[2]:      1912      1341     42998     44857    120422    123009      2613      2643      1344      1469      1357      1472      1416      1531      4840      2429 
dram[3]:      1622      2413     43312     45316    120764    123414      2612      2641      1334      1385      1351      1382      1638      1410      5907      2443 
dram[4]:      1378      2410     43487     46551    121158    123730      3856      2654      1332      1401      1347      1393      1471      1404      6966      2437 
dram[5]:      2697      2192     43720     46880    121518    124022      2637      2657      1357      1397      1365      1494      1656      1346      8060      2494 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 33.333332 33.333332 26.000000 24.666666  7.000000  8.000000 20.666666 21.333334 32.000000 32.000000 36.000000 35.000000 
dram[1]: 30.333334 30.666666 48.000000 48.000000 33.333332 33.333332 26.000000 24.333334  7.000000  8.500000 20.666666 16.500000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 33.333332 34.666668 26.000000 24.666666  8.000000  9.000000 15.750000 15.750000 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 26.000000 24.666666  8.000000  9.000000 15.750000 20.666666 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 26.000000 23.333334  8.000000  9.000000 21.333334 20.666666 32.000000 32.000000 36.000000 36.000000 
dram[5]: 45.000000 31.000000 48.000000 48.000000 33.333332 34.000000 25.000000 23.333334  8.000000  9.000000 21.333334 20.666666 32.000000 32.000000 35.000000 36.000000 
average row locality = 6931/241 = 28.759336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        58        58        48        46        14        16        62        64        64        64        64        64 
dram[1]:        67        66        64        64        58        58        48        45        14        17        62        66        64        64        64        62 
dram[2]:        66        65        64        64        58        60        48        46        16        18        63        63        64        64        64        64 
dram[3]:        66        64        64        64        58        58        48        46        16        18        63        62        64        64        64        64 
dram[4]:        66        64        64        64        58        58        48        44        16        18        64        62        64        64        64        64 
dram[5]:        64        67        64        64        58        58        47        44        16        18        64        62        64        64        64        64 
total reads: 5301
bank skew: 69/14 = 4.93
chip skew: 887/882 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1155      1407      1257      1259       682       675       437       459      4170      6775     72896     74787      3166      2305      1280      1158
dram[1]:       1186      1339      1264      1238       668       682       493       521      5227      5620     73086     71480      3661      2396      1283      1186
dram[2]:       1335      1119      1262      1269       665       635       444       543      5655      6810     72937     73749      2136      2757      1312       923
dram[3]:       1405      1167      1254      1257       667       591       438       516      7324      5428     76665     81220      2370      3176      1452       999
dram[4]:       1286      1335      1287      1275       677       616       486       521      5976      6293     88398     76644      3265      2251      1195       908
dram[5]:       1228      1294      1255      1261       657       584       469       488      6476      6529     84090     69153      3371      2604      1114      1237
maximum mf latency per bank:
dram[0]:        671       381       346       396       345       343       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       353       351       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       349       343       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       344       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292655 n_nop=290281 n_act=41 n_pre=25 n_req=1154 n_rd=1768 n_write=540 bw_util=0.01577
n_activity=14927 dram_eff=0.3092
bk0: 138a 291791i bk1: 130a 291592i bk2: 128a 291686i bk3: 128a 291706i bk4: 116a 291391i bk5: 116a 291335i bk6: 96a 291854i bk7: 92a 291820i bk8: 28a 292535i bk9: 32a 292518i bk10: 124a 292210i bk11: 128a 292191i bk12: 128a 292279i bk13: 128a 292327i bk14: 128a 292128i bk15: 128a 292054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0208402
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292655 n_nop=290283 n_act=41 n_pre=25 n_req=1153 n_rd=1766 n_write=540 bw_util=0.01576
n_activity=14770 dram_eff=0.3123
bk0: 134a 291698i bk1: 132a 291628i bk2: 128a 291674i bk3: 128a 291637i bk4: 116a 291359i bk5: 116a 291451i bk6: 96a 291809i bk7: 90a 291794i bk8: 28a 292533i bk9: 34a 292474i bk10: 124a 292231i bk11: 132a 292173i bk12: 128a 292243i bk13: 128a 292276i bk14: 128a 292110i bk15: 124a 292054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0224633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292655 n_nop=290265 n_act=42 n_pre=26 n_req=1161 n_rd=1774 n_write=548 bw_util=0.01587
n_activity=14987 dram_eff=0.3099
bk0: 132a 291642i bk1: 130a 291691i bk2: 128a 291669i bk3: 128a 291701i bk4: 116a 291471i bk5: 120a 291367i bk6: 96a 291803i bk7: 92a 291820i bk8: 32a 292532i bk9: 36a 292509i bk10: 126a 292231i bk11: 126a 292242i bk12: 128a 292311i bk13: 128a 292267i bk14: 128a 292068i bk15: 128a 291967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0214997
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292655 n_nop=290277 n_act=40 n_pre=24 n_req=1157 n_rd=1766 n_write=548 bw_util=0.01581
n_activity=14939 dram_eff=0.3098
bk0: 132a 291739i bk1: 128a 291767i bk2: 128a 291694i bk3: 128a 291642i bk4: 116a 291411i bk5: 116a 291340i bk6: 96a 291881i bk7: 92a 291898i bk8: 32a 292525i bk9: 36a 292464i bk10: 126a 292191i bk11: 124a 292206i bk12: 128a 292309i bk13: 128a 292259i bk14: 128a 292145i bk15: 128a 292012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0194188
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292655 n_nop=290285 n_act=39 n_pre=23 n_req=1154 n_rd=1764 n_write=544 bw_util=0.01577
n_activity=14798 dram_eff=0.3119
bk0: 132a 291816i bk1: 128a 291708i bk2: 128a 291627i bk3: 128a 291666i bk4: 116a 291309i bk5: 116a 291413i bk6: 96a 291881i bk7: 88a 291902i bk8: 32a 292526i bk9: 36a 292454i bk10: 128a 292258i bk11: 124a 292181i bk12: 128a 292248i bk13: 128a 292261i bk14: 128a 292106i bk15: 128a 291984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0193641
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=292655 n_nop=290289 n_act=39 n_pre=23 n_req=1152 n_rd=1764 n_write=540 bw_util=0.01575
n_activity=14746 dram_eff=0.3125
bk0: 128a 291675i bk1: 134a 291621i bk2: 128a 291619i bk3: 128a 291615i bk4: 116a 291361i bk5: 116a 291325i bk6: 94a 291874i bk7: 88a 291840i bk8: 32a 292519i bk9: 36a 292457i bk10: 128a 292247i bk11: 124a 292206i bk12: 128a 292313i bk13: 128a 292288i bk14: 128a 292117i bk15: 128a 292089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0188857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26634, Miss = 443, Miss_rate = 0.017, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27847, Miss = 441, Miss_rate = 0.016, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 26750, Miss = 441, Miss_rate = 0.016, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27167, Miss = 442, Miss_rate = 0.016, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 25645, Miss = 443, Miss_rate = 0.017, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 25910, Miss = 444, Miss_rate = 0.017, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 26645, Miss = 443, Miss_rate = 0.017, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 27569, Miss = 440, Miss_rate = 0.016, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31152, Miss = 444, Miss_rate = 0.014, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 26576, Miss = 438, Miss_rate = 0.016, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30671, Miss = 441, Miss_rate = 0.014, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25142, Miss = 441, Miss_rate = 0.018, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 327708
L2_total_cache_misses = 5301
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3650
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462326
icnt_total_pkts_simt_to_mem=870436
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.1409
	minimum = 6
	maximum = 145
Network latency average = 17.1409
	minimum = 6
	maximum = 145
Slowest packet = 653932
Flit latency average = 14.4908
	minimum = 6
	maximum = 145
Slowest flit = 1328698
Fragmentation average = 0.00279851
	minimum = 0
	maximum = 6
Injected packet rate average = 0.0648753
	minimum = 0.0449346 (at node 11)
	maximum = 0.0898693 (at node 18)
Accepted packet rate average = 0.0648753
	minimum = 0.0449346 (at node 11)
	maximum = 0.0898693 (at node 18)
Injected flit rate average = 0.158315
	minimum = 0.0800654 (at node 10)
	maximum = 0.308824 (at node 18)
Accepted flit rate average= 0.158315
	minimum = 0.113562 (at node 15)
	maximum = 0.194444 (at node 0)
Injected packet length average = 2.4403
Accepted packet length average = 2.4403
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2938 (7 samples)
	minimum = 6 (7 samples)
	maximum = 177.714 (7 samples)
Network latency average = 14.3791 (7 samples)
	minimum = 6 (7 samples)
	maximum = 164.143 (7 samples)
Flit latency average = 12.8463 (7 samples)
	minimum = 6 (7 samples)
	maximum = 161.286 (7 samples)
Fragmentation average = 0.0139576 (7 samples)
	minimum = 0 (7 samples)
	maximum = 85 (7 samples)
Injected packet rate average = 0.0559445 (7 samples)
	minimum = 0.0379379 (7 samples)
	maximum = 0.0851818 (7 samples)
Accepted packet rate average = 0.0559445 (7 samples)
	minimum = 0.0379379 (7 samples)
	maximum = 0.0851818 (7 samples)
Injected flit rate average = 0.134798 (7 samples)
	minimum = 0.0822944 (7 samples)
	maximum = 0.258775 (7 samples)
Accepted flit rate average = 0.134798 (7 samples)
	minimum = 0.0745669 (7 samples)
	maximum = 0.210969 (7 samples)
Injected packet size average = 2.40949 (7 samples)
Accepted packet size average = 2.40949 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 33 sec (153 sec)
gpgpu_simulation_rate = 128074 (inst/sec)
gpgpu_simulation_rate = 1449 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,221713)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,221713)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 222213  inst.: 19625060 (ipc=59.4) sim_rate=127435 (inst/sec) elapsed = 0:0:02:34 / Sat Jul 28 12:05:04 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1991,221713), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: cycles simulated: 223713  inst.: 19689861 (ipc=47.2) sim_rate=127031 (inst/sec) elapsed = 0:0:02:35 / Sat Jul 28 12:05:05 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2265,221713), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 10.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2266
gpu_sim_insn = 94721
gpu_ipc =      41.8010
gpu_tot_sim_cycle = 223979
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      87.9104
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69192
gpu_total_sim_rate=127032

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387453
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35339, Miss = 17689, Miss_rate = 0.501, Pending_hits = 2706, Reservation_fails = 40489
	L1D_cache_core[1]: Access = 36755, Miss = 18412, Miss_rate = 0.501, Pending_hits = 2712, Reservation_fails = 32722
	L1D_cache_core[2]: Access = 36547, Miss = 18607, Miss_rate = 0.509, Pending_hits = 2810, Reservation_fails = 45072
	L1D_cache_core[3]: Access = 44924, Miss = 22975, Miss_rate = 0.511, Pending_hits = 3739, Reservation_fails = 61762
	L1D_cache_core[4]: Access = 44910, Miss = 22980, Miss_rate = 0.512, Pending_hits = 3530, Reservation_fails = 65117
	L1D_cache_core[5]: Access = 45484, Miss = 23185, Miss_rate = 0.510, Pending_hits = 3568, Reservation_fails = 63884
	L1D_cache_core[6]: Access = 44543, Miss = 22732, Miss_rate = 0.510, Pending_hits = 3692, Reservation_fails = 62691
	L1D_cache_core[7]: Access = 45039, Miss = 23478, Miss_rate = 0.521, Pending_hits = 3665, Reservation_fails = 70948
	L1D_cache_core[8]: Access = 44224, Miss = 22660, Miss_rate = 0.512, Pending_hits = 3644, Reservation_fails = 70705
	L1D_cache_core[9]: Access = 44800, Miss = 22821, Miss_rate = 0.509, Pending_hits = 3630, Reservation_fails = 59034
	L1D_cache_core[10]: Access = 45980, Miss = 23252, Miss_rate = 0.506, Pending_hits = 3818, Reservation_fails = 57933
	L1D_cache_core[11]: Access = 46296, Miss = 23490, Miss_rate = 0.507, Pending_hits = 3544, Reservation_fails = 64902
	L1D_cache_core[12]: Access = 46384, Miss = 23209, Miss_rate = 0.500, Pending_hits = 3606, Reservation_fails = 62893
	L1D_cache_core[13]: Access = 44502, Miss = 22053, Miss_rate = 0.496, Pending_hits = 3707, Reservation_fails = 61044
	L1D_cache_core[14]: Access = 34628, Miss = 16826, Miss_rate = 0.486, Pending_hits = 2794, Reservation_fails = 39238
	L1D_total_cache_accesses = 640355
	L1D_total_cache_misses = 324369
	L1D_total_cache_miss_rate = 0.5065
	L1D_total_cache_pending_hits = 51165
	L1D_total_cache_reservation_fails = 858434
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6116, 6116, 5844, 5844, 5844, 5844, 1297, 1297, 990, 990, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1292623
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33585
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1292623
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1724356	W0_Idle:133691	W0_Scoreboard:3264835	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 268680 {8:33585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4567560 {136:33585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 223978 
mrq_lat_table:4456 	1192 	316 	498 	487 	163 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303647 	23669 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17812 	39115 	103618 	159532 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12710 	17405 	3382 	103 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130527 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	399 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54         2         4        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:      1847      2212     42376     43844    119404    122215      2660      2635      1344      1353      1360      1359      1425      1487      2640      9194 
dram[1]:      2840      1831     42678     44503    119637    122596      2666      2631      1341      1385      1356      1376      1416      1479      3854      2432 
dram[2]:      1912      1341     42998     44857    120422    123009      2613      2643      1344      1469      1357      1472      1416      1531      4840      2429 
dram[3]:      1622      2413     43312     45316    120764    123414      2612      2641      1334      1385      1351      1382      1638      1410      5907      2443 
dram[4]:      1378      2410     43487     46551    121158    123730      3856      2654      1332      1401      1347      1393      1471      1404      6966      2437 
dram[5]:      2697      2192     43720     46880    121518    124022      2637      2657      1357      1397      1365      1494      1656      1346      8060      2494 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 39.333332 38.666668 26.000000 24.666666  7.000000  8.000000 20.666666 21.333334 32.000000 32.000000 36.000000 35.000000 
dram[1]: 30.333334 30.666666 48.000000 48.000000 39.333332 38.666668 26.000000 24.333334  7.000000  8.500000 20.666666 16.500000 32.000000 32.000000 36.000000 34.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 38.666668 40.000000 26.000000 24.666666  8.000000  9.000000 15.750000 15.750000 32.000000 32.000000 36.000000 36.000000 
dram[3]: 30.000000 45.000000 48.000000 48.000000 38.666668 39.333332 26.000000 24.666666  8.000000  9.000000 15.750000 20.666666 32.000000 32.000000 36.000000 36.000000 
dram[4]: 30.000000 45.000000 48.000000 48.000000 38.666668 40.000000 26.000000 23.333334  8.000000  9.000000 21.333334 20.666666 32.000000 32.000000 36.000000 36.000000 
dram[5]: 45.000000 31.000000 48.000000 48.000000 38.666668 40.000000 25.000000 23.333334  8.000000  9.000000 21.333334 20.666666 32.000000 32.000000 35.000000 36.000000 
average row locality = 7131/241 = 29.589212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        72        70        48        46        14        16        62        64        64        64        64        64 
dram[1]:        67        66        64        64        71        70        48        45        14        17        62        66        64        64        64        62 
dram[2]:        66        65        64        64        70        72        48        46        16        18        63        63        64        64        64        64 
dram[3]:        66        64        64        64        70        70        48        46        16        18        63        62        64        64        64        64 
dram[4]:        66        64        64        64        70        71        48        44        16        18        64        62        64        64        64        64 
dram[5]:        64        67        64        64        70        72        47        44        16        18        64        62        64        64        64        64 
total reads: 5451
bank skew: 72/14 = 5.14
chip skew: 911/907 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         0         0         0         0         0         0         6         8 
total reads: 1680
min_bank_accesses = 0!
chip skew: 282/278 = 1.01
average mf latency per bank:
dram[0]:       1155      1407      1257      1259       615       611       437       459      4170      6775     72896     74787      3166      2305      1280      1158
dram[1]:       1186      1339      1264      1238       600       617       493       521      5227      5620     73086     71480      3661      2396      1283      1186
dram[2]:       1335      1119      1262      1269       605       579       444       543      5655      6810     72937     73749      2136      2757      1312       923
dram[3]:       1405      1167      1254      1257       602       539       438       516      7324      5428     76665     81220      2370      3176      1452       999
dram[4]:       1286      1335      1287      1275       611       554       486       521      5976      6293     88398     76644      3265      2251      1195       908
dram[5]:       1228      1294      1255      1261       595       532       469       488      6476      6529     84090     69153      3371      2604      1114      1237
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=295645 n_nop=293203 n_act=41 n_pre=25 n_req=1188 n_rd=1820 n_write=556 bw_util=0.01607
n_activity=15318 dram_eff=0.3102
bk0: 138a 294781i bk1: 130a 294582i bk2: 128a 294676i bk3: 128a 294696i bk4: 144a 294255i bk5: 140a 294192i bk6: 96a 294844i bk7: 92a 294810i bk8: 28a 295525i bk9: 32a 295508i bk10: 124a 295200i bk11: 128a 295181i bk12: 128a 295269i bk13: 128a 295317i bk14: 128a 295118i bk15: 128a 295044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0209508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=295645 n_nop=293205 n_act=41 n_pre=25 n_req=1187 n_rd=1816 n_write=558 bw_util=0.01606
n_activity=15185 dram_eff=0.3127
bk0: 134a 294688i bk1: 132a 294618i bk2: 128a 294664i bk3: 128a 294627i bk4: 142a 294200i bk5: 140a 294330i bk6: 96a 294799i bk7: 90a 294784i bk8: 28a 295523i bk9: 34a 295464i bk10: 124a 295221i bk11: 132a 295163i bk12: 128a 295233i bk13: 128a 295266i bk14: 128a 295100i bk15: 124a 295044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0225135
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7f3ad6671be0 :  mf: uid=1895357, sid10:w15, part=2, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (223976), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=295645 n_nop=293191 n_act=42 n_pre=26 n_req=1193 n_rd=1822 n_write=564 bw_util=0.01614
n_activity=15365 dram_eff=0.3106
bk0: 132a 294632i bk1: 130a 294681i bk2: 128a 294659i bk3: 128a 294691i bk4: 140a 294349i bk5: 144a 294236i bk6: 96a 294793i bk7: 92a 294810i bk8: 32a 295522i bk9: 36a 295499i bk10: 126a 295221i bk11: 126a 295232i bk12: 128a 295301i bk13: 128a 295257i bk14: 128a 295058i bk15: 128a 294957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0214649
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=295645 n_nop=293203 n_act=40 n_pre=24 n_req=1189 n_rd=1814 n_write=564 bw_util=0.01609
n_activity=15338 dram_eff=0.3101
bk0: 132a 294729i bk1: 128a 294757i bk2: 128a 294684i bk3: 128a 294632i bk4: 140a 294293i bk5: 140a 294222i bk6: 96a 294871i bk7: 92a 294888i bk8: 32a 295515i bk9: 36a 295454i bk10: 126a 295181i bk11: 124a 295196i bk12: 128a 295299i bk13: 128a 295249i bk14: 128a 295135i bk15: 128a 295002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0193069
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=295645 n_nop=293207 n_act=39 n_pre=23 n_req=1188 n_rd=1814 n_write=562 bw_util=0.01607
n_activity=15224 dram_eff=0.3121
bk0: 132a 294806i bk1: 128a 294698i bk2: 128a 294617i bk3: 128a 294656i bk4: 140a 294189i bk5: 142a 294266i bk6: 96a 294871i bk7: 88a 294892i bk8: 32a 295516i bk9: 36a 295444i bk10: 128a 295248i bk11: 124a 295171i bk12: 128a 295238i bk13: 128a 295251i bk14: 128a 295096i bk15: 128a 294974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.019378
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7f3ad770ee50 :  mf: uid=1895356, sid10:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (223970), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=295645 n_nop=293211 n_act=39 n_pre=23 n_req=1186 n_rd=1816 n_write=556 bw_util=0.01605
n_activity=15137 dram_eff=0.3134
bk0: 128a 294665i bk1: 134a 294611i bk2: 128a 294609i bk3: 128a 294605i bk4: 140a 294230i bk5: 144a 294171i bk6: 94a 294864i bk7: 88a 294830i bk8: 32a 295509i bk9: 36a 295447i bk10: 128a 295237i bk11: 124a 295196i bk12: 128a 295303i bk13: 128a 295278i bk14: 128a 295107i bk15: 128a 295079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0191209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26648, Miss = 457, Miss_rate = 0.017, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27859, Miss = 453, Miss_rate = 0.016, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 26763, Miss = 454, Miss_rate = 0.017, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27179, Miss = 454, Miss_rate = 0.017, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 25657, Miss = 455, Miss_rate = 0.018, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 25922, Miss = 456, Miss_rate = 0.018, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 26657, Miss = 455, Miss_rate = 0.017, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 27581, Miss = 452, Miss_rate = 0.016, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31164, Miss = 456, Miss_rate = 0.015, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 26589, Miss = 451, Miss_rate = 0.017, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30683, Miss = 453, Miss_rate = 0.015, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25156, Miss = 455, Miss_rate = 0.018, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 327858
L2_total_cache_misses = 5451
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.237
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=462876
icnt_total_pkts_simt_to_mem=870786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.2033
	minimum = 6
	maximum = 116
Network latency average = 16.92
	minimum = 6
	maximum = 105
Slowest packet = 655518
Flit latency average = 17.5378
	minimum = 6
	maximum = 101
Slowest flit = 1333009
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0049034
	minimum = 0 (at node 0)
	maximum = 0.0423654 (at node 10)
Accepted packet rate average = 0.0049034
	minimum = 0 (at node 0)
	maximum = 0.0423654 (at node 10)
Injected flit rate average = 0.0147102
	minimum = 0 (at node 0)
	maximum = 0.0988526 (at node 10)
Accepted flit rate average= 0.0147102
	minimum = 0 (at node 0)
	maximum = 0.15534 (at node 10)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4075 (8 samples)
	minimum = 6 (8 samples)
	maximum = 170 (8 samples)
Network latency average = 14.6967 (8 samples)
	minimum = 6 (8 samples)
	maximum = 156.75 (8 samples)
Flit latency average = 13.4327 (8 samples)
	minimum = 6 (8 samples)
	maximum = 153.75 (8 samples)
Fragmentation average = 0.0122129 (8 samples)
	minimum = 0 (8 samples)
	maximum = 74.375 (8 samples)
Injected packet rate average = 0.0495644 (8 samples)
	minimum = 0.0331956 (8 samples)
	maximum = 0.0798298 (8 samples)
Accepted packet rate average = 0.0495644 (8 samples)
	minimum = 0.0331956 (8 samples)
	maximum = 0.0798298 (8 samples)
Injected flit rate average = 0.119787 (8 samples)
	minimum = 0.0720076 (8 samples)
	maximum = 0.238785 (8 samples)
Accepted flit rate average = 0.119787 (8 samples)
	minimum = 0.065246 (8 samples)
	maximum = 0.204015 (8 samples)
Injected packet size average = 2.41679 (8 samples)
Accepted packet size average = 2.41679 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 35 sec (155 sec)
gpgpu_simulation_rate = 127032 (inst/sec)
gpgpu_simulation_rate = 1445 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,223979)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,223979)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,223979)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,223979)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,223979)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,223979)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,223979)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,54,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (112,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (113,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (113,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (113,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (114,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (115,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (116,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (117,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (117,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (117,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (118,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (118,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (118,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (120,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (120,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (122,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (122,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (122,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (122,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (122,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (124,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (124,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (125,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (125,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (125,223979), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (125,223979), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (126,223979), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (130,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (130,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (130,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (130,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (132,223979), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (136,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (136,223979), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (137,223979), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (139,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (139,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (141,223979), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 224479  inst.: 19774933 (ipc=169.7) sim_rate=126762 (inst/sec) elapsed = 0:0:02:36 / Sat Jul 28 12:05:06 2018
GPGPU-Sim uArch: cycles simulated: 228979  inst.: 19776005 (ipc=17.2) sim_rate=125961 (inst/sec) elapsed = 0:0:02:37 / Sat Jul 28 12:05:07 2018
GPGPU-Sim uArch: cycles simulated: 235479  inst.: 19777517 (ipc= 7.6) sim_rate=125174 (inst/sec) elapsed = 0:0:02:38 / Sat Jul 28 12:05:08 2018
GPGPU-Sim uArch: cycles simulated: 244479  inst.: 19779605 (ipc= 4.4) sim_rate=124400 (inst/sec) elapsed = 0:0:02:39 / Sat Jul 28 12:05:09 2018
GPGPU-Sim uArch: cycles simulated: 254479  inst.: 19781981 (ipc= 3.0) sim_rate=123637 (inst/sec) elapsed = 0:0:02:40 / Sat Jul 28 12:05:10 2018
GPGPU-Sim uArch: cycles simulated: 264979  inst.: 19784429 (ipc= 2.3) sim_rate=122884 (inst/sec) elapsed = 0:0:02:41 / Sat Jul 28 12:05:11 2018
GPGPU-Sim uArch: cycles simulated: 273479  inst.: 19786437 (ipc= 1.9) sim_rate=122138 (inst/sec) elapsed = 0:0:02:42 / Sat Jul 28 12:05:12 2018
GPGPU-Sim uArch: cycles simulated: 278479  inst.: 19787597 (ipc= 1.8) sim_rate=121396 (inst/sec) elapsed = 0:0:02:43 / Sat Jul 28 12:05:13 2018
GPGPU-Sim uArch: cycles simulated: 283979  inst.: 19788893 (ipc= 1.6) sim_rate=120663 (inst/sec) elapsed = 0:0:02:44 / Sat Jul 28 12:05:14 2018
GPGPU-Sim uArch: cycles simulated: 289979  inst.: 19790285 (ipc= 1.5) sim_rate=119941 (inst/sec) elapsed = 0:0:02:45 / Sat Jul 28 12:05:15 2018
GPGPU-Sim uArch: cycles simulated: 295979  inst.: 19791701 (ipc= 1.4) sim_rate=119227 (inst/sec) elapsed = 0:0:02:46 / Sat Jul 28 12:05:16 2018
GPGPU-Sim uArch: cycles simulated: 302979  inst.: 19793349 (ipc= 1.3) sim_rate=118523 (inst/sec) elapsed = 0:0:02:47 / Sat Jul 28 12:05:17 2018
GPGPU-Sim uArch: cycles simulated: 310479  inst.: 19795085 (ipc= 1.2) sim_rate=117827 (inst/sec) elapsed = 0:0:02:48 / Sat Jul 28 12:05:18 2018
GPGPU-Sim uArch: cycles simulated: 318479  inst.: 19796957 (ipc= 1.1) sim_rate=117141 (inst/sec) elapsed = 0:0:02:49 / Sat Jul 28 12:05:19 2018
GPGPU-Sim uArch: cycles simulated: 326979  inst.: 19798973 (ipc= 1.1) sim_rate=116464 (inst/sec) elapsed = 0:0:02:50 / Sat Jul 28 12:05:20 2018
GPGPU-Sim uArch: cycles simulated: 333979  inst.: 19800629 (ipc= 1.0) sim_rate=115793 (inst/sec) elapsed = 0:0:02:51 / Sat Jul 28 12:05:21 2018
GPGPU-Sim uArch: cycles simulated: 344479  inst.: 19803077 (ipc= 0.9) sim_rate=115134 (inst/sec) elapsed = 0:0:02:52 / Sat Jul 28 12:05:22 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 358479  inst.: 19806317 (ipc= 0.9) sim_rate=114487 (inst/sec) elapsed = 0:0:02:53 / Sat Jul 28 12:05:23 2018
GPGPU-Sim uArch: cycles simulated: 371479  inst.: 19809413 (ipc= 0.8) sim_rate=113847 (inst/sec) elapsed = 0:0:02:54 / Sat Jul 28 12:05:24 2018
GPGPU-Sim uArch: cycles simulated: 383479  inst.: 19812221 (ipc= 0.8) sim_rate=113212 (inst/sec) elapsed = 0:0:02:55 / Sat Jul 28 12:05:25 2018
GPGPU-Sim uArch: cycles simulated: 394479  inst.: 19814741 (ipc= 0.7) sim_rate=112583 (inst/sec) elapsed = 0:0:02:56 / Sat Jul 28 12:05:26 2018
GPGPU-Sim uArch: cycles simulated: 407979  inst.: 19817909 (ipc= 0.7) sim_rate=111965 (inst/sec) elapsed = 0:0:02:57 / Sat Jul 28 12:05:27 2018
GPGPU-Sim uArch: cycles simulated: 421979  inst.: 19821221 (ipc= 0.7) sim_rate=111355 (inst/sec) elapsed = 0:0:02:58 / Sat Jul 28 12:05:28 2018
GPGPU-Sim uArch: cycles simulated: 435979  inst.: 19824461 (ipc= 0.6) sim_rate=110751 (inst/sec) elapsed = 0:0:02:59 / Sat Jul 28 12:05:29 2018
GPGPU-Sim uArch: cycles simulated: 447979  inst.: 19827269 (ipc= 0.6) sim_rate=110151 (inst/sec) elapsed = 0:0:03:00 / Sat Jul 28 12:05:30 2018
GPGPU-Sim uArch: cycles simulated: 460479  inst.: 19830213 (ipc= 0.6) sim_rate=109559 (inst/sec) elapsed = 0:0:03:01 / Sat Jul 28 12:05:31 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (246423,223979), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 12.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 246424
gpu_sim_insn = 142456
gpu_ipc =       0.5781
gpu_tot_sim_cycle = 470403
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      42.1607
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69192
gpu_total_sim_rate=109572

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 392976
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35339, Miss = 17689, Miss_rate = 0.501, Pending_hits = 2706, Reservation_fails = 40489
	L1D_cache_core[1]: Access = 36755, Miss = 18412, Miss_rate = 0.501, Pending_hits = 2712, Reservation_fails = 32722
	L1D_cache_core[2]: Access = 36547, Miss = 18607, Miss_rate = 0.509, Pending_hits = 2810, Reservation_fails = 45072
	L1D_cache_core[3]: Access = 44924, Miss = 22975, Miss_rate = 0.511, Pending_hits = 3739, Reservation_fails = 61762
	L1D_cache_core[4]: Access = 44910, Miss = 22980, Miss_rate = 0.512, Pending_hits = 3530, Reservation_fails = 65117
	L1D_cache_core[5]: Access = 45484, Miss = 23185, Miss_rate = 0.510, Pending_hits = 3568, Reservation_fails = 63884
	L1D_cache_core[6]: Access = 44543, Miss = 22732, Miss_rate = 0.510, Pending_hits = 3692, Reservation_fails = 62691
	L1D_cache_core[7]: Access = 45039, Miss = 23478, Miss_rate = 0.521, Pending_hits = 3665, Reservation_fails = 70948
	L1D_cache_core[8]: Access = 44224, Miss = 22660, Miss_rate = 0.512, Pending_hits = 3644, Reservation_fails = 70705
	L1D_cache_core[9]: Access = 44800, Miss = 22821, Miss_rate = 0.509, Pending_hits = 3630, Reservation_fails = 59034
	L1D_cache_core[10]: Access = 45980, Miss = 23252, Miss_rate = 0.506, Pending_hits = 3818, Reservation_fails = 57933
	L1D_cache_core[11]: Access = 46296, Miss = 23490, Miss_rate = 0.507, Pending_hits = 3544, Reservation_fails = 64902
	L1D_cache_core[12]: Access = 48885, Miss = 24934, Miss_rate = 0.510, Pending_hits = 3606, Reservation_fails = 62893
	L1D_cache_core[13]: Access = 44502, Miss = 22053, Miss_rate = 0.496, Pending_hits = 3707, Reservation_fails = 61044
	L1D_cache_core[14]: Access = 34628, Miss = 16826, Miss_rate = 0.486, Pending_hits = 2794, Reservation_fails = 39238
	L1D_total_cache_accesses = 642856
	L1D_total_cache_misses = 326094
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51165
	L1D_total_cache_reservation_fails = 858434
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6137, 6137, 5865, 5865, 5865, 5865, 1318, 1318, 990, 990, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1292723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34511
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1292723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1724432	W0_Idle:385327	W0_Scoreboard:3499617	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276088 {8:34511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4693496 {136:34511,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 202 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 470402 
mrq_lat_table:5402 	1201 	316 	499 	537 	164 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304447 	24595 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19538 	39115 	103618 	159532 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13605 	17436 	3382 	103 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	677 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	891 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.428572 10.625000  3.250000  3.500000  7.600000  7.600000 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 11.250000 10.375000  3.125000  3.857143  8.444445  7.272727 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 11.250000 11.857142  3.500000  4.285714  7.000000  6.500000 12.333333 12.166667 13.666667 13.500000 
dram[3]: 14.285714 16.666666 17.500000 17.500000 15.750000 16.250000 11.000000 10.500000  3.500000  4.285714  7.090909  9.125000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.571428 10.125000  3.571429  3.750000  7.800000  6.818182 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 10.875000  9.875000  3.500000  3.444444  7.900000  9.375000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8138/698 = 11.659026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        57        57        24        25        71        73        74        74        72        72 
dram[1]:        76        76        74        72        82        81        60        55        23        25        71        76        73        73        73        72 
dram[2]:        75        74        74        72        81        84        60        55        25        28        71        73        74        73        74        73 
dram[3]:        76        74        73        73        80        82        58        56        26        28        72        70        74        73        72        73 
dram[4]:        74        73        74        74        81        83        58        55        24        27        74        71        73        73        74        74 
dram[5]:        74        75        73        73        81        84        59        53        25        28        74        72        72        73        73        74 
total reads: 6377
bank skew: 84/23 = 3.65
chip skew: 1066/1060 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         2         3         5         3         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         2         2         5         4         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         3         2         6         5         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         2         2         6         3         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         1         3         4         4         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         3         3         5         3         0         0         6         8 
total reads: 1761
min_bank_accesses = 0!
chip skew: 298/291 = 1.02
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       419       434      2348      3957     59499     63012      2774      2029      1178      1067
dram[1]:       1104      1235      1170      1163       571       587       462       490      3025      3618     59655     59004      3243      2134      1170      1068
dram[2]:       1239      1043      1168      1192      1457       550       420       513      3317      4177     59703     59601      1883      2450      1185       850
dram[3]:       1292      1077      1169      1172       576       513       420       486      4280      3346     61952     69010      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       461       487      3910      3856     72566     63391      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       441       463      3786      3877     68157     57202      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620924 n_nop=617996 n_act=117 n_pre=101 n_req=1355 n_rd=2128 n_write=582 bw_util=0.008729
n_activity=20257 dram_eff=0.2676
bk0: 156a 619923i bk1: 150a 619722i bk2: 146a 619812i bk3: 146a 619841i bk4: 168a 619389i bk5: 164a 619303i bk6: 114a 619988i bk7: 114a 619925i bk8: 48a 620618i bk9: 50a 620566i bk10: 142a 620209i bk11: 146a 620229i bk12: 148a 620399i bk13: 148a 620453i bk14: 144a 620265i bk15: 144a 620194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0104296
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620924 n_nop=617998 n_act=117 n_pre=101 n_req=1354 n_rd=2124 n_write=584 bw_util=0.008722
n_activity=20149 dram_eff=0.2688
bk0: 152a 619827i bk1: 152a 619747i bk2: 148a 619802i bk3: 144a 619778i bk4: 164a 619315i bk5: 162a 619446i bk6: 120a 619905i bk7: 110a 619898i bk8: 46a 620617i bk9: 50a 620571i bk10: 142a 620269i bk11: 152a 620184i bk12: 146a 620370i bk13: 146a 620404i bk14: 146a 620243i bk15: 144a 620184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0109772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620924 n_nop=617974 n_act=119 n_pre=103 n_req=1364 n_rd=2132 n_write=596 bw_util=0.008787
n_activity=20428 dram_eff=0.2671
bk0: 150a 619775i bk1: 148a 619830i bk2: 148a 619802i bk3: 144a 619843i bk4: 162a 619465i bk5: 168a 619346i bk6: 120a 619899i bk7: 110a 619951i bk8: 50a 620582i bk9: 56a 620568i bk10: 142a 620225i bk11: 146a 620214i bk12: 148a 620431i bk13: 146a 620394i bk14: 148a 620194i bk15: 146a 620103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0106003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620924 n_nop=618000 n_act=115 n_pre=99 n_req=1355 n_rd=2120 n_write=590 bw_util=0.008729
n_activity=20179 dram_eff=0.2686
bk0: 152a 619865i bk1: 148a 619900i bk2: 146a 619832i bk3: 146a 619780i bk4: 160a 619413i bk5: 164a 619330i bk6: 116a 619971i bk7: 112a 619998i bk8: 52a 620601i bk9: 56a 620530i bk10: 144a 620210i bk11: 140a 620301i bk12: 148a 620433i bk13: 146a 620393i bk14: 144a 620287i bk15: 146a 620143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00955189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620924 n_nop=617998 n_act=116 n_pre=100 n_req=1355 n_rd=2124 n_write=586 bw_util=0.008729
n_activity=20168 dram_eff=0.2687
bk0: 148a 619951i bk1: 146a 619838i bk2: 148a 619755i bk3: 148a 619799i bk4: 162a 619305i bk5: 166a 619368i bk6: 116a 620012i bk7: 110a 620005i bk8: 48a 620640i bk9: 54a 620517i bk10: 148a 620260i bk11: 142a 620160i bk12: 146a 620369i bk13: 146a 620394i bk14: 148a 620234i bk15: 148a 620111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00963564
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=620924 n_nop=618000 n_act=115 n_pre=99 n_req=1355 n_rd=2126 n_write=584 bw_util=0.008729
n_activity=20139 dram_eff=0.2691
bk0: 148a 619805i bk1: 150a 619761i bk2: 146a 619751i bk3: 146a 619752i bk4: 162a 619339i bk5: 168a 619302i bk6: 118a 619971i bk7: 106a 619951i bk8: 50a 620569i bk9: 56a 620510i bk10: 148a 620237i bk11: 144a 620275i bk12: 144a 620446i bk13: 146a 620417i bk14: 146a 620248i bk15: 148a 620217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00944238

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26724, Miss = 533, Miss_rate = 0.020, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27937, Miss = 531, Miss_rate = 0.019, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 26841, Miss = 532, Miss_rate = 0.020, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27255, Miss = 530, Miss_rate = 0.019, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 26536, Miss = 534, Miss_rate = 0.020, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 25998, Miss = 532, Miss_rate = 0.020, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 26733, Miss = 531, Miss_rate = 0.020, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 27658, Miss = 529, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31240, Miss = 532, Miss_rate = 0.017, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 26668, Miss = 530, Miss_rate = 0.020, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30761, Miss = 531, Miss_rate = 0.017, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25233, Miss = 532, Miss_rate = 0.021, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 329584
L2_total_cache_misses = 6377
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25069
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468306
icnt_total_pkts_simt_to_mem=873312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.40556
	minimum = 6
	maximum = 15
Network latency average = 7.39687
	minimum = 6
	maximum = 15
Slowest packet = 656135
Flit latency average = 6.137
	minimum = 6
	maximum = 11
Slowest flit = 1334629
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000518829
	minimum = 0 (at node 0)
	maximum = 0.00700419 (at node 12)
Accepted packet rate average = 0.000518829
	minimum = 0 (at node 0)
	maximum = 0.00700419 (at node 12)
Injected flit rate average = 0.00119577
	minimum = 0 (at node 0)
	maximum = 0.0102506 (at node 12)
Accepted flit rate average= 0.00119577
	minimum = 0 (at node 0)
	maximum = 0.0220352 (at node 12)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.0739 (9 samples)
	minimum = 6 (9 samples)
	maximum = 152.778 (9 samples)
Network latency average = 13.8856 (9 samples)
	minimum = 6 (9 samples)
	maximum = 141 (9 samples)
Flit latency average = 12.6221 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.889 (9 samples)
Fragmentation average = 0.0108559 (9 samples)
	minimum = 0 (9 samples)
	maximum = 66.1111 (9 samples)
Injected packet rate average = 0.0441149 (9 samples)
	minimum = 0.0295072 (9 samples)
	maximum = 0.0717381 (9 samples)
Accepted packet rate average = 0.0441149 (9 samples)
	minimum = 0.0295072 (9 samples)
	maximum = 0.0717381 (9 samples)
Injected flit rate average = 0.10661 (9 samples)
	minimum = 0.0640068 (9 samples)
	maximum = 0.213392 (9 samples)
Accepted flit rate average = 0.10661 (9 samples)
	minimum = 0.0579964 (9 samples)
	maximum = 0.183795 (9 samples)
Injected packet size average = 2.41664 (9 samples)
Accepted packet size average = 2.41664 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 109572 (inst/sec)
gpgpu_simulation_rate = 2598 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,470403)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,470403)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,470403)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,470403)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,470403)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,470403)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,470403)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,16,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (109,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (109,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (109,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (109,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (109,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (109,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (113,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (113,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (114,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (114,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (115,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (117,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (117,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (117,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (117,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (117,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (117,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (118,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (118,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (118,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (118,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (120,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (122,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (122,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (123,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124,470403), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (125,470403), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (126,470403), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (130,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (130,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (130,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (130,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (131,470403), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (136,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (138,470403), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (139,470403), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (139,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (139,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (143,470403), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 470903  inst.: 19917317 (ipc=169.6) sim_rate=109435 (inst/sec) elapsed = 0:0:03:02 / Sat Jul 28 12:05:32 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (599,470403), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 0.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 600
gpu_sim_insn = 84776
gpu_ipc =     141.2933
gpu_tot_sim_cycle = 471003
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      42.2870
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69192
gpu_total_sim_rate=109435

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394494
	L1I_total_cache_misses = 2297
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35342, Miss = 17691, Miss_rate = 0.501, Pending_hits = 2706, Reservation_fails = 40489
	L1D_cache_core[1]: Access = 36755, Miss = 18412, Miss_rate = 0.501, Pending_hits = 2712, Reservation_fails = 32722
	L1D_cache_core[2]: Access = 36547, Miss = 18607, Miss_rate = 0.509, Pending_hits = 2810, Reservation_fails = 45072
	L1D_cache_core[3]: Access = 44924, Miss = 22975, Miss_rate = 0.511, Pending_hits = 3739, Reservation_fails = 61762
	L1D_cache_core[4]: Access = 44910, Miss = 22980, Miss_rate = 0.512, Pending_hits = 3530, Reservation_fails = 65117
	L1D_cache_core[5]: Access = 45484, Miss = 23185, Miss_rate = 0.510, Pending_hits = 3568, Reservation_fails = 63884
	L1D_cache_core[6]: Access = 44543, Miss = 22732, Miss_rate = 0.510, Pending_hits = 3692, Reservation_fails = 62691
	L1D_cache_core[7]: Access = 45039, Miss = 23478, Miss_rate = 0.521, Pending_hits = 3665, Reservation_fails = 70948
	L1D_cache_core[8]: Access = 44224, Miss = 22660, Miss_rate = 0.512, Pending_hits = 3644, Reservation_fails = 70705
	L1D_cache_core[9]: Access = 44800, Miss = 22821, Miss_rate = 0.509, Pending_hits = 3630, Reservation_fails = 59034
	L1D_cache_core[10]: Access = 45980, Miss = 23252, Miss_rate = 0.506, Pending_hits = 3818, Reservation_fails = 57933
	L1D_cache_core[11]: Access = 46296, Miss = 23490, Miss_rate = 0.507, Pending_hits = 3544, Reservation_fails = 64902
	L1D_cache_core[12]: Access = 48885, Miss = 24934, Miss_rate = 0.510, Pending_hits = 3606, Reservation_fails = 62893
	L1D_cache_core[13]: Access = 44502, Miss = 22053, Miss_rate = 0.496, Pending_hits = 3707, Reservation_fails = 61044
	L1D_cache_core[14]: Access = 34628, Miss = 16826, Miss_rate = 0.486, Pending_hits = 2794, Reservation_fails = 39238
	L1D_total_cache_accesses = 642859
	L1D_total_cache_misses = 326096
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51165
	L1D_total_cache_reservation_fails = 858434
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2297
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6172, 6158, 5886, 5886, 5886, 5886, 1339, 1339, 1011, 1011, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1292723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34513
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1292723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1724503	W0_Idle:386345	W0_Scoreboard:3500594	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276104 {8:34513,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4693768 {136:34513,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 202 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 471002 
mrq_lat_table:5403 	1201 	316 	499 	537 	164 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304449 	24596 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19541 	39115 	103618 	159532 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13607 	17436 	3382 	103 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	678 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	893 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.428572 10.625000  3.250000  3.500000  7.600000  7.600000 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 11.250000 10.375000  3.125000  3.857143  8.444445  7.272727 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 11.250000 11.857142  3.500000  4.285714  7.000000  6.500000 12.333333 12.166667 13.666667 13.500000 
dram[3]: 14.285714 16.666666 17.500000 17.500000 15.750000 16.250000 11.000000 10.625000  3.500000  4.285714  7.090909  9.125000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.571428 10.125000  3.571429  3.750000  7.800000  6.818182 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 10.875000  9.875000  3.500000  3.444444  7.900000  9.375000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8139/698 = 11.660459
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        57        57        24        25        71        73        74        74        72        72 
dram[1]:        76        76        74        72        82        81        60        55        23        25        71        76        73        73        73        72 
dram[2]:        75        74        74        72        81        84        60        55        25        28        71        73        74        73        74        73 
dram[3]:        76        74        73        73        80        82        58        57        26        28        72        70        74        73        72        73 
dram[4]:        74        73        74        74        81        83        58        55        24        27        74        71        73        73        74        74 
dram[5]:        74        75        73        73        81        84        59        53        25        28        74        72        72        73        73        74 
total reads: 6378
bank skew: 84/23 = 3.65
chip skew: 1066/1061 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         2         3         5         3         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         2         2         5         4         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         3         2         6         5         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         2         2         6         3         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         1         3         4         4         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         3         3         5         3         0         0         6         8 
total reads: 1761
min_bank_accesses = 0!
chip skew: 298/291 = 1.02
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       419       434      2348      3957     59499     63012      2774      2029      1178      1067
dram[1]:       1104      1235      1170      1163       571       587       462       490      3025      3618     59655     59004      3243      2134      1170      1068
dram[2]:       1239      1043      1168      1192      1460       550       420       513      3317      4177     59703     59601      1883      2450      1185       850
dram[3]:       1292      1077      1169      1172       576       513       420       484      4280      3346     61952     69010      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       461       487      3910      3856     72566     63391      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       441       463      3786      3877     68157     57202      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621715 n_nop=618787 n_act=117 n_pre=101 n_req=1355 n_rd=2128 n_write=582 bw_util=0.008718
n_activity=20257 dram_eff=0.2676
bk0: 156a 620714i bk1: 150a 620513i bk2: 146a 620603i bk3: 146a 620632i bk4: 168a 620180i bk5: 164a 620094i bk6: 114a 620779i bk7: 114a 620716i bk8: 48a 621409i bk9: 50a 621357i bk10: 142a 621000i bk11: 146a 621020i bk12: 148a 621190i bk13: 148a 621244i bk14: 144a 621056i bk15: 144a 620985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0104163
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621715 n_nop=618789 n_act=117 n_pre=101 n_req=1354 n_rd=2124 n_write=584 bw_util=0.008711
n_activity=20149 dram_eff=0.2688
bk0: 152a 620618i bk1: 152a 620538i bk2: 148a 620593i bk3: 144a 620569i bk4: 164a 620106i bk5: 162a 620237i bk6: 120a 620696i bk7: 110a 620689i bk8: 46a 621408i bk9: 50a 621362i bk10: 142a 621060i bk11: 152a 620975i bk12: 146a 621161i bk13: 146a 621195i bk14: 146a 621034i bk15: 144a 620975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0109632
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621715 n_nop=618765 n_act=119 n_pre=103 n_req=1364 n_rd=2132 n_write=596 bw_util=0.008776
n_activity=20428 dram_eff=0.2671
bk0: 150a 620566i bk1: 148a 620621i bk2: 148a 620593i bk3: 144a 620634i bk4: 162a 620256i bk5: 168a 620137i bk6: 120a 620690i bk7: 110a 620742i bk8: 50a 621373i bk9: 56a 621359i bk10: 142a 621016i bk11: 146a 621005i bk12: 148a 621222i bk13: 146a 621185i bk14: 148a 620985i bk15: 146a 620894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0105868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621715 n_nop=618789 n_act=115 n_pre=99 n_req=1356 n_rd=2122 n_write=590 bw_util=0.008724
n_activity=20194 dram_eff=0.2686
bk0: 152a 620656i bk1: 148a 620691i bk2: 146a 620623i bk3: 146a 620571i bk4: 160a 620204i bk5: 164a 620121i bk6: 116a 620762i bk7: 114a 620785i bk8: 52a 621392i bk9: 56a 621321i bk10: 144a 621001i bk11: 140a 621092i bk12: 148a 621224i bk13: 146a 621184i bk14: 144a 621078i bk15: 146a 620934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00953974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621715 n_nop=618789 n_act=116 n_pre=100 n_req=1355 n_rd=2124 n_write=586 bw_util=0.008718
n_activity=20168 dram_eff=0.2687
bk0: 148a 620742i bk1: 146a 620629i bk2: 148a 620546i bk3: 148a 620590i bk4: 162a 620096i bk5: 166a 620159i bk6: 116a 620803i bk7: 110a 620796i bk8: 48a 621431i bk9: 54a 621308i bk10: 148a 621051i bk11: 142a 620951i bk12: 146a 621160i bk13: 146a 621185i bk14: 148a 621025i bk15: 148a 620902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00962338
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=621715 n_nop=618791 n_act=115 n_pre=99 n_req=1355 n_rd=2126 n_write=584 bw_util=0.008718
n_activity=20139 dram_eff=0.2691
bk0: 148a 620596i bk1: 150a 620552i bk2: 146a 620542i bk3: 146a 620543i bk4: 162a 620130i bk5: 168a 620093i bk6: 118a 620762i bk7: 106a 620742i bk8: 50a 621360i bk9: 56a 621301i bk10: 148a 621028i bk11: 144a 621066i bk12: 144a 621237i bk13: 146a 621208i bk14: 146a 621039i bk15: 148a 621008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00943037

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26724, Miss = 533, Miss_rate = 0.020, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27937, Miss = 531, Miss_rate = 0.019, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 26841, Miss = 532, Miss_rate = 0.020, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27255, Miss = 530, Miss_rate = 0.019, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 26538, Miss = 534, Miss_rate = 0.020, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 25998, Miss = 532, Miss_rate = 0.020, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 26733, Miss = 531, Miss_rate = 0.020, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 27659, Miss = 530, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31240, Miss = 532, Miss_rate = 0.017, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 26668, Miss = 530, Miss_rate = 0.020, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30761, Miss = 531, Miss_rate = 0.017, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25233, Miss = 532, Miss_rate = 0.021, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 329587
L2_total_cache_misses = 6378
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468317
icnt_total_pkts_simt_to_mem=873316
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659170
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1341618
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00037037
	minimum = 0 (at node 1)
	maximum = 0.005 (at node 0)
Accepted packet rate average = 0.00037037
	minimum = 0 (at node 1)
	maximum = 0.005 (at node 0)
Injected flit rate average = 0.000925926
	minimum = 0 (at node 1)
	maximum = 0.01 (at node 19)
Accepted flit rate average= 0.000925926
	minimum = 0 (at node 1)
	maximum = 0.0183333 (at node 0)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.0165 (10 samples)
	minimum = 6 (10 samples)
	maximum = 138.5 (10 samples)
Network latency average = 13.2471 (10 samples)
	minimum = 6 (10 samples)
	maximum = 127.9 (10 samples)
Flit latency average = 11.9599 (10 samples)
	minimum = 6 (10 samples)
	maximum = 124.7 (10 samples)
Fragmentation average = 0.00977029 (10 samples)
	minimum = 0 (10 samples)
	maximum = 59.5 (10 samples)
Injected packet rate average = 0.0397404 (10 samples)
	minimum = 0.0265565 (10 samples)
	maximum = 0.0650642 (10 samples)
Accepted packet rate average = 0.0397404 (10 samples)
	minimum = 0.0265565 (10 samples)
	maximum = 0.0650642 (10 samples)
Injected flit rate average = 0.0960415 (10 samples)
	minimum = 0.0576061 (10 samples)
	maximum = 0.193053 (10 samples)
Accepted flit rate average = 0.0960415 (10 samples)
	minimum = 0.0521968 (10 samples)
	maximum = 0.167249 (10 samples)
Injected packet size average = 2.41672 (10 samples)
Accepted packet size average = 2.41672 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 109435 (inst/sec)
gpgpu_simulation_rate = 2587 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,471003)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1301,471003), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 3.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1302
gpu_sim_insn = 13620
gpu_ipc =      10.4608
gpu_tot_sim_cycle = 472305
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      42.1993
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69192
gpu_total_sim_rate=109510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394766
	L1I_total_cache_misses = 2329
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35342, Miss = 17691, Miss_rate = 0.501, Pending_hits = 2706, Reservation_fails = 40489
	L1D_cache_core[1]: Access = 36755, Miss = 18412, Miss_rate = 0.501, Pending_hits = 2712, Reservation_fails = 32722
	L1D_cache_core[2]: Access = 36547, Miss = 18607, Miss_rate = 0.509, Pending_hits = 2810, Reservation_fails = 45072
	L1D_cache_core[3]: Access = 44956, Miss = 23007, Miss_rate = 0.512, Pending_hits = 3739, Reservation_fails = 61762
	L1D_cache_core[4]: Access = 44910, Miss = 22980, Miss_rate = 0.512, Pending_hits = 3530, Reservation_fails = 65117
	L1D_cache_core[5]: Access = 45484, Miss = 23185, Miss_rate = 0.510, Pending_hits = 3568, Reservation_fails = 63884
	L1D_cache_core[6]: Access = 44543, Miss = 22732, Miss_rate = 0.510, Pending_hits = 3692, Reservation_fails = 62691
	L1D_cache_core[7]: Access = 45039, Miss = 23478, Miss_rate = 0.521, Pending_hits = 3665, Reservation_fails = 70948
	L1D_cache_core[8]: Access = 44224, Miss = 22660, Miss_rate = 0.512, Pending_hits = 3644, Reservation_fails = 70705
	L1D_cache_core[9]: Access = 44800, Miss = 22821, Miss_rate = 0.509, Pending_hits = 3630, Reservation_fails = 59034
	L1D_cache_core[10]: Access = 45980, Miss = 23252, Miss_rate = 0.506, Pending_hits = 3818, Reservation_fails = 57933
	L1D_cache_core[11]: Access = 46296, Miss = 23490, Miss_rate = 0.507, Pending_hits = 3544, Reservation_fails = 64902
	L1D_cache_core[12]: Access = 48885, Miss = 24934, Miss_rate = 0.510, Pending_hits = 3606, Reservation_fails = 62893
	L1D_cache_core[13]: Access = 44502, Miss = 22053, Miss_rate = 0.496, Pending_hits = 3707, Reservation_fails = 61044
	L1D_cache_core[14]: Access = 34628, Miss = 16826, Miss_rate = 0.486, Pending_hits = 2794, Reservation_fails = 39238
	L1D_total_cache_accesses = 642891
	L1D_total_cache_misses = 326128
	L1D_total_cache_miss_rate = 0.5073
	L1D_total_cache_pending_hits = 51165
	L1D_total_cache_reservation_fails = 858434
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2329
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6172, 6158, 5886, 5886, 5886, 5886, 1339, 1339, 1011, 1011, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1292723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34529
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1292723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1724505	W0_Idle:387872	W0_Scoreboard:3501233	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 276232 {8:34529,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4695944 {136:34529,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 202 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 472304 
mrq_lat_table:5442 	1211 	321 	500 	541 	164 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304461 	24616 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19570 	39120 	103618 	159532 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13611 	17441 	3388 	104 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	694 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	894 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 11.375000 11.375000  3.250000  3.500000  7.700000  7.090909 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 11.500000 11.125000  3.125000  3.857143  8.555555  7.272727 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 11.500000 11.125000  3.500000  4.285714  7.000000  6.583333 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 11.250000 11.125000  3.500000  4.285714  7.090909  9.250000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 11.250000 10.625000  3.571429  3.750000  7.900000  6.818182 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 11.625000 10.375000  3.500000  3.444444  8.100000  9.375000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8198/703 = 11.661451
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        59        61        24        25        71        73        74        74        72        72 
dram[1]:        76        76        74        72        82        81        62        59        23        25        71        76        73        73        73        72 
dram[2]:        75        74        74        72        81        84        62        59        25        28        71        73        74        73        74        73 
dram[3]:        78        74        73        73        80        82        60        59        26        28        72        70        74        73        72        73 
dram[4]:        74        73        74        74        81        83        60        57        24        27        74        71        73        73        74        74 
dram[5]:        74        75        73        73        81        84        63        55        25        28        74        72        72        73        73        74 
total reads: 6412
bank skew: 84/23 = 3.65
chip skew: 1072/1066 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         3         6         5         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         2         2         6         4         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         3         2         6         6         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         2         6         4         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         1         3         5         4         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         3         3         7         3         0         0         6         8 
total reads: 1786
min_bank_accesses = 0!
chip skew: 301/295 = 1.02
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       407       418      2348      3957     58726     61396      2774      2029      1178      1067
dram[1]:       1104      1235      1170      1163       571       587       458       469      3025      3618     58880     59004      3243      2134      1170      1068
dram[2]:       1239      1043      1168      1192      1460       550       417       491      3317      4177     59703     58847      1883      2450      1185       850
dram[3]:       1266      1077      1169      1172       576       513       416       468      4280      3346     61952     68078      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       457       470      3910      3856     71647     63391      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       424       447      3786      3877     66474     57202      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8024b880, atomic=0 1 entries : 0x7f3ad584f2e0 :  mf: uid=1905870, sid03:w15, part=0, addr=0x8024b880, load , size=128, unknown  status = IN_PARTITION_DRAM (472302), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=623433 n_nop=620475 n_act=119 n_pre=103 n_req=1368 n_rd=2140 n_write=596 bw_util=0.008777
n_activity=20420 dram_eff=0.268
bk0: 156a 622433i bk1: 150a 622232i bk2: 146a 622322i bk3: 146a 622351i bk4: 168a 621899i bk5: 164a 621813i bk6: 118a 622431i bk7: 122a 622383i bk8: 48a 623126i bk9: 50a 623074i bk10: 142a 622713i bk11: 146a 622701i bk12: 148a 622905i bk13: 148a 622961i bk14: 144a 622774i bk15: 144a 622703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0104999
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=623433 n_nop=620489 n_act=117 n_pre=101 n_req=1363 n_rd=2136 n_write=590 bw_util=0.008745
n_activity=20265 dram_eff=0.269
bk0: 152a 622336i bk1: 152a 622256i bk2: 148a 622311i bk3: 144a 622287i bk4: 164a 621824i bk5: 162a 621955i bk6: 124a 622396i bk7: 118a 622361i bk8: 46a 623126i bk9: 50a 623080i bk10: 142a 622761i bk11: 152a 622693i bk12: 146a 622879i bk13: 146a 622913i bk14: 146a 622752i bk15: 144a 622693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0109442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=623433 n_nop=620463 n_act=120 n_pre=104 n_req=1373 n_rd=2144 n_write=602 bw_util=0.008809
n_activity=20571 dram_eff=0.267
bk0: 150a 622284i bk1: 148a 622339i bk2: 148a 622311i bk3: 144a 622352i bk4: 162a 621975i bk5: 168a 621856i bk6: 124a 622401i bk7: 118a 622387i bk8: 50a 623090i bk9: 56a 623076i bk10: 142a 622733i bk11: 146a 622717i bk12: 148a 622940i bk13: 146a 622903i bk14: 148a 622703i bk15: 146a 622612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.010609
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=623433 n_nop=620487 n_act=116 n_pre=100 n_req=1365 n_rd=2134 n_write=596 bw_util=0.008758
n_activity=20353 dram_eff=0.2683
bk0: 156a 622342i bk1: 148a 622408i bk2: 146a 622340i bk3: 146a 622288i bk4: 160a 621921i bk5: 164a 621838i bk6: 120a 622471i bk7: 118a 622462i bk8: 52a 623110i bk9: 56a 623039i bk10: 144a 622720i bk11: 140a 622806i bk12: 148a 622943i bk13: 146a 622903i bk14: 144a 622797i bk15: 146a 622653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00952628
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=623433 n_nop=620491 n_act=117 n_pre=101 n_req=1362 n_rd=2132 n_write=592 bw_util=0.008739
n_activity=20278 dram_eff=0.2687
bk0: 148a 622460i bk1: 146a 622347i bk2: 148a 622264i bk3: 148a 622308i bk4: 162a 621815i bk5: 166a 621878i bk6: 120a 622487i bk7: 114a 622476i bk8: 48a 623148i bk9: 54a 623025i bk10: 148a 622765i bk11: 142a 622669i bk12: 146a 622878i bk13: 146a 622903i bk14: 148a 622743i bk15: 148a 622620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00964338
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=623433 n_nop=620485 n_act=115 n_pre=99 n_req=1367 n_rd=2138 n_write=596 bw_util=0.008771
n_activity=20275 dram_eff=0.2697
bk0: 148a 622314i bk1: 150a 622270i bk2: 146a 622260i bk3: 146a 622261i bk4: 162a 621848i bk5: 168a 621811i bk6: 126a 622422i bk7: 110a 622417i bk8: 50a 623078i bk9: 56a 623019i bk10: 148a 622735i bk11: 144a 622784i bk12: 144a 622955i bk13: 146a 622926i bk14: 146a 622757i bk15: 148a 622726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00942844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26726, Miss = 535, Miss_rate = 0.020, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27941, Miss = 535, Miss_rate = 0.019, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 26843, Miss = 534, Miss_rate = 0.020, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27259, Miss = 534, Miss_rate = 0.020, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 26540, Miss = 536, Miss_rate = 0.020, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 26002, Miss = 536, Miss_rate = 0.021, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 26737, Miss = 535, Miss_rate = 0.020, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 27661, Miss = 532, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31242, Miss = 534, Miss_rate = 0.017, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 26670, Miss = 532, Miss_rate = 0.020, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30765, Miss = 535, Miss_rate = 0.017, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25235, Miss = 534, Miss_rate = 0.021, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 329621
L2_total_cache_misses = 6412
L2_total_cache_miss_rate = 0.0195
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=468423
icnt_total_pkts_simt_to_mem=873414
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.2794
	minimum = 6
	maximum = 65
Network latency average = 13.0735
	minimum = 6
	maximum = 64
Slowest packet = 659203
Flit latency average = 13.299
	minimum = 6
	maximum = 60
Slowest flit = 1341706
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00193435
	minimum = 0 (at node 0)
	maximum = 0.0261137 (at node 3)
Accepted packet rate average = 0.00193435
	minimum = 0 (at node 0)
	maximum = 0.0261137 (at node 3)
Injected flit rate average = 0.00580304
	minimum = 0 (at node 0)
	maximum = 0.0752688 (at node 3)
Accepted flit rate average= 0.00580304
	minimum = 0 (at node 0)
	maximum = 0.0814132 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6768 (11 samples)
	minimum = 6 (11 samples)
	maximum = 131.818 (11 samples)
Network latency average = 13.2313 (11 samples)
	minimum = 6 (11 samples)
	maximum = 122.091 (11 samples)
Flit latency average = 12.0816 (11 samples)
	minimum = 6 (11 samples)
	maximum = 118.818 (11 samples)
Fragmentation average = 0.00888208 (11 samples)
	minimum = 0 (11 samples)
	maximum = 54.0909 (11 samples)
Injected packet rate average = 0.0363035 (11 samples)
	minimum = 0.0241423 (11 samples)
	maximum = 0.0615233 (11 samples)
Accepted packet rate average = 0.0363035 (11 samples)
	minimum = 0.0241423 (11 samples)
	maximum = 0.0615233 (11 samples)
Injected flit rate average = 0.087838 (11 samples)
	minimum = 0.0523692 (11 samples)
	maximum = 0.182345 (11 samples)
Accepted flit rate average = 0.087838 (11 samples)
	minimum = 0.0474516 (11 samples)
	maximum = 0.159446 (11 samples)
Injected packet size average = 2.41955 (11 samples)
Accepted packet size average = 2.41955 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 109510 (inst/sec)
gpgpu_simulation_rate = 2595 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,472305)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,472305)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (98,472305), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 479805  inst.: 19938185 (ipc= 1.0) sim_rate=108951 (inst/sec) elapsed = 0:0:03:03 / Sat Jul 28 12:05:33 2018
GPGPU-Sim uArch: cycles simulated: 492805  inst.: 19945961 (ipc= 0.7) sim_rate=108401 (inst/sec) elapsed = 0:0:03:04 / Sat Jul 28 12:05:34 2018
GPGPU-Sim uArch: cycles simulated: 506305  inst.: 19954265 (ipc= 0.7) sim_rate=107860 (inst/sec) elapsed = 0:0:03:05 / Sat Jul 28 12:05:35 2018
GPGPU-Sim uArch: cycles simulated: 516305  inst.: 19960289 (ipc= 0.7) sim_rate=107313 (inst/sec) elapsed = 0:0:03:06 / Sat Jul 28 12:05:36 2018
GPGPU-Sim uArch: cycles simulated: 529805  inst.: 19968345 (ipc= 0.7) sim_rate=106782 (inst/sec) elapsed = 0:0:03:07 / Sat Jul 28 12:05:37 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60077,472305), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 4.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 60078
gpu_sim_insn = 38872
gpu_ipc =       0.6470
gpu_tot_sim_cycle = 532383
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      37.5102
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69192
gpu_total_sim_rate=106790

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397325
	L1I_total_cache_misses = 2329
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35342, Miss = 17691, Miss_rate = 0.501, Pending_hits = 2706, Reservation_fails = 40489
	L1D_cache_core[1]: Access = 36755, Miss = 18412, Miss_rate = 0.501, Pending_hits = 2712, Reservation_fails = 32722
	L1D_cache_core[2]: Access = 36547, Miss = 18607, Miss_rate = 0.509, Pending_hits = 2810, Reservation_fails = 45072
	L1D_cache_core[3]: Access = 44956, Miss = 23007, Miss_rate = 0.512, Pending_hits = 3739, Reservation_fails = 61762
	L1D_cache_core[4]: Access = 46505, Miss = 23653, Miss_rate = 0.509, Pending_hits = 3530, Reservation_fails = 65117
	L1D_cache_core[5]: Access = 45484, Miss = 23185, Miss_rate = 0.510, Pending_hits = 3568, Reservation_fails = 63884
	L1D_cache_core[6]: Access = 44543, Miss = 22732, Miss_rate = 0.510, Pending_hits = 3692, Reservation_fails = 62691
	L1D_cache_core[7]: Access = 45039, Miss = 23478, Miss_rate = 0.521, Pending_hits = 3665, Reservation_fails = 70948
	L1D_cache_core[8]: Access = 44224, Miss = 22660, Miss_rate = 0.512, Pending_hits = 3644, Reservation_fails = 70705
	L1D_cache_core[9]: Access = 44800, Miss = 22821, Miss_rate = 0.509, Pending_hits = 3630, Reservation_fails = 59034
	L1D_cache_core[10]: Access = 45980, Miss = 23252, Miss_rate = 0.506, Pending_hits = 3818, Reservation_fails = 57933
	L1D_cache_core[11]: Access = 46296, Miss = 23490, Miss_rate = 0.507, Pending_hits = 3544, Reservation_fails = 64902
	L1D_cache_core[12]: Access = 48885, Miss = 24934, Miss_rate = 0.510, Pending_hits = 3606, Reservation_fails = 62893
	L1D_cache_core[13]: Access = 44502, Miss = 22053, Miss_rate = 0.496, Pending_hits = 3707, Reservation_fails = 61044
	L1D_cache_core[14]: Access = 34628, Miss = 16826, Miss_rate = 0.486, Pending_hits = 2794, Reservation_fails = 39238
	L1D_total_cache_accesses = 644486
	L1D_total_cache_misses = 326801
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 51165
	L1D_total_cache_reservation_fails = 858434
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2329
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6172, 6158, 5886, 5886, 5886, 5886, 1339, 1339, 1011, 1011, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1292817
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34703
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1292817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1724507	W0_Idle:451091	W0_Scoreboard:3553782	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277624 {8:34703,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4719608 {136:34703,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 532382 
mrq_lat_table:5631 	1211 	321 	500 	541 	164 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304961 	24790 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20244 	39120 	103618 	159532 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13775 	17451 	3388 	104 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	68 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1014 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.625000 12.625000  3.444444  3.555556  7.700000  7.272727 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 12.750000 12.375000  3.222222  3.875000  8.666667  7.363636 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 12.750000 12.375000  3.555556  4.250000  7.181818  6.583333 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 12.500000 12.500000  3.555556  4.250000  7.272727  9.375000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.500000 12.125000  3.625000  3.777778  7.900000  7.000000 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.875000 11.875000  3.555556  3.500000  8.300000  9.625000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8387/715 = 11.730070
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        69        71        29        29        71        73        74        74        72        72 
dram[1]:        76        76        74        72        82        81        72        69        27        29        71        76        73        73        73        72 
dram[2]:        75        74        74        72        81        84        72        69        29        32        71        73        74        73        74        73 
dram[3]:        78        74        73        73        80        82        70        70        30        32        72        70        74        73        72        73 
dram[4]:        74        73        74        74        81        83        70        69        28        31        74        71        73        73        74        74 
dram[5]:        74        75        73        73        81        84        73        67        29        32        74        72        72        73        73        74 
total reads: 6586
bank skew: 84/27 = 3.11
chip skew: 1100/1096 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         3         6         7         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         2         2         7         5         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         3         2         8         6         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         2         8         5         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         1         3         5         6         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         3         3         9         5         0         0         6         8 
total reads: 1801
min_bank_accesses = 0!
chip skew: 303/297 = 1.02
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       392       402      2011      3495     58726     59861      2774      2029      1178      1067
dram[1]:       1104      1235      1170      1163       571       587       438       448      2644      3185     58125     58276      3243      2134      1170      1068
dram[2]:       1239      1043      1168      1192      1460       550       401       468      2935      3717     58192     58847      1883      2450      1185       850
dram[3]:       1266      1077      1169      1172       576       513       401      1145      3778      2983     60403     67170      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       438       444      3407      3433     71647     61745      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       408       423      3346      3464     64873     55717      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702735 n_nop=699711 n_act=121 n_pre=105 n_req=1399 n_rd=2198 n_write=600 bw_util=0.007963
n_activity=20965 dram_eff=0.2669
bk0: 156a 701734i bk1: 150a 701535i bk2: 146a 701625i bk3: 146a 701654i bk4: 168a 701202i bk5: 164a 701116i bk6: 138a 701694i bk7: 142a 701646i bk8: 58a 702384i bk9: 58a 702335i bk10: 142a 702013i bk11: 146a 701967i bk12: 148a 702206i bk13: 148a 702262i bk14: 144a 702075i bk15: 144a 702004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00931503
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702735 n_nop=699727 n_act=119 n_pre=103 n_req=1393 n_rd=2192 n_write=594 bw_util=0.007929
n_activity=20787 dram_eff=0.2681
bk0: 152a 701638i bk1: 152a 701558i bk2: 148a 701613i bk3: 144a 701589i bk4: 164a 701126i bk5: 162a 701257i bk6: 144a 701658i bk7: 138a 701623i bk8: 54a 702388i bk9: 58a 702342i bk10: 142a 702044i bk11: 152a 701977i bk12: 146a 702181i bk13: 146a 702215i bk14: 146a 702054i bk15: 144a 701995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00970921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702735 n_nop=699701 n_act=122 n_pre=106 n_req=1403 n_rd=2200 n_write=606 bw_util=0.007986
n_activity=21093 dram_eff=0.2661
bk0: 150a 701586i bk1: 148a 701641i bk2: 148a 701613i bk3: 144a 701654i bk4: 162a 701277i bk5: 168a 701159i bk6: 144a 701664i bk7: 138a 701650i bk8: 58a 702352i bk9: 64a 702337i bk10: 142a 701997i bk11: 146a 702018i bk12: 148a 702241i bk13: 146a 702205i bk14: 148a 702005i bk15: 146a 701914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0094118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702735 n_nop=699721 n_act=118 n_pre=102 n_req=1397 n_rd=2192 n_write=602 bw_util=0.007952
n_activity=20904 dram_eff=0.2673
bk0: 156a 701644i bk1: 148a 701710i bk2: 146a 701643i bk3: 146a 701591i bk4: 160a 701224i bk5: 164a 701141i bk6: 140a 701734i bk7: 140a 701721i bk8: 60a 702372i bk9: 64a 702300i bk10: 144a 701984i bk11: 140a 702089i bk12: 148a 702244i bk13: 146a 702204i bk14: 144a 702098i bk15: 146a 701954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00845127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702735 n_nop=699725 n_act=119 n_pre=103 n_req=1394 n_rd=2192 n_write=596 bw_util=0.007935
n_activity=20830 dram_eff=0.2677
bk0: 148a 701762i bk1: 146a 701649i bk2: 148a 701566i bk3: 148a 701611i bk4: 162a 701118i bk5: 166a 701181i bk6: 140a 701750i bk7: 138a 701731i bk8: 56a 702411i bk9: 62a 702286i bk10: 148a 702065i bk11: 142a 701934i bk12: 146a 702179i bk13: 146a 702204i bk14: 148a 702044i bk15: 148a 701922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00855515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=702735 n_nop=699715 n_act=117 n_pre=101 n_req=1401 n_rd=2198 n_write=604 bw_util=0.007975
n_activity=20855 dram_eff=0.2687
bk0: 148a 701616i bk1: 150a 701572i bk2: 146a 701562i bk3: 146a 701563i bk4: 162a 701150i bk5: 168a 701113i bk6: 146a 701685i bk7: 134a 701672i bk8: 58a 702340i bk9: 64a 702280i bk10: 148a 702000i bk11: 144a 702049i bk12: 144a 702257i bk13: 146a 702228i bk14: 146a 702059i bk15: 148a 702028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00836446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26741, Miss = 550, Miss_rate = 0.021, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27955, Miss = 549, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 26857, Miss = 548, Miss_rate = 0.020, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27273, Miss = 548, Miss_rate = 0.020, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 26554, Miss = 550, Miss_rate = 0.021, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 26016, Miss = 550, Miss_rate = 0.021, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 26751, Miss = 549, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 28176, Miss = 547, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31256, Miss = 548, Miss_rate = 0.018, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 26686, Miss = 548, Miss_rate = 0.021, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30779, Miss = 549, Miss_rate = 0.018, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25251, Miss = 550, Miss_rate = 0.022, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 330295
L2_total_cache_misses = 6586
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469793
icnt_total_pkts_simt_to_mem=874588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.93769
	minimum = 6
	maximum = 15
Network latency average = 6.93769
	minimum = 6
	maximum = 15
Slowest packet = 659419
Flit latency average = 6.10849
	minimum = 6
	maximum = 11
Slowest flit = 1342174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000831018
	minimum = 0 (at node 0)
	maximum = 0.0112187 (at node 4)
Accepted packet rate average = 0.000831018
	minimum = 0 (at node 0)
	maximum = 0.0112187 (at node 4)
Injected flit rate average = 0.00156833
	minimum = 0 (at node 0)
	maximum = 0.0195413 (at node 4)
Accepted flit rate average= 0.00156833
	minimum = 0 (at node 0)
	maximum = 0.0228037 (at node 4)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8652 (12 samples)
	minimum = 6 (12 samples)
	maximum = 122.083 (12 samples)
Network latency average = 12.7068 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.167 (12 samples)
Flit latency average = 11.5839 (12 samples)
	minimum = 6 (12 samples)
	maximum = 109.833 (12 samples)
Fragmentation average = 0.00814191 (12 samples)
	minimum = 0 (12 samples)
	maximum = 49.5833 (12 samples)
Injected packet rate average = 0.0333475 (12 samples)
	minimum = 0.0221304 (12 samples)
	maximum = 0.0573312 (12 samples)
Accepted packet rate average = 0.0333475 (12 samples)
	minimum = 0.0221304 (12 samples)
	maximum = 0.0573312 (12 samples)
Injected flit rate average = 0.0806489 (12 samples)
	minimum = 0.0480051 (12 samples)
	maximum = 0.168778 (12 samples)
Accepted flit rate average = 0.0806489 (12 samples)
	minimum = 0.0434973 (12 samples)
	maximum = 0.148059 (12 samples)
Injected packet size average = 2.41844 (12 samples)
Accepted packet size average = 2.41844 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 7 sec (187 sec)
gpgpu_simulation_rate = 106790 (inst/sec)
gpgpu_simulation_rate = 2846 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,532383)
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,532383)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (98,532383), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (581,532383), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 6.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 582
gpu_sim_insn = 2792
gpu_ipc =       4.7973
gpu_tot_sim_cycle = 532965
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      37.4745
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69192
gpu_total_sim_rate=106805

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397379
	L1I_total_cache_misses = 2329
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35342, Miss = 17691, Miss_rate = 0.501, Pending_hits = 2706, Reservation_fails = 40489
	L1D_cache_core[1]: Access = 36755, Miss = 18412, Miss_rate = 0.501, Pending_hits = 2712, Reservation_fails = 32722
	L1D_cache_core[2]: Access = 36547, Miss = 18607, Miss_rate = 0.509, Pending_hits = 2810, Reservation_fails = 45072
	L1D_cache_core[3]: Access = 44956, Miss = 23007, Miss_rate = 0.512, Pending_hits = 3739, Reservation_fails = 61762
	L1D_cache_core[4]: Access = 46505, Miss = 23653, Miss_rate = 0.509, Pending_hits = 3530, Reservation_fails = 65117
	L1D_cache_core[5]: Access = 45484, Miss = 23185, Miss_rate = 0.510, Pending_hits = 3568, Reservation_fails = 63884
	L1D_cache_core[6]: Access = 44546, Miss = 22734, Miss_rate = 0.510, Pending_hits = 3692, Reservation_fails = 62691
	L1D_cache_core[7]: Access = 45039, Miss = 23478, Miss_rate = 0.521, Pending_hits = 3665, Reservation_fails = 70948
	L1D_cache_core[8]: Access = 44224, Miss = 22660, Miss_rate = 0.512, Pending_hits = 3644, Reservation_fails = 70705
	L1D_cache_core[9]: Access = 44800, Miss = 22821, Miss_rate = 0.509, Pending_hits = 3630, Reservation_fails = 59034
	L1D_cache_core[10]: Access = 45980, Miss = 23252, Miss_rate = 0.506, Pending_hits = 3818, Reservation_fails = 57933
	L1D_cache_core[11]: Access = 46296, Miss = 23490, Miss_rate = 0.507, Pending_hits = 3544, Reservation_fails = 64902
	L1D_cache_core[12]: Access = 48885, Miss = 24934, Miss_rate = 0.510, Pending_hits = 3606, Reservation_fails = 62893
	L1D_cache_core[13]: Access = 44502, Miss = 22053, Miss_rate = 0.496, Pending_hits = 3707, Reservation_fails = 61044
	L1D_cache_core[14]: Access = 34628, Miss = 16826, Miss_rate = 0.486, Pending_hits = 2794, Reservation_fails = 39238
	L1D_total_cache_accesses = 644489
	L1D_total_cache_misses = 326803
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 51165
	L1D_total_cache_reservation_fails = 858434
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51077
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2329
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
6172, 6158, 5886, 5886, 5886, 5886, 1339, 1339, 1011, 1011, 990, 990, 990, 990, 990, 990, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1292817
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34705
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1292817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1724509	W0_Idle:451829	W0_Scoreboard:3554332	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277640 {8:34705,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4719880 {136:34705,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 532964 
mrq_lat_table:5632 	1211 	321 	500 	541 	164 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304963 	24791 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20247 	39120 	103618 	159532 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13777 	17451 	3388 	104 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	69 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1016 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.625000 12.625000  3.444444  3.555556  7.700000  7.272727 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 12.750000 12.375000  3.333333  3.875000  8.666667  7.363636 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 12.750000 12.375000  3.555556  4.250000  7.181818  6.583333 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 12.500000 12.500000  3.555556  4.250000  7.272727  9.375000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.500000 12.125000  3.625000  3.777778  7.900000  7.000000 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.875000 11.875000  3.555556  3.500000  8.300000  9.625000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8388/715 = 11.731468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        69        71        29        29        71        73        74        74        72        72 
dram[1]:        76        76        74        72        82        81        72        69        28        29        71        76        73        73        73        72 
dram[2]:        75        74        74        72        81        84        72        69        29        32        71        73        74        73        74        73 
dram[3]:        78        74        73        73        80        82        70        70        30        32        72        70        74        73        72        73 
dram[4]:        74        73        74        74        81        83        70        69        28        31        74        71        73        73        74        74 
dram[5]:        74        75        73        73        81        84        73        67        29        32        74        72        72        73        73        74 
total reads: 6587
bank skew: 84/28 = 3.00
chip skew: 1100/1096 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         3         6         7         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         2         2         7         5         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         3         2         8         6         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         2         8         5         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         1         3         5         6         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         3         3         9         5         0         0         6         8 
total reads: 1801
min_bank_accesses = 0!
chip skew: 303/297 = 1.02
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       392       402      2011      3495     58726     59861      2774      2029      1178      1067
dram[1]:       1104      1235      1170      1163       571       587       438       448      2564      3185     58125     58276      3243      2134      1170      1068
dram[2]:       1239      1043      1168      1192      1460       550       401       468      2935      3717     58192     58847      1883      2450      1185       850
dram[3]:       1266      1077      1169      1172       576       513       401      1147      3778      2983     60403     67170      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       438       444      3407      3433     71647     61745      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       408       423      3346      3464     64873     55717      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703502 n_nop=700478 n_act=121 n_pre=105 n_req=1399 n_rd=2198 n_write=600 bw_util=0.007954
n_activity=20965 dram_eff=0.2669
bk0: 156a 702501i bk1: 150a 702302i bk2: 146a 702392i bk3: 146a 702421i bk4: 168a 701969i bk5: 164a 701883i bk6: 138a 702461i bk7: 142a 702413i bk8: 58a 703151i bk9: 58a 703102i bk10: 142a 702780i bk11: 146a 702734i bk12: 148a 702973i bk13: 148a 703029i bk14: 144a 702842i bk15: 144a 702771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00930488
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703502 n_nop=700492 n_act=119 n_pre=103 n_req=1394 n_rd=2194 n_write=594 bw_util=0.007926
n_activity=20802 dram_eff=0.2681
bk0: 152a 702405i bk1: 152a 702325i bk2: 148a 702380i bk3: 144a 702356i bk4: 164a 701893i bk5: 162a 702024i bk6: 144a 702425i bk7: 138a 702390i bk8: 56a 703151i bk9: 58a 703109i bk10: 142a 702811i bk11: 152a 702744i bk12: 146a 702948i bk13: 146a 702982i bk14: 146a 702821i bk15: 144a 702762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00969862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703502 n_nop=700468 n_act=122 n_pre=106 n_req=1403 n_rd=2200 n_write=606 bw_util=0.007977
n_activity=21093 dram_eff=0.2661
bk0: 150a 702353i bk1: 148a 702408i bk2: 148a 702380i bk3: 144a 702421i bk4: 162a 702044i bk5: 168a 701926i bk6: 144a 702431i bk7: 138a 702417i bk8: 58a 703119i bk9: 64a 703104i bk10: 142a 702764i bk11: 146a 702785i bk12: 148a 703008i bk13: 146a 702972i bk14: 148a 702772i bk15: 146a 702681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00940154
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703502 n_nop=700488 n_act=118 n_pre=102 n_req=1397 n_rd=2192 n_write=602 bw_util=0.007943
n_activity=20904 dram_eff=0.2673
bk0: 156a 702411i bk1: 148a 702477i bk2: 146a 702410i bk3: 146a 702358i bk4: 160a 701991i bk5: 164a 701908i bk6: 140a 702501i bk7: 140a 702488i bk8: 60a 703139i bk9: 64a 703067i bk10: 144a 702751i bk11: 140a 702856i bk12: 148a 703011i bk13: 146a 702971i bk14: 144a 702865i bk15: 146a 702721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00844205
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703502 n_nop=700492 n_act=119 n_pre=103 n_req=1394 n_rd=2192 n_write=596 bw_util=0.007926
n_activity=20830 dram_eff=0.2677
bk0: 148a 702529i bk1: 146a 702416i bk2: 148a 702333i bk3: 148a 702378i bk4: 162a 701885i bk5: 166a 701948i bk6: 140a 702517i bk7: 138a 702498i bk8: 56a 703178i bk9: 62a 703053i bk10: 148a 702832i bk11: 142a 702701i bk12: 146a 702946i bk13: 146a 702971i bk14: 148a 702811i bk15: 148a 702689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00854582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=703502 n_nop=700482 n_act=117 n_pre=101 n_req=1401 n_rd=2198 n_write=604 bw_util=0.007966
n_activity=20855 dram_eff=0.2687
bk0: 148a 702383i bk1: 150a 702339i bk2: 146a 702329i bk3: 146a 702330i bk4: 162a 701917i bk5: 168a 701880i bk6: 146a 702452i bk7: 134a 702439i bk8: 58a 703107i bk9: 64a 703047i bk10: 148a 702767i bk11: 144a 702816i bk12: 144a 703024i bk13: 146a 702995i bk14: 146a 702826i bk15: 148a 702795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00835534

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26741, Miss = 550, Miss_rate = 0.021, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27955, Miss = 549, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 26858, Miss = 549, Miss_rate = 0.020, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27273, Miss = 548, Miss_rate = 0.020, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 26554, Miss = 550, Miss_rate = 0.021, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 26016, Miss = 550, Miss_rate = 0.021, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 26751, Miss = 549, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 28178, Miss = 547, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31256, Miss = 548, Miss_rate = 0.018, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 26686, Miss = 548, Miss_rate = 0.021, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30779, Miss = 549, Miss_rate = 0.018, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25251, Miss = 550, Miss_rate = 0.022, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 330298
L2_total_cache_misses = 6587
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469804
icnt_total_pkts_simt_to_mem=874592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660592
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1344381
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 6)
Accepted packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 6)
Injected flit rate average = 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0103093 (at node 22)
Accepted flit rate average= 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0189003 (at node 6)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2217 (13 samples)
	minimum = 6 (13 samples)
	maximum = 113.462 (13 samples)
Network latency average = 12.3063 (13 samples)
	minimum = 6 (13 samples)
	maximum = 105.231 (13 samples)
Flit latency average = 11.1543 (13 samples)
	minimum = 6 (13 samples)
	maximum = 101.846 (13 samples)
Fragmentation average = 0.00751561 (13 samples)
	minimum = 0 (13 samples)
	maximum = 45.7692 (13 samples)
Injected packet rate average = 0.0308116 (13 samples)
	minimum = 0.0204281 (13 samples)
	maximum = 0.0533177 (13 samples)
Accepted packet rate average = 0.0308116 (13 samples)
	minimum = 0.0204281 (13 samples)
	maximum = 0.0533177 (13 samples)
Injected flit rate average = 0.0745185 (13 samples)
	minimum = 0.0443124 (13 samples)
	maximum = 0.156588 (13 samples)
Accepted flit rate average = 0.0745185 (13 samples)
	minimum = 0.0401514 (13 samples)
	maximum = 0.138124 (13 samples)
Injected packet size average = 2.41852 (13 samples)
Accepted packet size average = 2.41852 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 7 sec (187 sec)
gpgpu_simulation_rate = 106805 (inst/sec)
gpgpu_simulation_rate = 2850 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,532965)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,532965)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(14,0,0) tid=(25,1,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(6,0,0) tid=(25,8,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(7,0,0) tid=(11,31,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (404,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(405,532965)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (410,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (410,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (410,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (411,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (411,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (411,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (412,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (412,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (412,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (414,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (414,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (419,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (422,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 533465  inst.: 20298009 (ipc=650.8) sim_rate=107968 (inst/sec) elapsed = 0:0:03:08 / Sat Jul 28 12:05:38 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(15,0,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (821,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1453,532965), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 8.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 1454
gpu_sim_insn = 354304
gpu_ipc =     243.6754
gpu_tot_sim_cycle = 534419
gpu_tot_sim_insn = 20326905
gpu_tot_ipc =      38.0355
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69192
gpu_total_sim_rate=108121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 404035
	L1I_total_cache_misses = 2329
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 35342, Miss = 17691, Miss_rate = 0.501, Pending_hits = 2706, Reservation_fails = 40489
	L1D_cache_core[1]: Access = 36755, Miss = 18412, Miss_rate = 0.501, Pending_hits = 2712, Reservation_fails = 32722
	L1D_cache_core[2]: Access = 36547, Miss = 18607, Miss_rate = 0.509, Pending_hits = 2810, Reservation_fails = 45072
	L1D_cache_core[3]: Access = 44956, Miss = 23007, Miss_rate = 0.512, Pending_hits = 3739, Reservation_fails = 61762
	L1D_cache_core[4]: Access = 46505, Miss = 23653, Miss_rate = 0.509, Pending_hits = 3530, Reservation_fails = 65117
	L1D_cache_core[5]: Access = 45484, Miss = 23185, Miss_rate = 0.510, Pending_hits = 3568, Reservation_fails = 63884
	L1D_cache_core[6]: Access = 44546, Miss = 22734, Miss_rate = 0.510, Pending_hits = 3692, Reservation_fails = 62691
	L1D_cache_core[7]: Access = 45039, Miss = 23478, Miss_rate = 0.521, Pending_hits = 3665, Reservation_fails = 70948
	L1D_cache_core[8]: Access = 44368, Miss = 22702, Miss_rate = 0.512, Pending_hits = 3688, Reservation_fails = 70895
	L1D_cache_core[9]: Access = 44800, Miss = 22821, Miss_rate = 0.509, Pending_hits = 3630, Reservation_fails = 59034
	L1D_cache_core[10]: Access = 45980, Miss = 23252, Miss_rate = 0.506, Pending_hits = 3818, Reservation_fails = 57933
	L1D_cache_core[11]: Access = 46296, Miss = 23490, Miss_rate = 0.507, Pending_hits = 3544, Reservation_fails = 64902
	L1D_cache_core[12]: Access = 48885, Miss = 24934, Miss_rate = 0.510, Pending_hits = 3606, Reservation_fails = 62893
	L1D_cache_core[13]: Access = 44502, Miss = 22053, Miss_rate = 0.496, Pending_hits = 3707, Reservation_fails = 61044
	L1D_cache_core[14]: Access = 34628, Miss = 16826, Miss_rate = 0.486, Pending_hits = 2794, Reservation_fails = 39238
	L1D_total_cache_accesses = 644633
	L1D_total_cache_misses = 326845
	L1D_total_cache_miss_rate = 0.5070
	L1D_total_cache_pending_hits = 51209
	L1D_total_cache_reservation_fails = 858624
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 9167
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0489
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249724
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608900
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 401706
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2329
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6193, 6179, 5907, 5907, 5907, 5907, 1360, 1360, 1032, 1032, 1011, 1011, 1011, 1011, 1011, 1011, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 23304384
gpgpu_n_tot_w_icount = 728262
gpgpu_n_stall_shd_mem = 1293023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34717
gpgpu_n_mem_write_global = 295454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3903588
gpgpu_n_store_insn = 1967716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1293023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1725403	W0_Idle:453018	W0_Scoreboard:3555691	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:603859
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277736 {8:34717,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19783600 {40:163126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4721512 {136:34717,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363632 {8:295454,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 534418 
mrq_lat_table:5644 	1211 	321 	500 	541 	164 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	305003 	24803 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20278 	39141 	103618 	159532 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13787 	17453 	3388 	104 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	109 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1018 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        12        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.625000 12.625000  3.444444  3.888889  7.700000  7.272727 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 12.750000 12.375000  3.333333  4.000000  8.666667  7.363636 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 12.750000 12.375000  3.777778  4.250000  7.181818  6.583333 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 12.500000 12.500000  3.777778  4.250000  7.272727  9.375000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.500000 12.125000  3.875000  3.777778  7.900000  7.000000 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.875000 11.875000  3.777778  3.500000  8.300000  9.625000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8400/715 = 11.748252
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        69        71        29        32        71        73        74        74        72        72 
dram[1]:        76        76        74        72        82        81        72        69        28        30        71        76        73        73        73        72 
dram[2]:        75        74        74        72        81        84        72        69        31        32        71        73        74        73        74        73 
dram[3]:        78        74        73        73        80        82        70        70        32        32        72        70        74        73        72        73 
dram[4]:        74        73        74        74        81        83        70        69        30        31        74        71        73        73        74        74 
dram[5]:        74        75        73        73        81        84        73        67        31        32        74        72        72        73        73        74 
total reads: 6599
bank skew: 84/28 = 3.00
chip skew: 1102/1098 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         3         6         7         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         2         2         7         5         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         3         2         8         6         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         2         2         8         5         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         1         3         5         6         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         3         3         9         5         0         0         6         8 
total reads: 1801
min_bank_accesses = 0!
chip skew: 303/297 = 1.02
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       392       402      2011      3251     58726     59861      2774      2029      1178      1067
dram[1]:       1104      1235      1170      1163       571       587       438       448      2564      3093     58125     58276      3243      2134      1170      1068
dram[2]:       1239      1043      1168      1192      1460       550       401       468      2814      3717     58192     58847      1883      2450      1185       850
dram[3]:       1266      1077      1169      1172       576       513       401      1147      3605      2983     60403     67170      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       438       444      3242      3433     71647     61745      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       408       423      3198      3464     64873     55717      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705420 n_nop=702390 n_act=121 n_pre=105 n_req=1402 n_rd=2204 n_write=600 bw_util=0.00795
n_activity=21010 dram_eff=0.2669
bk0: 156a 704419i bk1: 150a 704220i bk2: 146a 704310i bk3: 146a 704339i bk4: 168a 703887i bk5: 164a 703801i bk6: 138a 704379i bk7: 142a 704331i bk8: 58a 705069i bk9: 64a 705008i bk10: 142a 704698i bk11: 146a 704652i bk12: 148a 704891i bk13: 148a 704947i bk14: 144a 704760i bk15: 144a 704689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00927958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705420 n_nop=702408 n_act=119 n_pre=103 n_req=1395 n_rd=2196 n_write=594 bw_util=0.00791
n_activity=20817 dram_eff=0.2681
bk0: 152a 704323i bk1: 152a 704243i bk2: 148a 704298i bk3: 144a 704274i bk4: 164a 703811i bk5: 162a 703942i bk6: 144a 704343i bk7: 138a 704308i bk8: 56a 705069i bk9: 60a 705023i bk10: 142a 704729i bk11: 152a 704662i bk12: 146a 704866i bk13: 146a 704900i bk14: 146a 704739i bk15: 144a 704680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00967225
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705420 n_nop=702382 n_act=122 n_pre=106 n_req=1405 n_rd=2204 n_write=606 bw_util=0.007967
n_activity=21123 dram_eff=0.2661
bk0: 150a 704271i bk1: 148a 704326i bk2: 148a 704298i bk3: 144a 704339i bk4: 162a 703962i bk5: 168a 703844i bk6: 144a 704349i bk7: 138a 704335i bk8: 62a 705029i bk9: 64a 705022i bk10: 142a 704682i bk11: 146a 704703i bk12: 148a 704926i bk13: 146a 704890i bk14: 148a 704690i bk15: 146a 704599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00937597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705420 n_nop=702402 n_act=118 n_pre=102 n_req=1399 n_rd=2196 n_write=602 bw_util=0.007933
n_activity=20934 dram_eff=0.2673
bk0: 156a 704329i bk1: 148a 704395i bk2: 146a 704328i bk3: 146a 704276i bk4: 160a 703909i bk5: 164a 703826i bk6: 140a 704419i bk7: 140a 704406i bk8: 64a 705049i bk9: 64a 704985i bk10: 144a 704669i bk11: 140a 704774i bk12: 148a 704929i bk13: 146a 704889i bk14: 144a 704783i bk15: 146a 704639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0084191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705420 n_nop=702406 n_act=119 n_pre=103 n_req=1396 n_rd=2196 n_write=596 bw_util=0.007916
n_activity=20860 dram_eff=0.2677
bk0: 148a 704447i bk1: 146a 704334i bk2: 148a 704251i bk3: 148a 704296i bk4: 162a 703803i bk5: 166a 703866i bk6: 140a 704435i bk7: 138a 704416i bk8: 60a 705088i bk9: 62a 704971i bk10: 148a 704750i bk11: 142a 704619i bk12: 146a 704864i bk13: 146a 704889i bk14: 148a 704729i bk15: 148a 704607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00852258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=705420 n_nop=702396 n_act=117 n_pre=101 n_req=1403 n_rd=2202 n_write=604 bw_util=0.007956
n_activity=20885 dram_eff=0.2687
bk0: 148a 704301i bk1: 150a 704257i bk2: 146a 704247i bk3: 146a 704248i bk4: 162a 703835i bk5: 168a 703798i bk6: 146a 704370i bk7: 134a 704357i bk8: 62a 705017i bk9: 64a 704965i bk10: 148a 704685i bk11: 144a 704734i bk12: 144a 704942i bk13: 146a 704913i bk14: 146a 704744i bk15: 148a 704713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00833262

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26741, Miss = 550, Miss_rate = 0.021, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27966, Miss = 552, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 26858, Miss = 549, Miss_rate = 0.020, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27274, Miss = 549, Miss_rate = 0.020, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 26564, Miss = 552, Miss_rate = 0.021, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 26016, Miss = 550, Miss_rate = 0.021, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 26761, Miss = 551, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 28178, Miss = 547, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31266, Miss = 550, Miss_rate = 0.018, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 26686, Miss = 548, Miss_rate = 0.021, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30789, Miss = 551, Miss_rate = 0.018, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25251, Miss = 550, Miss_rate = 0.022, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 330350
L2_total_cache_misses = 6599
L2_total_cache_miss_rate = 0.0200
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=469904
icnt_total_pkts_simt_to_mem=874724
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.67308
	minimum = 6
	maximum = 23
Network latency average = 8.42308
	minimum = 6
	maximum = 20
Slowest packet = 660604
Flit latency average = 7.61207
	minimum = 6
	maximum = 16
Slowest flit = 1344412
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00264914
	minimum = 0 (at node 0)
	maximum = 0.0357634 (at node 8)
Accepted packet rate average = 0.00264914
	minimum = 0 (at node 0)
	maximum = 0.0357634 (at node 8)
Injected flit rate average = 0.00590962
	minimum = 0 (at node 0)
	maximum = 0.090784 (at node 8)
Accepted flit rate average= 0.00590962
	minimum = 0 (at node 0)
	maximum = 0.0687758 (at node 8)
Injected packet length average = 2.23077
Accepted packet length average = 2.23077
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8254 (14 samples)
	minimum = 6 (14 samples)
	maximum = 107 (14 samples)
Network latency average = 12.0289 (14 samples)
	minimum = 6 (14 samples)
	maximum = 99.1429 (14 samples)
Flit latency average = 10.9013 (14 samples)
	minimum = 6 (14 samples)
	maximum = 95.7143 (14 samples)
Fragmentation average = 0.00697878 (14 samples)
	minimum = 0 (14 samples)
	maximum = 42.5 (14 samples)
Injected packet rate average = 0.0288 (14 samples)
	minimum = 0.0189689 (14 samples)
	maximum = 0.0520638 (14 samples)
Accepted packet rate average = 0.0288 (14 samples)
	minimum = 0.0189689 (14 samples)
	maximum = 0.0520638 (14 samples)
Injected flit rate average = 0.0696179 (14 samples)
	minimum = 0.0411472 (14 samples)
	maximum = 0.151888 (14 samples)
Accepted flit rate average = 0.0696179 (14 samples)
	minimum = 0.0372834 (14 samples)
	maximum = 0.13317 (14 samples)
Injected packet size average = 2.41729 (14 samples)
Accepted packet size average = 2.41729 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 8 sec (188 sec)
gpgpu_simulation_rate = 108121 (inst/sec)
gpgpu_simulation_rate = 2842 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,534419)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,534419)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,6,0) tid=(25,3,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,9,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 534919  inst.: 20576591 (ipc=499.4) sim_rate=108870 (inst/sec) elapsed = 0:0:03:09 / Sat Jul 28 12:05:39 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,10,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 535919  inst.: 20661872 (ipc=223.3) sim_rate=108746 (inst/sec) elapsed = 0:0:03:10 / Sat Jul 28 12:05:40 2018
GPGPU-Sim uArch: cycles simulated: 536919  inst.: 20697974 (ipc=148.4) sim_rate=108366 (inst/sec) elapsed = 0:0:03:11 / Sat Jul 28 12:05:41 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,11,0) tid=(0,30,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2815,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2816,534419)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2895,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2897,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2956,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2960,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2961,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2970,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3032,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3042,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3057,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3060,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3060,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3089,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3097,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3109,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4959,534419), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 4960
gpu_sim_insn = 400564
gpu_ipc =      80.7589
gpu_tot_sim_cycle = 539379
gpu_tot_sim_insn = 20727469
gpu_tot_ipc =      38.4284
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69230
gpu_total_sim_rate=108520

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440679
	L1I_total_cache_misses = 2329
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36334, Miss = 17827, Miss_rate = 0.491, Pending_hits = 2945, Reservation_fails = 40842
	L1D_cache_core[1]: Access = 38367, Miss = 18749, Miss_rate = 0.489, Pending_hits = 2984, Reservation_fails = 33124
	L1D_cache_core[2]: Access = 37539, Miss = 18787, Miss_rate = 0.500, Pending_hits = 3010, Reservation_fails = 45516
	L1D_cache_core[3]: Access = 45948, Miss = 23176, Miss_rate = 0.504, Pending_hits = 3945, Reservation_fails = 62073
	L1D_cache_core[4]: Access = 47497, Miss = 23775, Miss_rate = 0.501, Pending_hits = 3781, Reservation_fails = 65514
	L1D_cache_core[5]: Access = 46476, Miss = 23357, Miss_rate = 0.503, Pending_hits = 3773, Reservation_fails = 64255
	L1D_cache_core[6]: Access = 45538, Miss = 22873, Miss_rate = 0.502, Pending_hits = 3930, Reservation_fails = 63064
	L1D_cache_core[7]: Access = 46031, Miss = 23654, Miss_rate = 0.514, Pending_hits = 3864, Reservation_fails = 71335
	L1D_cache_core[8]: Access = 45360, Miss = 22846, Miss_rate = 0.504, Pending_hits = 3913, Reservation_fails = 71296
	L1D_cache_core[9]: Access = 45792, Miss = 22990, Miss_rate = 0.502, Pending_hits = 3839, Reservation_fails = 59270
	L1D_cache_core[10]: Access = 46972, Miss = 23438, Miss_rate = 0.499, Pending_hits = 4005, Reservation_fails = 58303
	L1D_cache_core[11]: Access = 47288, Miss = 23633, Miss_rate = 0.500, Pending_hits = 3776, Reservation_fails = 65171
	L1D_cache_core[12]: Access = 49877, Miss = 25073, Miss_rate = 0.503, Pending_hits = 3844, Reservation_fails = 63252
	L1D_cache_core[13]: Access = 45494, Miss = 22249, Miss_rate = 0.489, Pending_hits = 3887, Reservation_fails = 61428
	L1D_cache_core[14]: Access = 35620, Miss = 16946, Miss_rate = 0.476, Pending_hits = 3049, Reservation_fails = 39553
	L1D_total_cache_accesses = 660133
	L1D_total_cache_misses = 329373
	L1D_total_cache_miss_rate = 0.4989
	L1D_total_cache_pending_hits = 54545
	L1D_total_cache_reservation_fails = 863996
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12191
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 253141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 610855
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438350
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2329
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6330, 6316, 6044, 6044, 6044, 6044, 1497, 1497, 1169, 1169, 1148, 1148, 1148, 1148, 1148, 1148, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25504448
gpgpu_n_tot_w_icount = 797014
gpgpu_n_stall_shd_mem = 1298395
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35005
gpgpu_n_mem_write_global = 300454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914088
gpgpu_n_store_insn = 1972716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 308856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1298395
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1735525	W0_Idle:461422	W0_Scoreboard:3562731	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614611
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280040 {8:35005,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983600 {40:168126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4760680 {136:35005,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403632 {8:300454,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 539378 
mrq_lat_table:5796 	1239 	327 	508 	572 	167 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310118 	24976 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21968 	40237 	104356 	161296 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14039 	17489 	3388 	104 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	5109 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1027 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        14        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        15        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.625000 12.625000  3.750000  3.333333  5.785714  6.000000 12.333333 12.333333 13.333333 13.000000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 12.750000 12.375000  3.000000  3.000000  7.363636  6.916667 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 12.750000 12.375000  2.941176  2.833333  6.384615  5.187500 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 12.500000 12.500000  3.400000  3.466667  6.833333  7.700000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.500000 12.125000  2.777778  3.250000  6.307693  7.000000 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.875000 11.875000  3.266667  3.250000  6.615385  9.625000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8628/823 = 10.483597
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        69        71        41        44        73        75        74        74        72        72 
dram[1]:        76        76        74        72        82        81        72        69        40        42        73        78        73        73        73        72 
dram[2]:        75        74        74        72        81        84        72        69        43        44        73        75        74        73        74        73 
dram[3]:        78        74        73        73        80        82        70        70        46        46        74        71        74        73        72        73 
dram[4]:        74        73        74        74        81        83        70        69        44        45        76        71        73        73        74        74 
dram[5]:        74        75        73        73        81        84        73        67        43        46        76        72        72        73        73        74 
total reads: 6772
bank skew: 84/40 = 2.10
chip skew: 1130/1126 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         4         6         8         9         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         5         6         8         5         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         7         7        10         8         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         5         6         8         6         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         6         7         6         6         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         6         6        10         5         0         0         6         8 
total reads: 1856
min_bank_accesses = 0!
chip skew: 316/305 = 1.04
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       392       402      4047      2389     55834     57018      2774      2029      1178      1067
dram[1]:       1104      1235      1170      1163       571       587       438       448      4364      2133     55979     56878      3243      2134      1170      1068
dram[2]:       1239      1043      1168      1192      1460       550       401       468      4352      2544     55394     56017      1883      2450      1185       850
dram[3]:       1266      1077      1169      1172       576       513       401      1147      4788      4296     58937     65429      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       438       444      3586      4612     69033     61745      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       408       423      2286      4690     62616     55717      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711966 n_nop=708830 n_act=137 n_pre=121 n_req=1439 n_rd=2260 n_write=618 bw_util=0.008085
n_activity=21860 dram_eff=0.2633
bk0: 156a 710965i bk1: 150a 710766i bk2: 146a 710856i bk3: 146a 710885i bk4: 168a 710433i bk5: 164a 710348i bk6: 138a 710927i bk7: 142a 710881i bk8: 82a 711489i bk9: 88a 711321i bk10: 146a 711094i bk11: 150a 711075i bk12: 148a 711431i bk13: 148a 711492i bk14: 144a 711306i bk15: 144a 711235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00945129
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711966 n_nop=708848 n_act=136 n_pre=120 n_req=1431 n_rd=2252 n_write=610 bw_util=0.00804
n_activity=21653 dram_eff=0.2644
bk0: 152a 710868i bk1: 152a 710788i bk2: 148a 710844i bk3: 144a 710820i bk4: 164a 710359i bk5: 162a 710491i bk6: 144a 710894i bk7: 138a 710861i bk8: 80a 711368i bk9: 84a 711261i bk10: 146a 711200i bk11: 156a 711167i bk12: 146a 711405i bk13: 146a 711443i bk14: 146a 711284i bk15: 144a 711225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00989092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711966 n_nop=708798 n_act=146 n_pre=130 n_req=1446 n_rd=2260 n_write=632 bw_util=0.008124
n_activity=22099 dram_eff=0.2617
bk0: 150a 710817i bk1: 148a 710872i bk2: 148a 710844i bk3: 144a 710885i bk4: 162a 710508i bk5: 168a 710391i bk6: 144a 710900i bk7: 138a 710889i bk8: 86a 711315i bk9: 88a 711154i bk10: 146a 711142i bk11: 150a 711113i bk12: 148a 711466i bk13: 146a 711435i bk14: 148a 711236i bk15: 146a 711145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00987266
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711966 n_nop=708838 n_act=134 n_pre=118 n_req=1438 n_rd=2258 n_write=618 bw_util=0.008079
n_activity=21751 dram_eff=0.2644
bk0: 156a 710874i bk1: 148a 710941i bk2: 146a 710874i bk3: 146a 710822i bk4: 160a 710456i bk5: 164a 710375i bk6: 140a 710968i bk7: 140a 710958i bk8: 92a 711371i bk9: 92a 711252i bk10: 148a 711173i bk11: 142a 711253i bk12: 148a 711471i bk13: 146a 711433i bk14: 144a 711328i bk15: 146a 711184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00851586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711966 n_nop=708832 n_act=139 n_pre=123 n_req=1436 n_rd=2256 n_write=616 bw_util=0.008068
n_activity=21863 dram_eff=0.2627
bk0: 148a 710993i bk1: 146a 710880i bk2: 148a 710797i bk3: 148a 710842i bk4: 162a 710349i bk5: 166a 710413i bk6: 140a 710985i bk7: 138a 710970i bk8: 88a 711264i bk9: 90a 711223i bk10: 152a 711191i bk11: 142a 711154i bk12: 146a 711408i bk13: 146a 711435i bk14: 148a 711275i bk15: 148a 711153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00881643
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=711966 n_nop=708842 n_act=132 n_pre=116 n_req=1438 n_rd=2258 n_write=618 bw_util=0.008079
n_activity=21596 dram_eff=0.2663
bk0: 148a 710846i bk1: 150a 710803i bk2: 146a 710793i bk3: 146a 710795i bk4: 162a 710382i bk5: 168a 710345i bk6: 146a 710920i bk7: 134a 710910i bk8: 86a 711361i bk9: 92a 711267i bk10: 152a 711124i bk11: 144a 711273i bk12: 144a 711486i bk13: 146a 711457i bk14: 146a 711289i bk15: 148a 711258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00835012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27408, Miss = 564, Miss_rate = 0.021, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27994, Miss = 566, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 27525, Miss = 563, Miss_rate = 0.020, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27288, Miss = 563, Miss_rate = 0.021, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 27230, Miss = 566, Miss_rate = 0.021, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 26030, Miss = 564, Miss_rate = 0.022, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 27432, Miss = 567, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 28845, Miss = 562, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31811, Miss = 566, Miss_rate = 0.018, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 27354, Miss = 562, Miss_rate = 0.021, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30803, Miss = 565, Miss_rate = 0.018, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25918, Miss = 564, Miss_rate = 0.022, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 335638
L2_total_cache_misses = 6772
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=476344
icnt_total_pkts_simt_to_mem=885012
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8631
	minimum = 6
	maximum = 55
Network latency average = 12.7805
	minimum = 6
	maximum = 34
Slowest packet = 660954
Flit latency average = 13.5584
	minimum = 6
	maximum = 33
Slowest flit = 1348336
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0789725
	minimum = 0.00282258 (at node 18)
	maximum = 0.135282 (at node 21)
Accepted packet rate average = 0.0789725
	minimum = 0.00282258 (at node 18)
	maximum = 0.135282 (at node 21)
Injected flit rate average = 0.12491
	minimum = 0.0141129 (at node 18)
	maximum = 0.215524 (at node 1)
Accepted flit rate average= 0.12491
	minimum = 0.00282258 (at node 18)
	maximum = 0.264315 (at node 21)
Injected packet length average = 1.58169
Accepted packet length average = 1.58169
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0279 (15 samples)
	minimum = 6 (15 samples)
	maximum = 103.533 (15 samples)
Network latency average = 12.079 (15 samples)
	minimum = 6 (15 samples)
	maximum = 94.8 (15 samples)
Flit latency average = 11.0785 (15 samples)
	minimum = 6 (15 samples)
	maximum = 91.5333 (15 samples)
Fragmentation average = 0.00651353 (15 samples)
	minimum = 0 (15 samples)
	maximum = 39.6667 (15 samples)
Injected packet rate average = 0.0321449 (15 samples)
	minimum = 0.0178925 (15 samples)
	maximum = 0.0576117 (15 samples)
Accepted packet rate average = 0.0321449 (15 samples)
	minimum = 0.0178925 (15 samples)
	maximum = 0.0576117 (15 samples)
Injected flit rate average = 0.0733041 (15 samples)
	minimum = 0.0393449 (15 samples)
	maximum = 0.15613 (15 samples)
Accepted flit rate average = 0.0733041 (15 samples)
	minimum = 0.034986 (15 samples)
	maximum = 0.141913 (15 samples)
Injected packet size average = 2.28043 (15 samples)
Accepted packet size average = 2.28043 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 11 sec (191 sec)
gpgpu_simulation_rate = 108520 (inst/sec)
gpgpu_simulation_rate = 2823 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,539379)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (851,539379), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 2.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 852
gpu_sim_insn = 5360
gpu_ipc =       6.2911
gpu_tot_sim_cycle = 540231
gpu_tot_sim_insn = 20732829
gpu_tot_ipc =      38.3777
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69230
gpu_total_sim_rate=108548

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440803
	L1I_total_cache_misses = 2345
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36334, Miss = 17827, Miss_rate = 0.491, Pending_hits = 2945, Reservation_fails = 40842
	L1D_cache_core[1]: Access = 38367, Miss = 18749, Miss_rate = 0.489, Pending_hits = 2984, Reservation_fails = 33124
	L1D_cache_core[2]: Access = 37542, Miss = 18788, Miss_rate = 0.500, Pending_hits = 3010, Reservation_fails = 45516
	L1D_cache_core[3]: Access = 45948, Miss = 23176, Miss_rate = 0.504, Pending_hits = 3945, Reservation_fails = 62073
	L1D_cache_core[4]: Access = 47497, Miss = 23775, Miss_rate = 0.501, Pending_hits = 3781, Reservation_fails = 65514
	L1D_cache_core[5]: Access = 46476, Miss = 23357, Miss_rate = 0.503, Pending_hits = 3773, Reservation_fails = 64255
	L1D_cache_core[6]: Access = 45538, Miss = 22873, Miss_rate = 0.502, Pending_hits = 3930, Reservation_fails = 63064
	L1D_cache_core[7]: Access = 46031, Miss = 23654, Miss_rate = 0.514, Pending_hits = 3864, Reservation_fails = 71335
	L1D_cache_core[8]: Access = 45360, Miss = 22846, Miss_rate = 0.504, Pending_hits = 3913, Reservation_fails = 71296
	L1D_cache_core[9]: Access = 45792, Miss = 22990, Miss_rate = 0.502, Pending_hits = 3839, Reservation_fails = 59270
	L1D_cache_core[10]: Access = 46972, Miss = 23438, Miss_rate = 0.499, Pending_hits = 4005, Reservation_fails = 58303
	L1D_cache_core[11]: Access = 47288, Miss = 23633, Miss_rate = 0.500, Pending_hits = 3776, Reservation_fails = 65171
	L1D_cache_core[12]: Access = 49877, Miss = 25073, Miss_rate = 0.503, Pending_hits = 3844, Reservation_fails = 63252
	L1D_cache_core[13]: Access = 45494, Miss = 22249, Miss_rate = 0.489, Pending_hits = 3887, Reservation_fails = 61428
	L1D_cache_core[14]: Access = 35620, Miss = 16946, Miss_rate = 0.476, Pending_hits = 3049, Reservation_fails = 39553
	L1D_total_cache_accesses = 660136
	L1D_total_cache_misses = 329374
	L1D_total_cache_miss_rate = 0.4989
	L1D_total_cache_pending_hits = 54545
	L1D_total_cache_reservation_fails = 863996
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12210
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 253141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11762
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 610855
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438458
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2345
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6330, 6316, 6044, 6044, 6044, 6044, 1497, 1497, 1169, 1169, 1148, 1148, 1148, 1148, 1148, 1148, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25510400
gpgpu_n_tot_w_icount = 797200
gpgpu_n_stall_shd_mem = 1298395
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35006
gpgpu_n_mem_write_global = 300455
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914108
gpgpu_n_store_insn = 1972726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 309398
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1298395
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1735527	W0_Idle:462594	W0_Scoreboard:3563103	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614771
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280048 {8:35006,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983672 {40:168126,72:74033,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4760816 {136:35006,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403640 {8:300455,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 540230 
mrq_lat_table:5798 	1239 	327 	508 	572 	167 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310119 	24977 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21971 	40237 	104356 	161296 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14040 	17489 	3388 	104 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	5110 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1028 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        14        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        15        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.625000 12.625000  3.750000  3.333333  5.785714  6.000000 12.333333 12.333333 13.333333 13.000000 
dram[1]: 12.625000 14.571428 17.666666 17.333334 16.125000 15.875000 12.750000 12.375000  3.000000  3.000000  7.363636  6.916667 12.166667 12.166667 13.500000 13.000000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 12.750000 12.375000  2.941176  2.833333  6.384615  5.187500 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 12.500000 12.500000  3.400000  3.466667  6.833333  7.700000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.500000 12.125000  2.777778  3.250000  6.307693  7.000000 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.875000 11.875000  3.333333  3.250000  6.615385  9.625000 12.000000 12.166667 13.166667 13.666667 
average row locality = 8630/824 = 10.473301
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        69        71        41        44        73        75        74        74        72        72 
dram[1]:        77        76        74        72        82        81        72        69        40        42        73        78        73        73        73        72 
dram[2]:        75        74        74        72        81        84        72        69        43        44        73        75        74        73        74        73 
dram[3]:        78        74        73        73        80        82        70        70        46        46        74        71        74        73        72        73 
dram[4]:        74        73        74        74        81        83        70        69        44        45        76        71        73        73        74        74 
dram[5]:        74        75        73        73        81        84        73        67        44        46        76        72        72        73        73        74 
total reads: 6774
bank skew: 84/40 = 2.10
chip skew: 1130/1127 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         4         6         8         9         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         5         6         8         5         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         7         7        10         8         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         5         6         8         6         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         6         7         6         6         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         6         6        10         5         0         0         6         8 
total reads: 1856
min_bank_accesses = 0!
chip skew: 316/305 = 1.04
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       392       402      4047      2389     55834     57018      2774      2029      1178      1067
dram[1]:       1093      1235      1170      1163       571       587       438       448      4364      2133     55979     56878      3243      2134      1170      1068
dram[2]:       1239      1043      1168      1192      1460       550       401       468      4352      2544     55394     56017      1883      2450      1185       850
dram[3]:       1266      1077      1169      1172       576       513       401      1147      4788      4296     58937     65429      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       438       444      3586      4612     69033     61745      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       408       423      2248      4690     62616     55717      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713090 n_nop=709954 n_act=137 n_pre=121 n_req=1439 n_rd=2260 n_write=618 bw_util=0.008072
n_activity=21860 dram_eff=0.2633
bk0: 156a 712089i bk1: 150a 711890i bk2: 146a 711980i bk3: 146a 712009i bk4: 168a 711557i bk5: 164a 711472i bk6: 138a 712051i bk7: 142a 712005i bk8: 82a 712613i bk9: 88a 712445i bk10: 146a 712218i bk11: 150a 712199i bk12: 148a 712555i bk13: 148a 712616i bk14: 144a 712430i bk15: 144a 712359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0094364
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713090 n_nop=709968 n_act=137 n_pre=121 n_req=1432 n_rd=2254 n_write=610 bw_util=0.008033
n_activity=21705 dram_eff=0.2639
bk0: 154a 711964i bk1: 152a 711911i bk2: 148a 711967i bk3: 144a 711943i bk4: 164a 711483i bk5: 162a 711615i bk6: 144a 712018i bk7: 138a 711985i bk8: 80a 712492i bk9: 84a 712385i bk10: 146a 712324i bk11: 156a 712291i bk12: 146a 712529i bk13: 146a 712567i bk14: 146a 712409i bk15: 144a 712350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00987533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713090 n_nop=709922 n_act=146 n_pre=130 n_req=1446 n_rd=2260 n_write=632 bw_util=0.008111
n_activity=22099 dram_eff=0.2617
bk0: 150a 711941i bk1: 148a 711996i bk2: 148a 711968i bk3: 144a 712009i bk4: 162a 711632i bk5: 168a 711515i bk6: 144a 712024i bk7: 138a 712013i bk8: 86a 712439i bk9: 88a 712278i bk10: 146a 712266i bk11: 150a 712237i bk12: 148a 712590i bk13: 146a 712559i bk14: 148a 712360i bk15: 146a 712269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0098571
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713090 n_nop=709962 n_act=134 n_pre=118 n_req=1438 n_rd=2258 n_write=618 bw_util=0.008066
n_activity=21751 dram_eff=0.2644
bk0: 156a 711998i bk1: 148a 712065i bk2: 146a 711998i bk3: 146a 711946i bk4: 160a 711580i bk5: 164a 711499i bk6: 140a 712092i bk7: 140a 712082i bk8: 92a 712495i bk9: 92a 712376i bk10: 148a 712297i bk11: 142a 712377i bk12: 148a 712595i bk13: 146a 712557i bk14: 144a 712452i bk15: 146a 712308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00850243
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713090 n_nop=709956 n_act=139 n_pre=123 n_req=1436 n_rd=2256 n_write=616 bw_util=0.008055
n_activity=21863 dram_eff=0.2627
bk0: 148a 712117i bk1: 146a 712004i bk2: 148a 711921i bk3: 148a 711966i bk4: 162a 711473i bk5: 166a 711537i bk6: 140a 712109i bk7: 138a 712094i bk8: 88a 712388i bk9: 90a 712347i bk10: 152a 712315i bk11: 142a 712278i bk12: 146a 712532i bk13: 146a 712559i bk14: 148a 712399i bk15: 148a 712277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00880254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=713090 n_nop=709964 n_act=132 n_pre=116 n_req=1439 n_rd=2260 n_write=618 bw_util=0.008072
n_activity=21611 dram_eff=0.2663
bk0: 148a 711970i bk1: 150a 711927i bk2: 146a 711917i bk3: 146a 711919i bk4: 162a 711506i bk5: 168a 711469i bk6: 146a 712044i bk7: 134a 712034i bk8: 88a 712481i bk9: 92a 712391i bk10: 152a 712248i bk11: 144a 712397i bk12: 144a 712610i bk13: 146a 712581i bk14: 146a 712413i bk15: 148a 712382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00833696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27408, Miss = 564, Miss_rate = 0.021, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27994, Miss = 566, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 27526, Miss = 564, Miss_rate = 0.020, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27288, Miss = 563, Miss_rate = 0.021, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 27230, Miss = 566, Miss_rate = 0.021, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 26030, Miss = 564, Miss_rate = 0.022, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 27432, Miss = 567, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 28845, Miss = 562, Miss_rate = 0.019, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31811, Miss = 566, Miss_rate = 0.018, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 27354, Miss = 562, Miss_rate = 0.021, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30805, Miss = 566, Miss_rate = 0.018, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25918, Miss = 564, Miss_rate = 0.022, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 335641
L2_total_cache_misses = 6774
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=476355
icnt_total_pkts_simt_to_mem=885017
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.66667
	minimum = 6
	maximum = 10
Network latency average = 7.66667
	minimum = 6
	maximum = 10
Slowest packet = 671277
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1361356
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000260824
	minimum = 0 (at node 0)
	maximum = 0.00352113 (at node 2)
Accepted packet rate average = 0.000260824
	minimum = 0 (at node 0)
	maximum = 0.00352113 (at node 2)
Injected flit rate average = 0.000695531
	minimum = 0 (at node 0)
	maximum = 0.00704225 (at node 25)
Accepted flit rate average= 0.000695531
	minimum = 0 (at node 0)
	maximum = 0.0129108 (at node 2)
Injected packet length average = 2.66667
Accepted packet length average = 2.66667
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5678 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.6875 (16 samples)
Network latency average = 11.8033 (16 samples)
	minimum = 6 (16 samples)
	maximum = 89.5 (16 samples)
Flit latency average = 10.7611 (16 samples)
	minimum = 6 (16 samples)
	maximum = 86.1875 (16 samples)
Fragmentation average = 0.00610643 (16 samples)
	minimum = 0 (16 samples)
	maximum = 37.1875 (16 samples)
Injected packet rate average = 0.0301521 (16 samples)
	minimum = 0.0167742 (16 samples)
	maximum = 0.054231 (16 samples)
Accepted packet rate average = 0.0301521 (16 samples)
	minimum = 0.0167742 (16 samples)
	maximum = 0.054231 (16 samples)
Injected flit rate average = 0.068766 (16 samples)
	minimum = 0.0368859 (16 samples)
	maximum = 0.146812 (16 samples)
Accepted flit rate average = 0.068766 (16 samples)
	minimum = 0.0327994 (16 samples)
	maximum = 0.13385 (16 samples)
Injected packet size average = 2.28064 (16 samples)
Accepted packet size average = 2.28064 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 11 sec (191 sec)
gpgpu_simulation_rate = 108548 (inst/sec)
gpgpu_simulation_rate = 2828 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x406480 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,540231)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1518,540231), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 3.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1519
gpu_sim_insn = 15120
gpu_ipc =       9.9539
gpu_tot_sim_cycle = 541750
gpu_tot_sim_insn = 20747949
gpu_tot_ipc =      38.2980
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 20387
gpu_stall_icnt2sh    = 69230
gpu_total_sim_rate=108628

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 441123
	L1I_total_cache_misses = 2393
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 36334, Miss = 17827, Miss_rate = 0.491, Pending_hits = 2945, Reservation_fails = 40842
	L1D_cache_core[1]: Access = 38367, Miss = 18749, Miss_rate = 0.489, Pending_hits = 2984, Reservation_fails = 33124
	L1D_cache_core[2]: Access = 37542, Miss = 18788, Miss_rate = 0.500, Pending_hits = 3010, Reservation_fails = 45516
	L1D_cache_core[3]: Access = 45996, Miss = 23224, Miss_rate = 0.505, Pending_hits = 3945, Reservation_fails = 62073
	L1D_cache_core[4]: Access = 47497, Miss = 23775, Miss_rate = 0.501, Pending_hits = 3781, Reservation_fails = 65514
	L1D_cache_core[5]: Access = 46476, Miss = 23357, Miss_rate = 0.503, Pending_hits = 3773, Reservation_fails = 64255
	L1D_cache_core[6]: Access = 45538, Miss = 22873, Miss_rate = 0.502, Pending_hits = 3930, Reservation_fails = 63064
	L1D_cache_core[7]: Access = 46031, Miss = 23654, Miss_rate = 0.514, Pending_hits = 3864, Reservation_fails = 71335
	L1D_cache_core[8]: Access = 45360, Miss = 22846, Miss_rate = 0.504, Pending_hits = 3913, Reservation_fails = 71296
	L1D_cache_core[9]: Access = 45792, Miss = 22990, Miss_rate = 0.502, Pending_hits = 3839, Reservation_fails = 59270
	L1D_cache_core[10]: Access = 46972, Miss = 23438, Miss_rate = 0.499, Pending_hits = 4005, Reservation_fails = 58303
	L1D_cache_core[11]: Access = 47288, Miss = 23633, Miss_rate = 0.500, Pending_hits = 3776, Reservation_fails = 65171
	L1D_cache_core[12]: Access = 49877, Miss = 25073, Miss_rate = 0.503, Pending_hits = 3844, Reservation_fails = 63252
	L1D_cache_core[13]: Access = 45494, Miss = 22249, Miss_rate = 0.489, Pending_hits = 3887, Reservation_fails = 61428
	L1D_cache_core[14]: Access = 35620, Miss = 16946, Miss_rate = 0.476, Pending_hits = 3049, Reservation_fails = 39553
	L1D_total_cache_accesses = 660184
	L1D_total_cache_misses = 329422
	L1D_total_cache_miss_rate = 0.4990
	L1D_total_cache_pending_hits = 54545
	L1D_total_cache_reservation_fails = 863996
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12274
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 253141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11826
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 610855
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6330, 6316, 6044, 6044, 6044, 6044, 1497, 1497, 1169, 1169, 1148, 1148, 1148, 1148, 1148, 1148, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25527296
gpgpu_n_tot_w_icount = 797728
gpgpu_n_stall_shd_mem = 1298395
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35038
gpgpu_n_mem_write_global = 300471
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3915108
gpgpu_n_store_insn = 1973226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 311410
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1298395
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1735539	W0_Idle:464366	W0_Scoreboard:3563857	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:42	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:615276
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 280304 {8:35038,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19985848 {40:168126,72:74033,136:58312,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4765168 {136:35038,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403768 {8:300471,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 201 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 541749 
mrq_lat_table:5836 	1251 	328 	515 	620 	172 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310125 	25019 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22021 	40238 	104356 	161296 	7639 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14061 	17497 	3391 	104 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	5126 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1029 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        14        12        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        12        13        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        15        14        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        12        14        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        12        14        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 12.625000 12.625000  3.750000  3.333333  4.500000  5.529412 12.333333 12.333333 13.333333 13.000000 
dram[1]: 12.625000 14.571428 17.666666 17.333334 16.125000 15.875000 12.750000 12.375000  3.000000  3.000000  5.352941  5.352941 12.166667 12.166667 13.500000 13.000000 
dram[2]: 12.625000 14.285714 17.666666 17.333334 15.875000 16.500000 12.750000 12.375000  2.941176  2.833333  4.650000  4.136364 12.333333 12.166667 13.666667 13.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 12.500000 12.500000  3.400000  3.466667  6.066667  5.250000 12.333333 12.166667 13.333333 13.500000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 12.500000 12.125000  2.777778  3.250000  5.111111  4.722222 12.166667 12.166667 13.666667 13.666667 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.875000 11.875000  3.333333  3.250000  4.800000  5.437500 12.000000 12.166667 13.166667 13.666667 
average row locality = 8741/894 = 9.777405
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        69        71        41        44        77        79        74        74        72        72 
dram[1]:        77        76        74        72        82        81        72        69        40        42        77        82        73        73        73        72 
dram[2]:        77        74        74        72        81        84        72        69        43        44        77        79        74        73        74        73 
dram[3]:        78        74        73        73        80        82        70        70        46        46        78        75        74        73        72        73 
dram[4]:        74        73        74        74        81        83        70        69        44        45        80        75        73        73        74        74 
dram[5]:        74        75        73        73        81        84        73        67        44        46        80        76        72        73        73        74 
total reads: 6824
bank skew: 84/40 = 2.10
chip skew: 1140/1135 = 1.00
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         4         6        13        15         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        30         5         6        14         9         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        30         7         7        16        12         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        30         5         6        13         9         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        28         6         7        12        10         0         0         8         8 
dram[5]:        26        26        32        32        46        48        30        28         6         6        16        11         0         0         6         8 
total reads: 1917
min_bank_accesses = 0!
chip skew: 326/315 = 1.03
average mf latency per bank:
dram[0]:       1077      1294      1173      1174       583       579       392       402      4047      2389     50263     50964      2774      2029      1178      1067
dram[1]:       1093      1235      1170      1163       571       587       438       448      4364      2133     49840     51890      3243      2134      1170      1068
dram[2]:       1214      1043      1168      1192      1460       550       401       468      4352      2544     49449     51105      1883      2450      1185       850
dram[3]:       1266      1077      1169      1172       576       513       401      1147      4788      4296     53120     59990      2086      2817      1334       918
dram[4]:       1203      1238      1190      1180       581       528       438       444      3586      4612     61541     55947      2896      2007      1082       830
dram[5]:       1131      1212      1170      1176       567       508       408       423      2248      4690     56105     49325      3027      2317      1018      1118
maximum mf latency per bank:
dram[0]:        671       381       346       396       419       375       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       395       360       386       378       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       359       375       361       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       400       340       349       348       360       526       572       597       472       602       540       524       574       429       540
dram[4]:        512       397       370       385       403       385       646       606       456       497       628       527       589       514       649       471
dram[5]:        362       415       385       360       374       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715094 n_nop=711902 n_act=146 n_pre=130 n_req=1458 n_rd=2276 n_write=640 bw_util=0.008156
n_activity=22313 dram_eff=0.2614
bk0: 156a 714093i bk1: 150a 713894i bk2: 146a 713984i bk3: 146a 714013i bk4: 168a 713561i bk5: 164a 713476i bk6: 138a 714055i bk7: 142a 714009i bk8: 82a 714619i bk9: 88a 714453i bk10: 154a 714010i bk11: 158a 714038i bk12: 148a 714553i bk13: 148a 714616i bk14: 144a 714433i bk15: 144a 714362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00987283
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715094 n_nop=711914 n_act=148 n_pre=132 n_req=1450 n_rd=2270 n_write=630 bw_util=0.008111
n_activity=22207 dram_eff=0.2612
bk0: 154a 713967i bk1: 152a 713914i bk2: 148a 713970i bk3: 144a 713947i bk4: 164a 713487i bk5: 162a 713620i bk6: 144a 714023i bk7: 138a 713990i bk8: 80a 714499i bk9: 84a 714395i bk10: 154a 714110i bk11: 164a 714102i bk12: 146a 714522i bk13: 146a 714566i bk14: 146a 714412i bk15: 144a 714353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0101973
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715094 n_nop=711858 n_act=160 n_pre=144 n_req=1466 n_rd=2280 n_write=652 bw_util=0.0082
n_activity=22712 dram_eff=0.2582
bk0: 154a 713912i bk1: 148a 713998i bk2: 148a 713970i bk3: 144a 714012i bk4: 162a 713635i bk5: 168a 713520i bk6: 144a 714029i bk7: 138a 714018i bk8: 86a 714444i bk9: 88a 714287i bk10: 154a 714044i bk11: 158a 714034i bk12: 148a 714584i bk13: 146a 714561i bk14: 148a 714364i bk15: 146a 714273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0103273
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715094 n_nop=711916 n_act=143 n_pre=127 n_req=1454 n_rd=2274 n_write=634 bw_util=0.008133
n_activity=22198 dram_eff=0.262
bk0: 156a 714001i bk1: 148a 714069i bk2: 146a 714002i bk3: 146a 713950i bk4: 160a 713584i bk5: 164a 713504i bk6: 140a 714097i bk7: 140a 714087i bk8: 92a 714501i bk9: 92a 714383i bk10: 156a 714161i bk11: 150a 714187i bk12: 148a 714591i bk13: 146a 714558i bk14: 144a 714455i bk15: 146a 714311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00871494
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715094 n_nop=711902 n_act=151 n_pre=135 n_req=1454 n_rd=2272 n_write=634 bw_util=0.008128
n_activity=22396 dram_eff=0.2595
bk0: 148a 714121i bk1: 146a 714008i bk2: 148a 713925i bk3: 148a 713970i bk4: 162a 713477i bk5: 166a 713541i bk6: 140a 714113i bk7: 138a 714099i bk8: 88a 714393i bk9: 90a 714354i bk10: 160a 714141i bk11: 150a 714049i bk12: 146a 714527i bk13: 146a 714561i bk14: 148a 714402i bk15: 148a 714281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0091862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8025d180, atomic=0 1 entries : 0x7f3ad7745c20 :  mf: uid=1979493, sid03:w13, part=5, addr=0x8025d180, load , size=128, unknown  status = IN_PARTITION_DRAM (541747), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=715094 n_nop=711902 n_act=146 n_pre=130 n_req=1459 n_rd=2276 n_write=640 bw_util=0.008156
n_activity=22185 dram_eff=0.2629
bk0: 148a 713974i bk1: 150a 713931i bk2: 146a 713921i bk3: 146a 713923i bk4: 162a 713510i bk5: 168a 713473i bk6: 146a 714048i bk7: 134a 714039i bk8: 88a 714486i bk9: 92a 714398i bk10: 160a 714039i bk11: 152a 714144i bk12: 144a 714603i bk13: 146a 714582i bk14: 146a 714416i bk15: 148a 714386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.008838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27412, Miss = 568, Miss_rate = 0.021, Pending_hits = 414, Reservation_fails = 2327
L2_cache_bank[1]: Access = 27998, Miss = 570, Miss_rate = 0.020, Pending_hits = 401, Reservation_fails = 1888
L2_cache_bank[2]: Access = 27531, Miss = 568, Miss_rate = 0.021, Pending_hits = 397, Reservation_fails = 2267
L2_cache_bank[3]: Access = 27292, Miss = 567, Miss_rate = 0.021, Pending_hits = 404, Reservation_fails = 1889
L2_cache_bank[4]: Access = 27236, Miss = 572, Miss_rate = 0.021, Pending_hits = 413, Reservation_fails = 1977
L2_cache_bank[5]: Access = 26034, Miss = 568, Miss_rate = 0.022, Pending_hits = 396, Reservation_fails = 2134
L2_cache_bank[6]: Access = 27436, Miss = 571, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1518
L2_cache_bank[7]: Access = 28849, Miss = 566, Miss_rate = 0.020, Pending_hits = 390, Reservation_fails = 1622
L2_cache_bank[8]: Access = 31815, Miss = 570, Miss_rate = 0.018, Pending_hits = 391, Reservation_fails = 2356
L2_cache_bank[9]: Access = 27358, Miss = 566, Miss_rate = 0.021, Pending_hits = 395, Reservation_fails = 1882
L2_cache_bank[10]: Access = 30809, Miss = 570, Miss_rate = 0.019, Pending_hits = 411, Reservation_fails = 1423
L2_cache_bank[11]: Access = 25922, Miss = 568, Miss_rate = 0.022, Pending_hits = 412, Reservation_fails = 2193
L2_total_cache_accesses = 335692
L2_total_cache_misses = 6824
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 4807
L2_total_cache_reservation_fails = 23476
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22421
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=476546
icnt_total_pkts_simt_to_mem=885132
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.45098
	minimum = 6
	maximum = 36
Network latency average = 9.38235
	minimum = 6
	maximum = 35
Slowest packet = 671317
Flit latency average = 8.15359
	minimum = 6
	maximum = 31
Slowest flit = 1361455
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00248702
	minimum = 0 (at node 0)
	maximum = 0.0335747 (at node 3)
Accepted packet rate average = 0.00248702
	minimum = 0 (at node 0)
	maximum = 0.0335747 (at node 3)
Injected flit rate average = 0.00746105
	minimum = 0 (at node 0)
	maximum = 0.0757077 (at node 3)
Accepted flit rate average= 0.00746105
	minimum = 0 (at node 0)
	maximum = 0.125741 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2668 (17 samples)
	minimum = 6 (17 samples)
	maximum = 94.0588 (17 samples)
Network latency average = 11.6608 (17 samples)
	minimum = 6 (17 samples)
	maximum = 86.2941 (17 samples)
Flit latency average = 10.6077 (17 samples)
	minimum = 6 (17 samples)
	maximum = 82.9412 (17 samples)
Fragmentation average = 0.00574723 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35 (17 samples)
Injected packet rate average = 0.0285248 (17 samples)
	minimum = 0.0157875 (17 samples)
	maximum = 0.0530159 (17 samples)
Accepted packet rate average = 0.0285248 (17 samples)
	minimum = 0.0157875 (17 samples)
	maximum = 0.0530159 (17 samples)
Injected flit rate average = 0.0651599 (17 samples)
	minimum = 0.0347161 (17 samples)
	maximum = 0.14263 (17 samples)
Accepted flit rate average = 0.0651599 (17 samples)
	minimum = 0.03087 (17 samples)
	maximum = 0.133373 (17 samples)
Injected packet size average = 2.28433 (17 samples)
Accepted packet size average = 2.28433 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 11 sec (191 sec)
gpgpu_simulation_rate = 108628 (inst/sec)
gpgpu_simulation_rate = 2836 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (25,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,541750)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,541750)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(12,0,0) tid=(25,12,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(6,0,0) tid=(25,6,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(11,0,0) tid=(25,7,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(14,0,0) tid=(25,1,0)
GPGPU-Sim uArch: cycles simulated: 542250  inst.: 21154861 (ipc=813.8) sim_rate=109610 (inst/sec) elapsed = 0:0:03:13 / Sat Jul 28 12:05:43 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(11,0,0) tid=(25,19,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(6,0,0) tid=(25,22,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,0,0) tid=(25,25,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(6,0,0) tid=(25,17,0)
GPGPU-Sim uArch: cycles simulated: 543250  inst.: 21528589 (ipc=520.4) sim_rate=110972 (inst/sec) elapsed = 0:0:03:14 / Sat Jul 28 12:05:44 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,0,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1761,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1762,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1813,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1814,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1819,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1820,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1824,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1825,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1826,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1827,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1829,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1830,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1834,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1835,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1836,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1837,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1847,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1848,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1851,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1852,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1856,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1857,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1885,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1886,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1908,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1909,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1941,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1942,541750)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(22,0,0) tid=(29,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1992,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1993,541750)
GPGPU-Sim uArch: cycles simulated: 543750  inst.: 21674977 (ipc=463.5) sim_rate=111153 (inst/sec) elapsed = 0:0:03:15 / Sat Jul 28 12:05:45 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(20,0,0) tid=(29,10,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(2,1,0) tid=(21,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2221,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2221,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2222,541750)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2222,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2225,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2226,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2234,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2235,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2246,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2247,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2248,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2249,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2258,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2259,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2260,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2261,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2271,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2272,541750)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(4,1,0) tid=(13,4,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(15,0,0) tid=(9,22,0)
GPGPU-Sim uArch: cycles simulated: 544250  inst.: 22047077 (ipc=519.7) sim_rate=112485 (inst/sec) elapsed = 0:0:03:16 / Sat Jul 28 12:05:46 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,1,0) tid=(17,24,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(10,1,0) tid=(1,23,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(6,1,0) tid=(25,23,0)
GPGPU-Sim uArch: cycles simulated: 544750  inst.: 22372573 (ipc=541.5) sim_rate=113566 (inst/sec) elapsed = 0:0:03:17 / Sat Jul 28 12:05:47 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(12,1,0) tid=(25,17,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3354,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3355,541750)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(12,1,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3634,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3635,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3718,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3719,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3726,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3727,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3760,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3761,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3780,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3780,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3781,541750)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3781,541750)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(20,1,0) tid=(25,18,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3803,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3804,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3850,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3851,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3903,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3904,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3908,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3909,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3915,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3916,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3921,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3922,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3922,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3923,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3925,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3926,541750)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(21,1,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 545750  inst.: 22720749 (ipc=493.2) sim_rate=114751 (inst/sec) elapsed = 0:0:03:18 / Sat Jul 28 12:05:48 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(15,1,0) tid=(17,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4141,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4142,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4147,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4148,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4171,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4172,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4184,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4185,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4201,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4202,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4223,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,2,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4224,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4271,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4272,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4318,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4319,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4320,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4321,541750)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(2,2,0) tid=(13,11,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(4,2,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 546250  inst.: 23090381 (ipc=520.5) sim_rate=116032 (inst/sec) elapsed = 0:0:03:19 / Sat Jul 28 12:05:49 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(10,2,0) tid=(5,12,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,2,0) tid=(1,24,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4854,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4855,541750)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(10,2,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4995,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4996,541750)
GPGPU-Sim uArch: cycles simulated: 546750  inst.: 23392877 (ipc=529.0) sim_rate=116964 (inst/sec) elapsed = 0:0:03:20 / Sat Jul 28 12:05:50 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(11,2,0) tid=(25,19,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(12,2,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 547250  inst.: 23588589 (ipc=516.5) sim_rate=117356 (inst/sec) elapsed = 0:0:03:21 / Sat Jul 28 12:05:51 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5567,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5568,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5589,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5590,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5661,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5662,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5663,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5664,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5732,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5733,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5734,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5735,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5735,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(14,2,0) tid=(25,21,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5736,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5754,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5755,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5760,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5761,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5763,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5764,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5798,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5799,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5841,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5842,541750)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(21,2,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5986,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5987,541750)
GPGPU-Sim uArch: cycles simulated: 547750  inst.: 23839609 (ipc=515.3) sim_rate=118017 (inst/sec) elapsed = 0:0:03:22 / Sat Jul 28 12:05:52 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(19,2,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6031,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6032,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6073,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6074,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6083,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6084,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6131,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6132,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6140,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6141,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6151,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6152,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6158,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6159,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6164,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6165,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6169,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6170,541750)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(3,3,0) tid=(25,6,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(7,3,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6356,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6357,541750)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(7,3,0) tid=(21,16,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6496,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6497,541750)
GPGPU-Sim uArch: cycles simulated: 548250  inst.: 24173941 (ipc=527.1) sim_rate=119083 (inst/sec) elapsed = 0:0:03:23 / Sat Jul 28 12:05:53 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(11,3,0) tid=(5,10,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(7,3,0) tid=(13,26,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(13,3,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6948,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6949,541750)
GPGPU-Sim uArch: cycles simulated: 548750  inst.: 24487341 (ipc=534.2) sim_rate=120035 (inst/sec) elapsed = 0:0:03:24 / Sat Jul 28 12:05:54 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(11,3,0) tid=(25,23,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(4,3,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7439,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7440,541750)
GPGPU-Sim uArch: cycles simulated: 549250  inst.: 24669709 (ipc=522.9) sim_rate=120340 (inst/sec) elapsed = 0:0:03:25 / Sat Jul 28 12:05:55 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7584,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7585,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7595,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7596,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7607,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7608,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7609,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7610,541750)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(16,3,0) tid=(29,20,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7724,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7725,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7726,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7727,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7729,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7730,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7740,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7741,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7751,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7752,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7763,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7764,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7781,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7782,541750)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(14,3,0) tid=(17,28,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7965,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7966,541750)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7977,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7978,541750)
GPGPU-Sim uArch: cycles simulated: 549750  inst.: 24920969 (ipc=521.6) sim_rate=120975 (inst/sec) elapsed = 0:0:03:26 / Sat Jul 28 12:05:56 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8008,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8009,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8011,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8012,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8020,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8021,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8029,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8030,541750)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,4,0) tid=(9,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8130,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8131,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8133,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8134,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8140,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8141,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8154,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8155,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8159,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8160,541750)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(5,4,0) tid=(25,15,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(12,4,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8390,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8391,541750)
GPGPU-Sim uArch: cycles simulated: 550250  inst.: 25272105 (ipc=532.3) sim_rate=122087 (inst/sec) elapsed = 0:0:03:27 / Sat Jul 28 12:05:57 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(12,4,0) tid=(21,19,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,4,0) tid=(25,30,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8760,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8761,541750)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,4,0) tid=(25,20,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(7,4,0) tid=(25,30,0)
GPGPU-Sim uArch: cycles simulated: 550750  inst.: 25570893 (ipc=535.9) sim_rate=122936 (inst/sec) elapsed = 0:0:03:28 / Sat Jul 28 12:05:58 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(13,4,0) tid=(25,27,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9496,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9497,541750)
GPGPU-Sim uArch: cycles simulated: 551250  inst.: 25725613 (ipc=524.0) sim_rate=123089 (inst/sec) elapsed = 0:0:03:29 / Sat Jul 28 12:05:59 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9554,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9555,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9564,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9565,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9568,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9569,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9607,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9608,541750)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(16,4,0) tid=(25,17,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9653,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9654,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9655,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9656,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9669,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9670,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9673,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9674,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9761,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9762,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9762,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9763,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9767,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9768,541750)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,5,0) tid=(21,29,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9855,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9856,541750)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(2,5,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9960,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9961,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9988,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9988,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9989,541750)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9989,541750)
GPGPU-Sim uArch: cycles simulated: 551750  inst.: 25991301 (ipc=524.3) sim_rate=123768 (inst/sec) elapsed = 0:0:03:30 / Sat Jul 28 12:06:00 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10018,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10019,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10024,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10025,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10068,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10069,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10069,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10070,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10079,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10080,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10086,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10087,541750)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(11,5,0) tid=(13,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10186,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10187,541750)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(12,5,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10252,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10253,541750)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(4,5,0) tid=(21,5,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(10,5,0) tid=(21,15,0)
GPGPU-Sim uArch: cycles simulated: 552250  inst.: 26351697 (ipc=533.7) sim_rate=124889 (inst/sec) elapsed = 0:0:03:31 / Sat Jul 28 12:06:01 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,5,0) tid=(21,20,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(6,5,0) tid=(25,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10847,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10848,541750)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(8,5,0) tid=(25,30,0)
GPGPU-Sim uArch: cycles simulated: 552750  inst.: 26647533 (ipc=536.3) sim_rate=125695 (inst/sec) elapsed = 0:0:03:32 / Sat Jul 28 12:06:02 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,5,0) tid=(25,31,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11386,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11387,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11472,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11473,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11473,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11474,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11506,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11507,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11555,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11556,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11562,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11562,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11563,541750)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11563,541750)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(19,5,0) tid=(5,16,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11602,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11602,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11603,541750)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11603,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11624,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11625,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11676,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11677,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11709,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11710,541750)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(22,5,0) tid=(21,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11851,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11852,541750)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(20,5,0) tid=(25,16,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11881,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11882,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11883,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11884,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11913,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11914,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11914,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11915,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11970,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11971,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11976,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11977,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11977,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11978,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11995,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11996,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11998,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11999,541750)
GPGPU-Sim uArch: cycles simulated: 553750  inst.: 27091445 (ipc=528.6) sim_rate=126595 (inst/sec) elapsed = 0:0:03:34 / Sat Jul 28 12:06:04 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(2,6,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12020,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12021,541750)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(9,6,0) tid=(1,2,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(12,6,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12306,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12307,541750)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(10,6,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 554250  inst.: 27451705 (ipc=536.3) sim_rate=127682 (inst/sec) elapsed = 0:0:03:35 / Sat Jul 28 12:06:05 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(8,6,0) tid=(25,17,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12705,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12706,541750)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,6,0) tid=(25,28,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(7,6,0) tid=(25,22,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(4,6,0) tid=(25,18,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13304,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13305,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13418,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13419,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13435,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13436,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13449,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13450,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13450,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13451,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13472,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13473,541750)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(16,6,0) tid=(25,2,0)
GPGPU-Sim uArch: cycles simulated: 555250  inst.: 27864109 (ipc=527.1) sim_rate=129000 (inst/sec) elapsed = 0:0:03:36 / Sat Jul 28 12:06:06 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13570,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13571,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13576,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13577,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13591,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13592,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13611,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13612,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13623,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13624,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13661,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13662,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13667,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13668,541750)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(21,6,0) tid=(21,12,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(2,7,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13826,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13827,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13830,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13831,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13846,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13847,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13860,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13861,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13865,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13865,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13866,541750)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13866,541750)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(1,7,0) tid=(9,18,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13985,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13986,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13986,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13987,541750)
GPGPU-Sim uArch: cycles simulated: 555750  inst.: 28188225 (ipc=531.4) sim_rate=129303 (inst/sec) elapsed = 0:0:03:38 / Sat Jul 28 12:06:08 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14009,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14010,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14024,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14025,541750)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(7,7,0) tid=(1,4,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,7,0) tid=(21,16,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14248,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14249,541750)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(10,7,0) tid=(21,6,0)
GPGPU-Sim uArch: cycles simulated: 556250  inst.: 28511081 (ipc=535.4) sim_rate=130187 (inst/sec) elapsed = 0:0:03:39 / Sat Jul 28 12:06:09 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(6,7,0) tid=(25,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14670,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14671,541750)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(5,7,0) tid=(25,19,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,7,0) tid=(25,18,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(11,7,0) tid=(25,17,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15322,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15323,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15360,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15361,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15422,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15423,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15424,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15425,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15438,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15439,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15473,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15474,541750)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(18,7,0) tid=(25,16,0)
GPGPU-Sim uArch: cycles simulated: 557250  inst.: 28922157 (ipc=527.4) sim_rate=131464 (inst/sec) elapsed = 0:0:03:40 / Sat Jul 28 12:06:10 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15533,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15534,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15553,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15554,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15554,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15555,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15565,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15566,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15617,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15618,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15627,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15628,541750)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,8,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15693,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15694,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15775,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15776,541750)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(1,8,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15836,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15837,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15840,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15841,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15843,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15844,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15847,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15848,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15881,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15882,541750)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(15,7,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15941,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15942,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15960,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15960,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15961,541750)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15961,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15971,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15972,541750)
GPGPU-Sim uArch: cycles simulated: 557750  inst.: 29250781 (ipc=531.4) sim_rate=132356 (inst/sec) elapsed = 0:0:03:41 / Sat Jul 28 12:06:11 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(2,8,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16113,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16114,541750)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,8,0) tid=(21,15,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(12,8,0) tid=(29,17,0)
GPGPU-Sim uArch: cycles simulated: 558250  inst.: 29578117 (ipc=535.2) sim_rate=133234 (inst/sec) elapsed = 0:0:03:42 / Sat Jul 28 12:06:12 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(10,8,0) tid=(25,16,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(8,8,0) tid=(25,31,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16694,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16695,541750)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(14,8,0) tid=(25,8,0)
GPGPU-Sim uArch: cycles simulated: 558750  inst.: 29857933 (ipc=535.9) sim_rate=133892 (inst/sec) elapsed = 0:0:03:43 / Sat Jul 28 12:06:13 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(6,8,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17360,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17361,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17362,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17363,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17438,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17439,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17473,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17474,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17479,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17480,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17484,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17485,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17493,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17494,541750)
GPGPU-Sim uArch: cycles simulated: 559250  inst.: 29964749 (ipc=526.7) sim_rate=133771 (inst/sec) elapsed = 0:0:03:44 / Sat Jul 28 12:06:14 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(14,8,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17503,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17504,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17512,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17513,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17538,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17539,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17542,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17543,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17557,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17558,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17630,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17631,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17636,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17637,541750)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(24,8,0) tid=(29,19,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(21,8,0) tid=(9,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17776,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17777,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17849,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17850,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17883,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17884,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17893,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17894,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17894,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17895,541750)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(5,9,0) tid=(29,30,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17916,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17917,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17926,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17927,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17937,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17938,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17944,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17945,541750)
GPGPU-Sim uArch: cycles simulated: 559750  inst.: 30317441 (ipc=531.6) sim_rate=134744 (inst/sec) elapsed = 0:0:03:45 / Sat Jul 28 12:06:15 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(9,9,0) tid=(1,4,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(6,9,0) tid=(9,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18201,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18202,541750)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,9,0) tid=(9,10,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,9,0) tid=(21,21,0)
GPGPU-Sim uArch: cycles simulated: 560250  inst.: 30658561 (ipc=535.7) sim_rate=135657 (inst/sec) elapsed = 0:0:03:46 / Sat Jul 28 12:06:16 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,9,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18749,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18750,541750)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(9,9,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 560750  inst.: 30911597 (ipc=534.9) sim_rate=136174 (inst/sec) elapsed = 0:0:03:47 / Sat Jul 28 12:06:17 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(12,9,0) tid=(25,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19220,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19221,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19238,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19239,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19306,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19307,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19353,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19354,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19366,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19367,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19404,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19405,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19410,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19411,541750)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(17,9,0) tid=(17,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19461,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19462,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19465,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19466,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19471,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19472,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19477,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19478,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19503,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19504,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19519,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19520,541750)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(22,9,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19639,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19640,541750)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(22,9,0) tid=(17,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19717,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19718,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19755,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19756,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19774,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19775,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19791,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19792,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19820,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19821,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19821,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19822,541750)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(2,10,0) tid=(25,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19875,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19876,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19881,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19882,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19884,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19885,541750)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(4,10,0) tid=(21,15,0)
GPGPU-Sim uArch: cycles simulated: 561750  inst.: 31427045 (ipc=534.0) sim_rate=137236 (inst/sec) elapsed = 0:0:03:49 / Sat Jul 28 12:06:19 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(9,10,0) tid=(21,5,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(11,10,0) tid=(25,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20254,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20255,541750)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(11,10,0) tid=(25,31,0)
GPGPU-Sim uArch: cycles simulated: 562250  inst.: 31754381 (ipc=536.9) sim_rate=138062 (inst/sec) elapsed = 0:0:03:50 / Sat Jul 28 12:06:20 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(11,10,0) tid=(25,21,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20555,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20556,541750)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(14,10,0) tid=(25,11,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(14,10,0) tid=(25,13,0)
GPGPU-Sim uArch: cycles simulated: 562750  inst.: 31975725 (ipc=534.7) sim_rate=138423 (inst/sec) elapsed = 0:0:03:51 / Sat Jul 28 12:06:21 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21184,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21185,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21228,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21229,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21240,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21241,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21248,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21249,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21304,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21305,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21343,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21344,541750)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(13,10,0) tid=(25,16,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21382,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21383,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21443,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21444,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21485,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21486,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21487,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21488,541750)
GPGPU-Sim uArch: cycles simulated: 563250  inst.: 32134621 (ipc=529.6) sim_rate=138511 (inst/sec) elapsed = 0:0:03:52 / Sat Jul 28 12:06:22 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21524,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21525,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21542,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21543,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21546,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21547,541750)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,11,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21633,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21634,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21640,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21641,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21662,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21663,541750)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(20,10,0) tid=(21,23,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21715,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21716,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21763,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21764,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21796,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21797,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21814,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21815,541750)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(2,11,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21850,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21851,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21902,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21903,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21906,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21907,541750)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(15,10,0) tid=(1,15,0)
GPGPU-Sim uArch: cycles simulated: 563750  inst.: 32488973 (ipc=533.7) sim_rate=139437 (inst/sec) elapsed = 0:0:03:53 / Sat Jul 28 12:06:23 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22084,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22085,541750)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(8,11,0) tid=(25,10,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(0,11,0) tid=(9,23,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,11,0) tid=(25,21,0)
GPGPU-Sim uArch: cycles simulated: 564250  inst.: 32820205 (ipc=536.5) sim_rate=139660 (inst/sec) elapsed = 0:0:03:55 / Sat Jul 28 12:06:25 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(11,11,0) tid=(25,20,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22554,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22555,541750)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(14,11,0) tid=(25,10,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(12,11,0) tid=(25,17,0)
GPGPU-Sim uArch: cycles simulated: 564750  inst.: 33042701 (ipc=534.6) sim_rate=140011 (inst/sec) elapsed = 0:0:03:56 / Sat Jul 28 12:06:26 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23261,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23262,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23289,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23290,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23312,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23313,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23323,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23324,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23333,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23334,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23337,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23338,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23354,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23355,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23379,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23380,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23382,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23383,541750)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(23,11,0) tid=(25,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23459,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23460,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23468,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23469,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23495,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23496,541750)
GPGPU-Sim uArch: cycles simulated: 565250  inst.: 33181653 (ipc=529.1) sim_rate=140006 (inst/sec) elapsed = 0:0:03:57 / Sat Jul 28 12:06:27 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23509,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23510,541750)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(16,11,0) tid=(29,11,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23616,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23617,541750)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(16,11,0) tid=(1,29,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23700,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23701,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23716,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23717,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23726,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23727,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23729,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23730,541750)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23760,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23761,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23769,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23770,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23782,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23783,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23798,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23799,541750)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(24,11,0) tid=(21,31,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23866,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23867,541750)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(4,12,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 565750  inst.: 33552949 (ipc=533.5) sim_rate=139223 (inst/sec) elapsed = 0:0:04:01 / Sat Jul 28 12:06:31 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24049,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24050,541750)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(11,12,0) tid=(1,13,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(0,12,0) tid=(9,4,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,12,0) tid=(17,22,0)
GPGPU-Sim uArch: cycles simulated: 566250  inst.: 33877485 (ipc=535.9) sim_rate=139413 (inst/sec) elapsed = 0:0:04:03 / Sat Jul 28 12:06:33 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(12,12,0) tid=(25,22,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24674,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24675,541750)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(5,12,0) tid=(25,29,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(1,12,0) tid=(25,31,0)
GPGPU-Sim uArch: cycles simulated: 566750  inst.: 34080269 (ipc=533.3) sim_rate=139103 (inst/sec) elapsed = 0:0:04:05 / Sat Jul 28 12:06:35 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25185,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25186,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25196,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25197,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25333,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25334,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25351,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25352,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25353,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25353,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25354,541750)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25354,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25379,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25380,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25387,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25388,541750)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(15,12,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25495,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25495,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25496,541750)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25496,541750)
GPGPU-Sim uArch: cycles simulated: 567250  inst.: 34220693 (ipc=528.3) sim_rate=139108 (inst/sec) elapsed = 0:0:04:06 / Sat Jul 28 12:06:36 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25503,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25504,541750)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25508,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25509,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25512,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25513,541750)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(19,12,0) tid=(29,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25586,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25587,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25594,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25595,541750)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(3,13,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25750,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25751,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25761,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25762,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25762,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25763,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25764,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25765,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25794,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25795,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25808,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25809,541750)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(15,12,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25912,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25913,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25913,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25914,541750)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(3,13,0) tid=(25,3,0)
GPGPU-Sim uArch: cycles simulated: 567750  inst.: 34596381 (ipc=532.6) sim_rate=138941 (inst/sec) elapsed = 0:0:04:09 / Sat Jul 28 12:06:39 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(8,13,0) tid=(5,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26099,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26100,541750)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(4,13,0) tid=(17,21,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(4,13,0) tid=(25,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26472,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26473,541750)
GPGPU-Sim uArch: cycles simulated: 568250  inst.: 34908397 (ipc=534.4) sim_rate=139633 (inst/sec) elapsed = 0:0:04:10 / Sat Jul 28 12:06:40 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(12,13,0) tid=(25,19,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(6,13,0) tid=(25,28,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(12,13,0) tid=(25,18,0)
GPGPU-Sim uArch: cycles simulated: 568750  inst.: 35136237 (ipc=532.9) sim_rate=139985 (inst/sec) elapsed = 0:0:04:11 / Sat Jul 28 12:06:41 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27253,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27254,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27255,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27256,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27322,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27323,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27345,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27346,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27355,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27356,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27361,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27362,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27367,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27368,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27405,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27406,541750)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(18,13,0) tid=(25,28,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27457,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27458,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27461,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27462,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27469,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27470,541750)
GPGPU-Sim uArch: cycles simulated: 569250  inst.: 35276225 (ipc=528.3) sim_rate=139431 (inst/sec) elapsed = 0:0:04:13 / Sat Jul 28 12:06:43 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(24,13,0) tid=(21,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27622,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27623,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27634,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27635,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27640,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27641,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27670,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27671,541750)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(24,13,0) tid=(21,30,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27745,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27746,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27760,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27761,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27765,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27766,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27773,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27774,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27775,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27776,541750)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27820,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27821,541750)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(4,14,0) tid=(17,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27869,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27870,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27881,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27882,541750)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(3,14,0) tid=(29,13,0)
GPGPU-Sim uArch: cycles simulated: 569750  inst.: 35628397 (ipc=531.4) sim_rate=139719 (inst/sec) elapsed = 0:0:04:15 / Sat Jul 28 12:06:45 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28023,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28024,541750)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(1,14,0) tid=(1,29,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(0,14,0) tid=(25,19,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(3,14,0) tid=(13,28,0)
GPGPU-Sim uArch: cycles simulated: 570250  inst.: 35956269 (ipc=533.6) sim_rate=139907 (inst/sec) elapsed = 0:0:04:17 / Sat Jul 28 12:06:47 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(5,14,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28628,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28629,541750)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(3,14,0) tid=(25,19,0)
GPGPU-Sim uArch: cycles simulated: 570750  inst.: 36177549 (ipc=532.1) sim_rate=140223 (inst/sec) elapsed = 0:0:04:18 / Sat Jul 28 12:06:48 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(1,14,0) tid=(25,31,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29210,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29211,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29216,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29217,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29272,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29273,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29364,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29365,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29366,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29367,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29427,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29428,541750)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(15,14,0) tid=(25,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29476,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29477,541750)
GPGPU-Sim uArch: cycles simulated: 571250  inst.: 36300421 (ipc=527.2) sim_rate=139617 (inst/sec) elapsed = 0:0:04:20 / Sat Jul 28 12:06:50 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29519,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29520,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29533,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29534,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29557,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29558,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29565,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29566,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29571,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29572,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29606,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29607,541750)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29622,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29623,541750)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(14,14,0) tid=(5,21,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29639,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29640,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29683,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29684,541750)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(1,15,0) tid=(21,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29779,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29780,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29782,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29783,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29839,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29840,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29876,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29877,541750)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(7,15,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29934,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29935,541750)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29943,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29944,541750)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29953,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29954,541750)
GPGPU-Sim uArch: cycles simulated: 571750  inst.: 36658521 (ipc=530.4) sim_rate=139386 (inst/sec) elapsed = 0:0:04:23 / Sat Jul 28 12:06:53 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(4,15,0) tid=(5,4,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(6,15,0) tid=(13,17,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30219,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30220,541750)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,15,0) tid=(21,1,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(0,15,0) tid=(25,19,0)
GPGPU-Sim uArch: cycles simulated: 572250  inst.: 36985357 (ipc=532.4) sim_rate=140096 (inst/sec) elapsed = 0:0:04:24 / Sat Jul 28 12:06:54 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30557,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30558,541750)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,15,0) tid=(25,11,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(9,15,0) tid=(25,9,0)
GPGPU-Sim uArch: cycles simulated: 572750  inst.: 37217293 (ipc=531.3) sim_rate=139914 (inst/sec) elapsed = 0:0:04:26 / Sat Jul 28 12:06:56 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(11,15,0) tid=(25,30,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31247,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31248,541750)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31361,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31362,541750)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31362,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31363,541750)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31363,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31364,541750)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31391,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31392,541750)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31395,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31396,541750)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31404,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31405,541750)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31421,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31422,541750)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31431,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31432,541750)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(16,15,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 573250  inst.: 37346937 (ipc=527.0) sim_rate=139876 (inst/sec) elapsed = 0:0:04:27 / Sat Jul 28 12:06:57 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31556,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31557,541750)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31560,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31567,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(18,15,0) tid=(5,18,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31694,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31709,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31770,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31771,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31775,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31801,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31807,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31809,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31824,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31846,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(15,15,0) tid=(21,31,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31965,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 573750  inst.: 37534081 (ipc=524.6) sim_rate=140052 (inst/sec) elapsed = 0:0:04:28 / Sat Jul 28 12:06:58 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32159,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32518,541750), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 32519
gpu_sim_insn = 16793600
gpu_ipc =     516.4243
gpu_tot_sim_cycle = 574269
gpu_tot_sim_insn = 37541549
gpu_tot_ipc =      65.3728
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22609
gpu_stall_icnt2sh    = 135003
gpu_total_sim_rate=140080

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 725795
	L1I_total_cache_misses = 2393
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 39758, Miss = 18998, Miss_rate = 0.478, Pending_hits = 3164, Reservation_fails = 45516
	L1D_cache_core[1]: Access = 41631, Miss = 19888, Miss_rate = 0.478, Pending_hits = 3227, Reservation_fails = 37578
	L1D_cache_core[2]: Access = 40486, Miss = 19819, Miss_rate = 0.490, Pending_hits = 3230, Reservation_fails = 50283
	L1D_cache_core[3]: Access = 49100, Miss = 24306, Miss_rate = 0.495, Pending_hits = 4166, Reservation_fails = 66755
	L1D_cache_core[4]: Access = 50441, Miss = 24804, Miss_rate = 0.492, Pending_hits = 3994, Reservation_fails = 70709
	L1D_cache_core[5]: Access = 49580, Miss = 24448, Miss_rate = 0.493, Pending_hits = 4016, Reservation_fails = 69284
	L1D_cache_core[6]: Access = 48802, Miss = 24006, Miss_rate = 0.492, Pending_hits = 4152, Reservation_fails = 68132
	L1D_cache_core[7]: Access = 49135, Miss = 24734, Miss_rate = 0.503, Pending_hits = 4078, Reservation_fails = 76099
	L1D_cache_core[8]: Access = 48464, Miss = 23935, Miss_rate = 0.494, Pending_hits = 4153, Reservation_fails = 77056
	L1D_cache_core[9]: Access = 48896, Miss = 24082, Miss_rate = 0.493, Pending_hits = 4054, Reservation_fails = 64769
	L1D_cache_core[10]: Access = 50076, Miss = 24533, Miss_rate = 0.490, Pending_hits = 4240, Reservation_fails = 64079
	L1D_cache_core[11]: Access = 50392, Miss = 24706, Miss_rate = 0.490, Pending_hits = 3975, Reservation_fails = 69498
	L1D_cache_core[12]: Access = 52821, Miss = 26112, Miss_rate = 0.494, Pending_hits = 4043, Reservation_fails = 68737
	L1D_cache_core[13]: Access = 48598, Miss = 23335, Miss_rate = 0.480, Pending_hits = 4117, Reservation_fails = 66651
	L1D_cache_core[14]: Access = 38724, Miss = 18038, Miss_rate = 0.466, Pending_hits = 3267, Reservation_fails = 44628
	L1D_total_cache_accesses = 706904
	L1D_total_cache_misses = 345744
	L1D_total_cache_miss_rate = 0.4891
	L1D_total_cache_pending_hits = 57876
	L1D_total_cache_reservation_fails = 939774
	L1D_cache_data_port_util = 0.081
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 70642
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 316623
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 623151
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 723402
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7520, 7506, 7234, 7234, 7234, 7234, 2687, 2687, 2359, 2359, 2338, 2338, 2338, 2338, 2338, 2338, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 1348, 
gpgpu_n_tot_thrd_icount = 43303936
gpgpu_n_tot_w_icount = 1353248
gpgpu_n_stall_shd_mem = 1388125
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50709
gpgpu_n_mem_write_global = 315639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4683108
gpgpu_n_store_insn = 2229226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2154610
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1388125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1863575	W0_Idle:562513	W0_Scoreboard:3737334	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1152876
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 405672 {8:50709,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21393336 {40:172222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6896424 {136:50709,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2525112 {8:315639,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 193 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 203 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 574268 
mrq_lat_table:11618 	2018 	806 	1163 	1865 	1291 	596 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329182 	36782 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36204 	50197 	109024 	163231 	7733 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	16812 	25736 	7936 	240 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	20294 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1089 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  6.216216  6.361111  7.060606  9.320000 15.230769 19.200001 10.937500 12.642858  7.562500  5.727273  3.984127  3.614286  6.733333  6.733333  6.303030  5.722222 
dram[1]:  6.542857  5.897436  7.090909  7.250000 14.071428 19.100000 14.666667 14.666667  6.000000  5.857143  3.861538  3.791045  5.911765  7.444445  5.805555  5.885714 
dram[2]:  6.542857  6.514286  8.068966  8.592592 12.250000 19.600000 15.818182 14.750000  5.080000  6.000000  3.952381  3.608696  6.733333  5.911765  5.833333  6.531250 
dram[3]:  5.348837  6.000000  6.852941  8.034483 19.000000 19.400000 13.230769 12.785714  5.416667  5.909091  4.464286  4.016394  7.214286  7.178571  6.117647  5.500000 
dram[4]:  6.457143  7.566667  7.312500  7.312500 19.100000 19.600000 14.416667 14.250000  5.120000  6.450000  3.968750  3.521739  5.583333  7.730769  6.176471  5.675676 
dram[5]:  6.000000  5.725000  7.516129  7.766667 19.100000 21.777779 14.750000 14.083333  5.291667  5.652174  3.968750  4.545455  5.555555  7.444445  5.914286  5.121951 
average row locality = 19402/2914 = 6.658202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       174       171       169       169       150       146       133       135       105       108       169       173       170       170       168       168 
dram[1]:       173       172       170       168       148       145       136       133       104       106       169       176       169       169       169       168 
dram[2]:       173       170       170       168       147       148       136       133       107       108       169       173       170       169       170       169 
dram[3]:       174       170       169       169       144       146       134       134       110       110       170       169       170       169       168       169 
dram[4]:       170       169       170       170       145       147       134       133       108       109       172       167       169       169       170       170 
dram[5]:       170       171       169       169       145       148       137       131       108       110       172       170       168       169       169       170 
total reads: 14856
bank skew: 176/104 = 1.69
chip skew: 2480/2472 = 1.00
number of total write accesses:
dram[0]:        56        58        64        64        48        46        42        42        16        18        82        80        32        32        40        38 
dram[1]:        56        58        64        64        49        46        40        43        16        17        82        78        32        32        40        38 
dram[2]:        56        58        64        64        49        48        38        44        20        18        80        76        32        32        40        40 
dram[3]:        56        58        64        64        46        48        38        45        20        20        80        76        32        32        40        40 
dram[4]:        56        58        64        64        46        49        39        38        20        20        82        76        32        32        40        40 
dram[5]:        58        58        64        64        46        48        40        38        19        20        82        80        32        32        38        40 
total reads: 4546
bank skew: 82/16 = 5.12
chip skew: 759/755 = 1.01
average mf latency per bank:
dram[0]:        821       918       854       919       664       665       542       562      1942      1365     18407     19285      1421      1145       877       819
dram[1]:        841       919       851       866       658       692       540       578      2131      1280     18414     18930      1590      1211       856       809
dram[2]:        895       862       858       892      1235       633       539       557      2159      1443     18848     19055      1101      1315       859       733
dram[3]:        907       843       879       903       686       615       571       937      2301      2098     19684     20943      1167      1459       936       776
dram[4]:        867       934       885       877       696       621       565       563      1884      2259     22610     19927      1440      1209       813       728
dram[5]:        843       919       901       864       671       612       531       553      1334      2271     21539     17526      1523      1251       786       826
maximum mf latency per bank:
dram[0]:        671       427       357       454       419       429       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       386       386       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       394       390       394       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       379       446       404       386       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       411       383       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758018 n_nop=750592 n_act=485 n_pre=469 n_req=3236 n_rd=4956 n_write=1516 bw_util=0.01708
n_activity=42655 dram_eff=0.3035
bk0: 348a 755369i bk1: 342a 754894i bk2: 338a 755138i bk3: 338a 755344i bk4: 300a 755867i bk5: 292a 755975i bk6: 266a 756212i bk7: 270a 756243i bk8: 210a 756895i bk9: 216a 756690i bk10: 338a 754484i bk11: 346a 753818i bk12: 340a 755782i bk13: 340a 755782i bk14: 336a 755600i bk15: 336a 755280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0516188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758018 n_nop=750590 n_act=492 n_pre=476 n_req=3230 n_rd=4950 n_write=1510 bw_util=0.01704
n_activity=42121 dram_eff=0.3067
bk0: 346a 755052i bk1: 344a 754802i bk2: 340a 755175i bk3: 336a 755167i bk4: 296a 755834i bk5: 290a 756092i bk6: 272a 756414i bk7: 266a 756227i bk8: 208a 756785i bk9: 212a 756689i bk10: 338a 754314i bk11: 352a 753958i bk12: 338a 755690i bk13: 338a 755809i bk14: 338a 755355i bk15: 336a 755363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0509764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758018 n_nop=750586 n_act=485 n_pre=469 n_req=3239 n_rd=4960 n_write=1518 bw_util=0.01709
n_activity=42613 dram_eff=0.304
bk0: 346a 755229i bk1: 340a 755172i bk2: 340a 755283i bk3: 336a 755027i bk4: 294a 755922i bk5: 296a 756018i bk6: 272a 756394i bk7: 266a 756152i bk8: 214a 756642i bk9: 216a 756514i bk10: 338a 754342i bk11: 346a 754306i bk12: 340a 755867i bk13: 338a 755692i bk14: 340a 755404i bk15: 338a 755366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.049483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758018 n_nop=750602 n_act=482 n_pre=466 n_req=3234 n_rd=4950 n_write=1518 bw_util=0.01707
n_activity=41933 dram_eff=0.3085
bk0: 348a 755089i bk1: 340a 755176i bk2: 338a 755131i bk3: 338a 754996i bk4: 288a 756063i bk5: 292a 755996i bk6: 268a 756393i bk7: 268a 756259i bk8: 220a 756575i bk9: 220a 756437i bk10: 340a 754444i bk11: 338a 754410i bk12: 340a 755749i bk13: 338a 755648i bk14: 336a 755311i bk15: 338a 755139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0506848
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758018 n_nop=750610 n_act=484 n_pre=468 n_req=3228 n_rd=4944 n_write=1512 bw_util=0.01703
n_activity=42493 dram_eff=0.3039
bk0: 340a 755355i bk1: 338a 755246i bk2: 340a 755110i bk3: 340a 754990i bk4: 290a 755952i bk5: 294a 756041i bk6: 268a 756445i bk7: 266a 756406i bk8: 216a 756510i bk9: 218a 756450i bk10: 344a 754515i bk11: 334a 753836i bk12: 338a 755760i bk13: 338a 755938i bk14: 340a 755449i bk15: 340a 755192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.047677
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758018 n_nop=750590 n_act=487 n_pre=471 n_req=3235 n_rd=4952 n_write=1518 bw_util=0.01707
n_activity=42093 dram_eff=0.3074
bk0: 340a 755123i bk1: 342a 754967i bk2: 338a 755182i bk3: 338a 755049i bk4: 290a 756016i bk5: 296a 755931i bk6: 274a 756341i bk7: 262a 756291i bk8: 216a 756595i bk9: 220a 756613i bk10: 344a 754232i bk11: 340a 754439i bk12: 336a 755626i bk13: 338a 755869i bk14: 338a 755357i bk15: 340a 755167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0523497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29979, Miss = 1238, Miss_rate = 0.041, Pending_hits = 745, Reservation_fails = 2327
L2_cache_bank[1]: Access = 30587, Miss = 1240, Miss_rate = 0.041, Pending_hits = 729, Reservation_fails = 1888
L2_cache_bank[2]: Access = 30092, Miss = 1238, Miss_rate = 0.041, Pending_hits = 723, Reservation_fails = 2267
L2_cache_bank[3]: Access = 29874, Miss = 1237, Miss_rate = 0.041, Pending_hits = 717, Reservation_fails = 1889
L2_cache_bank[4]: Access = 29798, Miss = 1242, Miss_rate = 0.042, Pending_hits = 743, Reservation_fails = 2085
L2_cache_bank[5]: Access = 28638, Miss = 1238, Miss_rate = 0.043, Pending_hits = 737, Reservation_fails = 2161
L2_cache_bank[6]: Access = 29996, Miss = 1239, Miss_rate = 0.041, Pending_hits = 720, Reservation_fails = 1518
L2_cache_bank[7]: Access = 31434, Miss = 1236, Miss_rate = 0.039, Pending_hits = 730, Reservation_fails = 1630
L2_cache_bank[8]: Access = 34367, Miss = 1238, Miss_rate = 0.036, Pending_hits = 715, Reservation_fails = 2356
L2_cache_bank[9]: Access = 29918, Miss = 1234, Miss_rate = 0.041, Pending_hits = 721, Reservation_fails = 1882
L2_cache_bank[10]: Access = 33365, Miss = 1238, Miss_rate = 0.037, Pending_hits = 735, Reservation_fails = 1423
L2_cache_bank[11]: Access = 28483, Miss = 1238, Miss_rate = 0.043, Pending_hits = 735, Reservation_fails = 2193
L2_total_cache_accesses = 366531
L2_total_cache_misses = 14856
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 8750
L2_total_cache_reservation_fails = 23619
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=570069
icnt_total_pkts_simt_to_mem=956163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.2398
	minimum = 6
	maximum = 160
Network latency average = 15.4208
	minimum = 6
	maximum = 152
Slowest packet = 688869
Flit latency average = 13.4532
	minimum = 6
	maximum = 150
Slowest flit = 1408424
Fragmentation average = 0.00852816
	minimum = 0
	maximum = 131
Injected packet rate average = 0.0702473
	minimum = 0.0599957 (at node 12)
	maximum = 0.0800763 (at node 20)
Accepted packet rate average = 0.0702473
	minimum = 0.0599957 (at node 12)
	maximum = 0.0800763 (at node 20)
Injected flit rate average = 0.187416
	minimum = 0.138719 (at node 12)
	maximum = 0.244657 (at node 20)
Accepted flit rate average= 0.187416
	minimum = 0.181186 (at node 23)
	maximum = 0.20877 (at node 0)
Injected packet length average = 2.66795
Accepted packet length average = 2.66795
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5987 (18 samples)
	minimum = 6 (18 samples)
	maximum = 97.7222 (18 samples)
Network latency average = 11.8697 (18 samples)
	minimum = 6 (18 samples)
	maximum = 89.9444 (18 samples)
Flit latency average = 10.7658 (18 samples)
	minimum = 6 (18 samples)
	maximum = 86.6667 (18 samples)
Fragmentation average = 0.00590172 (18 samples)
	minimum = 0 (18 samples)
	maximum = 40.3333 (18 samples)
Injected packet rate average = 0.0308427 (18 samples)
	minimum = 0.0182435 (18 samples)
	maximum = 0.0545193 (18 samples)
Accepted packet rate average = 0.0308427 (18 samples)
	minimum = 0.0182435 (18 samples)
	maximum = 0.0545193 (18 samples)
Injected flit rate average = 0.0719519 (18 samples)
	minimum = 0.040494 (18 samples)
	maximum = 0.148298 (18 samples)
Accepted flit rate average = 0.0719519 (18 samples)
	minimum = 0.0392209 (18 samples)
	maximum = 0.137562 (18 samples)
Injected packet size average = 2.33287 (18 samples)
Accepted packet size average = 2.33287 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 28 sec (268 sec)
gpgpu_simulation_rate = 140080 (inst/sec)
gpgpu_simulation_rate = 2142 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,25,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,574269)
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,574269)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,9,0) tid=(25,1,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,0,0) tid=(27,11,0)
GPGPU-Sim uArch: cycles simulated: 574769  inst.: 37790496 (ipc=497.9) sim_rate=139964 (inst/sec) elapsed = 0:0:04:30 / Sat Jul 28 12:07:00 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,4,0) tid=(23,26,0)
GPGPU-Sim uArch: cycles simulated: 575269  inst.: 37847984 (ipc=306.4) sim_rate=139660 (inst/sec) elapsed = 0:0:04:31 / Sat Jul 28 12:07:01 2018
GPGPU-Sim uArch: cycles simulated: 575769  inst.: 37874364 (ipc=221.9) sim_rate=139243 (inst/sec) elapsed = 0:0:04:32 / Sat Jul 28 12:07:02 2018
GPGPU-Sim uArch: cycles simulated: 576269  inst.: 37886819 (ipc=172.6) sim_rate=138779 (inst/sec) elapsed = 0:0:04:33 / Sat Jul 28 12:07:03 2018
GPGPU-Sim uArch: cycles simulated: 576769  inst.: 37898210 (ipc=142.7) sim_rate=137811 (inst/sec) elapsed = 0:0:04:35 / Sat Jul 28 12:07:05 2018
GPGPU-Sim uArch: cycles simulated: 577269  inst.: 37909410 (ipc=122.6) sim_rate=137352 (inst/sec) elapsed = 0:0:04:36 / Sat Jul 28 12:07:06 2018
GPGPU-Sim uArch: cycles simulated: 577769  inst.: 37920631 (ipc=108.3) sim_rate=136897 (inst/sec) elapsed = 0:0:04:37 / Sat Jul 28 12:07:07 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,8,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 578269  inst.: 37931912 (ipc=97.6) sim_rate=136445 (inst/sec) elapsed = 0:0:04:38 / Sat Jul 28 12:07:08 2018
GPGPU-Sim uArch: cycles simulated: 578769  inst.: 37943167 (ipc=89.2) sim_rate=135997 (inst/sec) elapsed = 0:0:04:39 / Sat Jul 28 12:07:09 2018
GPGPU-Sim uArch: cycles simulated: 579769  inst.: 37965861 (ipc=77.1) sim_rate=135592 (inst/sec) elapsed = 0:0:04:40 / Sat Jul 28 12:07:10 2018
GPGPU-Sim uArch: cycles simulated: 580269  inst.: 37977019 (ipc=72.6) sim_rate=135149 (inst/sec) elapsed = 0:0:04:41 / Sat Jul 28 12:07:11 2018
GPGPU-Sim uArch: cycles simulated: 580769  inst.: 37988204 (ipc=68.7) sim_rate=134709 (inst/sec) elapsed = 0:0:04:42 / Sat Jul 28 12:07:12 2018
GPGPU-Sim uArch: cycles simulated: 581269  inst.: 37999556 (ipc=65.4) sim_rate=133801 (inst/sec) elapsed = 0:0:04:44 / Sat Jul 28 12:07:14 2018
GPGPU-Sim uArch: cycles simulated: 581769  inst.: 38010908 (ipc=62.6) sim_rate=133371 (inst/sec) elapsed = 0:0:04:45 / Sat Jul 28 12:07:15 2018
GPGPU-Sim uArch: cycles simulated: 582269  inst.: 38022203 (ipc=60.1) sim_rate=132944 (inst/sec) elapsed = 0:0:04:46 / Sat Jul 28 12:07:16 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,7,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 583269  inst.: 38044366 (ipc=55.9) sim_rate=132558 (inst/sec) elapsed = 0:0:04:47 / Sat Jul 28 12:07:17 2018
GPGPU-Sim uArch: cycles simulated: 583769  inst.: 38055691 (ipc=54.1) sim_rate=132137 (inst/sec) elapsed = 0:0:04:48 / Sat Jul 28 12:07:18 2018
GPGPU-Sim uArch: cycles simulated: 584269  inst.: 38067134 (ipc=52.6) sim_rate=131720 (inst/sec) elapsed = 0:0:04:49 / Sat Jul 28 12:07:19 2018
GPGPU-Sim uArch: cycles simulated: 584769  inst.: 38078148 (ipc=51.1) sim_rate=131303 (inst/sec) elapsed = 0:0:04:50 / Sat Jul 28 12:07:20 2018
GPGPU-Sim uArch: cycles simulated: 585769  inst.: 38100694 (ipc=48.6) sim_rate=130930 (inst/sec) elapsed = 0:0:04:51 / Sat Jul 28 12:07:21 2018
GPGPU-Sim uArch: cycles simulated: 586269  inst.: 38112028 (ipc=47.5) sim_rate=130520 (inst/sec) elapsed = 0:0:04:52 / Sat Jul 28 12:07:22 2018
GPGPU-Sim uArch: cycles simulated: 586769  inst.: 38123221 (ipc=46.5) sim_rate=130113 (inst/sec) elapsed = 0:0:04:53 / Sat Jul 28 12:07:23 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,11,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 587769  inst.: 38145557 (ipc=44.7) sim_rate=129746 (inst/sec) elapsed = 0:0:04:54 / Sat Jul 28 12:07:24 2018
GPGPU-Sim uArch: cycles simulated: 588269  inst.: 38156795 (ipc=43.9) sim_rate=129345 (inst/sec) elapsed = 0:0:04:55 / Sat Jul 28 12:07:25 2018
GPGPU-Sim uArch: cycles simulated: 588769  inst.: 38168066 (ipc=43.2) sim_rate=128946 (inst/sec) elapsed = 0:0:04:56 / Sat Jul 28 12:07:26 2018
GPGPU-Sim uArch: cycles simulated: 589769  inst.: 38190458 (ipc=41.9) sim_rate=128587 (inst/sec) elapsed = 0:0:04:57 / Sat Jul 28 12:07:27 2018
GPGPU-Sim uArch: cycles simulated: 590269  inst.: 38201774 (ipc=41.3) sim_rate=128193 (inst/sec) elapsed = 0:0:04:58 / Sat Jul 28 12:07:28 2018
GPGPU-Sim uArch: cycles simulated: 591269  inst.: 38224130 (ipc=40.2) sim_rate=127839 (inst/sec) elapsed = 0:0:04:59 / Sat Jul 28 12:07:29 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 591769  inst.: 38235466 (ipc=39.7) sim_rate=127451 (inst/sec) elapsed = 0:0:05:00 / Sat Jul 28 12:07:30 2018
GPGPU-Sim uArch: cycles simulated: 592269  inst.: 38246807 (ipc=39.2) sim_rate=127065 (inst/sec) elapsed = 0:0:05:01 / Sat Jul 28 12:07:31 2018
GPGPU-Sim uArch: cycles simulated: 592769  inst.: 38257961 (ipc=38.7) sim_rate=126681 (inst/sec) elapsed = 0:0:05:02 / Sat Jul 28 12:07:32 2018
GPGPU-Sim uArch: cycles simulated: 593769  inst.: 38280409 (ipc=37.9) sim_rate=126337 (inst/sec) elapsed = 0:0:05:03 / Sat Jul 28 12:07:33 2018
GPGPU-Sim uArch: cycles simulated: 594769  inst.: 38302959 (ipc=37.1) sim_rate=125996 (inst/sec) elapsed = 0:0:05:04 / Sat Jul 28 12:07:34 2018
GPGPU-Sim uArch: cycles simulated: 595269  inst.: 38314099 (ipc=36.8) sim_rate=125619 (inst/sec) elapsed = 0:0:05:05 / Sat Jul 28 12:07:35 2018
GPGPU-Sim uArch: cycles simulated: 595769  inst.: 38325281 (ipc=36.5) sim_rate=125246 (inst/sec) elapsed = 0:0:05:06 / Sat Jul 28 12:07:36 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,12,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 596269  inst.: 38336535 (ipc=36.1) sim_rate=124874 (inst/sec) elapsed = 0:0:05:07 / Sat Jul 28 12:07:37 2018
GPGPU-Sim uArch: cycles simulated: 596769  inst.: 38347737 (ipc=35.8) sim_rate=124102 (inst/sec) elapsed = 0:0:05:09 / Sat Jul 28 12:07:39 2018
GPGPU-Sim uArch: cycles simulated: 597269  inst.: 38359065 (ipc=35.5) sim_rate=123738 (inst/sec) elapsed = 0:0:05:10 / Sat Jul 28 12:07:40 2018
GPGPU-Sim uArch: cycles simulated: 597769  inst.: 38370337 (ipc=35.3) sim_rate=123377 (inst/sec) elapsed = 0:0:05:11 / Sat Jul 28 12:07:41 2018
GPGPU-Sim uArch: cycles simulated: 598269  inst.: 38381529 (ipc=35.0) sim_rate=123017 (inst/sec) elapsed = 0:0:05:12 / Sat Jul 28 12:07:42 2018
GPGPU-Sim uArch: cycles simulated: 598769  inst.: 38392698 (ipc=34.7) sim_rate=122660 (inst/sec) elapsed = 0:0:05:13 / Sat Jul 28 12:07:43 2018
GPGPU-Sim uArch: cycles simulated: 599269  inst.: 38404038 (ipc=34.5) sim_rate=122305 (inst/sec) elapsed = 0:0:05:14 / Sat Jul 28 12:07:44 2018
GPGPU-Sim uArch: cycles simulated: 599769  inst.: 38415330 (ipc=34.3) sim_rate=121953 (inst/sec) elapsed = 0:0:05:15 / Sat Jul 28 12:07:45 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 600769  inst.: 38437722 (ipc=33.8) sim_rate=121638 (inst/sec) elapsed = 0:0:05:16 / Sat Jul 28 12:07:46 2018
GPGPU-Sim uArch: cycles simulated: 601769  inst.: 38460093 (ipc=33.4) sim_rate=121325 (inst/sec) elapsed = 0:0:05:17 / Sat Jul 28 12:07:47 2018
GPGPU-Sim uArch: cycles simulated: 602269  inst.: 38471382 (ipc=33.2) sim_rate=120979 (inst/sec) elapsed = 0:0:05:18 / Sat Jul 28 12:07:48 2018
GPGPU-Sim uArch: cycles simulated: 603269  inst.: 38493649 (ipc=32.8) sim_rate=120669 (inst/sec) elapsed = 0:0:05:19 / Sat Jul 28 12:07:49 2018
GPGPU-Sim uArch: cycles simulated: 604269  inst.: 38516066 (ipc=32.5) sim_rate=120362 (inst/sec) elapsed = 0:0:05:20 / Sat Jul 28 12:07:50 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,10,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 605269  inst.: 38538447 (ipc=32.2) sim_rate=120057 (inst/sec) elapsed = 0:0:05:21 / Sat Jul 28 12:07:51 2018
GPGPU-Sim uArch: cycles simulated: 606269  inst.: 38561391 (ipc=31.9) sim_rate=119755 (inst/sec) elapsed = 0:0:05:22 / Sat Jul 28 12:07:52 2018
GPGPU-Sim uArch: cycles simulated: 606769  inst.: 38573009 (ipc=31.7) sim_rate=119421 (inst/sec) elapsed = 0:0:05:23 / Sat Jul 28 12:07:53 2018
GPGPU-Sim uArch: cycles simulated: 607769  inst.: 38595635 (ipc=31.5) sim_rate=119122 (inst/sec) elapsed = 0:0:05:24 / Sat Jul 28 12:07:54 2018
GPGPU-Sim uArch: cycles simulated: 608269  inst.: 38607072 (ipc=31.3) sim_rate=118790 (inst/sec) elapsed = 0:0:05:25 / Sat Jul 28 12:07:55 2018
GPGPU-Sim uArch: cycles simulated: 608769  inst.: 38618403 (ipc=31.2) sim_rate=118461 (inst/sec) elapsed = 0:0:05:26 / Sat Jul 28 12:07:56 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,13,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 609769  inst.: 38641319 (ipc=31.0) sim_rate=118169 (inst/sec) elapsed = 0:0:05:27 / Sat Jul 28 12:07:57 2018
GPGPU-Sim uArch: cycles simulated: 610269  inst.: 38652907 (ipc=30.9) sim_rate=117844 (inst/sec) elapsed = 0:0:05:28 / Sat Jul 28 12:07:58 2018
GPGPU-Sim uArch: cycles simulated: 611269  inst.: 38675542 (ipc=30.6) sim_rate=117554 (inst/sec) elapsed = 0:0:05:29 / Sat Jul 28 12:07:59 2018
GPGPU-Sim uArch: cycles simulated: 612269  inst.: 38698193 (ipc=30.4) sim_rate=117267 (inst/sec) elapsed = 0:0:05:30 / Sat Jul 28 12:08:00 2018
GPGPU-Sim uArch: cycles simulated: 613269  inst.: 38720823 (ipc=30.2) sim_rate=116981 (inst/sec) elapsed = 0:0:05:31 / Sat Jul 28 12:08:01 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,14,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 614269  inst.: 38744164 (ipc=30.1) sim_rate=116699 (inst/sec) elapsed = 0:0:05:32 / Sat Jul 28 12:08:02 2018
GPGPU-Sim uArch: cycles simulated: 615269  inst.: 38766612 (ipc=29.9) sim_rate=116416 (inst/sec) elapsed = 0:0:05:33 / Sat Jul 28 12:08:03 2018
GPGPU-Sim uArch: cycles simulated: 616269  inst.: 38789276 (ipc=29.7) sim_rate=116135 (inst/sec) elapsed = 0:0:05:34 / Sat Jul 28 12:08:04 2018
GPGPU-Sim uArch: cycles simulated: 617269  inst.: 38811731 (ipc=29.5) sim_rate=115855 (inst/sec) elapsed = 0:0:05:35 / Sat Jul 28 12:08:05 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,7,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 618269  inst.: 38834344 (ipc=29.4) sim_rate=115578 (inst/sec) elapsed = 0:0:05:36 / Sat Jul 28 12:08:06 2018
GPGPU-Sim uArch: cycles simulated: 619269  inst.: 38857553 (ipc=29.2) sim_rate=115304 (inst/sec) elapsed = 0:0:05:37 / Sat Jul 28 12:08:07 2018
GPGPU-Sim uArch: cycles simulated: 619769  inst.: 38868938 (ipc=29.2) sim_rate=114996 (inst/sec) elapsed = 0:0:05:38 / Sat Jul 28 12:08:08 2018
GPGPU-Sim uArch: cycles simulated: 620269  inst.: 38880240 (ipc=29.1) sim_rate=114690 (inst/sec) elapsed = 0:0:05:39 / Sat Jul 28 12:08:09 2018
GPGPU-Sim uArch: cycles simulated: 620769  inst.: 38891433 (ipc=29.0) sim_rate=114386 (inst/sec) elapsed = 0:0:05:40 / Sat Jul 28 12:08:10 2018
GPGPU-Sim uArch: cycles simulated: 621269  inst.: 38902670 (ipc=29.0) sim_rate=113418 (inst/sec) elapsed = 0:0:05:43 / Sat Jul 28 12:08:13 2018
GPGPU-Sim uArch: cycles simulated: 621769  inst.: 38913982 (ipc=28.9) sim_rate=113122 (inst/sec) elapsed = 0:0:05:44 / Sat Jul 28 12:08:14 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,14,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 622769  inst.: 38936575 (ipc=28.8) sim_rate=112859 (inst/sec) elapsed = 0:0:05:45 / Sat Jul 28 12:08:15 2018
GPGPU-Sim uArch: cycles simulated: 623269  inst.: 38947702 (ipc=28.7) sim_rate=112565 (inst/sec) elapsed = 0:0:05:46 / Sat Jul 28 12:08:16 2018
GPGPU-Sim uArch: cycles simulated: 624269  inst.: 38970210 (ipc=28.6) sim_rate=112306 (inst/sec) elapsed = 0:0:05:47 / Sat Jul 28 12:08:17 2018
GPGPU-Sim uArch: cycles simulated: 624769  inst.: 38981498 (ipc=28.5) sim_rate=112015 (inst/sec) elapsed = 0:0:05:48 / Sat Jul 28 12:08:18 2018
GPGPU-Sim uArch: cycles simulated: 625269  inst.: 38992903 (ipc=28.5) sim_rate=111727 (inst/sec) elapsed = 0:0:05:49 / Sat Jul 28 12:08:19 2018
GPGPU-Sim uArch: cycles simulated: 625769  inst.: 39004624 (ipc=28.4) sim_rate=111441 (inst/sec) elapsed = 0:0:05:50 / Sat Jul 28 12:08:20 2018
GPGPU-Sim uArch: cycles simulated: 626269  inst.: 39016029 (ipc=28.4) sim_rate=111156 (inst/sec) elapsed = 0:0:05:51 / Sat Jul 28 12:08:21 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,13,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 627269  inst.: 39038525 (ipc=28.2) sim_rate=110904 (inst/sec) elapsed = 0:0:05:52 / Sat Jul 28 12:08:22 2018
GPGPU-Sim uArch: cycles simulated: 627769  inst.: 39049758 (ipc=28.2) sim_rate=110622 (inst/sec) elapsed = 0:0:05:53 / Sat Jul 28 12:08:23 2018
GPGPU-Sim uArch: cycles simulated: 628269  inst.: 39060980 (ipc=28.1) sim_rate=110341 (inst/sec) elapsed = 0:0:05:54 / Sat Jul 28 12:08:24 2018
GPGPU-Sim uArch: cycles simulated: 629269  inst.: 39083493 (ipc=28.0) sim_rate=110094 (inst/sec) elapsed = 0:0:05:55 / Sat Jul 28 12:08:25 2018
GPGPU-Sim uArch: cycles simulated: 630269  inst.: 39105967 (ipc=27.9) sim_rate=109848 (inst/sec) elapsed = 0:0:05:56 / Sat Jul 28 12:08:26 2018
GPGPU-Sim uArch: cycles simulated: 630769  inst.: 39117270 (ipc=27.9) sim_rate=109572 (inst/sec) elapsed = 0:0:05:57 / Sat Jul 28 12:08:27 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,13,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 631769  inst.: 39139855 (ipc=27.8) sim_rate=109329 (inst/sec) elapsed = 0:0:05:58 / Sat Jul 28 12:08:28 2018
GPGPU-Sim uArch: cycles simulated: 632769  inst.: 39162469 (ipc=27.7) sim_rate=109087 (inst/sec) elapsed = 0:0:05:59 / Sat Jul 28 12:08:29 2018
GPGPU-Sim uArch: cycles simulated: 633269  inst.: 39173788 (ipc=27.7) sim_rate=108816 (inst/sec) elapsed = 0:0:06:00 / Sat Jul 28 12:08:30 2018
GPGPU-Sim uArch: cycles simulated: 634269  inst.: 39196596 (ipc=27.6) sim_rate=108577 (inst/sec) elapsed = 0:0:06:01 / Sat Jul 28 12:08:31 2018
GPGPU-Sim uArch: cycles simulated: 634769  inst.: 39207933 (ipc=27.5) sim_rate=108309 (inst/sec) elapsed = 0:0:06:02 / Sat Jul 28 12:08:32 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(0,3,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 635769  inst.: 39230552 (ipc=27.5) sim_rate=108073 (inst/sec) elapsed = 0:0:06:03 / Sat Jul 28 12:08:33 2018
GPGPU-Sim uArch: cycles simulated: 636269  inst.: 39241878 (ipc=27.4) sim_rate=107807 (inst/sec) elapsed = 0:0:06:04 / Sat Jul 28 12:08:34 2018
GPGPU-Sim uArch: cycles simulated: 637269  inst.: 39264396 (ipc=27.3) sim_rate=107573 (inst/sec) elapsed = 0:0:06:05 / Sat Jul 28 12:08:35 2018
GPGPU-Sim uArch: cycles simulated: 638269  inst.: 39287209 (ipc=27.3) sim_rate=107342 (inst/sec) elapsed = 0:0:06:06 / Sat Jul 28 12:08:36 2018
GPGPU-Sim uArch: cycles simulated: 639269  inst.: 39309602 (ipc=27.2) sim_rate=107110 (inst/sec) elapsed = 0:0:06:07 / Sat Jul 28 12:08:37 2018
GPGPU-Sim uArch: cycles simulated: 639769  inst.: 39320931 (ipc=27.2) sim_rate=106850 (inst/sec) elapsed = 0:0:06:08 / Sat Jul 28 12:08:38 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,8,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 640769  inst.: 39343552 (ipc=27.1) sim_rate=106622 (inst/sec) elapsed = 0:0:06:09 / Sat Jul 28 12:08:39 2018
GPGPU-Sim uArch: cycles simulated: 641269  inst.: 39354765 (ipc=27.1) sim_rate=106364 (inst/sec) elapsed = 0:0:06:10 / Sat Jul 28 12:08:40 2018
GPGPU-Sim uArch: cycles simulated: 642269  inst.: 39377730 (ipc=27.0) sim_rate=106139 (inst/sec) elapsed = 0:0:06:11 / Sat Jul 28 12:08:41 2018
GPGPU-Sim uArch: cycles simulated: 642769  inst.: 39389184 (ipc=27.0) sim_rate=105884 (inst/sec) elapsed = 0:0:06:12 / Sat Jul 28 12:08:42 2018
GPGPU-Sim uArch: cycles simulated: 643769  inst.: 39411880 (ipc=26.9) sim_rate=105661 (inst/sec) elapsed = 0:0:06:13 / Sat Jul 28 12:08:43 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,14,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 644769  inst.: 39434485 (ipc=26.9) sim_rate=105439 (inst/sec) elapsed = 0:0:06:14 / Sat Jul 28 12:08:44 2018
GPGPU-Sim uArch: cycles simulated: 645769  inst.: 39456996 (ipc=26.8) sim_rate=105218 (inst/sec) elapsed = 0:0:06:15 / Sat Jul 28 12:08:45 2018
GPGPU-Sim uArch: cycles simulated: 646269  inst.: 39468233 (ipc=26.8) sim_rate=104968 (inst/sec) elapsed = 0:0:06:16 / Sat Jul 28 12:08:46 2018
GPGPU-Sim uArch: cycles simulated: 647269  inst.: 39491155 (ipc=26.7) sim_rate=104751 (inst/sec) elapsed = 0:0:06:17 / Sat Jul 28 12:08:47 2018
GPGPU-Sim uArch: cycles simulated: 648269  inst.: 39513884 (ipc=26.7) sim_rate=104534 (inst/sec) elapsed = 0:0:06:18 / Sat Jul 28 12:08:48 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,6,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 649269  inst.: 39536822 (ipc=26.6) sim_rate=104318 (inst/sec) elapsed = 0:0:06:19 / Sat Jul 28 12:08:49 2018
GPGPU-Sim uArch: cycles simulated: 650769  inst.: 39571122 (ipc=26.5) sim_rate=104134 (inst/sec) elapsed = 0:0:06:20 / Sat Jul 28 12:08:50 2018
GPGPU-Sim uArch: cycles simulated: 651769  inst.: 39593705 (ipc=26.5) sim_rate=103920 (inst/sec) elapsed = 0:0:06:21 / Sat Jul 28 12:08:51 2018
GPGPU-Sim uArch: cycles simulated: 652769  inst.: 39615530 (ipc=26.4) sim_rate=103705 (inst/sec) elapsed = 0:0:06:22 / Sat Jul 28 12:08:52 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,9,0) tid=(0,29,0)
GPGPU-Sim uArch: cycles simulated: 653769  inst.: 39637551 (ipc=26.4) sim_rate=103492 (inst/sec) elapsed = 0:0:06:23 / Sat Jul 28 12:08:53 2018
GPGPU-Sim uArch: cycles simulated: 654769  inst.: 39659111 (ipc=26.3) sim_rate=103278 (inst/sec) elapsed = 0:0:06:24 / Sat Jul 28 12:08:54 2018
GPGPU-Sim uArch: cycles simulated: 655769  inst.: 39681227 (ipc=26.3) sim_rate=103068 (inst/sec) elapsed = 0:0:06:25 / Sat Jul 28 12:08:55 2018
GPGPU-Sim uArch: cycles simulated: 657269  inst.: 39712520 (ipc=26.2) sim_rate=102882 (inst/sec) elapsed = 0:0:06:26 / Sat Jul 28 12:08:56 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,0,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 658269  inst.: 39733309 (ipc=26.1) sim_rate=102670 (inst/sec) elapsed = 0:0:06:27 / Sat Jul 28 12:08:57 2018
GPGPU-Sim uArch: cycles simulated: 659269  inst.: 39754635 (ipc=26.0) sim_rate=102460 (inst/sec) elapsed = 0:0:06:28 / Sat Jul 28 12:08:58 2018
GPGPU-Sim uArch: cycles simulated: 660269  inst.: 39775616 (ipc=26.0) sim_rate=102250 (inst/sec) elapsed = 0:0:06:29 / Sat Jul 28 12:08:59 2018
GPGPU-Sim uArch: cycles simulated: 661769  inst.: 39803616 (ipc=25.9) sim_rate=102060 (inst/sec) elapsed = 0:0:06:30 / Sat Jul 28 12:09:00 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,10,0) tid=(0,29,0)
GPGPU-Sim uArch: cycles simulated: 663269  inst.: 39830776 (ipc=25.7) sim_rate=101868 (inst/sec) elapsed = 0:0:06:31 / Sat Jul 28 12:09:01 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (90379,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(90380,574269)
GPGPU-Sim uArch: cycles simulated: 664769  inst.: 39863489 (ipc=25.7) sim_rate=101692 (inst/sec) elapsed = 0:0:06:32 / Sat Jul 28 12:09:02 2018
GPGPU-Sim uArch: cycles simulated: 666269  inst.: 39902831 (ipc=25.7) sim_rate=101533 (inst/sec) elapsed = 0:0:06:33 / Sat Jul 28 12:09:03 2018
GPGPU-Sim uArch: cycles simulated: 667769  inst.: 39927766 (ipc=25.5) sim_rate=101339 (inst/sec) elapsed = 0:0:06:34 / Sat Jul 28 12:09:04 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,12,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 668769  inst.: 39941534 (ipc=25.4) sim_rate=101117 (inst/sec) elapsed = 0:0:06:35 / Sat Jul 28 12:09:05 2018
GPGPU-Sim uArch: cycles simulated: 670269  inst.: 39961446 (ipc=25.2) sim_rate=100912 (inst/sec) elapsed = 0:0:06:36 / Sat Jul 28 12:09:06 2018
GPGPU-Sim uArch: cycles simulated: 672269  inst.: 39985279 (ipc=24.9) sim_rate=100718 (inst/sec) elapsed = 0:0:06:37 / Sat Jul 28 12:09:07 2018
GPGPU-Sim uArch: cycles simulated: 673269  inst.: 39997408 (ipc=24.8) sim_rate=100496 (inst/sec) elapsed = 0:0:06:38 / Sat Jul 28 12:09:08 2018
GPGPU-Sim uArch: cycles simulated: 674769  inst.: 40014340 (ipc=24.6) sim_rate=100286 (inst/sec) elapsed = 0:0:06:39 / Sat Jul 28 12:09:09 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,12,0) tid=(0,29,0)
GPGPU-Sim uArch: cycles simulated: 676269  inst.: 40029111 (ipc=24.4) sim_rate=100072 (inst/sec) elapsed = 0:0:06:40 / Sat Jul 28 12:09:10 2018
GPGPU-Sim uArch: cycles simulated: 678269  inst.: 40048517 (ipc=24.1) sim_rate=99871 (inst/sec) elapsed = 0:0:06:41 / Sat Jul 28 12:09:11 2018
GPGPU-Sim uArch: cycles simulated: 679769  inst.: 40059479 (ipc=23.9) sim_rate=99650 (inst/sec) elapsed = 0:0:06:42 / Sat Jul 28 12:09:12 2018
GPGPU-Sim uArch: cycles simulated: 681769  inst.: 40074369 (ipc=23.6) sim_rate=99440 (inst/sec) elapsed = 0:0:06:43 / Sat Jul 28 12:09:13 2018
GPGPU-Sim uArch: cycles simulated: 684269  inst.: 40086171 (ipc=23.1) sim_rate=99223 (inst/sec) elapsed = 0:0:06:44 / Sat Jul 28 12:09:14 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (110066,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(110067,574269)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110927,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(110928,574269)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (111006,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(111007,574269)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (111010,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(111011,574269)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,18,0) tid=(10,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (111235,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(111236,574269)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111239,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(111240,574269)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (111251,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(111252,574269)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (111257,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(111258,574269)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111326,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(111327,574269)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111414,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111456,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111488,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 685769  inst.: 40223149 (ipc=24.1) sim_rate=99316 (inst/sec) elapsed = 0:0:06:45 / Sat Jul 28 12:09:15 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,22,0) tid=(16,16,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111631,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (111716,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 686769  inst.: 40293321 (ipc=24.5) sim_rate=99244 (inst/sec) elapsed = 0:0:06:46 / Sat Jul 28 12:09:16 2018
GPGPU-Sim uArch: cycles simulated: 688269  inst.: 40318540 (ipc=24.4) sim_rate=99062 (inst/sec) elapsed = 0:0:06:47 / Sat Jul 28 12:09:17 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,19,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 689769  inst.: 40341788 (ipc=24.2) sim_rate=98876 (inst/sec) elapsed = 0:0:06:48 / Sat Jul 28 12:09:18 2018
GPGPU-Sim uArch: cycles simulated: 691269  inst.: 40364991 (ipc=24.1) sim_rate=98691 (inst/sec) elapsed = 0:0:06:49 / Sat Jul 28 12:09:19 2018
GPGPU-Sim uArch: cycles simulated: 692769  inst.: 40388258 (ipc=24.0) sim_rate=98507 (inst/sec) elapsed = 0:0:06:50 / Sat Jul 28 12:09:20 2018
GPGPU-Sim uArch: cycles simulated: 694269  inst.: 40411468 (ipc=23.9) sim_rate=98324 (inst/sec) elapsed = 0:0:06:51 / Sat Jul 28 12:09:21 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,23,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 695769  inst.: 40434777 (ipc=23.8) sim_rate=98142 (inst/sec) elapsed = 0:0:06:52 / Sat Jul 28 12:09:22 2018
GPGPU-Sim uArch: cycles simulated: 696269  inst.: 40442421 (ipc=23.8) sim_rate=97923 (inst/sec) elapsed = 0:0:06:53 / Sat Jul 28 12:09:23 2018
GPGPU-Sim uArch: cycles simulated: 697769  inst.: 40465666 (ipc=23.7) sim_rate=97743 (inst/sec) elapsed = 0:0:06:54 / Sat Jul 28 12:09:24 2018
GPGPU-Sim uArch: cycles simulated: 698269  inst.: 40473397 (ipc=23.6) sim_rate=97526 (inst/sec) elapsed = 0:0:06:55 / Sat Jul 28 12:09:25 2018
GPGPU-Sim uArch: cycles simulated: 699769  inst.: 40496667 (ipc=23.5) sim_rate=97347 (inst/sec) elapsed = 0:0:06:56 / Sat Jul 28 12:09:26 2018
GPGPU-Sim uArch: cycles simulated: 700769  inst.: 40512141 (ipc=23.5) sim_rate=97151 (inst/sec) elapsed = 0:0:06:57 / Sat Jul 28 12:09:27 2018
GPGPU-Sim uArch: cycles simulated: 701769  inst.: 40527647 (ipc=23.4) sim_rate=96956 (inst/sec) elapsed = 0:0:06:58 / Sat Jul 28 12:09:28 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,17,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 702769  inst.: 40543109 (ipc=23.4) sim_rate=96761 (inst/sec) elapsed = 0:0:06:59 / Sat Jul 28 12:09:29 2018
GPGPU-Sim uArch: cycles simulated: 703769  inst.: 40558582 (ipc=23.3) sim_rate=96568 (inst/sec) elapsed = 0:0:07:00 / Sat Jul 28 12:09:30 2018
GPGPU-Sim uArch: cycles simulated: 704269  inst.: 40566278 (ipc=23.3) sim_rate=96356 (inst/sec) elapsed = 0:0:07:01 / Sat Jul 28 12:09:31 2018
GPGPU-Sim uArch: cycles simulated: 704769  inst.: 40574104 (ipc=23.2) sim_rate=96147 (inst/sec) elapsed = 0:0:07:02 / Sat Jul 28 12:09:32 2018
GPGPU-Sim uArch: cycles simulated: 706269  inst.: 40597326 (ipc=23.1) sim_rate=95974 (inst/sec) elapsed = 0:0:07:03 / Sat Jul 28 12:09:33 2018
GPGPU-Sim uArch: cycles simulated: 707769  inst.: 40620517 (ipc=23.1) sim_rate=95803 (inst/sec) elapsed = 0:0:07:04 / Sat Jul 28 12:09:34 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,23,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 709269  inst.: 40643750 (ipc=23.0) sim_rate=95632 (inst/sec) elapsed = 0:0:07:05 / Sat Jul 28 12:09:35 2018
GPGPU-Sim uArch: cycles simulated: 710769  inst.: 40667001 (ipc=22.9) sim_rate=95462 (inst/sec) elapsed = 0:0:07:06 / Sat Jul 28 12:09:36 2018
GPGPU-Sim uArch: cycles simulated: 712769  inst.: 40697953 (ipc=22.8) sim_rate=95311 (inst/sec) elapsed = 0:0:07:07 / Sat Jul 28 12:09:37 2018
GPGPU-Sim uArch: cycles simulated: 714269  inst.: 40721112 (ipc=22.7) sim_rate=95142 (inst/sec) elapsed = 0:0:07:08 / Sat Jul 28 12:09:38 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,22,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 716269  inst.: 40752120 (ipc=22.6) sim_rate=94993 (inst/sec) elapsed = 0:0:07:09 / Sat Jul 28 12:09:39 2018
GPGPU-Sim uArch: cycles simulated: 717769  inst.: 40775769 (ipc=22.5) sim_rate=94827 (inst/sec) elapsed = 0:0:07:10 / Sat Jul 28 12:09:40 2018
GPGPU-Sim uArch: cycles simulated: 719269  inst.: 40799291 (ipc=22.5) sim_rate=94661 (inst/sec) elapsed = 0:0:07:11 / Sat Jul 28 12:09:41 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,24,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 721269  inst.: 40830694 (ipc=22.4) sim_rate=94515 (inst/sec) elapsed = 0:0:07:12 / Sat Jul 28 12:09:42 2018
GPGPU-Sim uArch: cycles simulated: 722769  inst.: 40854000 (ipc=22.3) sim_rate=94351 (inst/sec) elapsed = 0:0:07:13 / Sat Jul 28 12:09:43 2018
GPGPU-Sim uArch: cycles simulated: 724269  inst.: 40877312 (ipc=22.2) sim_rate=94187 (inst/sec) elapsed = 0:0:07:14 / Sat Jul 28 12:09:44 2018
GPGPU-Sim uArch: cycles simulated: 726269  inst.: 40908667 (ipc=22.2) sim_rate=94042 (inst/sec) elapsed = 0:0:07:15 / Sat Jul 28 12:09:45 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,16,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 727769  inst.: 40931923 (ipc=22.1) sim_rate=93880 (inst/sec) elapsed = 0:0:07:16 / Sat Jul 28 12:09:46 2018
GPGPU-Sim uArch: cycles simulated: 729769  inst.: 40963042 (ipc=22.0) sim_rate=93736 (inst/sec) elapsed = 0:0:07:17 / Sat Jul 28 12:09:47 2018
GPGPU-Sim uArch: cycles simulated: 731269  inst.: 40986463 (ipc=21.9) sim_rate=93576 (inst/sec) elapsed = 0:0:07:18 / Sat Jul 28 12:09:48 2018
GPGPU-Sim uArch: cycles simulated: 733269  inst.: 41017332 (ipc=21.9) sim_rate=93433 (inst/sec) elapsed = 0:0:07:19 / Sat Jul 28 12:09:49 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,23,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 734769  inst.: 41040584 (ipc=21.8) sim_rate=93274 (inst/sec) elapsed = 0:0:07:20 / Sat Jul 28 12:09:50 2018
GPGPU-Sim uArch: cycles simulated: 736769  inst.: 41071974 (ipc=21.7) sim_rate=93133 (inst/sec) elapsed = 0:0:07:21 / Sat Jul 28 12:09:51 2018
GPGPU-Sim uArch: cycles simulated: 738269  inst.: 41095603 (ipc=21.7) sim_rate=92976 (inst/sec) elapsed = 0:0:07:22 / Sat Jul 28 12:09:52 2018
GPGPU-Sim uArch: cycles simulated: 739769  inst.: 41119009 (ipc=21.6) sim_rate=92819 (inst/sec) elapsed = 0:0:07:23 / Sat Jul 28 12:09:53 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,22,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 741769  inst.: 41149904 (ipc=21.5) sim_rate=92679 (inst/sec) elapsed = 0:0:07:24 / Sat Jul 28 12:09:54 2018
GPGPU-Sim uArch: cycles simulated: 743269  inst.: 41172562 (ipc=21.5) sim_rate=92522 (inst/sec) elapsed = 0:0:07:25 / Sat Jul 28 12:09:55 2018
GPGPU-Sim uArch: cycles simulated: 745269  inst.: 41202218 (ipc=21.4) sim_rate=92381 (inst/sec) elapsed = 0:0:07:26 / Sat Jul 28 12:09:56 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,17,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 747269  inst.: 41231015 (ipc=21.3) sim_rate=92239 (inst/sec) elapsed = 0:0:07:27 / Sat Jul 28 12:09:57 2018
GPGPU-Sim uArch: cycles simulated: 748769  inst.: 41252387 (ipc=21.3) sim_rate=92081 (inst/sec) elapsed = 0:0:07:28 / Sat Jul 28 12:09:58 2018
GPGPU-Sim uArch: cycles simulated: 750269  inst.: 41273555 (ipc=21.2) sim_rate=91923 (inst/sec) elapsed = 0:0:07:29 / Sat Jul 28 12:09:59 2018
GPGPU-Sim uArch: cycles simulated: 751769  inst.: 41294653 (ipc=21.1) sim_rate=91765 (inst/sec) elapsed = 0:0:07:30 / Sat Jul 28 12:10:00 2018
GPGPU-Sim uArch: cycles simulated: 753269  inst.: 41315847 (ipc=21.1) sim_rate=91609 (inst/sec) elapsed = 0:0:07:31 / Sat Jul 28 12:10:01 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(0,18,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 754269  inst.: 41329873 (ipc=21.0) sim_rate=91437 (inst/sec) elapsed = 0:0:07:32 / Sat Jul 28 12:10:02 2018
GPGPU-Sim uArch: cycles simulated: 755269  inst.: 41343727 (ipc=21.0) sim_rate=91266 (inst/sec) elapsed = 0:0:07:33 / Sat Jul 28 12:10:03 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (181573,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 756769  inst.: 41364566 (ipc=20.9) sim_rate=91111 (inst/sec) elapsed = 0:0:07:34 / Sat Jul 28 12:10:04 2018
GPGPU-Sim uArch: cycles simulated: 758769  inst.: 41392616 (ipc=20.9) sim_rate=90972 (inst/sec) elapsed = 0:0:07:35 / Sat Jul 28 12:10:05 2018
GPGPU-Sim uArch: cycles simulated: 760769  inst.: 41420308 (ipc=20.8) sim_rate=90834 (inst/sec) elapsed = 0:0:07:36 / Sat Jul 28 12:10:06 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,23,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 762769  inst.: 41447235 (ipc=20.7) sim_rate=90694 (inst/sec) elapsed = 0:0:07:37 / Sat Jul 28 12:10:07 2018
GPGPU-Sim uArch: cycles simulated: 764269  inst.: 41466959 (ipc=20.7) sim_rate=90539 (inst/sec) elapsed = 0:0:07:38 / Sat Jul 28 12:10:08 2018
GPGPU-Sim uArch: cycles simulated: 766269  inst.: 41492791 (ipc=20.6) sim_rate=90398 (inst/sec) elapsed = 0:0:07:39 / Sat Jul 28 12:10:09 2018
GPGPU-Sim uArch: cycles simulated: 768269  inst.: 41517707 (ipc=20.5) sim_rate=90255 (inst/sec) elapsed = 0:0:07:40 / Sat Jul 28 12:10:10 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,17,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 770769  inst.: 41548391 (ipc=20.4) sim_rate=90126 (inst/sec) elapsed = 0:0:07:41 / Sat Jul 28 12:10:11 2018
GPGPU-Sim uArch: cycles simulated: 773269  inst.: 41575854 (ipc=20.3) sim_rate=89991 (inst/sec) elapsed = 0:0:07:42 / Sat Jul 28 12:10:12 2018
GPGPU-Sim uArch: cycles simulated: 775769  inst.: 41601114 (ipc=20.1) sim_rate=89851 (inst/sec) elapsed = 0:0:07:43 / Sat Jul 28 12:10:13 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (202744,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 778769  inst.: 41625967 (ipc=20.0) sim_rate=89711 (inst/sec) elapsed = 0:0:07:44 / Sat Jul 28 12:10:14 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,18,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 782769  inst.: 41650702 (ipc=19.7) sim_rate=89571 (inst/sec) elapsed = 0:0:07:45 / Sat Jul 28 12:10:15 2018
GPGPU-Sim uArch: cycles simulated: 786769  inst.: 41671535 (ipc=19.4) sim_rate=89423 (inst/sec) elapsed = 0:0:07:46 / Sat Jul 28 12:10:16 2018
GPGPU-Sim uArch: cycles simulated: 791769  inst.: 41689833 (ipc=19.1) sim_rate=89271 (inst/sec) elapsed = 0:0:07:47 / Sat Jul 28 12:10:17 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (220791,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (221354,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (221486,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (221511,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (221611,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (221613,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (221889,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (221917,574269), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 221918
gpu_sim_insn = 4156000
gpu_ipc =      18.7276
gpu_tot_sim_cycle = 796187
gpu_tot_sim_insn = 41697549
gpu_tot_ipc =      52.3716
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22716
gpu_stall_icnt2sh    = 137023
gpu_total_sim_rate=89288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744195
	L1I_total_cache_misses = 2393
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 135822, Miss = 51783, Miss_rate = 0.381, Pending_hits = 3531, Reservation_fails = 103506
	L1D_cache_core[1]: Access = 137695, Miss = 52700, Miss_rate = 0.383, Pending_hits = 3557, Reservation_fails = 95142
	L1D_cache_core[2]: Access = 88518, Miss = 36293, Miss_rate = 0.410, Pending_hits = 3523, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 145164, Miss = 56923, Miss_rate = 0.392, Pending_hits = 4683, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 98473, Miss = 41179, Miss_rate = 0.418, Pending_hits = 4205, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 145644, Miss = 57220, Miss_rate = 0.393, Pending_hits = 4392, Reservation_fails = 127792
	L1D_cache_core[6]: Access = 144866, Miss = 56577, Miss_rate = 0.391, Pending_hits = 4726, Reservation_fails = 126675
	L1D_cache_core[7]: Access = 145199, Miss = 57486, Miss_rate = 0.396, Pending_hits = 4475, Reservation_fails = 134051
	L1D_cache_core[8]: Access = 144528, Miss = 56707, Miss_rate = 0.392, Pending_hits = 4532, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 144960, Miss = 56780, Miss_rate = 0.392, Pending_hits = 4492, Reservation_fails = 123393
	L1D_cache_core[10]: Access = 98108, Miss = 40816, Miss_rate = 0.416, Pending_hits = 4527, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 146456, Miss = 57636, Miss_rate = 0.394, Pending_hits = 4293, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 100853, Miss = 42498, Miss_rate = 0.421, Pending_hits = 4237, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 144662, Miss = 56117, Miss_rate = 0.388, Pending_hits = 4527, Reservation_fails = 96727
	L1D_cache_core[14]: Access = 86756, Miss = 34346, Miss_rate = 0.396, Pending_hits = 3527, Reservation_fails = 74197
	L1D_total_cache_accesses = 1907704
	L1D_total_cache_misses = 755061
	L1D_total_cache_miss_rate = 0.3958
	L1D_total_cache_pending_hits = 63227
	L1D_total_cache_reservation_fails = 1585227
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75442
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1071360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 386437
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74994
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1198790
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2741802
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2393
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16614, 16600, 16328, 16328, 16328, 16328, 11781, 11781, 11453, 11453, 11432, 11432, 11432, 11432, 11432, 11432, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 
gpgpu_n_tot_thrd_icount = 159707136
gpgpu_n_tot_w_icount = 4990848
gpgpu_n_stall_shd_mem = 2033578
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64876
gpgpu_n_mem_write_global = 715639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5483908
gpgpu_n_store_insn = 2629226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2209010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2033578
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2765131	W0_Idle:1007600	W0_Scoreboard:4181509	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1169676
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 519008 {8:64876,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37393336 {40:572222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8823136 {136:64876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725112 {8:715639,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 206 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 796186 
mrq_lat_table:28054 	2165 	886 	1353 	3330 	1541 	693 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	730705 	49426 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	127234 	62090 	118652 	464843 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29406 	27206 	8039 	240 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	420294 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1532 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  2.758170  2.769737  2.852349  2.741935  3.333333  3.555556  2.765152  2.786260  2.129252  2.193104  2.418478  2.343750  2.409357  2.389535  2.547771  2.551282 
dram[1]:  2.794702  2.722581  2.635803  2.696203  3.087301  3.301724  2.751880  2.815385  2.080000  2.086093  2.359788  2.373684  2.259669  2.420118  2.537975  2.551282 
dram[2]:  2.844594  2.745098  2.715190  2.924138  3.104000  3.344828  2.793893  2.896825  2.112583  2.178082  2.474860  2.222772  2.342857  2.377907  2.627451  2.570513 
dram[3]:  2.488235  2.675159  2.575758  2.784314  3.264957  3.550459  2.723881  2.759398  2.118421  2.274648  2.598837  2.428571  2.389535  2.364162  2.547771  2.421687 
dram[4]:  2.805369  2.812081  2.581818  2.748387  3.613208  3.464286  2.778626  2.763359  2.051282  2.213793  2.451087  2.286458  2.310735  2.434524  2.487654  2.451220 
dram[5]:  2.658228  2.716129  2.702532  2.859060  3.347826  3.527273  2.678832  2.706767  2.262411  2.267606  2.456522  2.491620  2.305085  2.426035  2.580645  2.323699 
average row locality = 38082/14667 = 2.596441
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       302       299       297       297       278       274       261       263       233       236       299       306       316       315       296       296 
dram[1]:       302       300       299       298       276       273       264       263       232       234       300       309       313       313       297       296 
dram[2]:       301       298       301       296       275       276       264       261       235       236       299       309       314       313       298       297 
dram[3]:       303       298       297       298       272       275       263       262       238       239       303       302       315       313       296       298 
dram[4]:       298       297       298       298       273       275       262       262       236       237       304       299       313       313       299       298 
dram[5]:       298       299       299       298       275       276       265       260       236       238       306       302       312       314       298       298 
total reads: 27418
bank skew: 316/232 = 1.36
chip skew: 4574/4562 = 1.00
number of total write accesses:
dram[0]:       120       122       128       128       112       110       104       102        80        82       146       144        96        96       104       102 
dram[1]:       120       122       128       128       113       110       102       103        80        81       146       142        96        96       104       102 
dram[2]:       120       122       128       128       113       112       102       104        84        82       144       140        96        96       104       104 
dram[3]:       120       122       128       128       110       112       102       105        84        84       144       140        96        96       104       104 
dram[4]:       120       122       128       128       110       113       102       100        84        84       147       140        96        96       104       104 
dram[5]:       122       122       128       128       110       112       102       100        83        84       146       144        96        96       102       104 
total reads: 10664
bank skew: 147/80 = 1.84
chip skew: 1779/1773 = 1.00
average mf latency per bank:
dram[0]:        554       604       569       607       452       445       382       400       897       700     25900     26081       821       690       572       539
dram[1]:        556       606       567       575       446       458       386       406       969       643     25849     25860       904       717       565       534
dram[2]:        590       572       575       588       736       435       382       396      1013       719     26113     25906       669       767       565       497
dram[3]:        597       563       587       594       459       420       398       579      1076       995     26419     32323       700       842       598       522
dram[4]:        573       608       588       588       458       427       394       397       898      1061     22910     26754       831       716       541       498
dram[5]:        561       606       594       573       449       422       381       388       676      1065     27242     25211       868       739       522       546
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       414       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1050949 n_nop=1033433 n_act=2422 n_pre=2406 n_req=6344 n_rd=9136 n_write=3552 bw_util=0.02415
n_activity=120788 dram_eff=0.2101
bk0: 604a 1043849i bk1: 598a 1043518i bk2: 594a 1043708i bk3: 594a 1043622i bk4: 556a 1044674i bk5: 548a 1044930i bk6: 522a 1044727i bk7: 526a 1044645i bk8: 466a 1045140i bk9: 472a 1045166i bk10: 598a 1043181i bk11: 612a 1042100i bk12: 632a 1043480i bk13: 630a 1043401i bk14: 592a 1043802i bk15: 592a 1043445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0502879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1050949 n_nop=1033331 n_act=2475 n_pre=2459 n_req=6342 n_rd=9138 n_write=3546 bw_util=0.02414
n_activity=120879 dram_eff=0.2099
bk0: 604a 1043610i bk1: 600a 1043392i bk2: 598a 1043510i bk3: 596a 1043247i bk4: 552a 1044640i bk5: 546a 1044879i bk6: 528a 1044877i bk7: 526a 1044698i bk8: 464a 1045067i bk9: 468a 1045017i bk10: 600a 1042700i bk11: 618a 1042413i bk12: 626a 1043425i bk13: 626a 1043601i bk14: 594a 1043480i bk15: 592a 1043580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0471307
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1050949 n_nop=1033389 n_act=2436 n_pre=2420 n_req=6352 n_rd=9146 n_write=3558 bw_util=0.02418
n_activity=120059 dram_eff=0.2116
bk0: 602a 1043921i bk1: 596a 1043674i bk2: 602a 1043617i bk3: 592a 1043329i bk4: 550a 1044536i bk5: 552a 1044713i bk6: 528a 1044719i bk7: 522a 1044754i bk8: 470a 1045107i bk9: 472a 1044801i bk10: 598a 1042725i bk11: 618a 1042518i bk12: 628a 1043563i bk13: 626a 1043296i bk14: 596a 1043679i bk15: 594a 1043314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0484553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1050949 n_nop=1033355 n_act=2454 n_pre=2438 n_req=6351 n_rd=9144 n_write=3558 bw_util=0.02417
n_activity=119026 dram_eff=0.2134
bk0: 606a 1043128i bk1: 596a 1043576i bk2: 594a 1043357i bk3: 596a 1043165i bk4: 544a 1044780i bk5: 550a 1045031i bk6: 526a 1044702i bk7: 524a 1044832i bk8: 476a 1044832i bk9: 478a 1045140i bk10: 606a 1043107i bk11: 604a 1042807i bk12: 630a 1043514i bk13: 626a 1043183i bk14: 592a 1043412i bk15: 596a 1043246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0469823
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1050949 n_nop=1033393 n_act=2446 n_pre=2430 n_req=6340 n_rd=9124 n_write=3556 bw_util=0.02413
n_activity=120759 dram_eff=0.21
bk0: 596a 1044025i bk1: 594a 1043793i bk2: 596a 1043047i bk3: 596a 1043407i bk4: 546a 1044950i bk5: 550a 1045122i bk6: 524a 1044841i bk7: 524a 1044899i bk8: 472a 1044875i bk9: 474a 1044792i bk10: 608a 1042917i bk11: 598a 1042093i bk12: 626a 1043547i bk13: 626a 1043755i bk14: 598a 1043407i bk15: 596a 1043131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0479272
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1050949 n_nop=1033389 n_act=2435 n_pre=2419 n_req=6353 n_rd=9148 n_write=3558 bw_util=0.02418
n_activity=118837 dram_eff=0.2138
bk0: 596a 1043479i bk1: 598a 1043502i bk2: 598a 1043501i bk3: 596a 1043554i bk4: 550a 1044830i bk5: 552a 1044987i bk6: 530a 1044662i bk7: 520a 1044769i bk8: 472a 1045279i bk9: 476a 1045370i bk10: 612a 1042748i bk11: 604a 1042824i bk12: 624a 1043462i bk13: 628a 1043600i bk14: 596a 1043685i bk15: 596a 1042951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0467929

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63167, Miss = 2282, Miss_rate = 0.036, Pending_hits = 745, Reservation_fails = 2327
L2_cache_bank[1]: Access = 63791, Miss = 2286, Miss_rate = 0.036, Pending_hits = 729, Reservation_fails = 1888
L2_cache_bank[2]: Access = 63279, Miss = 2283, Miss_rate = 0.036, Pending_hits = 723, Reservation_fails = 2267
L2_cache_bank[3]: Access = 63051, Miss = 2286, Miss_rate = 0.036, Pending_hits = 717, Reservation_fails = 1889
L2_cache_bank[4]: Access = 62963, Miss = 2287, Miss_rate = 0.036, Pending_hits = 743, Reservation_fails = 2085
L2_cache_bank[5]: Access = 61819, Miss = 2286, Miss_rate = 0.037, Pending_hits = 737, Reservation_fails = 2161
L2_cache_bank[6]: Access = 63149, Miss = 2287, Miss_rate = 0.036, Pending_hits = 720, Reservation_fails = 1518
L2_cache_bank[7]: Access = 80630, Miss = 2285, Miss_rate = 0.028, Pending_hits = 730, Reservation_fails = 1630
L2_cache_bank[8]: Access = 67520, Miss = 2283, Miss_rate = 0.034, Pending_hits = 715, Reservation_fails = 2356
L2_cache_bank[9]: Access = 63151, Miss = 2279, Miss_rate = 0.036, Pending_hits = 721, Reservation_fails = 1882
L2_cache_bank[10]: Access = 66498, Miss = 2289, Miss_rate = 0.034, Pending_hits = 735, Reservation_fails = 1423
L2_cache_bank[11]: Access = 61680, Miss = 2285, Miss_rate = 0.037, Pending_hits = 735, Reservation_fails = 2193
L2_total_cache_accesses = 780698
L2_total_cache_misses = 27418
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 8750
L2_total_cache_reservation_fails = 23619
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1040904
icnt_total_pkts_simt_to_mem=1770330
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.0276
	minimum = 6
	maximum = 114
Network latency average = 14.2843
	minimum = 6
	maximum = 91
Slowest packet = 735035
Flit latency average = 15.5642
	minimum = 6
	maximum = 90
Slowest flit = 1530274
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.138245
	minimum = 0.0745996 (at node 10)
	maximum = 0.221685 (at node 22)
Accepted packet rate average = 0.138245
	minimum = 0.0745996 (at node 10)
	maximum = 0.221685 (at node 22)
Injected flit rate average = 0.214461
	minimum = 0.146698 (at node 10)
	maximum = 0.293784 (at node 11)
Accepted flit rate average= 0.214461
	minimum = 0.0846033 (at node 10)
	maximum = 0.437982 (at node 22)
Injected packet length average = 1.55131
Accepted packet length average = 1.55131
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0423 (19 samples)
	minimum = 6 (19 samples)
	maximum = 98.5789 (19 samples)
Network latency average = 11.9968 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90 (19 samples)
Flit latency average = 11.0183 (19 samples)
	minimum = 6 (19 samples)
	maximum = 86.8421 (19 samples)
Fragmentation average = 0.00559111 (19 samples)
	minimum = 0 (19 samples)
	maximum = 38.2105 (19 samples)
Injected packet rate average = 0.0364954 (19 samples)
	minimum = 0.0212096 (19 samples)
	maximum = 0.0633175 (19 samples)
Accepted packet rate average = 0.0364954 (19 samples)
	minimum = 0.0212096 (19 samples)
	maximum = 0.0633175 (19 samples)
Injected flit rate average = 0.0794523 (19 samples)
	minimum = 0.0460837 (19 samples)
	maximum = 0.155955 (19 samples)
Accepted flit rate average = 0.0794523 (19 samples)
	minimum = 0.0416095 (19 samples)
	maximum = 0.153374 (19 samples)
Injected packet size average = 2.17705 (19 samples)
Accepted packet size average = 2.17705 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 47 sec (467 sec)
gpgpu_simulation_rate = 89288 (inst/sec)
gpgpu_simulation_rate = 1704 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,796187)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1242,796187), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 14.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 1243
gpu_sim_insn = 17120
gpu_ipc =      13.7731
gpu_tot_sim_cycle = 797430
gpu_tot_sim_insn = 41714669
gpu_tot_ipc =      52.3114
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22716
gpu_stall_icnt2sh    = 137023
gpu_total_sim_rate=89324

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744515
	L1I_total_cache_misses = 2425
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 135822, Miss = 51783, Miss_rate = 0.381, Pending_hits = 3531, Reservation_fails = 103506
	L1D_cache_core[1]: Access = 137695, Miss = 52700, Miss_rate = 0.383, Pending_hits = 3557, Reservation_fails = 95142
	L1D_cache_core[2]: Access = 88518, Miss = 36293, Miss_rate = 0.410, Pending_hits = 3523, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 145164, Miss = 56923, Miss_rate = 0.392, Pending_hits = 4683, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 98473, Miss = 41179, Miss_rate = 0.418, Pending_hits = 4205, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 145644, Miss = 57220, Miss_rate = 0.393, Pending_hits = 4392, Reservation_fails = 127792
	L1D_cache_core[6]: Access = 144866, Miss = 56577, Miss_rate = 0.391, Pending_hits = 4726, Reservation_fails = 126675
	L1D_cache_core[7]: Access = 145199, Miss = 57486, Miss_rate = 0.396, Pending_hits = 4475, Reservation_fails = 134051
	L1D_cache_core[8]: Access = 144528, Miss = 56707, Miss_rate = 0.392, Pending_hits = 4532, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 144960, Miss = 56780, Miss_rate = 0.392, Pending_hits = 4492, Reservation_fails = 123393
	L1D_cache_core[10]: Access = 98108, Miss = 40816, Miss_rate = 0.416, Pending_hits = 4527, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 146456, Miss = 57636, Miss_rate = 0.394, Pending_hits = 4293, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 100853, Miss = 42498, Miss_rate = 0.421, Pending_hits = 4237, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 144662, Miss = 56117, Miss_rate = 0.388, Pending_hits = 4527, Reservation_fails = 96727
	L1D_cache_core[14]: Access = 86804, Miss = 34362, Miss_rate = 0.396, Pending_hits = 3527, Reservation_fails = 74197
	L1D_total_cache_accesses = 1907752
	L1D_total_cache_misses = 755077
	L1D_total_cache_miss_rate = 0.3958
	L1D_total_cache_pending_hits = 63227
	L1D_total_cache_reservation_fails = 1585227
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75506
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1071376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 386437
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1198790
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2742090
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2425
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16614, 16600, 16328, 16328, 16328, 16328, 11781, 11781, 11453, 11453, 11432, 11432, 11432, 11432, 11432, 11432, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 
gpgpu_n_tot_thrd_icount = 159725568
gpgpu_n_tot_w_icount = 4991424
gpgpu_n_stall_shd_mem = 2033578
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64892
gpgpu_n_mem_write_global = 715655
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5484908
gpgpu_n_store_insn = 2629726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2211022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2033578
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2765176	W0_Idle:1008753	W0_Scoreboard:4182249	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1170226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 519136 {8:64892,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37395512 {40:572222,72:78129,136:65304,}
traffic_breakdown_coretomem[INST_ACC_R] = 1360 {8:170,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8825312 {136:64892,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725240 {8:715655,}
traffic_breakdown_memtocore[INST_ACC_R] = 23120 {136:170,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 206 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 797429 
mrq_lat_table:28064 	2165 	888 	1358 	3331 	1541 	693 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	730721 	49442 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	127259 	62099 	118652 	464843 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29410 	27208 	8049 	240 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	420310 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1533 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  2.758170  2.769737  2.852349  2.741935  3.333333  3.555556  2.765152  2.786260  2.129252  2.193104  2.416216  2.343750  2.409357  2.389535  2.547771  2.551282 
dram[1]:  2.789474  2.722581  2.635803  2.696203  3.087301  3.301724  2.751880  2.815385  2.080000  2.086093  2.357895  2.373684  2.259669  2.420118  2.537975  2.551282 
dram[2]:  2.844594  2.745098  2.715190  2.924138  3.104000  3.344828  2.793893  2.896825  2.112583  2.178082  2.472222  2.222772  2.342857  2.377907  2.627451  2.570513 
dram[3]:  2.488235  2.675159  2.575758  2.784314  3.264957  3.550459  2.723881  2.759398  2.118421  2.274648  2.595376  2.428571  2.389535  2.364162  2.547771  2.421687 
dram[4]:  2.805369  2.812081  2.581818  2.748387  3.613208  3.464286  2.778626  2.763359  2.051282  2.213793  2.448649  2.284974  2.310735  2.434524  2.487654  2.451220 
dram[5]:  2.658228  2.716129  2.702532  2.859060  3.347826  3.527273  2.678832  2.706767  2.262411  2.267606  2.454054  2.488889  2.305085  2.426035  2.580645  2.323699 
average row locality = 38100/14676 = 2.596075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       302       299       297       297       278       274       261       263       233       236       301       306       316       315       296       296 
dram[1]:       304       300       299       298       276       273       264       263       232       234       302       309       313       313       297       296 
dram[2]:       301       298       301       296       275       276       264       261       235       236       301       309       314       313       298       297 
dram[3]:       303       298       297       298       272       275       263       262       238       239       305       302       315       313       296       298 
dram[4]:       298       297       298       298       273       275       262       262       236       237       306       301       313       313       299       298 
dram[5]:       298       299       299       298       275       276       265       260       236       238       308       304       312       314       298       298 
total reads: 27436
bank skew: 316/232 = 1.36
chip skew: 4578/4566 = 1.00
number of total write accesses:
dram[0]:       120       122       128       128       112       110       104       102        80        82       146       144        96        96       104       102 
dram[1]:       120       122       128       128       113       110       102       103        80        81       146       142        96        96       104       102 
dram[2]:       120       122       128       128       113       112       102       104        84        82       144       140        96        96       104       104 
dram[3]:       120       122       128       128       110       112       102       105        84        84       144       140        96        96       104       104 
dram[4]:       120       122       128       128       110       113       102       100        84        84       147       140        96        96       104       104 
dram[5]:       122       122       128       128       110       112       102       100        83        84       146       144        96        96       102       104 
total reads: 10664
bank skew: 147/80 = 1.84
chip skew: 1779/1773 = 1.00
average mf latency per bank:
dram[0]:        554       604       569       607       452       445       382       400       897       700     25786     26081       821       690       572       539
dram[1]:        554       606       567       575       446       458       386       406       969       643     25735     25860       904       717       565       534
dram[2]:        590       572       575       588       736       435       382       396      1013       719     25997     25906       669       767       565       497
dram[3]:        597       563       587       594       459       420       398       579      1076       995     26303     32323       700       842       598       522
dram[4]:        573       608       588       588       458       427       394       397       898      1061     22811     26635       831       716       541       498
dram[5]:        561       606       594       573       449       422       381       388       676      1065     27124     25100       868       739       522       546
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       414       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052589 n_nop=1035067 n_act=2423 n_pre=2407 n_req=6346 n_rd=9140 n_write=3552 bw_util=0.02412
n_activity=120840 dram_eff=0.2101
bk0: 604a 1045488i bk1: 598a 1045157i bk2: 594a 1045348i bk3: 594a 1045262i bk4: 556a 1046315i bk5: 548a 1046571i bk6: 522a 1046368i bk7: 526a 1046286i bk8: 466a 1046781i bk9: 472a 1046807i bk10: 602a 1044787i bk11: 612a 1043739i bk12: 632a 1045119i bk13: 630a 1045040i bk14: 592a 1045441i bk15: 592a 1045084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0502209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052589 n_nop=1034959 n_act=2477 n_pre=2461 n_req=6346 n_rd=9146 n_write=3546 bw_util=0.02412
n_activity=120998 dram_eff=0.2098
bk0: 608a 1045217i bk1: 600a 1045030i bk2: 598a 1045148i bk3: 596a 1044887i bk4: 552a 1046280i bk5: 546a 1046519i bk6: 528a 1046518i bk7: 526a 1046339i bk8: 464a 1046708i bk9: 468a 1046658i bk10: 604a 1044306i bk11: 618a 1044052i bk12: 626a 1045065i bk13: 626a 1045241i bk14: 594a 1045120i bk15: 592a 1045220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.047064
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052589 n_nop=1035023 n_act=2437 n_pre=2421 n_req=6354 n_rd=9150 n_write=3558 bw_util=0.02415
n_activity=120111 dram_eff=0.2116
bk0: 602a 1045561i bk1: 596a 1045314i bk2: 602a 1045257i bk3: 592a 1044969i bk4: 550a 1046176i bk5: 552a 1046353i bk6: 528a 1046359i bk7: 522a 1046394i bk8: 470a 1046747i bk9: 472a 1046441i bk10: 602a 1044331i bk11: 618a 1044157i bk12: 628a 1045203i bk13: 626a 1044936i bk14: 596a 1045319i bk15: 594a 1044954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0484007
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052589 n_nop=1034989 n_act=2455 n_pre=2439 n_req=6353 n_rd=9148 n_write=3558 bw_util=0.02414
n_activity=119078 dram_eff=0.2134
bk0: 606a 1044768i bk1: 596a 1045216i bk2: 594a 1044997i bk3: 596a 1044805i bk4: 544a 1046420i bk5: 550a 1046671i bk6: 526a 1046342i bk7: 524a 1046473i bk8: 476a 1046473i bk9: 478a 1046781i bk10: 610a 1044713i bk11: 604a 1044446i bk12: 630a 1045153i bk13: 626a 1044822i bk14: 592a 1045051i bk15: 596a 1044886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0469252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052589 n_nop=1035021 n_act=2448 n_pre=2432 n_req=6344 n_rd=9132 n_write=3556 bw_util=0.02411
n_activity=120856 dram_eff=0.21
bk0: 596a 1045665i bk1: 594a 1045433i bk2: 596a 1044687i bk3: 596a 1045047i bk4: 546a 1046590i bk5: 550a 1046762i bk6: 524a 1046481i bk7: 524a 1046539i bk8: 472a 1046516i bk9: 474a 1046434i bk10: 612a 1044524i bk11: 602a 1043698i bk12: 626a 1045185i bk13: 626a 1045393i bk14: 598a 1045046i bk15: 596a 1044771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0478848
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1052589 n_nop=1035017 n_act=2437 n_pre=2421 n_req=6357 n_rd=9156 n_write=3558 bw_util=0.02416
n_activity=118934 dram_eff=0.2138
bk0: 596a 1045119i bk1: 598a 1045142i bk2: 598a 1045141i bk3: 596a 1045194i bk4: 550a 1046470i bk5: 552a 1046627i bk6: 530a 1046302i bk7: 520a 1046409i bk8: 472a 1046920i bk9: 476a 1047011i bk10: 616a 1044354i bk11: 608a 1044429i bk12: 624a 1045100i bk13: 628a 1045239i bk14: 596a 1045325i bk15: 596a 1044591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.04674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63171, Miss = 2284, Miss_rate = 0.036, Pending_hits = 745, Reservation_fails = 2327
L2_cache_bank[1]: Access = 63791, Miss = 2286, Miss_rate = 0.036, Pending_hits = 729, Reservation_fails = 1888
L2_cache_bank[2]: Access = 63285, Miss = 2287, Miss_rate = 0.036, Pending_hits = 723, Reservation_fails = 2267
L2_cache_bank[3]: Access = 63051, Miss = 2286, Miss_rate = 0.036, Pending_hits = 717, Reservation_fails = 1889
L2_cache_bank[4]: Access = 62967, Miss = 2289, Miss_rate = 0.036, Pending_hits = 743, Reservation_fails = 2085
L2_cache_bank[5]: Access = 61819, Miss = 2286, Miss_rate = 0.037, Pending_hits = 737, Reservation_fails = 2161
L2_cache_bank[6]: Access = 63153, Miss = 2289, Miss_rate = 0.036, Pending_hits = 720, Reservation_fails = 1518
L2_cache_bank[7]: Access = 80630, Miss = 2285, Miss_rate = 0.028, Pending_hits = 730, Reservation_fails = 1630
L2_cache_bank[8]: Access = 67524, Miss = 2285, Miss_rate = 0.034, Pending_hits = 715, Reservation_fails = 2356
L2_cache_bank[9]: Access = 63155, Miss = 2281, Miss_rate = 0.036, Pending_hits = 721, Reservation_fails = 1882
L2_cache_bank[10]: Access = 66502, Miss = 2291, Miss_rate = 0.034, Pending_hits = 735, Reservation_fails = 1423
L2_cache_bank[11]: Access = 61684, Miss = 2287, Miss_rate = 0.037, Pending_hits = 735, Reservation_fails = 2193
L2_total_cache_accesses = 780732
L2_total_cache_misses = 27436
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 8750
L2_total_cache_reservation_fails = 23619
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 27
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1041010
icnt_total_pkts_simt_to_mem=1770428
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.4265
	minimum = 6
	maximum = 61
Network latency average = 14.0588
	minimum = 6
	maximum = 61
Slowest packet = 1561432
Flit latency average = 15.3627
	minimum = 6
	maximum = 57
Slowest flit = 2811342
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00202616
	minimum = 0 (at node 0)
	maximum = 0.0273532 (at node 14)
Accepted packet rate average = 0.00202616
	minimum = 0 (at node 0)
	maximum = 0.0273532 (at node 14)
Injected flit rate average = 0.00607848
	minimum = 0 (at node 0)
	maximum = 0.0788415 (at node 14)
Accepted flit rate average= 0.00607848
	minimum = 0 (at node 0)
	maximum = 0.0852776 (at node 14)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0115 (20 samples)
	minimum = 6 (20 samples)
	maximum = 96.7 (20 samples)
Network latency average = 12.0999 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.55 (20 samples)
Flit latency average = 11.2355 (20 samples)
	minimum = 6 (20 samples)
	maximum = 85.35 (20 samples)
Fragmentation average = 0.00531155 (20 samples)
	minimum = 0 (20 samples)
	maximum = 36.3 (20 samples)
Injected packet rate average = 0.034772 (20 samples)
	minimum = 0.0201492 (20 samples)
	maximum = 0.0615193 (20 samples)
Accepted packet rate average = 0.034772 (20 samples)
	minimum = 0.0201492 (20 samples)
	maximum = 0.0615193 (20 samples)
Injected flit rate average = 0.0757837 (20 samples)
	minimum = 0.0437796 (20 samples)
	maximum = 0.152099 (20 samples)
Accepted flit rate average = 0.0757837 (20 samples)
	minimum = 0.039529 (20 samples)
	maximum = 0.149969 (20 samples)
Injected packet size average = 2.17945 (20 samples)
Accepted packet size average = 2.17945 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 47 sec (467 sec)
gpgpu_simulation_rate = 89324 (inst/sec)
gpgpu_simulation_rate = 1707 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,797430)
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,797430)
GPGPU-Sim uArch: cycles simulated: 797930  inst.: 41722861 (ipc=16.4) sim_rate=89151 (inst/sec) elapsed = 0:0:07:48 / Sat Jul 28 12:10:18 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4564,797430), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4611,797430), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 0.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 4612
gpu_sim_insn = 74850
gpu_ipc =      16.2294
gpu_tot_sim_cycle = 802042
gpu_tot_sim_insn = 41789519
gpu_tot_ipc =      52.1039
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22716
gpu_stall_icnt2sh    = 137023
gpu_total_sim_rate=89293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2746175
	L1I_total_cache_misses = 2629
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 135862, Miss = 51808, Miss_rate = 0.381, Pending_hits = 3546, Reservation_fails = 103506
	L1D_cache_core[1]: Access = 137718, Miss = 52715, Miss_rate = 0.383, Pending_hits = 3565, Reservation_fails = 95142
	L1D_cache_core[2]: Access = 88518, Miss = 36293, Miss_rate = 0.410, Pending_hits = 3523, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 145164, Miss = 56923, Miss_rate = 0.392, Pending_hits = 4683, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 98473, Miss = 41179, Miss_rate = 0.418, Pending_hits = 4205, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 145644, Miss = 57220, Miss_rate = 0.393, Pending_hits = 4392, Reservation_fails = 127792
	L1D_cache_core[6]: Access = 144866, Miss = 56577, Miss_rate = 0.391, Pending_hits = 4726, Reservation_fails = 126675
	L1D_cache_core[7]: Access = 145199, Miss = 57486, Miss_rate = 0.396, Pending_hits = 4475, Reservation_fails = 134051
	L1D_cache_core[8]: Access = 144528, Miss = 56707, Miss_rate = 0.392, Pending_hits = 4532, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 144960, Miss = 56780, Miss_rate = 0.392, Pending_hits = 4492, Reservation_fails = 123393
	L1D_cache_core[10]: Access = 98108, Miss = 40816, Miss_rate = 0.416, Pending_hits = 4527, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 146456, Miss = 57636, Miss_rate = 0.394, Pending_hits = 4293, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 100853, Miss = 42498, Miss_rate = 0.421, Pending_hits = 4237, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 144662, Miss = 56117, Miss_rate = 0.388, Pending_hits = 4527, Reservation_fails = 96727
	L1D_cache_core[14]: Access = 86804, Miss = 34362, Miss_rate = 0.396, Pending_hits = 3527, Reservation_fails = 74197
	L1D_total_cache_accesses = 1907815
	L1D_total_cache_misses = 755117
	L1D_total_cache_miss_rate = 0.3958
	L1D_total_cache_pending_hits = 63250
	L1D_total_cache_reservation_fails = 1585227
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75913
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1071376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 386437
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75440
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1198790
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2743546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2629
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16719, 16701, 16433, 16429, 16433, 16429, 11886, 11882, 11558, 11554, 11537, 11533, 11537, 11533, 11537, 11533, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 
gpgpu_n_tot_thrd_icount = 159810272
gpgpu_n_tot_w_icount = 4994071
gpgpu_n_stall_shd_mem = 2033578
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64907
gpgpu_n_mem_write_global = 715680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5485721
gpgpu_n_store_insn = 2630526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2223846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2033578
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2765397	W0_Idle:1016449	W0_Scoreboard:4190065	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1172619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 519256 {8:64907,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37398912 {40:572222,72:78129,136:65329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1488 {8:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8827352 {136:64907,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725440 {8:715680,}
traffic_breakdown_memtocore[INST_ACC_R] = 25296 {136:186,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 206 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 802041 
mrq_lat_table:28106 	2179 	890 	1361 	3343 	1541 	693 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	730736 	49469 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	127310 	62106 	118652 	464843 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29424 	27211 	8049 	240 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	420335 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1534 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  2.746753  2.769737  2.852349  2.741935  3.333333  3.555556  2.765152  2.786260  2.129252  2.193104  2.416216  2.343750  2.424419  2.396552  2.547771  2.551282 
dram[1]:  2.789474  2.711539  2.635803  2.696203  3.087301  3.301724  2.751880  2.815385  2.080000  2.086093  2.357895  2.373684  2.269231  2.426901  2.537975  2.551282 
dram[2]:  2.844594  2.740260  2.715190  2.924138  3.104000  3.344828  2.793893  2.896825  2.112583  2.178082  2.472222  2.222772  2.352273  2.385057  2.627451  2.570513 
dram[3]:  2.488235  2.670886  2.575758  2.784314  3.264957  3.550459  2.723881  2.759398  2.118421  2.274648  2.595376  2.428571  2.398844  2.377143  2.547771  2.421687 
dram[4]:  2.805369  2.806667  2.581818  2.748387  3.613208  3.464286  2.778626  2.763359  2.051282  2.213793  2.448649  2.284974  2.320225  2.467456  2.487654  2.451220 
dram[5]:  2.658228  2.705128  2.702532  2.859060  3.347826  3.527273  2.678832  2.706767  2.262411  2.267606  2.454054  2.488889  2.314607  2.447059  2.580645  2.323699 
average row locality = 38173/14698 = 2.597156
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       303       299       297       297       278       274       261       263       233       236       301       306       319       319       296       296 
dram[1]:       304       301       299       298       276       273       264       263       232       234       302       309       315       317       297       296 
dram[2]:       301       300       301       296       275       276       264       261       235       236       301       309       316       317       298       297 
dram[3]:       303       300       297       298       272       275       263       262       238       239       305       302       317       318       296       298 
dram[4]:       298       299       298       298       273       275       262       262       236       237       306       301       315       318       299       298 
dram[5]:       298       300       299       298       275       276       265       260       236       238       308       304       314       318       298       298 
total reads: 27484
bank skew: 319/232 = 1.38
chip skew: 4585/4575 = 1.00
number of total write accesses:
dram[0]:       120       122       128       128       112       110       104       102        80        82       146       144        98        98       104       102 
dram[1]:       120       122       128       128       113       110       102       103        80        81       146       142        98        98       104       102 
dram[2]:       120       122       128       128       113       112       102       104        84        82       144       140        98        98       104       104 
dram[3]:       120       122       128       128       110       112       102       105        84        84       144       140        98        98       104       104 
dram[4]:       120       122       128       128       110       113       102       100        84        84       147       140        98        99       104       104 
dram[5]:       122       122       128       128       110       112       102       100        83        84       146       144        98        98       102       104 
total reads: 10689
bank skew: 147/80 = 1.84
chip skew: 1783/1777 = 1.00
average mf latency per bank:
dram[0]:        554       604       569       607       452       445       382       400       897       700     25786     26081       813       682       572       539
dram[1]:        554       605       567       575       446       458       386       406       969       643     25735     25860       896       710       565       534
dram[2]:        590       570       575       588       736       435       382       396      1013       719     25997     25906       664       759       565       497
dram[3]:        597       560       587       594       459       420       398       579      1076       995     26303     32323       694       831       598       522
dram[4]:        573       605       588       588       458       427       394       397       898      1061     22811     26635       824       706       541       498
dram[5]:        561       605       594       573       449       422       381       388       676      1065     27124     25100       861       731       522       546
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       414       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1058676 n_nop=1041122 n_act=2427 n_pre=2411 n_req=6358 n_rd=9156 n_write=3560 bw_util=0.02402
n_activity=121131 dram_eff=0.21
bk0: 606a 1051546i bk1: 598a 1051242i bk2: 594a 1051434i bk3: 594a 1051348i bk4: 556a 1052401i bk5: 548a 1052658i bk6: 522a 1052455i bk7: 526a 1052373i bk8: 466a 1052868i bk9: 472a 1052894i bk10: 602a 1050876i bk11: 612a 1049828i bk12: 638a 1051127i bk13: 638a 1051038i bk14: 592a 1051527i bk15: 592a 1051170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0499822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1058676 n_nop=1041016 n_act=2481 n_pre=2465 n_req=6357 n_rd=9160 n_write=3554 bw_util=0.02402
n_activity=121247 dram_eff=0.2097
bk0: 608a 1051304i bk1: 602a 1051088i bk2: 598a 1051233i bk3: 596a 1050973i bk4: 552a 1052366i bk5: 546a 1052605i bk6: 528a 1052604i bk7: 526a 1052426i bk8: 464a 1052795i bk9: 468a 1052746i bk10: 604a 1050395i bk11: 618a 1050141i bk12: 630a 1051098i bk13: 634a 1051240i bk14: 594a 1051205i bk15: 592a 1051305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0468642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1058676 n_nop=1041078 n_act=2441 n_pre=2425 n_req=6366 n_rd=9166 n_write=3566 bw_util=0.02405
n_activity=120375 dram_eff=0.2115
bk0: 602a 1051648i bk1: 600a 1051368i bk2: 602a 1051342i bk3: 592a 1051054i bk4: 550a 1052262i bk5: 552a 1052439i bk6: 528a 1052445i bk7: 522a 1052481i bk8: 470a 1052835i bk9: 472a 1052529i bk10: 602a 1050420i bk11: 618a 1050246i bk12: 632a 1051236i bk13: 634a 1050935i bk14: 596a 1051404i bk15: 594a 1051039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0481923
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1058676 n_nop=1041042 n_act=2459 n_pre=2443 n_req=6366 n_rd=9166 n_write=3566 bw_util=0.02405
n_activity=119388 dram_eff=0.2133
bk0: 606a 1050854i bk1: 600a 1051269i bk2: 594a 1051082i bk3: 596a 1050890i bk4: 544a 1052506i bk5: 550a 1052757i bk6: 526a 1052428i bk7: 524a 1052560i bk8: 476a 1052562i bk9: 478a 1052870i bk10: 610a 1050802i bk11: 604a 1050535i bk12: 634a 1051186i bk13: 636a 1050811i bk14: 592a 1051136i bk15: 596a 1050972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0467074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1058676 n_nop=1041074 n_act=2451 n_pre=2435 n_req=6358 n_rd=9150 n_write=3566 bw_util=0.02402
n_activity=121143 dram_eff=0.2099
bk0: 596a 1051751i bk1: 598a 1051486i bk2: 596a 1050772i bk3: 596a 1051132i bk4: 546a 1052676i bk5: 550a 1052848i bk6: 524a 1052567i bk7: 524a 1052626i bk8: 472a 1052605i bk9: 474a 1052523i bk10: 612a 1050613i bk11: 602a 1049787i bk12: 630a 1051218i bk13: 636a 1051385i bk14: 598a 1051132i bk15: 596a 1050857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0476567
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8056fd00, atomic=0 1 entries : 0x7f3ad9d97030 :  mf: uid=6325819, sid00:w14, part=5, addr=0x8056fd00, load , size=128, unknown  status = IN_PARTITION_DRAM (802039), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1058676 n_nop=1041076 n_act=2440 n_pre=2424 n_req=6368 n_rd=9170 n_write=3566 bw_util=0.02406
n_activity=119169 dram_eff=0.2137
bk0: 596a 1051205i bk1: 600a 1051199i bk2: 598a 1051226i bk3: 596a 1051280i bk4: 550a 1052556i bk5: 552a 1052713i bk6: 530a 1052388i bk7: 520a 1052496i bk8: 472a 1053008i bk9: 476a 1053100i bk10: 616a 1050443i bk11: 608a 1050518i bk12: 628a 1051133i bk13: 636a 1051256i bk14: 596a 1051411i bk15: 596a 1050677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0465213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63176, Miss = 2288, Miss_rate = 0.036, Pending_hits = 746, Reservation_fails = 2327
L2_cache_bank[1]: Access = 63795, Miss = 2290, Miss_rate = 0.036, Pending_hits = 729, Reservation_fails = 1888
L2_cache_bank[2]: Access = 63287, Miss = 2289, Miss_rate = 0.036, Pending_hits = 723, Reservation_fails = 2267
L2_cache_bank[3]: Access = 63057, Miss = 2291, Miss_rate = 0.036, Pending_hits = 718, Reservation_fails = 1889
L2_cache_bank[4]: Access = 62969, Miss = 2291, Miss_rate = 0.036, Pending_hits = 743, Reservation_fails = 2085
L2_cache_bank[5]: Access = 61828, Miss = 2292, Miss_rate = 0.037, Pending_hits = 740, Reservation_fails = 2161
L2_cache_bank[6]: Access = 63155, Miss = 2291, Miss_rate = 0.036, Pending_hits = 720, Reservation_fails = 1518
L2_cache_bank[7]: Access = 80639, Miss = 2292, Miss_rate = 0.028, Pending_hits = 732, Reservation_fails = 1630
L2_cache_bank[8]: Access = 67526, Miss = 2287, Miss_rate = 0.034, Pending_hits = 715, Reservation_fails = 2356
L2_cache_bank[9]: Access = 63164, Miss = 2288, Miss_rate = 0.036, Pending_hits = 723, Reservation_fails = 1882
L2_cache_bank[10]: Access = 66504, Miss = 2293, Miss_rate = 0.034, Pending_hits = 735, Reservation_fails = 1423
L2_cache_bank[11]: Access = 61690, Miss = 2292, Miss_rate = 0.037, Pending_hits = 735, Reservation_fails = 2193
L2_total_cache_accesses = 780790
L2_total_cache_misses = 27484
L2_total_cache_miss_rate = 0.0352
L2_total_cache_pending_hits = 8759
L2_total_cache_reservation_fails = 23619
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1041196
icnt_total_pkts_simt_to_mem=1770586
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02586
	minimum = 6
	maximum = 20
Network latency average = 8.48276
	minimum = 6
	maximum = 19
Slowest packet = 1561541
Flit latency average = 6.76163
	minimum = 6
	maximum = 15
Slowest flit = 2811687
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000931547
	minimum = 0 (at node 2)
	maximum = 0.00737207 (at node 0)
Accepted packet rate average = 0.000931547
	minimum = 0 (at node 2)
	maximum = 0.00737207 (at node 0)
Injected flit rate average = 0.00276252
	minimum = 0 (at node 2)
	maximum = 0.0212489 (at node 0)
Accepted flit rate average= 0.00276252
	minimum = 0 (at node 2)
	maximum = 0.0225499 (at node 0)
Injected packet length average = 2.96552
Accepted packet length average = 2.96552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7265 (21 samples)
	minimum = 6 (21 samples)
	maximum = 93.0476 (21 samples)
Network latency average = 11.9277 (21 samples)
	minimum = 6 (21 samples)
	maximum = 85.2381 (21 samples)
Flit latency average = 11.0225 (21 samples)
	minimum = 6 (21 samples)
	maximum = 82 (21 samples)
Fragmentation average = 0.00505862 (21 samples)
	minimum = 0 (21 samples)
	maximum = 34.5714 (21 samples)
Injected packet rate average = 0.0331605 (21 samples)
	minimum = 0.0191897 (21 samples)
	maximum = 0.0589409 (21 samples)
Accepted packet rate average = 0.0331605 (21 samples)
	minimum = 0.0191897 (21 samples)
	maximum = 0.0589409 (21 samples)
Injected flit rate average = 0.0723065 (21 samples)
	minimum = 0.0416948 (21 samples)
	maximum = 0.145869 (21 samples)
Accepted flit rate average = 0.0723065 (21 samples)
	minimum = 0.0376467 (21 samples)
	maximum = 0.143901 (21 samples)
Injected packet size average = 2.1805 (21 samples)
Accepted packet size average = 2.1805 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 48 sec (468 sec)
gpgpu_simulation_rate = 89293 (inst/sec)
gpgpu_simulation_rate = 1713 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,802042)
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,802042)
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,802042)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 803542  inst.: 41881743 (ipc=61.5) sim_rate=89300 (inst/sec) elapsed = 0:0:07:49 / Sat Jul 28 12:10:19 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(0,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(1,0,0) tid=(314,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(0,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(2,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 807042  inst.: 42270255 (ipc=96.1) sim_rate=89936 (inst/sec) elapsed = 0:0:07:50 / Sat Jul 28 12:10:20 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(2,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,0,0) tid=(506,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6252,802042), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7056,802042), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(1,0,0) tid=(506,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8418,802042), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 3.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 8419
gpu_sim_insn = 692480
gpu_ipc =      82.2521
gpu_tot_sim_cycle = 810461
gpu_tot_sim_insn = 42481999
gpu_tot_ipc =      52.4171
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22716
gpu_stall_icnt2sh    = 137123
gpu_total_sim_rate=90387

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2760767
	L1I_total_cache_misses = 2813
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 135862, Miss = 51808, Miss_rate = 0.381, Pending_hits = 3546, Reservation_fails = 103506
	L1D_cache_core[1]: Access = 137718, Miss = 52715, Miss_rate = 0.383, Pending_hits = 3565, Reservation_fails = 95142
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 145644, Miss = 57220, Miss_rate = 0.393, Pending_hits = 4392, Reservation_fails = 127792
	L1D_cache_core[6]: Access = 144866, Miss = 56577, Miss_rate = 0.391, Pending_hits = 4726, Reservation_fails = 126675
	L1D_cache_core[7]: Access = 145199, Miss = 57486, Miss_rate = 0.396, Pending_hits = 4475, Reservation_fails = 134051
	L1D_cache_core[8]: Access = 144528, Miss = 56707, Miss_rate = 0.392, Pending_hits = 4532, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 144960, Miss = 56780, Miss_rate = 0.392, Pending_hits = 4492, Reservation_fails = 123393
	L1D_cache_core[10]: Access = 98108, Miss = 40816, Miss_rate = 0.416, Pending_hits = 4527, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 146456, Miss = 57636, Miss_rate = 0.394, Pending_hits = 4293, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 100853, Miss = 42498, Miss_rate = 0.421, Pending_hits = 4237, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 144662, Miss = 56117, Miss_rate = 0.388, Pending_hits = 4527, Reservation_fails = 96727
	L1D_cache_core[14]: Access = 86804, Miss = 34362, Miss_rate = 0.396, Pending_hits = 3527, Reservation_fails = 74197
	L1D_total_cache_accesses = 1911075
	L1D_total_cache_misses = 756207
	L1D_total_cache_miss_rate = 0.3957
	L1D_total_cache_pending_hits = 63260
	L1D_total_cache_reservation_fails = 1585227
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 76321
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 386437
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75848
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1198790
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2757954
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2813
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16719, 16701, 16433, 16429, 16433, 16429, 11886, 11882, 11558, 11554, 11537, 11533, 11537, 11533, 11537, 11533, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 10442, 
gpgpu_n_tot_thrd_icount = 160642272
gpgpu_n_tot_w_icount = 5020071
gpgpu_n_stall_shd_mem = 2034838
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64997
gpgpu_n_mem_write_global = 716680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5517721
gpgpu_n_store_insn = 2662526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2034838
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2765952	W0_Idle:1023261	W0_Scoreboard:4200180	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1198619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 519976 {8:64997,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37534912 {40:572222,72:78129,136:66329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1600 {8:200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8839592 {136:64997,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5733440 {8:716680,}
traffic_breakdown_memtocore[INST_ACC_R] = 27200 {136:200,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 206 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 810460 
mrq_lat_table:28968 	2759 	1015 	1576 	3582 	1624 	699 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	731219 	50076 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128068 	62442 	118662 	464843 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29468 	27232 	8059 	255 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	421335 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1536 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.141936  3.169935  3.126667  2.993590  3.333333  3.555556  2.765152  2.786260  2.129252  2.193104  2.427027  2.343750  2.424419  2.419540  2.936709  2.942675 
dram[1]:  3.189543  3.101911  2.889570  2.943396  3.087301  3.301724  2.751880  2.815385  2.080000  2.086093  2.368421  2.373684  2.291209  2.450292  2.924528  2.942675 
dram[2]:  3.246667  3.135484  2.974843  3.191781  3.104000  3.344828  2.793893  2.896825  2.112583  2.178082  2.483333  2.222772  2.375000  2.408046  3.025974  2.961783 
dram[3]:  2.843023  3.056604  2.825301  3.025974  3.264957  3.550459  2.723881  2.759398  2.118421  2.274648  2.606936  2.426229  2.421965  2.400000  2.936709  2.790419 
dram[4]:  3.205298  3.211920  2.831325  2.987180  3.613208  3.464286  2.778626  2.763359  2.051282  2.213793  2.448649  2.295337  2.342697  2.491124  2.865031  2.824242 
dram[5]:  3.044025  3.095541  2.962264  3.106667  3.347826  3.527273  2.678832  2.706767  2.262411  2.267606  2.454054  2.500000  2.337079  2.470588  2.974359  2.678161 
average row locality = 40283/14738 = 2.733274
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       335       331       323       321       278       274       261       263       233       236       301       306       319       321       328       328 
dram[1]:       336       333       325       322       276       273       264       263       232       234       302       309       317       319       329       328 
dram[2]:       335       332       327       320       275       276       264       261       235       236       301       309       318       319       330       329 
dram[3]:       337       332       323       322       272       275       263       262       238       239       305       302       319       320       328       330 
dram[4]:       332       331       324       322       273       275       262       262       236       237       306       301       317       320       331       330 
dram[5]:       330       332       325       322       275       276       265       260       236       238       308       304       316       320       330       330 
total reads: 28580
bank skew: 337/232 = 1.45
chip skew: 4767/4758 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110       104       102        80        82       148       144        98       100       136       134 
dram[1]:       152       154       146       146       113       110       102       103        80        81       148       142       100       100       136       134 
dram[2]:       152       154       146       146       113       112       102       104        84        82       146       140       100       100       136       136 
dram[3]:       152       154       146       144       110       112       102       105        84        84       146       142       100       100       136       136 
dram[4]:       152       154       146       144       110       113       102       100        84        84       147       142       100       101       136       136 
dram[5]:       154       154       146       144       110       112       102       100        83        84       146       146       100       100       134       136 
total reads: 11703
bank skew: 154/80 = 1.92
chip skew: 1953/1947 = 1.00
average mf latency per bank:
dram[0]:        498       541       531       566       452       445       382       400       897       700     25671     26081       813       677       511       482
dram[1]:        498       543       529       537       446       458       386       406       969       643     25621     25860       889       704       506       478
dram[2]:        527       512       536       549       736       435       382       396      1013       719     25881     25906       659       753       505       447
dram[3]:        534       503       548       557       459       420       398       579      1076       995     26186     32177       689       824       534       468
dram[4]:        512       543       548       552       458       427       394       397       898      1061     22811     26515       818       700       485       447
dram[5]:        504       542       553       538       449       422       381       388       676      1065     27124     24989       854       725       468       489
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069788 n_nop=1051526 n_act=2433 n_pre=2417 n_req=6706 n_rd=9516 n_write=3896 bw_util=0.02507
n_activity=125562 dram_eff=0.2136
bk0: 670a 1061798i bk1: 662a 1061530i bk2: 646a 1061951i bk3: 642a 1061906i bk4: 556a 1063508i bk5: 548a 1063766i bk6: 522a 1063564i bk7: 526a 1063483i bk8: 466a 1063978i bk9: 472a 1064008i bk10: 602a 1061960i bk11: 612a 1060943i bk12: 638a 1062242i bk13: 642a 1062117i bk14: 656a 1061818i bk15: 656a 1061444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0522608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069788 n_nop=1051412 n_act=2487 n_pre=2471 n_req=6709 n_rd=9524 n_write=3894 bw_util=0.02509
n_activity=125718 dram_eff=0.2135
bk0: 672a 1061670i bk1: 666a 1061319i bk2: 650a 1061784i bk3: 644a 1061570i bk4: 552a 1063476i bk5: 546a 1063717i bk6: 528a 1063716i bk7: 526a 1063538i bk8: 464a 1063907i bk9: 468a 1063858i bk10: 604a 1061485i bk11: 618a 1061254i bk12: 634a 1062176i bk13: 638a 1062297i bk14: 658a 1061418i bk15: 656a 1061650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0488499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069788 n_nop=1051468 n_act=2448 n_pre=2432 n_req=6720 n_rd=9534 n_write=3906 bw_util=0.02513
n_activity=125057 dram_eff=0.2149
bk0: 670a 1061976i bk1: 664a 1061726i bk2: 654a 1061947i bk3: 640a 1061644i bk4: 550a 1063369i bk5: 552a 1063547i bk6: 528a 1063554i bk7: 522a 1063591i bk8: 470a 1063946i bk9: 472a 1063644i bk10: 602a 1061485i bk11: 618a 1061362i bk12: 636a 1062316i bk13: 638a 1062011i bk14: 660a 1061741i bk15: 658a 1061380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0498099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069788 n_nop=1051430 n_act=2467 n_pre=2451 n_req=6720 n_rd=9534 n_write=3906 bw_util=0.02513
n_activity=123918 dram_eff=0.2169
bk0: 674a 1061036i bk1: 664a 1061644i bk2: 646a 1061603i bk3: 644a 1061521i bk4: 544a 1063613i bk5: 550a 1063865i bk6: 526a 1063540i bk7: 524a 1063672i bk8: 476a 1063675i bk9: 478a 1063983i bk10: 610a 1061893i bk11: 604a 1061618i bk12: 638a 1062265i bk13: 640a 1061890i bk14: 656a 1061442i bk15: 660a 1061221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0489162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8058c480, atomic=0 1 entries : 0x7f3ad94aa860 :  mf: uid=6345093, sid03:w15, part=4, addr=0x8058c480, load , size=128, unknown  status = IN_PARTITION_DRAM (810458), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069788 n_nop=1051468 n_act=2458 n_pre=2442 n_req=6710 n_rd=9518 n_write=3902 bw_util=0.02509
n_activity=125639 dram_eff=0.2136
bk0: 664a 1061926i bk1: 662a 1061812i bk2: 648a 1061350i bk3: 644a 1061613i bk4: 546a 1063782i bk5: 550a 1063956i bk6: 524a 1063678i bk7: 524a 1063737i bk8: 472a 1063718i bk9: 474a 1063636i bk10: 612a 1061727i bk11: 602a 1060891i bk12: 634a 1062296i bk13: 640a 1062452i bk14: 662a 1061413i bk15: 660a 1061107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0497547
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1069788 n_nop=1051476 n_act=2446 n_pre=2430 n_req=6718 n_rd=9534 n_write=3902 bw_util=0.02512
n_activity=123620 dram_eff=0.2174
bk0: 660a 1061528i bk1: 664a 1061542i bk2: 650a 1061757i bk3: 644a 1061873i bk4: 550a 1063664i bk5: 552a 1063822i bk6: 530a 1063499i bk7: 520a 1063607i bk8: 472a 1064120i bk9: 476a 1064212i bk10: 616a 1061557i bk11: 608a 1061623i bk12: 632a 1062211i bk13: 640a 1062327i bk14: 660a 1061707i bk15: 660a 1060854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0490808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63266, Miss = 2378, Miss_rate = 0.038, Pending_hits = 746, Reservation_fails = 2327
L2_cache_bank[1]: Access = 63885, Miss = 2380, Miss_rate = 0.037, Pending_hits = 729, Reservation_fails = 1888
L2_cache_bank[2]: Access = 63381, Miss = 2381, Miss_rate = 0.038, Pending_hits = 723, Reservation_fails = 2267
L2_cache_bank[3]: Access = 63147, Miss = 2381, Miss_rate = 0.038, Pending_hits = 718, Reservation_fails = 1889
L2_cache_bank[4]: Access = 63065, Miss = 2385, Miss_rate = 0.038, Pending_hits = 745, Reservation_fails = 2085
L2_cache_bank[5]: Access = 61918, Miss = 2382, Miss_rate = 0.038, Pending_hits = 740, Reservation_fails = 2161
L2_cache_bank[6]: Access = 63251, Miss = 2385, Miss_rate = 0.038, Pending_hits = 722, Reservation_fails = 1518
L2_cache_bank[7]: Access = 80729, Miss = 2382, Miss_rate = 0.030, Pending_hits = 732, Reservation_fails = 1630
L2_cache_bank[8]: Access = 67622, Miss = 2381, Miss_rate = 0.035, Pending_hits = 716, Reservation_fails = 2356
L2_cache_bank[9]: Access = 63254, Miss = 2378, Miss_rate = 0.038, Pending_hits = 723, Reservation_fails = 1882
L2_cache_bank[10]: Access = 66596, Miss = 2385, Miss_rate = 0.036, Pending_hits = 735, Reservation_fails = 1423
L2_cache_bank[11]: Access = 61780, Miss = 2382, Miss_rate = 0.039, Pending_hits = 735, Reservation_fails = 2193
L2_total_cache_accesses = 781894
L2_total_cache_misses = 28580
L2_total_cache_miss_rate = 0.0366
L2_total_cache_pending_hits = 8764
L2_total_cache_reservation_fails = 23619
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 52
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 41
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1055
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1042716
icnt_total_pkts_simt_to_mem=1775690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2378
	minimum = 6
	maximum = 120
Network latency average = 9.68297
	minimum = 6
	maximum = 116
Slowest packet = 1561906
Flit latency average = 8.20003
	minimum = 6
	maximum = 112
Slowest flit = 2812756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00971348
	minimum = 0 (at node 0)
	maximum = 0.0526191 (at node 3)
Accepted packet rate average = 0.00971348
	minimum = 0 (at node 0)
	maximum = 0.0526191 (at node 3)
Injected flit rate average = 0.0291404
	minimum = 0 (at node 0)
	maximum = 0.242665 (at node 3)
Accepted flit rate average= 0.0291404
	minimum = 0 (at node 0)
	maximum = 0.0730491 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5224 (22 samples)
	minimum = 6 (22 samples)
	maximum = 94.2727 (22 samples)
Network latency average = 11.8256 (22 samples)
	minimum = 6 (22 samples)
	maximum = 86.6364 (22 samples)
Flit latency average = 10.8942 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.3636 (22 samples)
Fragmentation average = 0.00482868 (22 samples)
	minimum = 0 (22 samples)
	maximum = 33 (22 samples)
Injected packet rate average = 0.0320947 (22 samples)
	minimum = 0.0183174 (22 samples)
	maximum = 0.0586535 (22 samples)
Accepted packet rate average = 0.0320947 (22 samples)
	minimum = 0.0183174 (22 samples)
	maximum = 0.0586535 (22 samples)
Injected flit rate average = 0.0703444 (22 samples)
	minimum = 0.0397996 (22 samples)
	maximum = 0.150268 (22 samples)
Accepted flit rate average = 0.0703444 (22 samples)
	minimum = 0.0359355 (22 samples)
	maximum = 0.140681 (22 samples)
Injected packet size average = 2.19177 (22 samples)
Accepted packet size average = 2.19177 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 50 sec (470 sec)
gpgpu_simulation_rate = 90387 (inst/sec)
gpgpu_simulation_rate = 1724 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,810461)
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,810461)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(12,0,0) tid=(26,30,0)
GPGPU-Sim uArch: cycles simulated: 810961  inst.: 42661871 (ipc=359.7) sim_rate=90577 (inst/sec) elapsed = 0:0:07:51 / Sat Jul 28 12:10:21 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(7,0,0) tid=(26,20,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(1,0,0) tid=(22,29,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (862,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(863,810461)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (868,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(869,810461)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (874,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(875,810461)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (880,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(881,810461)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (886,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(887,810461)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (892,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(893,810461)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (910,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(911,810461)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (916,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(917,810461)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (922,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(923,810461)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (928,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(929,810461)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (934,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(935,810461)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (940,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(941,810461)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (946,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(947,810461)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(3,1,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 811461  inst.: 42872653 (ipc=390.7) sim_rate=90831 (inst/sec) elapsed = 0:0:07:52 / Sat Jul 28 12:10:22 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(0,0,0) tid=(14,28,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(5,1,0) tid=(22,15,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1270,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1271,810461)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1294,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1295,810461)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1304,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1305,810461)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1308,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1309,810461)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1318,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1320,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1326,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1338,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1342,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1350,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1350,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(15,1,0) tid=(16,2,0)
GPGPU-Sim uArch: cycles simulated: 811961  inst.: 43181629 (ipc=466.4) sim_rate=91293 (inst/sec) elapsed = 0:0:07:53 / Sat Jul 28 12:10:23 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1678,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1702,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1715,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1724,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 814461  inst.: 43321903 (ipc=210.0) sim_rate=91396 (inst/sec) elapsed = 0:0:07:54 / Sat Jul 28 12:10:24 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(0,1,0) tid=(28,9,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(0,0,0) tid=(4,14,0)
GPGPU-Sim uArch: cycles simulated: 818461  inst.: 43473859 (ipc=124.0) sim_rate=91523 (inst/sec) elapsed = 0:0:07:55 / Sat Jul 28 12:10:25 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(0,1,0) tid=(30,11,0)
GPGPU-Sim uArch: cycles simulated: 822961  inst.: 43645261 (ipc=93.1) sim_rate=91691 (inst/sec) elapsed = 0:0:07:56 / Sat Jul 28 12:10:26 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,0,0) tid=(20,3,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,0,0) tid=(16,4,0)
GPGPU-Sim uArch: cycles simulated: 826961  inst.: 43800329 (ipc=79.9) sim_rate=91824 (inst/sec) elapsed = 0:0:07:57 / Sat Jul 28 12:10:27 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(0,0,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 830961  inst.: 43949367 (ipc=71.6) sim_rate=91944 (inst/sec) elapsed = 0:0:07:58 / Sat Jul 28 12:10:28 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(0,1,0) tid=(0,12,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,1,0) tid=(26,24,0)
GPGPU-Sim uArch: cycles simulated: 834961  inst.: 44103793 (ipc=66.2) sim_rate=92074 (inst/sec) elapsed = 0:0:07:59 / Sat Jul 28 12:10:29 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(0,0,0) tid=(12,14,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,1,0) tid=(8,28,0)
GPGPU-Sim uArch: cycles simulated: 837961  inst.: 44335997 (ipc=67.4) sim_rate=92366 (inst/sec) elapsed = 0:0:08:00 / Sat Jul 28 12:10:30 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,1,0) tid=(22,17,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(0,1,0) tid=(28,23,0)
GPGPU-Sim uArch: cycles simulated: 840961  inst.: 44541915 (ipc=67.5) sim_rate=92602 (inst/sec) elapsed = 0:0:08:01 / Sat Jul 28 12:10:31 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,0,0) tid=(14,28,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(0,1,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 844961  inst.: 44769493 (ipc=66.3) sim_rate=92882 (inst/sec) elapsed = 0:0:08:02 / Sat Jul 28 12:10:32 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,1,0) tid=(2,19,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,1,0) tid=(4,24,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(1,0,0) tid=(10,31,0)
GPGPU-Sim uArch: cycles simulated: 849461  inst.: 44988469 (ipc=64.3) sim_rate=93143 (inst/sec) elapsed = 0:0:08:03 / Sat Jul 28 12:10:33 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39152,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41018,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41052,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,1,0) tid=(26,31,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43737,810461), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 43738
gpu_sim_insn = 2604928
gpu_ipc =      59.5575
gpu_tot_sim_cycle = 854199
gpu_tot_sim_insn = 45086927
gpu_tot_ipc =      52.7827
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22919
gpu_stall_icnt2sh    = 138485
gpu_total_sim_rate=93347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2816464
	L1I_total_cache_misses = 3854
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 135862, Miss = 51808, Miss_rate = 0.381, Pending_hits = 3546, Reservation_fails = 103506
	L1D_cache_core[1]: Access = 137718, Miss = 52715, Miss_rate = 0.383, Pending_hits = 3565, Reservation_fails = 95142
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 155690, Miss = 61584, Miss_rate = 0.396, Pending_hits = 5771, Reservation_fails = 154080
	L1D_cache_core[6]: Access = 153106, Miss = 60011, Miss_rate = 0.392, Pending_hits = 6113, Reservation_fails = 150394
	L1D_cache_core[7]: Access = 153439, Miss = 60923, Miss_rate = 0.397, Pending_hits = 6043, Reservation_fails = 160363
	L1D_cache_core[8]: Access = 144528, Miss = 56707, Miss_rate = 0.392, Pending_hits = 4532, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 155006, Miss = 61185, Miss_rate = 0.395, Pending_hits = 5986, Reservation_fails = 150043
	L1D_cache_core[10]: Access = 98108, Miss = 40816, Miss_rate = 0.416, Pending_hits = 4527, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 146456, Miss = 57636, Miss_rate = 0.394, Pending_hits = 4293, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 100853, Miss = 42498, Miss_rate = 0.421, Pending_hits = 4237, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 144662, Miss = 56117, Miss_rate = 0.388, Pending_hits = 4527, Reservation_fails = 96727
	L1D_cache_core[14]: Access = 86804, Miss = 34362, Miss_rate = 0.396, Pending_hits = 3527, Reservation_fails = 74197
	L1D_total_cache_accesses = 1947647
	L1D_total_cache_misses = 771847
	L1D_total_cache_miss_rate = 0.3963
	L1D_total_cache_pending_hits = 69088
	L1D_total_cache_reservation_fails = 1688196
	L1D_cache_data_port_util = 0.166
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 78881
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1088454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 475927
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 78408
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 705096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1212269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812610
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3854
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16761, 16743, 16475, 16471, 16475, 16471, 11928, 11924, 11600, 11596, 11579, 11575, 11579, 11575, 11579, 11575, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 10484, 
gpgpu_n_tot_thrd_icount = 163796192
gpgpu_n_tot_w_icount = 5118631
gpgpu_n_stall_shd_mem = 2149675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66751
gpgpu_n_mem_write_global = 730760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5930521
gpgpu_n_store_insn = 2867326
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2315238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2149675
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2960501	W0_Idle:1058692	W0_Scoreboard:4233914	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1258651
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 534008 {8:66751,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38794432 {40:576318,72:82225,136:72217,}
traffic_breakdown_coretomem[INST_ACC_R] = 1872 {8:234,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9078136 {136:66751,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5846080 {8:730760,}
traffic_breakdown_memtocore[INST_ACC_R] = 31824 {136:234,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 205 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 854198 
mrq_lat_table:29237 	2776 	1019 	1577 	3594 	1624 	699 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	746490 	50639 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129804 	65158 	127268 	467653 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30402 	27942 	8136 	288 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	435415 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1620 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        38 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        36 
dram[2]:        56        64        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[3]:        56        64        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        40        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        38        40 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.141936  3.169935  3.211920  3.076433  3.333333  3.555556  2.765152  2.786260  2.168919  2.232877  2.427027  2.343750  2.424419  2.419540  2.936709  2.942675 
dram[1]:  3.189543  3.101911  2.969512  3.025000  3.087301  3.301724  2.751880  2.815385  2.119205  2.125000  2.368421  2.373684  2.291209  2.450292  2.924528  2.942675 
dram[2]:  3.246667  3.121795  3.056250  3.292517  3.104000  3.344828  2.793893  2.896825  2.151316  2.217687  2.483333  2.222772  2.375000  2.408046  3.025974  2.961783 
dram[3]:  2.843023  3.050000  2.904192  3.122581  3.264957  3.550459  2.723881  2.759398  2.169935  2.314685  2.606936  2.426229  2.421965  2.400000  2.936709  2.790419 
dram[4]:  3.205298  3.211920  2.910180  3.082803  3.613208  3.464286  2.778626  2.763359  2.101911  2.253425  2.448649  2.295337  2.342697  2.491124  2.865031  2.824242 
dram[5]:  3.044025  3.095541  3.043750  3.205298  3.347826  3.527273  2.678832  2.706767  2.302817  2.307692  2.454054  2.500000  2.337079  2.470588  2.974359  2.678161 
average row locality = 40586/14764 = 2.748984
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       335       331       339       337       278       274       261       263       241       244       301       306       319       321       328       328 
dram[1]:       336       333       341       338       276       273       264       263       240       242       302       309       317       319       329       328 
dram[2]:       335       333       343       338       275       276       264       261       243       244       301       309       318       319       330       329 
dram[3]:       337       334       339       340       272       275       263       262       248       247       305       302       319       320       328       330 
dram[4]:       332       331       340       340       273       275       262       262       246       245       306       301       317       320       331       330 
dram[5]:       330       332       341       340       275       276       265       260       244       246       308       304       316       320       330       330 
total reads: 28883
bank skew: 343/240 = 1.43
chip skew: 4821/4806 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110       104       102        80        82       148       144        98       100       136       134 
dram[1]:       152       154       146       146       113       110       102       103        80        81       148       142       100       100       136       134 
dram[2]:       152       154       146       146       113       112       102       104        84        82       146       140       100       100       136       136 
dram[3]:       152       154       146       144       110       112       102       105        84        84       146       142       100       100       136       136 
dram[4]:       152       154       146       144       110       113       102       100        84        84       147       142       100       101       136       136 
dram[5]:       154       154       146       144       110       112       102       100        83        84       146       146       100       100       134       136 
total reads: 11703
bank skew: 154/80 = 1.92
chip skew: 1953/1947 = 1.00
average mf latency per bank:
dram[0]:        498       541       567       602       452       445       382       400      1558      1351     25671     26081       813       677       511       482
dram[1]:        498       543       563       576       446       458       386       406      1625      1274     25621     25860       889       704       506       478
dram[2]:        527       511       569       594       736       435       382       396      1625      1380     25881     25906       659       753       505       447
dram[3]:        534       501       581       597       459       420       398       579      1682      1609     26186     32177       689       824       534       468
dram[4]:        512       543       585       593       458       427       394       397      1480      1645     22811     26515       818       700       485       447
dram[5]:        504       542       594       579       449       422       381       388      1283      1678     27124     24989       854       725       468       489
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127521 n_nop=1109155 n_act=2437 n_pre=2421 n_req=6754 n_rd=9612 n_write=3896 bw_util=0.02396
n_activity=126273 dram_eff=0.2139
bk0: 670a 1119530i bk1: 662a 1119265i bk2: 678a 1119595i bk3: 674a 1119545i bk4: 556a 1121240i bk5: 548a 1121499i bk6: 522a 1121297i bk7: 526a 1121218i bk8: 482a 1121651i bk9: 488a 1121681i bk10: 602a 1119690i bk11: 612a 1118675i bk12: 638a 1119974i bk13: 642a 1119849i bk14: 656a 1119550i bk15: 656a 1119176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.049678
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127521 n_nop=1109041 n_act=2491 n_pre=2475 n_req=6757 n_rd=9620 n_write=3894 bw_util=0.02397
n_activity=126413 dram_eff=0.2138
bk0: 672a 1119403i bk1: 666a 1119053i bk2: 682a 1119428i bk3: 676a 1119208i bk4: 552a 1121208i bk5: 546a 1121449i bk6: 528a 1121448i bk7: 526a 1121273i bk8: 480a 1121576i bk9: 484a 1121516i bk10: 604a 1119215i bk11: 618a 1118986i bk12: 634a 1119908i bk13: 638a 1120030i bk14: 658a 1119151i bk15: 656a 1119383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0463708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127521 n_nop=1109089 n_act=2453 n_pre=2437 n_req=6771 n_rd=9636 n_write=3906 bw_util=0.02402
n_activity=125859 dram_eff=0.2152
bk0: 670a 1119711i bk1: 666a 1119433i bk2: 686a 1119588i bk3: 676a 1119274i bk4: 550a 1121101i bk5: 552a 1121279i bk6: 528a 1121286i bk7: 522a 1121325i bk8: 486a 1121619i bk9: 488a 1121308i bk10: 602a 1119215i bk11: 618a 1119094i bk12: 636a 1120048i bk13: 638a 1119744i bk14: 660a 1119474i bk15: 658a 1119114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0473118
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127521 n_nop=1109045 n_act=2472 n_pre=2456 n_req=6774 n_rd=9642 n_write=3906 bw_util=0.02403
n_activity=124770 dram_eff=0.2172
bk0: 674a 1118771i bk1: 668a 1119345i bk2: 678a 1119244i bk3: 680a 1119145i bk4: 544a 1121344i bk5: 550a 1121596i bk6: 526a 1121271i bk7: 524a 1121404i bk8: 496a 1121338i bk9: 494a 1121651i bk10: 610a 1119624i bk11: 604a 1119349i bk12: 638a 1119998i bk13: 640a 1119624i bk14: 656a 1119177i bk15: 660a 1118956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0464586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127521 n_nop=1109089 n_act=2462 n_pre=2446 n_req=6762 n_rd=9622 n_write=3902 bw_util=0.02399
n_activity=126381 dram_eff=0.214
bk0: 664a 1119661i bk1: 662a 1119547i bk2: 680a 1118992i bk3: 680a 1119243i bk4: 546a 1121512i bk5: 550a 1121687i bk6: 524a 1121409i bk7: 524a 1121469i bk8: 492a 1121381i bk9: 490a 1121291i bk10: 612a 1119457i bk11: 602a 1118623i bk12: 634a 1120029i bk13: 640a 1120186i bk14: 662a 1119148i bk15: 660a 1118842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0472701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1127521 n_nop=1109101 n_act=2450 n_pre=2434 n_req=6768 n_rd=9634 n_write=3902 bw_util=0.02401
n_activity=124404 dram_eff=0.2176
bk0: 660a 1119262i bk1: 664a 1119277i bk2: 682a 1119402i bk3: 680a 1119508i bk4: 550a 1121396i bk5: 552a 1121554i bk6: 530a 1121231i bk7: 520a 1121340i bk8: 488a 1121795i bk9: 492a 1121879i bk10: 616a 1119287i bk11: 608a 1119355i bk12: 632a 1119944i bk13: 640a 1120060i bk14: 660a 1119440i bk15: 660a 1118587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0466191

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64623, Miss = 2402, Miss_rate = 0.037, Pending_hits = 771, Reservation_fails = 2327
L2_cache_bank[1]: Access = 65240, Miss = 2404, Miss_rate = 0.037, Pending_hits = 759, Reservation_fails = 1888
L2_cache_bank[2]: Access = 64732, Miss = 2405, Miss_rate = 0.037, Pending_hits = 749, Reservation_fails = 2267
L2_cache_bank[3]: Access = 64443, Miss = 2405, Miss_rate = 0.037, Pending_hits = 750, Reservation_fails = 1889
L2_cache_bank[4]: Access = 64350, Miss = 2409, Miss_rate = 0.037, Pending_hits = 770, Reservation_fails = 2085
L2_cache_bank[5]: Access = 63313, Miss = 2409, Miss_rate = 0.038, Pending_hits = 774, Reservation_fails = 2286
L2_cache_bank[6]: Access = 64600, Miss = 2411, Miss_rate = 0.037, Pending_hits = 751, Reservation_fails = 1518
L2_cache_bank[7]: Access = 82055, Miss = 2410, Miss_rate = 0.029, Pending_hits = 762, Reservation_fails = 1727
L2_cache_bank[8]: Access = 68918, Miss = 2407, Miss_rate = 0.035, Pending_hits = 745, Reservation_fails = 2356
L2_cache_bank[9]: Access = 64498, Miss = 2404, Miss_rate = 0.037, Pending_hits = 750, Reservation_fails = 1882
L2_cache_bank[10]: Access = 67900, Miss = 2409, Miss_rate = 0.035, Pending_hits = 764, Reservation_fails = 1423
L2_cache_bank[11]: Access = 63090, Miss = 2408, Miss_rate = 0.038, Pending_hits = 762, Reservation_fails = 2193
L2_total_cache_accesses = 797762
L2_total_cache_misses = 28883
L2_total_cache_miss_rate = 0.0362
L2_total_cache_pending_hits = 9107
L2_total_cache_reservation_fails = 23841
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 131
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1277
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1065736
icnt_total_pkts_simt_to_mem=1827398
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.6986
	minimum = 6
	maximum = 104
Network latency average = 10.8998
	minimum = 6
	maximum = 99
Slowest packet = 1563930
Flit latency average = 10.4327
	minimum = 6
	maximum = 95
Slowest flit = 2818797
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0268738
	minimum = 4.57268e-05 (at node 0)
	maximum = 0.101925 (at node 9)
Accepted packet rate average = 0.0268738
	minimum = 4.57268e-05 (at node 0)
	maximum = 0.101925 (at node 9)
Injected flit rate average = 0.0632792
	minimum = 4.57268e-05 (at node 0)
	maximum = 0.347753 (at node 9)
Accepted flit rate average= 0.0632792
	minimum = 0.000228634 (at node 0)
	maximum = 0.146737 (at node 9)
Injected packet length average = 2.35468
Accepted packet length average = 2.35468
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5301 (23 samples)
	minimum = 6 (23 samples)
	maximum = 94.6957 (23 samples)
Network latency average = 11.7854 (23 samples)
	minimum = 6 (23 samples)
	maximum = 87.1739 (23 samples)
Flit latency average = 10.8741 (23 samples)
	minimum = 6 (23 samples)
	maximum = 83.8696 (23 samples)
Fragmentation average = 0.00461874 (23 samples)
	minimum = 0 (23 samples)
	maximum = 31.5652 (23 samples)
Injected packet rate average = 0.0318677 (23 samples)
	minimum = 0.017523 (23 samples)
	maximum = 0.0605349 (23 samples)
Accepted packet rate average = 0.0318677 (23 samples)
	minimum = 0.017523 (23 samples)
	maximum = 0.0605349 (23 samples)
Injected flit rate average = 0.0700372 (23 samples)
	minimum = 0.0380712 (23 samples)
	maximum = 0.158855 (23 samples)
Accepted flit rate average = 0.0700372 (23 samples)
	minimum = 0.034383 (23 samples)
	maximum = 0.140944 (23 samples)
Injected packet size average = 2.19775 (23 samples)
Accepted packet size average = 2.19775 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 3 sec (483 sec)
gpgpu_simulation_rate = 93347 (inst/sec)
gpgpu_simulation_rate = 1768 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,854199)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,854199)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(1,5,0) tid=(26,3,0)
GPGPU-Sim uArch: cycles simulated: 854699  inst.: 45233167 (ipc=292.5) sim_rate=93456 (inst/sec) elapsed = 0:0:08:04 / Sat Jul 28 12:10:34 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(0,1,0) tid=(26,22,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(1,6,0) tid=(26,20,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (831,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(832,854199)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (837,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(838,854199)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (843,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(844,854199)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (849,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(850,854199)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (855,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(856,854199)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (861,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(862,854199)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (867,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(868,854199)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (915,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(916,854199)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,1,0) tid=(26,6,0)
GPGPU-Sim uArch: cycles simulated: 855199  inst.: 45492143 (ipc=405.2) sim_rate=93798 (inst/sec) elapsed = 0:0:08:05 / Sat Jul 28 12:10:35 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,8,0) tid=(26,31,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1147,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1148,854199)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1153,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1154,854199)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1159,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1160,854199)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1241,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1242,854199)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1253,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1254,854199)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1260,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1260,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1261,854199)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1261,854199)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1271,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1272,854199)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1279,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1280,854199)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1285,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(0,15,0) tid=(26,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1329,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,12,0) tid=(26,21,0)
GPGPU-Sim uArch: cycles simulated: 855699  inst.: 45794191 (ipc=471.5) sim_rate=94226 (inst/sec) elapsed = 0:0:08:06 / Sat Jul 28 12:10:36 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1551,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1563,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1564,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1657,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1669,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1674,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1674,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1687,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1695,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(0,1,0) tid=(26,12,0)
GPGPU-Sim uArch: cycles simulated: 858699  inst.: 45942031 (ipc=190.0) sim_rate=94336 (inst/sec) elapsed = 0:0:08:07 / Sat Jul 28 12:10:37 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,0,0) tid=(26,6,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 863199  inst.: 46090671 (ipc=111.5) sim_rate=94448 (inst/sec) elapsed = 0:0:08:08 / Sat Jul 28 12:10:38 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,1,0) tid=(26,8,0)
GPGPU-Sim uArch: cycles simulated: 866699  inst.: 46208303 (ipc=89.7) sim_rate=94495 (inst/sec) elapsed = 0:0:08:09 / Sat Jul 28 12:10:39 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(1,0,0) tid=(26,8,0)
GPGPU-Sim uArch: cycles simulated: 871199  inst.: 46358575 (ipc=74.8) sim_rate=94609 (inst/sec) elapsed = 0:0:08:10 / Sat Jul 28 12:10:40 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,1,0) tid=(26,16,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,1,0) tid=(26,20,0)
GPGPU-Sim uArch: cycles simulated: 876199  inst.: 46524879 (ipc=65.4) sim_rate=94755 (inst/sec) elapsed = 0:0:08:11 / Sat Jul 28 12:10:41 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,1,0) tid=(26,7,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(1,0,0) tid=(26,22,0)
GPGPU-Sim uArch: cycles simulated: 880699  inst.: 46675183 (ipc=59.9) sim_rate=94868 (inst/sec) elapsed = 0:0:08:12 / Sat Jul 28 12:10:42 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,0,0) tid=(26,24,0)
GPGPU-Sim uArch: cycles simulated: 885699  inst.: 46841135 (ipc=55.7) sim_rate=95012 (inst/sec) elapsed = 0:0:08:13 / Sat Jul 28 12:10:43 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(0,0,0) tid=(26,24,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(0,0,0) tid=(26,7,0)
GPGPU-Sim uArch: cycles simulated: 890199  inst.: 46990575 (ipc=52.9) sim_rate=95122 (inst/sec) elapsed = 0:0:08:14 / Sat Jul 28 12:10:44 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(0,1,0) tid=(26,17,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(1,0,0) tid=(26,11,0)
GPGPU-Sim uArch: cycles simulated: 895699  inst.: 47173775 (ipc=50.3) sim_rate=95300 (inst/sec) elapsed = 0:0:08:15 / Sat Jul 28 12:10:45 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,1,0) tid=(26,17,0)
GPGPU-Sim uArch: cycles simulated: 900199  inst.: 47323087 (ipc=48.6) sim_rate=95409 (inst/sec) elapsed = 0:0:08:16 / Sat Jul 28 12:10:46 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(1,1,0) tid=(26,19,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(1,1,0) tid=(26,29,0)
GPGPU-Sim uArch: cycles simulated: 905699  inst.: 47506127 (ipc=47.0) sim_rate=95585 (inst/sec) elapsed = 0:0:08:17 / Sat Jul 28 12:10:47 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(1,1,0) tid=(26,23,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,0,0) tid=(26,27,0)
GPGPU-Sim uArch: cycles simulated: 911699  inst.: 47700463 (ipc=45.5) sim_rate=95784 (inst/sec) elapsed = 0:0:08:18 / Sat Jul 28 12:10:48 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (58040,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58050,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58078,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58184,854199), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 58185
gpu_sim_insn = 2621440
gpu_ipc =      45.0535
gpu_tot_sim_cycle = 912384
gpu_tot_sim_insn = 47708367
gpu_tot_ipc =      52.2898
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23101
gpu_stall_icnt2sh    = 140065
gpu_total_sim_rate=95799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2863356
	L1I_total_cache_misses = 5050
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 191722, Miss = 54921, Miss_rate = 0.286, Pending_hits = 3674, Reservation_fails = 103992
	L1D_cache_core[1]: Access = 193578, Miss = 55833, Miss_rate = 0.288, Pending_hits = 3678, Reservation_fails = 95529
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 155690, Miss = 61584, Miss_rate = 0.396, Pending_hits = 5771, Reservation_fails = 154080
	L1D_cache_core[6]: Access = 153106, Miss = 60011, Miss_rate = 0.392, Pending_hits = 6113, Reservation_fails = 150394
	L1D_cache_core[7]: Access = 153439, Miss = 60923, Miss_rate = 0.397, Pending_hits = 6043, Reservation_fails = 160363
	L1D_cache_core[8]: Access = 144528, Miss = 56707, Miss_rate = 0.392, Pending_hits = 4532, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 155006, Miss = 61185, Miss_rate = 0.395, Pending_hits = 5986, Reservation_fails = 150043
	L1D_cache_core[10]: Access = 98108, Miss = 40816, Miss_rate = 0.416, Pending_hits = 4527, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 146456, Miss = 57636, Miss_rate = 0.394, Pending_hits = 4293, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 100853, Miss = 42498, Miss_rate = 0.421, Pending_hits = 4237, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 200522, Miss = 59226, Miss_rate = 0.295, Pending_hits = 4640, Reservation_fails = 96931
	L1D_cache_core[14]: Access = 142664, Miss = 37469, Miss_rate = 0.263, Pending_hits = 3636, Reservation_fails = 74486
	L1D_total_cache_accesses = 2171087
	L1D_total_cache_misses = 784294
	L1D_total_cache_miss_rate = 0.3612
	L1D_total_cache_pending_hits = 69551
	L1D_total_cache_reservation_fails = 1689562
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81441
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 477288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 80968
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 716883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1212274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2858306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5050
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17257, 17239, 16971, 16967, 16971, 16967, 12424, 12420, 12096, 12092, 12075, 12071, 12075, 12071, 12075, 12071, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 
gpgpu_n_tot_thrd_icount = 166429920
gpgpu_n_tot_w_icount = 5200935
gpgpu_n_stall_shd_mem = 2355153
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67411
gpgpu_n_mem_write_global = 742760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344217
gpgpu_n_store_insn = 3072126
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2397158
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2355153
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3256738	W0_Idle:1158128	W0_Scoreboard:4255367	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1340955
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 539288 {8:67411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39914432 {40:579518,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2184 {8:273,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9167896 {136:67411,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942080 {8:742760,}
traffic_breakdown_memtocore[INST_ACC_R] = 37128 {136:273,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 205 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 912383 
mrq_lat_table:29475 	2794 	1022 	1592 	3608 	1624 	699 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	758824 	50965 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	136788 	70493 	127648 	467653 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30797 	28059 	8236 	336 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	447415 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1735 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.153846  3.188312  3.245033  3.076433  3.333333  3.555556  2.765152  2.786260  2.208054  2.285714  2.427027  2.343750  2.424419  2.434286  2.955975  2.955696 
dram[1]:  3.214286  3.120253  2.975610  3.031250  3.087301  3.301724  2.751880  2.815385  2.157895  2.176471  2.368421  2.373684  2.291209  2.453488  2.950000  2.949367 
dram[2]:  3.251656  3.140127  3.056250  3.319728  3.104000  3.344828  2.793893  2.896825  2.189543  2.256757  2.483333  2.222772  2.378531  2.408046  3.051613  2.981013 
dram[3]:  2.855491  3.068323  2.922156  3.129032  3.264957  3.550459  2.723881  2.759398  2.207792  2.354167  2.606936  2.426229  2.425287  2.392045  2.949686  2.821429 
dram[4]:  3.230263  3.222222  2.928144  3.082803  3.613208  3.464286  2.778626  2.763359  2.139241  2.292517  2.448649  2.295337  2.342697  2.500000  2.871951  2.843374 
dram[5]:  3.068750  3.094340  3.043750  3.225166  3.347826  3.527273  2.678832  2.706767  2.342657  2.347222  2.454054  2.500000  2.329609  2.473684  3.000000  2.697143 
average row locality = 40874/14810 = 2.759892
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       340       337       344       337       278       274       261       263       249       254       301       306       319       326       334       333 
dram[1]:       343       339       342       339       276       273       264       263       248       252       302       309       317       322       336       332 
dram[2]:       339       339       343       342       275       276       264       261       251       252       301       309       321       319       337       335 
dram[3]:       342       340       342       341       272       275       263       262       256       255       305       302       322       321       333       338 
dram[4]:       339       339       343       340       273       275       262       262       254       253       306       301       317       324       335       336 
dram[5]:       337       338       341       343       275       276       265       260       252       254       308       304       317       323       337       336 
total reads: 29171
bank skew: 344/248 = 1.39
chip skew: 4869/4856 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110       104       102        80        82       148       144        98       100       136       134 
dram[1]:       152       154       146       146       113       110       102       103        80        81       148       142       100       100       136       134 
dram[2]:       152       154       146       146       113       112       102       104        84        82       146       140       100       100       136       136 
dram[3]:       152       154       146       144       110       112       102       105        84        84       146       142       100       100       136       136 
dram[4]:       152       154       146       144       110       113       102       100        84        84       147       142       100       101       136       136 
dram[5]:       154       154       146       144       110       112       102       100        83        84       146       146       100       100       134       136 
total reads: 11703
bank skew: 154/80 = 1.92
chip skew: 1953/1947 = 1.00
average mf latency per bank:
dram[0]:        588       658       675       608       452       445       382       400      1531      1326     25671     26081       813       794       635       574
dram[1]:        645       660       583       598       446       458       386       406      1598      1253     25621     25860       889       774       643       556
dram[2]:        585       631       574       689       736       435       382       396      1597      1360     25881     25906       727       753       641       570
dram[3]:        636       618       646       618       459       420       398       579      1653      1582     26186     32177       755       841       642       620
dram[4]:        645       657       649       600       458       427       394       397      1456      1618     22811     26515       818       804       546       569
dram[5]:        638       613       600       644       449       422       381       388      1264      1648     27124     24989       871       775       622       611
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1204324 n_nop=1185844 n_act=2444 n_pre=2428 n_req=6804 n_rd=9712 n_write=3896 bw_util=0.0226
n_activity=126938 dram_eff=0.2144
bk0: 680a 1196278i bk1: 674a 1196011i bk2: 688a 1196374i bk3: 674a 1196347i bk4: 556a 1198045i bk5: 548a 1198304i bk6: 522a 1198102i bk7: 526a 1198024i bk8: 498a 1198398i bk9: 508a 1198410i bk10: 602a 1196491i bk11: 612a 1195477i bk12: 638a 1196778i bk13: 652a 1196601i bk14: 668a 1196297i bk15: 666a 1195927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.046617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1204324 n_nop=1185736 n_act=2498 n_pre=2482 n_req=6804 n_rd=9714 n_write=3894 bw_util=0.0226
n_activity=127061 dram_eff=0.2142
bk0: 686a 1196140i bk1: 678a 1195798i bk2: 684a 1196221i bk3: 678a 1196005i bk4: 552a 1198009i bk5: 546a 1198252i bk6: 528a 1198251i bk7: 526a 1198077i bk8: 496a 1198326i bk9: 504a 1198246i bk10: 604a 1196018i bk11: 618a 1195792i bk12: 634a 1196715i bk13: 644a 1196767i bk14: 672a 1195881i bk15: 664a 1196141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0434783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1204324 n_nop=1185786 n_act=2460 n_pre=2444 n_req=6817 n_rd=9728 n_write=3906 bw_util=0.02264
n_activity=126568 dram_eff=0.2154
bk0: 678a 1196468i bk1: 678a 1196180i bk2: 686a 1196386i bk3: 684a 1196060i bk4: 550a 1197904i bk5: 552a 1198083i bk6: 528a 1198092i bk7: 522a 1198132i bk8: 502a 1198369i bk9: 504a 1198050i bk10: 602a 1196017i bk11: 618a 1195898i bk12: 642a 1196815i bk13: 638a 1196547i bk14: 674a 1196224i bk15: 670a 1195863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0443768
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1204324 n_nop=1185736 n_act=2480 n_pre=2464 n_req=6822 n_rd=9738 n_write=3906 bw_util=0.02266
n_activity=125516 dram_eff=0.2174
bk0: 684a 1195521i bk1: 680a 1196090i bk2: 684a 1196031i bk3: 682a 1195942i bk4: 544a 1198146i bk5: 550a 1198398i bk6: 526a 1198074i bk7: 524a 1198209i bk8: 512a 1198087i bk9: 510a 1198396i bk10: 610a 1196428i bk11: 604a 1196155i bk12: 644a 1196765i bk13: 642a 1196399i bk14: 666a 1195933i bk15: 676a 1195696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0435705
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1204324 n_nop=1185780 n_act=2470 n_pre=2454 n_req=6810 n_rd=9718 n_write=3902 bw_util=0.02262
n_activity=127098 dram_eff=0.2143
bk0: 678a 1196399i bk1: 678a 1196265i bk2: 686a 1195776i bk3: 680a 1196042i bk4: 546a 1198313i bk5: 550a 1198490i bk6: 524a 1198212i bk7: 524a 1198272i bk8: 508a 1198127i bk9: 506a 1198031i bk10: 612a 1196258i bk11: 602a 1195428i bk12: 634a 1196837i bk13: 648a 1196936i bk14: 670a 1195912i bk15: 672a 1195596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0444075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1204324 n_nop=1185788 n_act=2459 n_pre=2443 n_req=6817 n_rd=9732 n_write=3902 bw_util=0.02264
n_activity=125208 dram_eff=0.2178
bk0: 674a 1196004i bk1: 676a 1196001i bk2: 682a 1196199i bk3: 686a 1196294i bk4: 550a 1198199i bk5: 552a 1198359i bk6: 530a 1198036i bk7: 520a 1198145i bk8: 504a 1198545i bk9: 508a 1198626i bk10: 616a 1196088i bk11: 608a 1196158i bk12: 634a 1196721i bk13: 646a 1196819i bk14: 674a 1196183i bk15: 672a 1195339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0436776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65726, Miss = 2426, Miss_rate = 0.037, Pending_hits = 776, Reservation_fails = 2327
L2_cache_bank[1]: Access = 66350, Miss = 2430, Miss_rate = 0.037, Pending_hits = 763, Reservation_fails = 1888
L2_cache_bank[2]: Access = 65787, Miss = 2428, Miss_rate = 0.037, Pending_hits = 753, Reservation_fails = 2267
L2_cache_bank[3]: Access = 65403, Miss = 2429, Miss_rate = 0.037, Pending_hits = 756, Reservation_fails = 1889
L2_cache_bank[4]: Access = 65250, Miss = 2431, Miss_rate = 0.037, Pending_hits = 771, Reservation_fails = 2085
L2_cache_bank[5]: Access = 64473, Miss = 2433, Miss_rate = 0.038, Pending_hits = 776, Reservation_fails = 2286
L2_cache_bank[6]: Access = 65756, Miss = 2435, Miss_rate = 0.037, Pending_hits = 757, Reservation_fails = 1518
L2_cache_bank[7]: Access = 83112, Miss = 2434, Miss_rate = 0.029, Pending_hits = 765, Reservation_fails = 1727
L2_cache_bank[8]: Access = 69817, Miss = 2429, Miss_rate = 0.035, Pending_hits = 748, Reservation_fails = 2356
L2_cache_bank[9]: Access = 65682, Miss = 2430, Miss_rate = 0.037, Pending_hits = 761, Reservation_fails = 2097
L2_cache_bank[10]: Access = 68954, Miss = 2432, Miss_rate = 0.035, Pending_hits = 768, Reservation_fails = 1423
L2_cache_bank[11]: Access = 64151, Miss = 2434, Miss_rate = 0.038, Pending_hits = 768, Reservation_fails = 2193
L2_total_cache_accesses = 810461
L2_total_cache_misses = 29171
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 9162
L2_total_cache_reservation_fails = 24056
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 155
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1492
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1081231
icnt_total_pkts_simt_to_mem=1872097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.88082
	minimum = 6
	maximum = 110
Network latency average = 8.50366
	minimum = 6
	maximum = 99
Slowest packet = 1595913
Flit latency average = 7.6712
	minimum = 6
	maximum = 95
Slowest flit = 2894139
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161668
	minimum = 3.43731e-05 (at node 5)
	maximum = 0.0545158 (at node 1)
Accepted packet rate average = 0.0161668
	minimum = 3.43731e-05 (at node 5)
	maximum = 0.0545158 (at node 1)
Injected flit rate average = 0.0383158
	minimum = 3.43731e-05 (at node 5)
	maximum = 0.192008 (at node 1)
Accepted flit rate average= 0.0383158
	minimum = 0.000171866 (at node 5)
	maximum = 0.0693306 (at node 24)
Injected packet length average = 2.37003
Accepted packet length average = 2.37003
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3364 (24 samples)
	minimum = 6 (24 samples)
	maximum = 95.3333 (24 samples)
Network latency average = 11.6486 (24 samples)
	minimum = 6 (24 samples)
	maximum = 87.6667 (24 samples)
Flit latency average = 10.7407 (24 samples)
	minimum = 6 (24 samples)
	maximum = 84.3333 (24 samples)
Fragmentation average = 0.00442629 (24 samples)
	minimum = 0 (24 samples)
	maximum = 30.25 (24 samples)
Injected packet rate average = 0.0312135 (24 samples)
	minimum = 0.0167943 (24 samples)
	maximum = 0.0602841 (24 samples)
Accepted packet rate average = 0.0312135 (24 samples)
	minimum = 0.0167943 (24 samples)
	maximum = 0.0602841 (24 samples)
Injected flit rate average = 0.0687155 (24 samples)
	minimum = 0.0364863 (24 samples)
	maximum = 0.160236 (24 samples)
Accepted flit rate average = 0.0687155 (24 samples)
	minimum = 0.0329575 (24 samples)
	maximum = 0.13796 (24 samples)
Injected packet size average = 2.20146 (24 samples)
Accepted packet size average = 2.20146 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 18 sec (498 sec)
gpgpu_simulation_rate = 95799 (inst/sec)
gpgpu_simulation_rate = 1832 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,912384)
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,912384)
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,912384)
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,912384)
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,912384)
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,912384)
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,912384)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,912384), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (396,912384), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (535,912384), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (541,912384), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (664,912384), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (680,912384), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (987,912384), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 13.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 988
gpu_sim_insn = 37040
gpu_ipc =      37.4899
gpu_tot_sim_cycle = 913372
gpu_tot_sim_insn = 47745407
gpu_tot_ipc =      52.2738
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23101
gpu_stall_icnt2sh    = 140077
gpu_total_sim_rate=95874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864260
	L1I_total_cache_misses = 5258
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 191722, Miss = 54921, Miss_rate = 0.286, Pending_hits = 3674, Reservation_fails = 103992
	L1D_cache_core[1]: Access = 193578, Miss = 55833, Miss_rate = 0.288, Pending_hits = 3678, Reservation_fails = 95529
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 155690, Miss = 61584, Miss_rate = 0.396, Pending_hits = 5771, Reservation_fails = 154080
	L1D_cache_core[6]: Access = 153106, Miss = 60011, Miss_rate = 0.392, Pending_hits = 6113, Reservation_fails = 150394
	L1D_cache_core[7]: Access = 153439, Miss = 60923, Miss_rate = 0.397, Pending_hits = 6043, Reservation_fails = 160363
	L1D_cache_core[8]: Access = 144528, Miss = 56707, Miss_rate = 0.392, Pending_hits = 4532, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 155006, Miss = 61185, Miss_rate = 0.395, Pending_hits = 5986, Reservation_fails = 150043
	L1D_cache_core[10]: Access = 98108, Miss = 40816, Miss_rate = 0.416, Pending_hits = 4527, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 146456, Miss = 57636, Miss_rate = 0.394, Pending_hits = 4293, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 100853, Miss = 42498, Miss_rate = 0.421, Pending_hits = 4237, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 200624, Miss = 59251, Miss_rate = 0.295, Pending_hits = 4640, Reservation_fails = 96988
	L1D_cache_core[14]: Access = 142664, Miss = 37469, Miss_rate = 0.263, Pending_hits = 3636, Reservation_fails = 74486
	L1D_total_cache_accesses = 2171189
	L1D_total_cache_misses = 784319
	L1D_total_cache_miss_rate = 0.3612
	L1D_total_cache_pending_hits = 69551
	L1D_total_cache_reservation_fails = 1689619
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81559
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 477288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81086
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 716883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1212331
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2859002
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5258
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17267, 17249, 16981, 16977, 16981, 16977, 12434, 12430, 12106, 12102, 12085, 12081, 12085, 12081, 12085, 12081, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 
gpgpu_n_tot_thrd_icount = 166467424
gpgpu_n_tot_w_icount = 5202107
gpgpu_n_stall_shd_mem = 2355306
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67436
gpgpu_n_mem_write_global = 742810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344317
gpgpu_n_store_insn = 3072176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2400892
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2355306
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3256746	W0_Idle:1163804	W0_Scoreboard:4256375	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1342101
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 539488 {8:67436,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39916432 {40:579568,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2288 {8:286,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9171296 {136:67436,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942480 {8:742810,}
traffic_breakdown_memtocore[INST_ACC_R] = 38896 {136:286,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 205 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 913371 
mrq_lat_table:29477 	2794 	1022 	1592 	3608 	1624 	699 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	758898 	50966 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	136816 	70514 	127687 	467653 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30801 	28066 	8245 	341 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	447465 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1736 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.140127  3.188312  3.245033  3.076433  3.333333  3.555556  2.765152  2.786260  2.208054  2.285714  2.427027  2.343750  2.424419  2.434286  2.955975  2.955696 
dram[1]:  3.214286  3.120253  2.975610  3.037500  3.087301  3.301724  2.751880  2.815385  2.157895  2.176471  2.368421  2.373684  2.291209  2.453488  2.950000  2.949367 
dram[2]:  3.251656  3.140127  3.056250  3.319728  3.104000  3.344828  2.793893  2.896825  2.189543  2.256757  2.483333  2.222772  2.378531  2.408046  3.051613  2.981013 
dram[3]:  2.855491  3.068323  2.922156  3.129032  3.264957  3.550459  2.723881  2.759398  2.207792  2.354167  2.606936  2.426229  2.425287  2.392045  2.949686  2.821429 
dram[4]:  3.230263  3.222222  2.928144  3.082803  3.613208  3.464286  2.778626  2.763359  2.139241  2.292517  2.448649  2.295337  2.342697  2.500000  2.871951  2.843374 
dram[5]:  3.068750  3.094340  3.043750  3.225166  3.347826  3.527273  2.678832  2.706767  2.342657  2.347222  2.454054  2.500000  2.329609  2.473684  3.000000  2.697143 
average row locality = 40876/14811 = 2.759841
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       341       337       344       337       278       274       261       263       249       254       301       306       319       326       334       333 
dram[1]:       343       339       342       340       276       273       264       263       248       252       302       309       317       322       336       332 
dram[2]:       339       339       343       342       275       276       264       261       251       252       301       309       321       319       337       335 
dram[3]:       342       340       342       341       272       275       263       262       256       255       305       302       322       321       333       338 
dram[4]:       339       339       343       340       273       275       262       262       254       253       306       301       317       324       335       336 
dram[5]:       337       338       341       343       275       276       265       260       252       254       308       304       317       323       337       336 
total reads: 29173
bank skew: 344/248 = 1.39
chip skew: 4869/4857 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110       104       102        80        82       148       144        98       100       136       134 
dram[1]:       152       154       146       146       113       110       102       103        80        81       148       142       100       100       136       134 
dram[2]:       152       154       146       146       113       112       102       104        84        82       146       140       100       100       136       136 
dram[3]:       152       154       146       144       110       112       102       105        84        84       146       142       100       100       136       136 
dram[4]:       152       154       146       144       110       113       102       100        84        84       147       142       100       101       136       136 
dram[5]:       154       154       146       144       110       112       102       100        83        84       146       146       100       100       134       136 
total reads: 11703
bank skew: 154/80 = 1.92
chip skew: 1953/1947 = 1.00
average mf latency per bank:
dram[0]:        586       658       677       611       452       445       382       400      1531      1326     25671     26081       813       794       635       574
dram[1]:        645       660       585       599       446       458       386       406      1598      1253     25621     25860       889       774       643       556
dram[2]:        585       631       577       691       736       435       382       396      1597      1360     25881     25906       727       753       641       570
dram[3]:        636       618       648       620       459       420       398       579      1653      1582     26186     32177       755       841       642       620
dram[4]:        645       657       651       602       458       427       394       397      1456      1618     22811     26515       818       804       546       569
dram[5]:        638       613       602       646       449       422       381       388      1264      1648     27124     24989       871       775       622       611
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205627 n_nop=1187143 n_act=2445 n_pre=2429 n_req=6805 n_rd=9714 n_write=3896 bw_util=0.02258
n_activity=126990 dram_eff=0.2143
bk0: 682a 1197553i bk1: 674a 1197313i bk2: 688a 1197676i bk3: 674a 1197649i bk4: 556a 1199348i bk5: 548a 1199607i bk6: 522a 1199405i bk7: 526a 1199327i bk8: 498a 1199701i bk9: 508a 1199713i bk10: 602a 1197794i bk11: 612a 1196780i bk12: 638a 1198081i bk13: 652a 1197904i bk14: 668a 1197601i bk15: 666a 1197231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0465666
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205627 n_nop=1187037 n_act=2498 n_pre=2482 n_req=6805 n_rd=9716 n_write=3894 bw_util=0.02258
n_activity=127076 dram_eff=0.2142
bk0: 686a 1197443i bk1: 678a 1197101i bk2: 684a 1197524i bk3: 680a 1197304i bk4: 552a 1199312i bk5: 546a 1199555i bk6: 528a 1199554i bk7: 526a 1199380i bk8: 496a 1199629i bk9: 504a 1199549i bk10: 604a 1197321i bk11: 618a 1197095i bk12: 634a 1198018i bk13: 644a 1198070i bk14: 672a 1197184i bk15: 664a 1197444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0434313
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205627 n_nop=1187089 n_act=2460 n_pre=2444 n_req=6817 n_rd=9728 n_write=3906 bw_util=0.02262
n_activity=126568 dram_eff=0.2154
bk0: 678a 1197771i bk1: 678a 1197483i bk2: 686a 1197689i bk3: 684a 1197363i bk4: 550a 1199207i bk5: 552a 1199386i bk6: 528a 1199395i bk7: 522a 1199435i bk8: 502a 1199672i bk9: 504a 1199353i bk10: 602a 1197320i bk11: 618a 1197201i bk12: 642a 1198118i bk13: 638a 1197850i bk14: 674a 1197527i bk15: 670a 1197166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0443288
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205627 n_nop=1187039 n_act=2480 n_pre=2464 n_req=6822 n_rd=9738 n_write=3906 bw_util=0.02263
n_activity=125516 dram_eff=0.2174
bk0: 684a 1196824i bk1: 680a 1197393i bk2: 684a 1197334i bk3: 682a 1197245i bk4: 544a 1199449i bk5: 550a 1199701i bk6: 526a 1199377i bk7: 524a 1199512i bk8: 512a 1199390i bk9: 510a 1199699i bk10: 610a 1197731i bk11: 604a 1197458i bk12: 644a 1198068i bk13: 642a 1197702i bk14: 666a 1197236i bk15: 676a 1196999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0435234
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205627 n_nop=1187083 n_act=2470 n_pre=2454 n_req=6810 n_rd=9718 n_write=3902 bw_util=0.02259
n_activity=127098 dram_eff=0.2143
bk0: 678a 1197702i bk1: 678a 1197568i bk2: 686a 1197079i bk3: 680a 1197345i bk4: 546a 1199616i bk5: 550a 1199793i bk6: 524a 1199515i bk7: 524a 1199575i bk8: 508a 1199430i bk9: 506a 1199334i bk10: 612a 1197561i bk11: 602a 1196731i bk12: 634a 1198140i bk13: 648a 1198239i bk14: 670a 1197215i bk15: 672a 1196899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0443595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205627 n_nop=1187091 n_act=2459 n_pre=2443 n_req=6817 n_rd=9732 n_write=3902 bw_util=0.02262
n_activity=125208 dram_eff=0.2178
bk0: 674a 1197307i bk1: 676a 1197304i bk2: 682a 1197502i bk3: 686a 1197597i bk4: 550a 1199502i bk5: 552a 1199662i bk6: 530a 1199339i bk7: 520a 1199448i bk8: 504a 1199848i bk9: 508a 1199929i bk10: 616a 1197391i bk11: 608a 1197461i bk12: 634a 1198024i bk13: 646a 1198122i bk14: 674a 1197486i bk15: 672a 1196642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0436304

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65737, Miss = 2427, Miss_rate = 0.037, Pending_hits = 779, Reservation_fails = 2452
L2_cache_bank[1]: Access = 66356, Miss = 2430, Miss_rate = 0.037, Pending_hits = 763, Reservation_fails = 1888
L2_cache_bank[2]: Access = 65801, Miss = 2428, Miss_rate = 0.037, Pending_hits = 753, Reservation_fails = 2267
L2_cache_bank[3]: Access = 65411, Miss = 2430, Miss_rate = 0.037, Pending_hits = 756, Reservation_fails = 1889
L2_cache_bank[4]: Access = 65256, Miss = 2431, Miss_rate = 0.037, Pending_hits = 771, Reservation_fails = 2085
L2_cache_bank[5]: Access = 64480, Miss = 2433, Miss_rate = 0.038, Pending_hits = 776, Reservation_fails = 2286
L2_cache_bank[6]: Access = 65762, Miss = 2435, Miss_rate = 0.037, Pending_hits = 757, Reservation_fails = 1518
L2_cache_bank[7]: Access = 83118, Miss = 2434, Miss_rate = 0.029, Pending_hits = 765, Reservation_fails = 1727
L2_cache_bank[8]: Access = 69823, Miss = 2429, Miss_rate = 0.035, Pending_hits = 748, Reservation_fails = 2356
L2_cache_bank[9]: Access = 65688, Miss = 2430, Miss_rate = 0.037, Pending_hits = 761, Reservation_fails = 2097
L2_cache_bank[10]: Access = 68960, Miss = 2432, Miss_rate = 0.035, Pending_hits = 768, Reservation_fails = 1423
L2_cache_bank[11]: Access = 64157, Miss = 2434, Miss_rate = 0.038, Pending_hits = 768, Reservation_fails = 2193
L2_total_cache_accesses = 810549
L2_total_cache_misses = 29173
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 9165
L2_total_cache_reservation_fails = 24181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 164
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1617
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1081471
icnt_total_pkts_simt_to_mem=1872235
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.2159
	minimum = 6
	maximum = 87
Network latency average = 14.2159
	minimum = 6
	maximum = 87
Slowest packet = 1620991
Flit latency average = 17.836
	minimum = 6
	maximum = 83
Slowest flit = 2953521
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00659769
	minimum = 0 (at node 5)
	maximum = 0.0779352 (at node 13)
Accepted packet rate average = 0.00659769
	minimum = 0 (at node 5)
	maximum = 0.0779352 (at node 13)
Injected flit rate average = 0.01417
	minimum = 0 (at node 5)
	maximum = 0.128543 (at node 13)
Accepted flit rate average= 0.01417
	minimum = 0 (at node 5)
	maximum = 0.187247 (at node 13)
Injected packet length average = 2.14773
Accepted packet length average = 2.14773
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4516 (25 samples)
	minimum = 6 (25 samples)
	maximum = 95 (25 samples)
Network latency average = 11.7513 (25 samples)
	minimum = 6 (25 samples)
	maximum = 87.64 (25 samples)
Flit latency average = 11.0245 (25 samples)
	minimum = 6 (25 samples)
	maximum = 84.28 (25 samples)
Fragmentation average = 0.00424924 (25 samples)
	minimum = 0 (25 samples)
	maximum = 29.04 (25 samples)
Injected packet rate average = 0.0302289 (25 samples)
	minimum = 0.0161225 (25 samples)
	maximum = 0.0609901 (25 samples)
Accepted packet rate average = 0.0302289 (25 samples)
	minimum = 0.0161225 (25 samples)
	maximum = 0.0609901 (25 samples)
Injected flit rate average = 0.0665336 (25 samples)
	minimum = 0.0350268 (25 samples)
	maximum = 0.158968 (25 samples)
Accepted flit rate average = 0.0665336 (25 samples)
	minimum = 0.0316392 (25 samples)
	maximum = 0.139932 (25 samples)
Injected packet size average = 2.20099 (25 samples)
Accepted packet size average = 2.20099 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 18 sec (498 sec)
gpgpu_simulation_rate = 95874 (inst/sec)
gpgpu_simulation_rate = 1834 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,913372)
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,913372)
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,913372)
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,913372)
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,913372)
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,913372)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(4,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 914872  inst.: 47869615 (ipc=82.8) sim_rate=95931 (inst/sec) elapsed = 0:0:08:19 / Sat Jul 28 12:10:49 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(2,0,0) tid=(374,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3373,913372), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3389,913372), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3397,913372), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3405,913372), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3456,913372), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3484,913372), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 9.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 3485
gpu_sim_insn = 265690
gpu_ipc =      76.2382
gpu_tot_sim_cycle = 916857
gpu_tot_sim_insn = 48011097
gpu_tot_ipc =      52.3649
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23101
gpu_stall_icnt2sh    = 140079
gpu_total_sim_rate=96214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2869899
	L1I_total_cache_misses = 5906
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 191722, Miss = 54921, Miss_rate = 0.286, Pending_hits = 3674, Reservation_fails = 103992
	L1D_cache_core[1]: Access = 193578, Miss = 55833, Miss_rate = 0.288, Pending_hits = 3678, Reservation_fails = 95529
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 155729, Miss = 61606, Miss_rate = 0.396, Pending_hits = 5788, Reservation_fails = 154080
	L1D_cache_core[6]: Access = 153143, Miss = 60033, Miss_rate = 0.392, Pending_hits = 6128, Reservation_fails = 150394
	L1D_cache_core[7]: Access = 153478, Miss = 60945, Miss_rate = 0.397, Pending_hits = 6060, Reservation_fails = 160363
	L1D_cache_core[8]: Access = 144567, Miss = 56729, Miss_rate = 0.392, Pending_hits = 4549, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 155043, Miss = 61207, Miss_rate = 0.395, Pending_hits = 6001, Reservation_fails = 150043
	L1D_cache_core[10]: Access = 98132, Miss = 40829, Miss_rate = 0.416, Pending_hits = 4538, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 146456, Miss = 57636, Miss_rate = 0.394, Pending_hits = 4293, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 100853, Miss = 42498, Miss_rate = 0.421, Pending_hits = 4237, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 200624, Miss = 59251, Miss_rate = 0.295, Pending_hits = 4640, Reservation_fails = 96988
	L1D_cache_core[14]: Access = 142664, Miss = 37469, Miss_rate = 0.263, Pending_hits = 3636, Reservation_fails = 74486
	L1D_total_cache_accesses = 2171404
	L1D_total_cache_misses = 784442
	L1D_total_cache_miss_rate = 0.3613
	L1D_total_cache_pending_hits = 69643
	L1D_total_cache_reservation_fails = 1689619
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83005
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 477288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82442
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 716973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1212331
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2863993
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5906
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17267, 17249, 16981, 16977, 16981, 16977, 12434, 12430, 12106, 12102, 12085, 12081, 12085, 12081, 12085, 12081, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 
gpgpu_n_tot_thrd_icount = 166760384
gpgpu_n_tot_w_icount = 5211262
gpgpu_n_stall_shd_mem = 2355336
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67469
gpgpu_n_mem_write_global = 742900
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6347202
gpgpu_n_store_insn = 3075056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2446924
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2355336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3257691	W0_Idle:1174543	W0_Scoreboard:4276574	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1350676
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 539752 {8:67469,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39928672 {40:579568,72:85425,136:77907,}
traffic_breakdown_coretomem[INST_ACC_R] = 2664 {8:333,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9175784 {136:67469,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5943200 {8:742900,}
traffic_breakdown_memtocore[INST_ACC_R] = 45288 {136:333,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 205 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 916856 
mrq_lat_table:29521 	2805 	1029 	1608 	3648 	1686 	727 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	758913 	51080 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	136912 	70554 	127727 	467653 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30830 	28076 	8245 	341 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	447555 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1738 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.140127  3.188312  3.236842  3.069620  3.333333  3.555556  2.765152  2.786260  2.208054  2.285714  2.427027  2.343750  2.502890  2.517045  2.955975  2.955696 
dram[1]:  3.214286  3.120253  2.969697  3.031056  3.087301  3.301724  2.751880  2.815385  2.157895  2.176471  2.368421  2.373684  2.366120  2.531792  2.950000  2.949367 
dram[2]:  3.251656  3.140127  3.049690  3.310811  3.104000  3.344828  2.793893  2.896825  2.189543  2.256757  2.483333  2.222772  2.460674  2.468571  3.051613  2.981013 
dram[3]:  2.855491  3.068323  2.916667  3.121795  3.264957  3.550459  2.723881  2.759398  2.207792  2.354167  2.606936  2.426229  2.502857  2.446328  2.949686  2.821429 
dram[4]:  3.230263  3.222222  2.922619  3.069620  3.613208  3.464286  2.778626  2.763359  2.139241  2.292517  2.448649  2.295337  2.424581  2.555556  2.871951  2.843374 
dram[5]:  3.068750  3.094340  3.037267  3.217105  3.347826  3.527273  2.678832  2.706767  2.342657  2.347222  2.454054  2.500000  2.405555  2.558140  3.000000  2.697143 
average row locality = 41084/14835 = 2.769397
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       341       337       346       339       278       274       261       263       249       254       301       306       327       335       334       333 
dram[1]:       343       339       344       342       276       273       264       263       248       252       302       309       325       330       336       332 
dram[2]:       339       339       345       344       275       276       264       261       251       252       301       309       330       326       337       335 
dram[3]:       342       340       344       343       272       275       263       262       256       255       305       302       330       327       333       338 
dram[4]:       339       339       345       341       273       275       262       262       254       253       306       301       326       330       335       336 
dram[5]:       337       338       343       345       275       276       265       260       252       254       308       304       325       332       337       336 
total reads: 29291
bank skew: 346/248 = 1.40
chip skew: 4887/4877 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110       104       102        80        82       148       144       106       108       136       134 
dram[1]:       152       154       146       146       113       110       102       103        80        81       148       142       108       108       136       134 
dram[2]:       152       154       146       146       113       112       102       104        84        82       146       140       108       106       136       136 
dram[3]:       152       154       146       144       110       112       102       105        84        84       146       142       108       106       136       136 
dram[4]:       152       154       146       144       110       113       102       100        84        84       147       142       108       107       136       136 
dram[5]:       154       154       146       144       110       112       102       100        83        84       146       146       108       108       134       136 
total reads: 11793
bank skew: 154/80 = 1.92
chip skew: 1967/1963 = 1.00
average mf latency per bank:
dram[0]:        588       658       676       610       452       445       382       400      1531      1326     25671     26081       788       770       635       574
dram[1]:        645       660       584       598       446       458       386       406      1598      1253     25621     25860       862       751       643       556
dram[2]:        585       631       576       690       736       435       382       396      1597      1360     25881     25906       705       735       641       570
dram[3]:        636       618       647       618       459       420       398       579      1653      1582     26186     32177       733       822       642       620
dram[4]:        645       657       650       602       458       427       394       397      1456      1618     22811     26515       792       786       546       569
dram[5]:        638       613       601       644       449       422       381       388      1264      1648     27124     24989       844       751       622       611
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210226 n_nop=1191660 n_act=2449 n_pre=2433 n_req=6842 n_rd=9756 n_write=3928 bw_util=0.02261
n_activity=127518 dram_eff=0.2146
bk0: 682a 1202151i bk1: 674a 1201911i bk2: 692a 1202242i bk3: 678a 1202214i bk4: 556a 1203945i bk5: 548a 1204205i bk6: 522a 1204005i bk7: 526a 1203927i bk8: 498a 1204301i bk9: 508a 1204313i bk10: 602a 1202394i bk11: 612a 1201381i bk12: 654a 1202366i bk13: 670a 1202166i bk14: 668a 1202198i bk15: 666a 1201829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0476217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210226 n_nop=1191556 n_act=2502 n_pre=2486 n_req=6841 n_rd=9756 n_write=3926 bw_util=0.02261
n_activity=127527 dram_eff=0.2146
bk0: 686a 1202042i bk1: 678a 1201700i bk2: 688a 1202088i bk3: 684a 1201869i bk4: 552a 1203908i bk5: 546a 1204152i bk6: 528a 1204154i bk7: 526a 1203980i bk8: 496a 1204229i bk9: 504a 1204149i bk10: 604a 1201921i bk11: 618a 1201696i bk12: 650a 1202289i bk13: 660a 1202333i bk14: 672a 1201780i bk15: 664a 1202042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0448255
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210226 n_nop=1191612 n_act=2464 n_pre=2448 n_req=6851 n_rd=9768 n_write=3934 bw_util=0.02264
n_activity=127092 dram_eff=0.2156
bk0: 678a 1202369i bk1: 678a 1202081i bk2: 690a 1202255i bk3: 688a 1201926i bk4: 550a 1203805i bk5: 552a 1203985i bk6: 528a 1203995i bk7: 522a 1204035i bk8: 502a 1204272i bk9: 504a 1203953i bk10: 602a 1201920i bk11: 618a 1201801i bk12: 660a 1202429i bk13: 652a 1202197i bk14: 674a 1202125i bk15: 670a 1201764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.044852
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210226 n_nop=1191566 n_act=2484 n_pre=2468 n_req=6854 n_rd=9774 n_write=3934 bw_util=0.02265
n_activity=125946 dram_eff=0.2177
bk0: 684a 1201422i bk1: 680a 1201992i bk2: 688a 1201898i bk3: 686a 1201808i bk4: 544a 1204046i bk5: 550a 1204300i bk6: 526a 1203977i bk7: 524a 1204112i bk8: 512a 1203990i bk9: 510a 1204299i bk10: 610a 1202331i bk11: 604a 1202058i bk12: 660a 1202352i bk13: 654a 1202050i bk14: 666a 1201833i bk15: 676a 1201596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0446016
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210226 n_nop=1191610 n_act=2474 n_pre=2458 n_req=6842 n_rd=9754 n_write=3930 bw_util=0.02261
n_activity=127558 dram_eff=0.2146
bk0: 678a 1202300i bk1: 678a 1202167i bk2: 690a 1201644i bk3: 682a 1201914i bk4: 546a 1204212i bk5: 550a 1204392i bk6: 524a 1204114i bk7: 524a 1204174i bk8: 508a 1204030i bk9: 506a 1203934i bk10: 612a 1202162i bk11: 602a 1201332i bk12: 652a 1202442i bk13: 660a 1202576i bk14: 670a 1201812i bk15: 672a 1201496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0451436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8062f700, atomic=0 1 entries : 0x7f3ad9906ab0 :  mf: uid=6825720, sid09:w08, part=5, addr=0x8062f700, load , size=128, unknown  status = IN_PARTITION_DRAM (916854), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210226 n_nop=1191608 n_act=2463 n_pre=2447 n_req=6854 n_rd=9774 n_write=3934 bw_util=0.02265
n_activity=125699 dram_eff=0.2181
bk0: 674a 1201907i bk1: 676a 1201904i bk2: 686a 1202067i bk3: 690a 1202162i bk4: 550a 1204098i bk5: 552a 1204259i bk6: 530a 1203937i bk7: 520a 1204047i bk8: 504a 1204447i bk9: 508a 1204529i bk10: 616a 1201992i bk11: 608a 1202062i bk12: 650a 1202326i bk13: 664a 1202432i bk14: 674a 1202083i bk15: 672a 1201240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0444628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65754, Miss = 2437, Miss_rate = 0.037, Pending_hits = 780, Reservation_fails = 2452
L2_cache_bank[1]: Access = 66368, Miss = 2441, Miss_rate = 0.037, Pending_hits = 764, Reservation_fails = 1888
L2_cache_bank[2]: Access = 65811, Miss = 2438, Miss_rate = 0.037, Pending_hits = 753, Reservation_fails = 2267
L2_cache_bank[3]: Access = 65427, Miss = 2440, Miss_rate = 0.037, Pending_hits = 756, Reservation_fails = 1889
L2_cache_bank[4]: Access = 65268, Miss = 2442, Miss_rate = 0.037, Pending_hits = 772, Reservation_fails = 2085
L2_cache_bank[5]: Access = 64502, Miss = 2442, Miss_rate = 0.038, Pending_hits = 777, Reservation_fails = 2286
L2_cache_bank[6]: Access = 65772, Miss = 2445, Miss_rate = 0.037, Pending_hits = 757, Reservation_fails = 1518
L2_cache_bank[7]: Access = 83138, Miss = 2442, Miss_rate = 0.029, Pending_hits = 765, Reservation_fails = 1727
L2_cache_bank[8]: Access = 69835, Miss = 2440, Miss_rate = 0.035, Pending_hits = 749, Reservation_fails = 2356
L2_cache_bank[9]: Access = 65707, Miss = 2437, Miss_rate = 0.037, Pending_hits = 761, Reservation_fails = 2097
L2_cache_bank[10]: Access = 68970, Miss = 2442, Miss_rate = 0.035, Pending_hits = 768, Reservation_fails = 1423
L2_cache_bank[11]: Access = 64173, Miss = 2445, Miss_rate = 0.038, Pending_hits = 768, Reservation_fails = 2193
L2_total_cache_accesses = 810725
L2_total_cache_misses = 29291
L2_total_cache_miss_rate = 0.0361
L2_total_cache_pending_hits = 9170
L2_total_cache_reservation_fails = 24181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9095
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2827
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 211
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1617
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1081979
icnt_total_pkts_simt_to_mem=1872771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5284
	minimum = 6
	maximum = 24
Network latency average = 9.42045
	minimum = 6
	maximum = 19
Slowest packet = 1621103
Flit latency average = 8.03065
	minimum = 6
	maximum = 16
Slowest flit = 2953711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0037409
	minimum = 0 (at node 0)
	maximum = 0.00889527 (at node 5)
Accepted packet rate average = 0.0037409
	minimum = 0 (at node 0)
	maximum = 0.00889527 (at node 5)
Injected flit rate average = 0.0110952
	minimum = 0 (at node 0)
	maximum = 0.0272597 (at node 5)
Accepted flit rate average= 0.0110952
	minimum = 0 (at node 0)
	maximum = 0.025538 (at node 5)
Injected packet length average = 2.96591
Accepted packet length average = 2.96591
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3007 (26 samples)
	minimum = 6 (26 samples)
	maximum = 92.2692 (26 samples)
Network latency average = 11.6617 (26 samples)
	minimum = 6 (26 samples)
	maximum = 85 (26 samples)
Flit latency average = 10.9093 (26 samples)
	minimum = 6 (26 samples)
	maximum = 81.6538 (26 samples)
Fragmentation average = 0.00408581 (26 samples)
	minimum = 0 (26 samples)
	maximum = 27.9231 (26 samples)
Injected packet rate average = 0.0292101 (26 samples)
	minimum = 0.0155024 (26 samples)
	maximum = 0.0589865 (26 samples)
Accepted packet rate average = 0.0292101 (26 samples)
	minimum = 0.0155024 (26 samples)
	maximum = 0.0589865 (26 samples)
Injected flit rate average = 0.0644014 (26 samples)
	minimum = 0.0336797 (26 samples)
	maximum = 0.153903 (26 samples)
Accepted flit rate average = 0.0644014 (26 samples)
	minimum = 0.0304223 (26 samples)
	maximum = 0.135532 (26 samples)
Injected packet size average = 2.20476 (26 samples)
Accepted packet size average = 2.20476 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 19 sec (499 sec)
gpgpu_simulation_rate = 96214 (inst/sec)
gpgpu_simulation_rate = 1837 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,916857)
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,916857)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(0,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 919357  inst.: 48090809 (ipc=31.9) sim_rate=96181 (inst/sec) elapsed = 0:0:08:20 / Sat Jul 28 12:10:50 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5917,916857), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8147,916857), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 11.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 8148
gpu_sim_insn = 314944
gpu_ipc =      38.6529
gpu_tot_sim_cycle = 925005
gpu_tot_sim_insn = 48326041
gpu_tot_ipc =      52.2441
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23101
gpu_stall_icnt2sh    = 140079
gpu_total_sim_rate=96652

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2876608
	L1I_total_cache_misses = 6069
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 191722, Miss = 54921, Miss_rate = 0.286, Pending_hits = 3674, Reservation_fails = 103992
	L1D_cache_core[1]: Access = 193578, Miss = 55833, Miss_rate = 0.288, Pending_hits = 3678, Reservation_fails = 95529
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 155729, Miss = 61606, Miss_rate = 0.396, Pending_hits = 5788, Reservation_fails = 154080
	L1D_cache_core[6]: Access = 153143, Miss = 60033, Miss_rate = 0.392, Pending_hits = 6128, Reservation_fails = 150394
	L1D_cache_core[7]: Access = 153478, Miss = 60945, Miss_rate = 0.397, Pending_hits = 6060, Reservation_fails = 160363
	L1D_cache_core[8]: Access = 144567, Miss = 56729, Miss_rate = 0.392, Pending_hits = 4549, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 155043, Miss = 61207, Miss_rate = 0.395, Pending_hits = 6001, Reservation_fails = 150043
	L1D_cache_core[10]: Access = 98132, Miss = 40829, Miss_rate = 0.416, Pending_hits = 4538, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 147683, Miss = 58059, Miss_rate = 0.393, Pending_hits = 4306, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 101003, Miss = 42555, Miss_rate = 0.421, Pending_hits = 4239, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 200624, Miss = 59251, Miss_rate = 0.295, Pending_hits = 4640, Reservation_fails = 96988
	L1D_cache_core[14]: Access = 142664, Miss = 37469, Miss_rate = 0.263, Pending_hits = 3636, Reservation_fails = 74486
	L1D_total_cache_accesses = 2172781
	L1D_total_cache_misses = 784922
	L1D_total_cache_miss_rate = 0.3613
	L1D_total_cache_pending_hits = 69658
	L1D_total_cache_reservation_fails = 1689619
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83199
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1299680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 477288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82636
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717423
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1212331
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2870539
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6069
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17267, 17249, 16981, 16977, 16981, 16977, 12434, 12430, 12106, 12102, 12085, 12081, 12085, 12081, 12085, 12081, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 
gpgpu_n_tot_thrd_icount = 167138112
gpgpu_n_tot_w_icount = 5223066
gpgpu_n_stall_shd_mem = 2355813
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67499
gpgpu_n_mem_write_global = 743350
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6361602
gpgpu_n_store_insn = 3089456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2453132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2355813
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3257983	W0_Idle:1180434	W0_Scoreboard:4286745	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1362480
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 539992 {8:67499,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39989872 {40:579568,72:85425,136:78357,}
traffic_breakdown_coretomem[INST_ACC_R] = 2776 {8:347,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9179864 {136:67499,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5946800 {8:743350,}
traffic_breakdown_memtocore[INST_ACC_R] = 47192 {136:347,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 205 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 925004 
mrq_lat_table:29932 	3147 	1059 	1670 	3715 	1699 	727 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	759192 	51281 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	137273 	70685 	127729 	467653 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30844 	28083 	8252 	343 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	448005 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1746 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     64294     64422     59117     65238    119404    122215     59954     66108     58985     64261     58989     59010     64250     60079     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947     64276     65374     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195     59131     66105     66278     64265 
dram[3]:     64265     60078     65229     65322    120764    123414     59087     66097     59016     64256     58991     65191     64425     64276     65204     59149 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041     65199     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225     59167     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.462025  3.490323  3.236842  3.069620  3.333333  3.555556  2.765152  2.786260  2.208054  2.285714  2.427027  2.343750  2.502890  2.517045  3.087500  3.088050 
dram[1]:  3.541935  3.415094  2.969697  3.031056  3.087301  3.301724  2.751880  2.815385  2.157895  2.176471  2.368421  2.373684  2.366120  2.531792  3.080745  3.081761 
dram[2]:  3.585526  3.436709  3.049690  3.310811  3.104000  3.344828  2.793893  2.896825  2.189543  2.256757  2.483333  2.222772  2.460674  2.468571  3.185897  3.138365 
dram[3]:  3.149425  3.358025  2.916667  3.121795  3.264957  3.550459  2.723881  2.759398  2.207792  2.354167  2.606936  2.426229  2.502857  2.446328  3.081250  2.970414 
dram[4]:  3.562092  3.525974  2.922619  3.069620  3.613208  3.464286  2.778626  2.763359  2.139241  2.292517  2.448649  2.295337  2.424581  2.555556  3.000000  2.994012 
dram[5]:  3.366460  3.387500  3.037267  3.217105  3.347826  3.527273  2.678832  2.706767  2.342657  2.347222  2.454054  2.500000  2.405555  2.558140  3.132911  2.840909 
average row locality = 42009/14859 = 2.827175
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       369       363       346       339       278       274       261       263       249       254       301       306       327       335       346       345 
dram[1]:       371       365       344       342       276       273       264       263       248       252       302       309       325       330       348       344 
dram[2]:       367       365       345       344       275       276       264       261       251       252       301       309       330       326       349       349 
dram[3]:       370       366       344       343       272       275       263       262       256       255       305       302       330       327       345       352 
dram[4]:       367       365       345       341       273       275       262       262       254       253       306       301       326       330       347       350 
dram[5]:       364       364       343       345       275       276       265       260       252       254       308       304       325       332       349       350 
total reads: 29766
bank skew: 371/248 = 1.50
chip skew: 4967/4956 = 1.00
number of total write accesses:
dram[0]:       178       178       146       146       112       110       104       102        80        82       148       144       106       108       148       146 
dram[1]:       178       178       146       146       113       110       102       103        80        81       148       142       108       108       148       146 
dram[2]:       178       178       146       146       113       112       102       104        84        82       146       140       108       106       148       150 
dram[3]:       178       178       146       144       110       112       102       105        84        84       146       142       108       106       148       150 
dram[4]:       178       178       146       144       110       113       102       100        84        84       147       142       108       107       148       150 
dram[5]:       178       178       146       144       110       112       102       100        83        84       146       146       108       108       146       150 
total reads: 12243
bank skew: 178/80 = 2.22
chip skew: 2043/2037 = 1.00
average mf latency per bank:
dram[0]:        543       609       676       610       452       445       382       400      1531      1326     25671     26081       788       770       610       552
dram[1]:        594       612       584       598       446       458       386       406      1598      1253     25621     25860       862       751       618       535
dram[2]:        541       585       576       690       736       435       382       396      1597      1360     25881     25906       705       735       616       545
dram[3]:        587       574       647       618       459       420       398       579      1653      1582     26186     32177       733       822       617       593
dram[4]:        594       609       650       602       458       427       394       397      1456      1618     22811     26515       792       786       525       545
dram[5]:        591       569       601       644       449       422       381       388      1264      1648     27124     24989       844       751       598       584
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1220981 n_nop=1202103 n_act=2453 n_pre=2437 n_req=6994 n_rd=9912 n_write=4076 bw_util=0.02291
n_activity=129714 dram_eff=0.2157
bk0: 738a 1212350i bk1: 726a 1212119i bk2: 692a 1212993i bk3: 678a 1212967i bk4: 556a 1214699i bk5: 548a 1214959i bk6: 522a 1214759i bk7: 526a 1214682i bk8: 498a 1215056i bk9: 508a 1215068i bk10: 602a 1213149i bk11: 612a 1212137i bk12: 654a 1213122i bk13: 670a 1212924i bk14: 692a 1212692i bk15: 690a 1212285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0476346
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1220981 n_nop=1201999 n_act=2506 n_pre=2490 n_req=6993 n_rd=9912 n_write=4074 bw_util=0.02291
n_activity=129669 dram_eff=0.2157
bk0: 742a 1212244i bk1: 730a 1211873i bk2: 688a 1212839i bk3: 684a 1212622i bk4: 552a 1214661i bk5: 546a 1214905i bk6: 528a 1214907i bk7: 526a 1214734i bk8: 496a 1214984i bk9: 504a 1214905i bk10: 604a 1212677i bk11: 618a 1212453i bk12: 650a 1213047i bk13: 660a 1213091i bk14: 696a 1212261i bk15: 688a 1212503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0451473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1220981 n_nop=1202047 n_act=2468 n_pre=2452 n_req=7007 n_rd=9928 n_write=4086 bw_util=0.02296
n_activity=129361 dram_eff=0.2167
bk0: 734a 1212521i bk1: 730a 1212270i bk2: 690a 1213006i bk3: 688a 1212678i bk4: 550a 1214559i bk5: 552a 1214739i bk6: 528a 1214749i bk7: 522a 1214790i bk8: 502a 1215027i bk9: 504a 1214708i bk10: 602a 1212676i bk11: 618a 1212558i bk12: 660a 1213187i bk13: 652a 1212955i bk14: 698a 1212632i bk15: 698a 1212194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0450187
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80649380, atomic=0 1 entries : 0x7f3ad9db4700 :  mf: uid=6834450, sid11:w15, part=3, addr=0x80649380, load , size=128, unknown  status = IN_PARTITION_DRAM (925002), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1220981 n_nop=1202001 n_act=2488 n_pre=2472 n_req=7010 n_rd=9934 n_write=4086 bw_util=0.02297
n_activity=128244 dram_eff=0.2186
bk0: 740a 1211601i bk1: 732a 1212222i bk2: 688a 1212650i bk3: 686a 1212560i bk4: 544a 1214800i bk5: 550a 1215054i bk6: 526a 1214731i bk7: 524a 1214867i bk8: 512a 1214745i bk9: 510a 1215054i bk10: 610a 1213087i bk11: 604a 1212815i bk12: 660a 1213110i bk13: 654a 1212808i bk14: 690a 1212322i bk15: 704a 1212042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0446584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1220981 n_nop=1202045 n_act=2478 n_pre=2462 n_req=6998 n_rd=9914 n_write=4082 bw_util=0.02293
n_activity=129813 dram_eff=0.2156
bk0: 734a 1212502i bk1: 730a 1212386i bk2: 690a 1212394i bk3: 682a 1212666i bk4: 546a 1214965i bk5: 550a 1215145i bk6: 524a 1214869i bk7: 524a 1214929i bk8: 508a 1214785i bk9: 506a 1214689i bk10: 612a 1212918i bk11: 602a 1212088i bk12: 652a 1213199i bk13: 660a 1213334i bk14: 694a 1212267i bk15: 700a 1211881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0454077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1220981 n_nop=1202049 n_act=2467 n_pre=2451 n_req=7007 n_rd=9932 n_write=4082 bw_util=0.02296
n_activity=127937 dram_eff=0.2191
bk0: 728a 1212112i bk1: 728a 1212057i bk2: 686a 1212818i bk3: 690a 1212914i bk4: 550a 1214852i bk5: 552a 1215013i bk6: 530a 1214691i bk7: 520a 1214802i bk8: 504a 1215202i bk9: 508a 1215284i bk10: 616a 1212748i bk11: 608a 1212819i bk12: 650a 1213084i bk13: 664a 1213190i bk14: 698a 1212572i bk15: 700a 1211668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0447869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65794, Miss = 2477, Miss_rate = 0.038, Pending_hits = 780, Reservation_fails = 2452
L2_cache_bank[1]: Access = 66406, Miss = 2479, Miss_rate = 0.037, Pending_hits = 764, Reservation_fails = 1888
L2_cache_bank[2]: Access = 65853, Miss = 2478, Miss_rate = 0.038, Pending_hits = 753, Reservation_fails = 2267
L2_cache_bank[3]: Access = 65465, Miss = 2478, Miss_rate = 0.038, Pending_hits = 756, Reservation_fails = 1889
L2_cache_bank[4]: Access = 65314, Miss = 2482, Miss_rate = 0.038, Pending_hits = 773, Reservation_fails = 2085
L2_cache_bank[5]: Access = 64542, Miss = 2482, Miss_rate = 0.038, Pending_hits = 777, Reservation_fails = 2286
L2_cache_bank[6]: Access = 65818, Miss = 2485, Miss_rate = 0.038, Pending_hits = 757, Reservation_fails = 1518
L2_cache_bank[7]: Access = 83178, Miss = 2482, Miss_rate = 0.030, Pending_hits = 765, Reservation_fails = 1727
L2_cache_bank[8]: Access = 69880, Miss = 2480, Miss_rate = 0.035, Pending_hits = 749, Reservation_fails = 2356
L2_cache_bank[9]: Access = 65747, Miss = 2477, Miss_rate = 0.038, Pending_hits = 761, Reservation_fails = 2097
L2_cache_bank[10]: Access = 69009, Miss = 2481, Miss_rate = 0.036, Pending_hits = 768, Reservation_fails = 1423
L2_cache_bank[11]: Access = 64213, Miss = 2485, Miss_rate = 0.039, Pending_hits = 768, Reservation_fails = 2193
L2_total_cache_accesses = 811219
L2_total_cache_misses = 29766
L2_total_cache_miss_rate = 0.0367
L2_total_cache_pending_hits = 9171
L2_total_cache_reservation_fails = 24181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26438
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 225
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1617
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1082649
icnt_total_pkts_simt_to_mem=1875065
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.3249
	minimum = 6
	maximum = 72
Network latency average = 8.86336
	minimum = 6
	maximum = 71
Slowest packet = 1621522
Flit latency average = 7.34312
	minimum = 6
	maximum = 67
Slowest flit = 2954966
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00449099
	minimum = 0 (at node 0)
	maximum = 0.0527737 (at node 11)
Accepted packet rate average = 0.00449099
	minimum = 0 (at node 0)
	maximum = 0.0527737 (at node 11)
Injected flit rate average = 0.013473
	minimum = 0 (at node 0)
	maximum = 0.249141 (at node 11)
Accepted flit rate average= 0.013473
	minimum = 0 (at node 0)
	maximum = 0.0675012 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1164 (27 samples)
	minimum = 6 (27 samples)
	maximum = 91.5185 (27 samples)
Network latency average = 11.558 (27 samples)
	minimum = 6 (27 samples)
	maximum = 84.4815 (27 samples)
Flit latency average = 10.7773 (27 samples)
	minimum = 6 (27 samples)
	maximum = 81.1111 (27 samples)
Fragmentation average = 0.00393448 (27 samples)
	minimum = 0 (27 samples)
	maximum = 26.8889 (27 samples)
Injected packet rate average = 0.0282946 (27 samples)
	minimum = 0.0149283 (27 samples)
	maximum = 0.0587564 (27 samples)
Accepted packet rate average = 0.0282946 (27 samples)
	minimum = 0.0149283 (27 samples)
	maximum = 0.0587564 (27 samples)
Injected flit rate average = 0.0625152 (27 samples)
	minimum = 0.0324323 (27 samples)
	maximum = 0.15743 (27 samples)
Accepted flit rate average = 0.0625152 (27 samples)
	minimum = 0.0292956 (27 samples)
	maximum = 0.133012 (27 samples)
Injected packet size average = 2.20944 (27 samples)
Accepted packet size average = 2.20944 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 20 sec (500 sec)
gpgpu_simulation_rate = 96652 (inst/sec)
gpgpu_simulation_rate = 1850 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,925005)
GPGPU-Sim uArch: cycles simulated: 925505  inst.: 48350685 (ipc=49.3) sim_rate=96508 (inst/sec) elapsed = 0:0:08:21 / Sat Jul 28 12:10:51 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,0,0) tid=(19,3,0)
GPGPU-Sim uArch: cycles simulated: 937505  inst.: 48445785 (ipc= 9.6) sim_rate=96505 (inst/sec) elapsed = 0:0:08:22 / Sat Jul 28 12:10:52 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,0,0) tid=(19,2,0)
GPGPU-Sim uArch: cycles simulated: 949005  inst.: 48537025 (ipc= 8.8) sim_rate=96495 (inst/sec) elapsed = 0:0:08:23 / Sat Jul 28 12:10:53 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,0,0) tid=(19,7,0)
GPGPU-Sim uArch: cycles simulated: 959505  inst.: 48620785 (ipc= 8.5) sim_rate=96469 (inst/sec) elapsed = 0:0:08:24 / Sat Jul 28 12:10:54 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(19,14,0)
GPGPU-Sim uArch: cycles simulated: 970505  inst.: 48710505 (ipc= 8.4) sim_rate=96456 (inst/sec) elapsed = 0:0:08:25 / Sat Jul 28 12:10:55 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,0,0) tid=(19,8,0)
GPGPU-Sim uArch: cycles simulated: 981005  inst.: 48796105 (ipc= 8.4) sim_rate=96434 (inst/sec) elapsed = 0:0:08:26 / Sat Jul 28 12:10:56 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,0,0) tid=(19,3,0)
GPGPU-Sim uArch: cycles simulated: 992505  inst.: 48889805 (ipc= 8.4) sim_rate=96429 (inst/sec) elapsed = 0:0:08:27 / Sat Jul 28 12:10:57 2018
GPGPU-Sim uArch: cycles simulated: 1003005  inst.: 48968905 (ipc= 8.2) sim_rate=96395 (inst/sec) elapsed = 0:0:08:28 / Sat Jul 28 12:10:58 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,0,0) tid=(19,7,0)
GPGPU-Sim uArch: cycles simulated: 1014505  inst.: 49059485 (ipc= 8.2) sim_rate=96384 (inst/sec) elapsed = 0:0:08:29 / Sat Jul 28 12:10:59 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,0,0) tid=(19,1,0)
GPGPU-Sim uArch: cycles simulated: 1025505  inst.: 49147125 (ipc= 8.2) sim_rate=96366 (inst/sec) elapsed = 0:0:08:30 / Sat Jul 28 12:11:00 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,0,0) tid=(19,6,0)
GPGPU-Sim uArch: cycles simulated: 1035005  inst.: 49223905 (ipc= 8.2) sim_rate=96328 (inst/sec) elapsed = 0:0:08:31 / Sat Jul 28 12:11:01 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,0,0) tid=(19,24,0)
GPGPU-Sim uArch: cycles simulated: 1046505  inst.: 49315225 (ipc= 8.1) sim_rate=96318 (inst/sec) elapsed = 0:0:08:32 / Sat Jul 28 12:11:02 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,0,0) tid=(19,2,0)
GPGPU-Sim uArch: cycles simulated: 1058505  inst.: 49408785 (ipc= 8.1) sim_rate=96313 (inst/sec) elapsed = 0:0:08:33 / Sat Jul 28 12:11:03 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,0,0) tid=(19,20,0)
GPGPU-Sim uArch: cycles simulated: 1070005  inst.: 49500345 (ipc= 8.1) sim_rate=96304 (inst/sec) elapsed = 0:0:08:34 / Sat Jul 28 12:11:04 2018
GPGPU-Sim uArch: cycles simulated: 1078005  inst.: 49563265 (ipc= 8.1) sim_rate=96239 (inst/sec) elapsed = 0:0:08:35 / Sat Jul 28 12:11:05 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,0,0) tid=(19,1,0)
GPGPU-Sim uArch: cycles simulated: 1088005  inst.: 49643185 (ipc= 8.1) sim_rate=96207 (inst/sec) elapsed = 0:0:08:36 / Sat Jul 28 12:11:06 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,0,0) tid=(19,24,0)
GPGPU-Sim uArch: cycles simulated: 1099005  inst.: 49731205 (ipc= 8.1) sim_rate=96191 (inst/sec) elapsed = 0:0:08:37 / Sat Jul 28 12:11:07 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 1108505  inst.: 49806845 (ipc= 8.1) sim_rate=96152 (inst/sec) elapsed = 0:0:08:38 / Sat Jul 28 12:11:08 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,0,0) tid=(19,4,0)
GPGPU-Sim uArch: cycles simulated: 1119505  inst.: 49895825 (ipc= 8.1) sim_rate=96138 (inst/sec) elapsed = 0:0:08:39 / Sat Jul 28 12:11:09 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,0,0) tid=(19,13,0)
GPGPU-Sim uArch: cycles simulated: 1130505  inst.: 49979725 (ipc= 8.0) sim_rate=96114 (inst/sec) elapsed = 0:0:08:40 / Sat Jul 28 12:11:10 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,0,0) tid=(15,23,0)
GPGPU-Sim uArch: cycles simulated: 1141505  inst.: 50085789 (ipc= 8.1) sim_rate=96133 (inst/sec) elapsed = 0:0:08:41 / Sat Jul 28 12:11:11 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,0,0) tid=(15,18,0)
GPGPU-Sim uArch: cycles simulated: 1152005  inst.: 50213169 (ipc= 8.3) sim_rate=96193 (inst/sec) elapsed = 0:0:08:42 / Sat Jul 28 12:11:12 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,0,0) tid=(15,23,0)
GPGPU-Sim uArch: cycles simulated: 1163005  inst.: 50347349 (ipc= 8.5) sim_rate=96266 (inst/sec) elapsed = 0:0:08:43 / Sat Jul 28 12:11:13 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,0,0) tid=(15,24,0)
GPGPU-Sim uArch: cycles simulated: 1173005  inst.: 50470329 (ipc= 8.6) sim_rate=96317 (inst/sec) elapsed = 0:0:08:44 / Sat Jul 28 12:11:14 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,0,0) tid=(3,16,0)
GPGPU-Sim uArch: cycles simulated: 1179005  inst.: 50535493 (ipc= 8.7) sim_rate=96258 (inst/sec) elapsed = 0:0:08:45 / Sat Jul 28 12:11:15 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,0,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 1186505  inst.: 50612733 (ipc= 8.7) sim_rate=96221 (inst/sec) elapsed = 0:0:08:46 / Sat Jul 28 12:11:16 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,0,0) tid=(7,21,0)
GPGPU-Sim uArch: cycles simulated: 1197005  inst.: 50703857 (ipc= 8.7) sim_rate=96212 (inst/sec) elapsed = 0:0:08:47 / Sat Jul 28 12:11:17 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,0,0) tid=(15,20,0)
GPGPU-Sim uArch: cycles simulated: 1208505  inst.: 50793261 (ipc= 8.7) sim_rate=96199 (inst/sec) elapsed = 0:0:08:48 / Sat Jul 28 12:11:18 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,0,0) tid=(19,24,0)
GPGPU-Sim uArch: cycles simulated: 1221005  inst.: 50876045 (ipc= 8.6) sim_rate=96173 (inst/sec) elapsed = 0:0:08:49 / Sat Jul 28 12:11:19 2018
GPGPU-Sim uArch: cycles simulated: 1233005  inst.: 50923589 (ipc= 8.4) sim_rate=96082 (inst/sec) elapsed = 0:0:08:50 / Sat Jul 28 12:11:20 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (316549,925005), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 316550
gpu_sim_insn = 2625004
gpu_ipc =       8.2925
gpu_tot_sim_cycle = 1241555
gpu_tot_sim_insn = 50951045
gpu_tot_ipc =      41.0381
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23101
gpu_stall_icnt2sh    = 140118
gpu_total_sim_rate=96134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2949284
	L1I_total_cache_misses = 6086
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 191722, Miss = 54921, Miss_rate = 0.286, Pending_hits = 3674, Reservation_fails = 103992
	L1D_cache_core[1]: Access = 193578, Miss = 55833, Miss_rate = 0.288, Pending_hits = 3678, Reservation_fails = 95529
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 155729, Miss = 61606, Miss_rate = 0.396, Pending_hits = 5788, Reservation_fails = 154080
	L1D_cache_core[6]: Access = 153143, Miss = 60033, Miss_rate = 0.392, Pending_hits = 6128, Reservation_fails = 150394
	L1D_cache_core[7]: Access = 153478, Miss = 60945, Miss_rate = 0.397, Pending_hits = 6060, Reservation_fails = 160363
	L1D_cache_core[8]: Access = 144567, Miss = 56729, Miss_rate = 0.392, Pending_hits = 4549, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 155043, Miss = 61207, Miss_rate = 0.395, Pending_hits = 6001, Reservation_fails = 150043
	L1D_cache_core[10]: Access = 98132, Miss = 40829, Miss_rate = 0.416, Pending_hits = 4538, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 147683, Miss = 58059, Miss_rate = 0.393, Pending_hits = 4306, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 101003, Miss = 42555, Miss_rate = 0.421, Pending_hits = 4239, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 257973, Miss = 90088, Miss_rate = 0.349, Pending_hits = 13154, Reservation_fails = 265534
	L1D_cache_core[14]: Access = 142664, Miss = 37469, Miss_rate = 0.263, Pending_hits = 3636, Reservation_fails = 74486
	L1D_total_cache_accesses = 2230130
	L1D_total_cache_misses = 815759
	L1D_total_cache_miss_rate = 0.3658
	L1D_total_cache_pending_hits = 78172
	L1D_total_cache_reservation_fails = 1858165
	L1D_cache_data_port_util = 0.183
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 83363
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1317655
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 641945
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82800
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 738711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1216220
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2943198
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6086
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17267, 17249, 16981, 16977, 16981, 16977, 12434, 12430, 12106, 12102, 12085, 12081, 12085, 12081, 12085, 12081, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 10980, 
gpgpu_n_tot_thrd_icount = 171327616
gpgpu_n_tot_w_icount = 5353988
gpgpu_n_stall_shd_mem = 2538483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77048
gpgpu_n_mem_write_global = 764662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6938102
gpgpu_n_store_insn = 3377456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2457180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2538483
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3597436	W0_Idle:1195188	W0_Scoreboard:4434744	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1363152
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616384 {8:77048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41782384 {40:586480,72:92337,136:85845,}
traffic_breakdown_coretomem[INST_ACC_R] = 2784 {8:348,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10478528 {136:77048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6117296 {8:764662,}
traffic_breakdown_memtocore[INST_ACC_R] = 47328 {136:348,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 203 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 1241554 
mrq_lat_table:30858 	3152 	1059 	1672 	3719 	1699 	727 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	789121 	52213 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	150592 	77443 	138390 	467777 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36440 	31786 	8499 	346 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	456103 	13214 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2378 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     64294     64422     63397     65238    119404    122215     63169     66108     63463     64261     66449     61314     64250     63572     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947    199781    206783     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195    200984    207909     66278     64265 
dram[3]:     64265     63074     65229     65322    120764    123414     63398     66097     63482     64256     62780     70162     64425     64276     65204     63179 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041    203549     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225    204549     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.496894  3.525316  3.277419  3.104938  3.383333  3.603604  2.822222  2.843284  2.250000  2.364239  2.559586  2.450495  2.561798  2.560440  3.115854  3.116565 
dram[1]:  3.541935  3.415094  2.969697  3.024691  3.087301  3.301724  2.751880  2.815385  2.157895  2.176471  2.502618  2.507854  2.364130  2.528736  3.080745  3.081761 
dram[2]:  3.585526  3.436709  3.043210  3.302013  3.104000  3.344828  2.793893  2.896825  2.189543  2.256757  2.624309  2.349754  2.458101  2.465909  3.185897  3.138365 
dram[3]:  3.186441  3.393939  2.953488  3.156250  3.316667  3.598214  2.781022  2.816176  2.278481  2.432432  2.715847  2.517949  2.546961  2.513812  3.109756  3.011628 
dram[4]:  3.562092  3.525974  2.917160  3.069620  3.613208  3.464286  2.778626  2.763359  2.139241  2.292517  2.586021  2.438144  2.422222  2.555556  3.000000  2.994012 
dram[5]:  3.366460  3.387500  3.030864  3.217105  3.347826  3.527273  2.678832  2.706767  2.342657  2.347222  2.591398  2.651934  2.403315  2.558140  3.132911  2.840909 
average row locality = 42946/15024 = 2.858493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       385       379       362       357       294       290       277       279       269       275       346       350       350       358       363       362 
dram[1]:       371       365       344       344       276       273       264       263       248       252       330       337       327       332       348       344 
dram[2]:       367       365       347       346       275       276       264       261       251       252       329       337       332       328       349       349 
dram[3]:       386       382       362       361       288       291       279       278       276       276       350       348       353       349       362       368 
dram[4]:       367       365       347       341       273       275       262       262       254       253       334       331       328       330       347       350 
dram[5]:       364       364       345       345       275       276       265       260       252       254       336       334       327       332       349       350 
total reads: 30698
bank skew: 386/248 = 1.56
chip skew: 5309/5018 = 1.06
number of total write accesses:
dram[0]:       178       178       146       146       112       110       104       102        82        82       148       145       106       108       148       146 
dram[1]:       178       178       146       146       113       110       102       103        80        81       148       142       108       108       148       146 
dram[2]:       178       178       146       146       113       112       102       104        84        82       146       140       108       106       148       150 
dram[3]:       178       178       146       144       110       112       102       105        84        84       147       143       108       106       148       150 
dram[4]:       178       178       146       144       110       113       102       100        84        84       147       142       108       107       148       150 
dram[5]:       178       178       146       144       110       112       102       100        83        84       146       146       108       108       146       150 
total reads: 12248
bank skew: 178/80 = 2.22
chip skew: 2045/2037 = 1.00
average mf latency per bank:
dram[0]:        578       643       711      1598       506       499       440       460      1530      1344     23497     23880       839       817       650       595
dram[1]:        594       612       584      1483       446       458       386       406      1598      1253     24219     24447       865       754       618       535
dram[2]:        541       585      1500      1552       736       435       382       396      1597      1360     24455     24487       708       739       616       545
dram[3]:        621       609      1632      1160       513       477       458       630      1652      1587     23933     29271       783       869       657       633
dram[4]:        594       609      1453       602       458       427       394       397      1456      1618     21583     24940       794       786       525       545
dram[5]:        591       569      1570       644       449       422       381       388      1264      1648     25646     23530       847       751       598       584
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638826 n_nop=1619116 n_act=2526 n_pre=2510 n_req=7337 n_rd=10592 n_write=4082 bw_util=0.01791
n_activity=137300 dram_eff=0.2138
bk0: 770a 1630049i bk1: 758a 1629824i bk2: 724a 1630700i bk3: 714a 1630643i bk4: 588a 1632412i bk5: 580a 1632672i bk6: 554a 1632477i bk7: 558a 1632400i bk8: 538a 1632658i bk9: 550a 1632729i bk10: 692a 1630587i bk11: 700a 1629528i bk12: 700a 1630735i bk13: 716a 1630519i bk14: 726a 1630350i bk15: 724a 1629953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0355364
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638826 n_nop=1619710 n_act=2511 n_pre=2495 n_req=7055 n_rd=10036 n_write=4074 bw_util=0.01722
n_activity=130784 dram_eff=0.2158
bk0: 742a 1630089i bk1: 730a 1629718i bk2: 688a 1630685i bk3: 688a 1630435i bk4: 552a 1632505i bk5: 546a 1632749i bk6: 528a 1632752i bk7: 526a 1632579i bk8: 496a 1632830i bk9: 504a 1632751i bk10: 660a 1630386i bk11: 674a 1630161i bk12: 654a 1630859i bk13: 664a 1630903i bk14: 696a 1630104i bk15: 688a 1630347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0336363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638826 n_nop=1619752 n_act=2474 n_pre=2458 n_req=7071 n_rd=10056 n_write=4086 bw_util=0.01726
n_activity=130528 dram_eff=0.2167
bk0: 734a 1630365i bk1: 730a 1630114i bk2: 694a 1630817i bk3: 692a 1630491i bk4: 550a 1632403i bk5: 552a 1632584i bk6: 528a 1632595i bk7: 522a 1632636i bk8: 502a 1632874i bk9: 504a 1632555i bk10: 658a 1630386i bk11: 674a 1630267i bk12: 664a 1630998i bk13: 656a 1630766i bk14: 698a 1630474i bk15: 698a 1630037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0335557
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638826 n_nop=1619012 n_act=2561 n_pre=2545 n_req=7354 n_rd=10618 n_write=4090 bw_util=0.01795
n_activity=135546 dram_eff=0.217
bk0: 772a 1629300i bk1: 764a 1629919i bk2: 724a 1630318i bk3: 722a 1630229i bk4: 576a 1632504i bk5: 582a 1632763i bk6: 558a 1632440i bk7: 556a 1632580i bk8: 552a 1632420i bk9: 552a 1632729i bk10: 700a 1630499i bk11: 696a 1630162i bk12: 706a 1630697i bk13: 698a 1630451i bk14: 724a 1629984i bk15: 736a 1629738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0332836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638826 n_nop=1619758 n_act=2482 n_pre=2466 n_req=7060 n_rd=10038 n_write=4082 bw_util=0.01723
n_activity=130876 dram_eff=0.2158
bk0: 734a 1630346i bk1: 730a 1630230i bk2: 694a 1630203i bk3: 682a 1630510i bk4: 546a 1632809i bk5: 550a 1632990i bk6: 524a 1632714i bk7: 524a 1632775i bk8: 508a 1632632i bk9: 506a 1632537i bk10: 668a 1630629i bk11: 662a 1629789i bk12: 656a 1631010i bk13: 660a 1631177i bk14: 694a 1630111i bk15: 700a 1629725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0338401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1638826 n_nop=1619762 n_act=2471 n_pre=2455 n_req=7069 n_rd=10056 n_write=4082 bw_util=0.01725
n_activity=129000 dram_eff=0.2192
bk0: 728a 1629956i bk1: 728a 1629901i bk2: 690a 1630627i bk3: 690a 1630758i bk4: 550a 1632696i bk5: 552a 1632858i bk6: 530a 1632537i bk7: 520a 1632649i bk8: 504a 1633050i bk9: 508a 1633132i bk10: 672a 1630459i bk11: 668a 1630520i bk12: 654a 1630895i bk13: 664a 1631032i bk14: 698a 1630415i bk15: 700a 1629511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.033369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67568, Miss = 2646, Miss_rate = 0.039, Pending_hits = 780, Reservation_fails = 2452
L2_cache_bank[1]: Access = 71086, Miss = 2650, Miss_rate = 0.037, Pending_hits = 764, Reservation_fails = 1888
L2_cache_bank[2]: Access = 66153, Miss = 2508, Miss_rate = 0.038, Pending_hits = 753, Reservation_fails = 2267
L2_cache_bank[3]: Access = 68646, Miss = 2510, Miss_rate = 0.037, Pending_hits = 756, Reservation_fails = 1889
L2_cache_bank[4]: Access = 68494, Miss = 2514, Miss_rate = 0.037, Pending_hits = 773, Reservation_fails = 2085
L2_cache_bank[5]: Access = 67731, Miss = 2514, Miss_rate = 0.037, Pending_hits = 777, Reservation_fails = 2286
L2_cache_bank[6]: Access = 70492, Miss = 2656, Miss_rate = 0.038, Pending_hits = 757, Reservation_fails = 1518
L2_cache_bank[7]: Access = 86688, Miss = 2653, Miss_rate = 0.031, Pending_hits = 765, Reservation_fails = 1727
L2_cache_bank[8]: Access = 72486, Miss = 2512, Miss_rate = 0.035, Pending_hits = 749, Reservation_fails = 2356
L2_cache_bank[9]: Access = 66044, Miss = 2507, Miss_rate = 0.038, Pending_hits = 761, Reservation_fails = 2097
L2_cache_bank[10]: Access = 72186, Miss = 2513, Miss_rate = 0.035, Pending_hits = 768, Reservation_fails = 1423
L2_cache_bank[11]: Access = 64507, Miss = 2515, Miss_rate = 0.039, Pending_hits = 768, Reservation_fails = 2193
L2_total_cache_accesses = 842081
L2_total_cache_misses = 30698
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 9171
L2_total_cache_reservation_fails = 24181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 761385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 226
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1617
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1151711
icnt_total_pkts_simt_to_mem=1956615
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.2759
	minimum = 6
	maximum = 72
Network latency average = 10.1249
	minimum = 6
	maximum = 64
Slowest packet = 1657688
Flit latency average = 9.09888
	minimum = 6
	maximum = 61
Slowest flit = 3044149
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00722184
	minimum = 0 (at node 0)
	maximum = 0.0974949 (at node 13)
Accepted packet rate average = 0.00722184
	minimum = 0 (at node 0)
	maximum = 0.0974949 (at node 13)
Injected flit rate average = 0.0176219
	minimum = 0 (at node 0)
	maximum = 0.257621 (at node 13)
Accepted flit rate average= 0.0176219
	minimum = 0 (at node 0)
	maximum = 0.218171 (at node 13)
Injected packet length average = 2.44009
Accepted packet length average = 2.44009
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0507 (28 samples)
	minimum = 6 (28 samples)
	maximum = 90.8214 (28 samples)
Network latency average = 11.5069 (28 samples)
	minimum = 6 (28 samples)
	maximum = 83.75 (28 samples)
Flit latency average = 10.7173 (28 samples)
	minimum = 6 (28 samples)
	maximum = 80.3929 (28 samples)
Fragmentation average = 0.00379397 (28 samples)
	minimum = 0 (28 samples)
	maximum = 25.9286 (28 samples)
Injected packet rate average = 0.027542 (28 samples)
	minimum = 0.0143951 (28 samples)
	maximum = 0.0601399 (28 samples)
Accepted packet rate average = 0.027542 (28 samples)
	minimum = 0.0143951 (28 samples)
	maximum = 0.0601399 (28 samples)
Injected flit rate average = 0.0609118 (28 samples)
	minimum = 0.031274 (28 samples)
	maximum = 0.161008 (28 samples)
Accepted flit rate average = 0.0609118 (28 samples)
	minimum = 0.0282493 (28 samples)
	maximum = 0.136054 (28 samples)
Injected packet size average = 2.2116 (28 samples)
Accepted packet size average = 2.2116 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 50 sec (530 sec)
gpgpu_simulation_rate = 96134 (inst/sec)
gpgpu_simulation_rate = 2342 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1241555)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1241555)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(0,0,0) tid=(31,5,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,0,0) tid=(31,10,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(1,0,0) tid=(3,18,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(12,0,0) tid=(14,31,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (406,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(407,1241555)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (408,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (408,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(409,1241555)
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(409,1241555)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (414,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (414,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (415,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (418,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (422,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (422,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (426,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (428,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (430,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (430,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (430,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1242055  inst.: 51287206 (ipc=672.3) sim_rate=96586 (inst/sec) elapsed = 0:0:08:51 / Sat Jul 28 12:11:21 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (816,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (818,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (823,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1242555  inst.: 51344415 (ipc=393.4) sim_rate=96512 (inst/sec) elapsed = 0:0:08:52 / Sat Jul 28 12:11:22 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1250555  inst.: 51448631 (ipc=55.3) sim_rate=96526 (inst/sec) elapsed = 0:0:08:53 / Sat Jul 28 12:11:23 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,0,0) tid=(23,21,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13018,1241555), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 14.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 13019
gpu_sim_insn = 548672
gpu_ipc =      42.1439
gpu_tot_sim_cycle = 1254574
gpu_tot_sim_insn = 51499717
gpu_tot_ipc =      41.0496
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23101
gpu_stall_icnt2sh    = 140119
gpu_total_sim_rate=96622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2959748
	L1I_total_cache_misses = 6086
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 191722, Miss = 54921, Miss_rate = 0.286, Pending_hits = 3674, Reservation_fails = 103992
	L1D_cache_core[1]: Access = 193578, Miss = 55833, Miss_rate = 0.288, Pending_hits = 3678, Reservation_fails = 95529
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 155729, Miss = 61606, Miss_rate = 0.396, Pending_hits = 5788, Reservation_fails = 154080
	L1D_cache_core[6]: Access = 153143, Miss = 60033, Miss_rate = 0.392, Pending_hits = 6128, Reservation_fails = 150394
	L1D_cache_core[7]: Access = 153478, Miss = 60945, Miss_rate = 0.397, Pending_hits = 6060, Reservation_fails = 160363
	L1D_cache_core[8]: Access = 144567, Miss = 56729, Miss_rate = 0.392, Pending_hits = 4549, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 155043, Miss = 61207, Miss_rate = 0.395, Pending_hits = 6001, Reservation_fails = 150043
	L1D_cache_core[10]: Access = 98132, Miss = 40829, Miss_rate = 0.416, Pending_hits = 4538, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 147683, Miss = 58059, Miss_rate = 0.393, Pending_hits = 4306, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 101003, Miss = 42555, Miss_rate = 0.421, Pending_hits = 4239, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 257973, Miss = 90088, Miss_rate = 0.349, Pending_hits = 13154, Reservation_fails = 265534
	L1D_cache_core[14]: Access = 154720, Miss = 38623, Miss_rate = 0.250, Pending_hits = 3763, Reservation_fails = 74721
	L1D_total_cache_accesses = 2242186
	L1D_total_cache_misses = 816913
	L1D_total_cache_miss_rate = 0.3643
	L1D_total_cache_pending_hits = 78299
	L1D_total_cache_reservation_fails = 1858400
	L1D_cache_data_port_util = 0.184
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 84643
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1328385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 642174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84080
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1216226
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2953662
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6086
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17288, 17270, 17002, 16998, 17002, 16998, 12455, 12451, 12127, 12123, 12106, 12102, 12106, 12102, 12106, 12102, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 11001, 
gpgpu_n_tot_thrd_icount = 171924608
gpgpu_n_tot_w_icount = 5372644
gpgpu_n_stall_shd_mem = 2548822
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77129
gpgpu_n_mem_write_global = 765782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6970902
gpgpu_n_store_insn = 3393456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2497244
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2548822
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3611540	W0_Idle:1200448	W0_Scoreboard:4437002	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1375248
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 617032 {8:77129,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41883504 {40:586800,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2784 {8:348,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10489544 {136:77129,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126256 {8:765782,}
traffic_breakdown_memtocore[INST_ACC_R] = 47328 {136:348,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 203 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 1254573 
mrq_lat_table:30903 	3152 	1059 	1672 	3732 	1699 	727 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790264 	52271 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	151277 	77908 	138441 	467777 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36487 	31802 	8505 	358 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	456103 	14334 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2404 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     64294     64422     63397     65238    119404    122215     63169     66108     63463     64261     66449     61314     64250     63572     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947    199781    206783     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195    200984    207909     66278     64265 
dram[3]:     64265     63074     65229     65322    120764    123414     63398     66097     63482     64256     62780     70162     64425     64276     65204     63179 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041    203549     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225    204549     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.496894  3.525316  3.277419  3.104938  3.383333  3.603604  2.816176  2.837037  2.248408  2.364239  2.559586  2.450495  2.558659  2.551913  3.115854  3.116565 
dram[1]:  3.541935  3.415094  2.969697  3.024691  3.087301  3.301724  2.746269  2.809160  2.156863  2.176471  2.502618  2.507854  2.375000  2.540230  3.080745  3.081761 
dram[2]:  3.585526  3.436709  3.043210  3.302013  3.104000  3.344828  2.787879  2.889764  2.188312  2.256757  2.624309  2.349754  2.469274  2.477273  3.185897  3.138365 
dram[3]:  3.186441  3.393939  2.953488  3.156250  3.316667  3.598214  2.775362  2.810219  2.276730  2.422819  2.715847  2.517949  2.538461  2.510989  3.109756  3.011628 
dram[4]:  3.562092  3.525974  2.917160  3.069620  3.613208  3.464286  2.772727  2.757576  2.138365  2.290540  2.586021  2.438144  2.422222  2.552325  3.000000  2.994012 
dram[5]:  3.366460  3.387500  3.030864  3.217105  3.347826  3.513514  2.673913  2.694030  2.342657  2.344828  2.591398  2.651934  2.403315  2.554913  3.132911  2.840909 
average row locality = 43004/15051 = 2.857219
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       385       379       362       357       294       290       279       281       271       275       346       350       352       359       363       362 
dram[1]:       371       365       344       344       276       273       266       265       250       252       330       337       329       334       348       344 
dram[2]:       367       365       347       346       275       276       266       263       253       252       329       337       334       330       349       349 
dram[3]:       386       382       362       361       288       291       281       280       278       277       350       348       354       351       362       368 
dram[4]:       367       365       347       341       273       275       264       264       256       255       334       331       328       332       347       350 
dram[5]:       364       364       345       345       275       278       267       261       252       256       336       334       327       334       349       350 
total reads: 30756
bank skew: 386/250 = 1.54
chip skew: 5319/5028 = 1.06
number of total write accesses:
dram[0]:       178       178       146       146       112       110       104       102        82        82       148       145       106       108       148       146 
dram[1]:       178       178       146       146       113       110       102       103        80        81       148       142       108       108       148       146 
dram[2]:       178       178       146       146       113       112       102       104        84        82       146       140       108       106       148       150 
dram[3]:       178       178       146       144       110       112       102       105        84        84       147       143       108       106       148       150 
dram[4]:       178       178       146       144       110       113       102       100        84        84       147       142       108       107       148       150 
dram[5]:       178       178       146       144       110       112       102       100        83        84       146       146       108       108       146       150 
total reads: 12248
bank skew: 178/80 = 2.22
chip skew: 2045/2037 = 1.00
average mf latency per bank:
dram[0]:        578       643       711      1598       506       499       478       499      1523      1344     23497     23880       837       816       650       595
dram[1]:        594       612       584      1483       446       458       419       446      1590      1253     24219     24447       862       752       618       535
dram[2]:        541       585      1500      1552       736       435       423       428      1589      1360     24455     24487       706       737       616       545
dram[3]:        621       609      1632      1160       513       477       488       667      1644      1584     23933     29271       782       866       657       633
dram[4]:        594       609      1453       602       458       427       435       429      1449      1611     21583     24940       794       784       525       545
dram[5]:        591       569      1570       644       449       452       412       404      1264      1640     25646     23530       847       748       598       584
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1656010 n_nop=1636272 n_act=2531 n_pre=2515 n_req=7346 n_rd=10610 n_write=4082 bw_util=0.01774
n_activity=137545 dram_eff=0.2136
bk0: 770a 1647233i bk1: 758a 1647009i bk2: 724a 1647886i bk3: 714a 1647829i bk4: 588a 1649598i bk5: 580a 1649858i bk6: 558a 1649629i bk7: 562a 1649551i bk8: 542a 1649803i bk9: 550a 1649910i bk10: 692a 1647771i bk11: 700a 1646712i bk12: 704a 1647887i bk13: 718a 1647671i bk14: 726a 1647530i bk15: 724a 1647134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0351846
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1656010 n_nop=1636868 n_act=2514 n_pre=2498 n_req=7065 n_rd=10056 n_write=4074 bw_util=0.01707
n_activity=130985 dram_eff=0.2157
bk0: 742a 1647273i bk1: 730a 1646902i bk2: 688a 1647871i bk3: 688a 1647621i bk4: 552a 1649691i bk5: 546a 1649935i bk6: 532a 1649903i bk7: 530a 1649730i bk8: 500a 1649972i bk9: 504a 1649933i bk10: 660a 1647568i bk11: 674a 1647343i bk12: 658a 1648034i bk13: 668a 1648078i bk14: 696a 1647287i bk15: 688a 1647530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.033318
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1656010 n_nop=1636910 n_act=2477 n_pre=2461 n_req=7081 n_rd=10076 n_write=4086 bw_util=0.0171
n_activity=130729 dram_eff=0.2167
bk0: 734a 1647549i bk1: 730a 1647298i bk2: 694a 1648002i bk3: 692a 1647677i bk4: 550a 1649589i bk5: 552a 1649770i bk6: 532a 1649747i bk7: 526a 1649785i bk8: 506a 1650022i bk9: 504a 1649736i bk10: 658a 1647568i bk11: 674a 1647450i bk12: 668a 1648173i bk13: 660a 1647941i bk14: 698a 1647657i bk15: 698a 1647220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0332534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1656010 n_nop=1636164 n_act=2567 n_pre=2551 n_req=7364 n_rd=10638 n_write=4090 bw_util=0.01779
n_activity=135853 dram_eff=0.2168
bk0: 772a 1646483i bk1: 764a 1647103i bk2: 724a 1647503i bk3: 722a 1647415i bk4: 576a 1649691i bk5: 582a 1649950i bk6: 562a 1649594i bk7: 560a 1649730i bk8: 556a 1649569i bk9: 554a 1649883i bk10: 700a 1647681i bk11: 696a 1647346i bk12: 708a 1647852i bk13: 702a 1647600i bk14: 724a 1647164i bk15: 736a 1646919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.032969
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1656010 n_nop=1636912 n_act=2487 n_pre=2471 n_req=7070 n_rd=10058 n_write=4082 bw_util=0.01708
n_activity=131161 dram_eff=0.2156
bk0: 734a 1647530i bk1: 730a 1647414i bk2: 694a 1647388i bk3: 682a 1647697i bk4: 546a 1649996i bk5: 550a 1650177i bk6: 528a 1649868i bk7: 528a 1649927i bk8: 512a 1649780i bk9: 510a 1649684i bk10: 668a 1647810i bk11: 662a 1646971i bk12: 656a 1648193i bk13: 664a 1648327i bk14: 694a 1647292i bk15: 700a 1646907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0335203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1656010 n_nop=1636918 n_act=2476 n_pre=2460 n_req=7078 n_rd=10074 n_write=4082 bw_util=0.0171
n_activity=129269 dram_eff=0.219
bk0: 728a 1647141i bk1: 728a 1647086i bk2: 690a 1647813i bk3: 690a 1647945i bk4: 550a 1649883i bk5: 556a 1650010i bk6: 534a 1649687i bk7: 522a 1649803i bk8: 504a 1650232i bk9: 512a 1650280i bk10: 672a 1647640i bk11: 668a 1647701i bk12: 654a 1648078i bk13: 668a 1648183i bk14: 698a 1647597i bk15: 700a 1646694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0330656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67674, Miss = 2652, Miss_rate = 0.039, Pending_hits = 780, Reservation_fails = 2452
L2_cache_bank[1]: Access = 71193, Miss = 2653, Miss_rate = 0.037, Pending_hits = 764, Reservation_fails = 1888
L2_cache_bank[2]: Access = 66239, Miss = 2514, Miss_rate = 0.038, Pending_hits = 753, Reservation_fails = 2267
L2_cache_bank[3]: Access = 68752, Miss = 2514, Miss_rate = 0.037, Pending_hits = 756, Reservation_fails = 1889
L2_cache_bank[4]: Access = 68601, Miss = 2520, Miss_rate = 0.037, Pending_hits = 773, Reservation_fails = 2085
L2_cache_bank[5]: Access = 67817, Miss = 2518, Miss_rate = 0.037, Pending_hits = 777, Reservation_fails = 2286
L2_cache_bank[6]: Access = 70580, Miss = 2661, Miss_rate = 0.038, Pending_hits = 757, Reservation_fails = 1518
L2_cache_bank[7]: Access = 86796, Miss = 2658, Miss_rate = 0.031, Pending_hits = 765, Reservation_fails = 1727
L2_cache_bank[8]: Access = 72593, Miss = 2516, Miss_rate = 0.035, Pending_hits = 749, Reservation_fails = 2356
L2_cache_bank[9]: Access = 66132, Miss = 2513, Miss_rate = 0.038, Pending_hits = 761, Reservation_fails = 2097
L2_cache_bank[10]: Access = 72270, Miss = 2515, Miss_rate = 0.035, Pending_hits = 768, Reservation_fails = 1423
L2_cache_bank[11]: Access = 64635, Miss = 2522, Miss_rate = 0.039, Pending_hits = 768, Reservation_fails = 2193
L2_total_cache_accesses = 843282
L2_total_cache_misses = 30756
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 9171
L2_total_cache_reservation_fails = 24181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 226
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1617
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1153236
icnt_total_pkts_simt_to_mem=1960696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.189
	minimum = 6
	maximum = 114
Network latency average = 8.80475
	minimum = 6
	maximum = 94
Slowest packet = 1684211
Flit latency average = 8.26061
	minimum = 6
	maximum = 90
Slowest flit = 3108439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00683332
	minimum = 0 (at node 0)
	maximum = 0.0922498 (at node 14)
Accepted packet rate average = 0.00683332
	minimum = 0 (at node 0)
	maximum = 0.0922498 (at node 14)
Injected flit rate average = 0.0159482
	minimum = 0 (at node 0)
	maximum = 0.313465 (at node 14)
Accepted flit rate average= 0.0159482
	minimum = 0 (at node 0)
	maximum = 0.117136 (at node 14)
Injected packet length average = 2.33389
Accepted packet length average = 2.33389
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9175 (29 samples)
	minimum = 6 (29 samples)
	maximum = 91.6207 (29 samples)
Network latency average = 11.4137 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.1034 (29 samples)
Flit latency average = 10.6326 (29 samples)
	minimum = 6 (29 samples)
	maximum = 80.7241 (29 samples)
Fragmentation average = 0.00366314 (29 samples)
	minimum = 0 (29 samples)
	maximum = 25.0345 (29 samples)
Injected packet rate average = 0.0268279 (29 samples)
	minimum = 0.0138987 (29 samples)
	maximum = 0.0612471 (29 samples)
Accepted packet rate average = 0.0268279 (29 samples)
	minimum = 0.0138987 (29 samples)
	maximum = 0.0612471 (29 samples)
Injected flit rate average = 0.0593614 (29 samples)
	minimum = 0.0301956 (29 samples)
	maximum = 0.166265 (29 samples)
Accepted flit rate average = 0.0593614 (29 samples)
	minimum = 0.0272752 (29 samples)
	maximum = 0.135401 (29 samples)
Injected packet size average = 2.21267 (29 samples)
Accepted packet size average = 2.21267 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 53 sec (533 sec)
gpgpu_simulation_rate = 96622 (inst/sec)
gpgpu_simulation_rate = 2353 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1254574)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1254574)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1254574)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1254574)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1254574)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1254574)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1254574)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1254574)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1254574)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (167,1254574), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (167,1254574), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (167,1254574), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (181,1254574), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(15,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (200,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (200,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (200,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (205,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: cycles simulated: 1255074  inst.: 51611757 (ipc=224.1) sim_rate=96651 (inst/sec) elapsed = 0:0:08:54 / Sat Jul 28 12:11:24 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (506,1254574), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (512,1254574), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (520,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (523,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (526,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (529,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (535,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (541,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (636,1254574), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (642,1254574), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (650,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1251,1254574), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 9.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 1252
gpu_sim_insn = 118240
gpu_ipc =      94.4409
gpu_tot_sim_cycle = 1255826
gpu_tot_sim_insn = 51617957
gpu_tot_ipc =      41.1028
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23101
gpu_stall_icnt2sh    = 140169
gpu_total_sim_rate=96662

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2962480
	L1I_total_cache_misses = 6598
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 191722, Miss = 54921, Miss_rate = 0.286, Pending_hits = 3674, Reservation_fails = 103992
	L1D_cache_core[1]: Access = 193578, Miss = 55833, Miss_rate = 0.288, Pending_hits = 3678, Reservation_fails = 95529
	L1D_cache_core[2]: Access = 89822, Miss = 36729, Miss_rate = 0.409, Pending_hits = 3527, Reservation_fails = 79921
	L1D_cache_core[3]: Access = 146468, Miss = 57359, Miss_rate = 0.392, Pending_hits = 4687, Reservation_fails = 124907
	L1D_cache_core[4]: Access = 99125, Miss = 41397, Miss_rate = 0.418, Pending_hits = 4207, Reservation_fails = 100306
	L1D_cache_core[5]: Access = 155729, Miss = 61606, Miss_rate = 0.396, Pending_hits = 5788, Reservation_fails = 154080
	L1D_cache_core[6]: Access = 153143, Miss = 60033, Miss_rate = 0.392, Pending_hits = 6128, Reservation_fails = 150394
	L1D_cache_core[7]: Access = 153478, Miss = 60945, Miss_rate = 0.397, Pending_hits = 6060, Reservation_fails = 160363
	L1D_cache_core[8]: Access = 144567, Miss = 56729, Miss_rate = 0.392, Pending_hits = 4549, Reservation_fails = 135577
	L1D_cache_core[9]: Access = 155084, Miss = 61228, Miss_rate = 0.395, Pending_hits = 6001, Reservation_fails = 150043
	L1D_cache_core[10]: Access = 98132, Miss = 40829, Miss_rate = 0.416, Pending_hits = 4538, Reservation_fails = 93836
	L1D_cache_core[11]: Access = 147683, Miss = 58059, Miss_rate = 0.393, Pending_hits = 4306, Reservation_fails = 70699
	L1D_cache_core[12]: Access = 101003, Miss = 42555, Miss_rate = 0.421, Pending_hits = 4239, Reservation_fails = 98498
	L1D_cache_core[13]: Access = 257973, Miss = 90088, Miss_rate = 0.349, Pending_hits = 13154, Reservation_fails = 265534
	L1D_cache_core[14]: Access = 154720, Miss = 38623, Miss_rate = 0.250, Pending_hits = 3763, Reservation_fails = 74721
	L1D_total_cache_accesses = 2242227
	L1D_total_cache_misses = 816934
	L1D_total_cache_miss_rate = 0.3643
	L1D_total_cache_pending_hits = 78299
	L1D_total_cache_reservation_fails = 1858400
	L1D_cache_data_port_util = 0.184
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 85014
	L1C_total_cache_misses = 563
	L1C_total_cache_miss_rate = 0.0066
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1328385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 642174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84451
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1216226
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2955882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6598
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17298, 17280, 17012, 17008, 17012, 17008, 12465, 12461, 12137, 12133, 12116, 12112, 12116, 12112, 12116, 12112, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 11011, 
gpgpu_n_tot_thrd_icount = 172043200
gpgpu_n_tot_w_icount = 5376350
gpgpu_n_stall_shd_mem = 2548860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77150
gpgpu_n_mem_write_global = 765802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 6970942
gpgpu_n_store_insn = 3393476
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2509080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2548860
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3611738	W0_Idle:1208084	W0_Scoreboard:4437936	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148264	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1378928
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 617200 {8:77150,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41884304 {40:586820,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2960 {8:370,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10492400 {136:77150,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126416 {8:765802,}
traffic_breakdown_memtocore[INST_ACC_R] = 50320 {136:370,}
maxmrqlatency = 198 
maxdqlatency = 0 
maxmflatency = 782 
averagemflatency = 203 
max_icnt2mem_latency = 357 
max_icnt2sh_latency = 1255825 
mrq_lat_table:30914 	3152 	1061 	1675 	3736 	1699 	727 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	790285 	52291 	399 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	151306 	77933 	138450 	467777 	7737 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36490 	31809 	8513 	361 	0 	0 	0 	0 	102 	333 	6426 	22948 	28482 	105278 	130650 	1126 	456103 	14354 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2405 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     64294     64422     63397     65238    119404    122215     63169     66108     63463     64261     66449     61314     64250     63572     65213     65331 
dram[1]:     60078     66119     65321     59136    119637    122596     64314     60041     59897     59005     65197     59947    199781    206783     59149     65206 
dram[2]:     65162     59169     64290     60073    120422    123009     64267     59950     65210     65222     59041     65195    200984    207909     66278     64265 
dram[3]:     64265     63074     65229     65322    120764    123414     63398     66097     63482     64256     62780     70162     64425     64276     65204     63179 
dram[4]:     59165     66109     59117     64291    121158    123730     59950     65158     59939     59035     64372     59041    203549     60079     65219     65331 
dram[5]:     60076     65172     65322     64281    121518    124022     64315     60041     65206     59004     65197     66225    204549     65152     59149     64257 
average row accesses per activate:
dram[0]:  3.496894  3.525316  3.277419  3.104938  3.383333  3.603604  2.816176  2.837037  2.248408  2.364239  2.559586  2.450495  2.558659  2.551913  3.115854  3.116565 
dram[1]:  3.541935  3.415094  2.969697  3.024691  3.087301  3.301724  2.746269  2.809160  2.156863  2.176471  2.502618  2.507854  2.375000  2.540230  3.080745  3.081761 
dram[2]:  3.585526  3.436709  3.043210  3.302013  3.104000  3.344828  2.787879  2.889764  2.214286  2.275168  2.629834  2.349754  2.469274  2.477273  3.185897  3.138365 
dram[3]:  3.186441  3.393939  2.953488  3.156250  3.316667  3.598214  2.775362  2.810219  2.276730  2.422819  2.715847  2.517949  2.538461  2.510989  3.109756  3.011628 
dram[4]:  3.562092  3.525974  2.917160  3.069620  3.613208  3.464286  2.772727  2.757576  2.138365  2.290540  2.586021  2.438144  2.422222  2.552325  3.000000  2.994012 
dram[5]:  3.366460  3.387500  3.030864  3.217105  3.347826  3.513514  2.673913  2.694030  2.361111  2.372414  2.591398  2.657459  2.403315  2.554913  3.132911  2.840909 
average row locality = 43024/15053 = 2.858168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       385       379       362       357       294       290       279       281       271       275       346       350       352       359       363       362 
dram[1]:       371       365       344       344       276       273       266       265       250       252       330       337       329       334       348       344 
dram[2]:       367       365       347       346       275       276       266       263       257       257       330       337       334       330       349       349 
dram[3]:       386       382       362       361       288       291       281       280       278       277       350       348       354       351       362       368 
dram[4]:       367       365       347       341       273       275       264       264       256       255       334       331       328       332       347       350 
dram[5]:       364       364       345       345       275       278       267       261       257       260       336       335       327       334       349       350 
total reads: 30776
bank skew: 386/250 = 1.54
chip skew: 5319/5028 = 1.06
number of total write accesses:
dram[0]:       178       178       146       146       112       110       104       102        82        82       148       145       106       108       148       146 
dram[1]:       178       178       146       146       113       110       102       103        80        81       148       142       108       108       148       146 
dram[2]:       178       178       146       146       113       112       102       104        84        82       146       140       108       106       148       150 
dram[3]:       178       178       146       144       110       112       102       105        84        84       147       143       108       106       148       150 
dram[4]:       178       178       146       144       110       113       102       100        84        84       147       142       108       107       148       150 
dram[5]:       178       178       146       144       110       112       102       100        83        84       146       146       108       108       146       150 
total reads: 12248
bank skew: 178/80 = 2.22
chip skew: 2045/2037 = 1.00
average mf latency per bank:
dram[0]:        578       643       711      1598       506       499       478       499      1523      1344     23497     23880       837       816       650       595
dram[1]:        594       612       584      1483       446       458       419       446      1590      1253     24219     24447       862       752       618       535
dram[2]:        541       585      1500      1552       736       435       423       428      1576      1347     24405     24487       706       737       616       545
dram[3]:        621       609      1632      1160       513       477       488       667      1644      1584     23933     29271       782       866       657       633
dram[4]:        594       609      1453       602       458       427       435       429      1449      1611     21583     24940       794       784       525       545
dram[5]:        591       569      1570       644       449       452       412       404      1253      1626     25646     23482       847       748       598       584
maximum mf latency per bank:
dram[0]:        671       430       382       454       421       438       576       630       521       494       782       620       683       622       649       613
dram[1]:        435       517       397       394       398       402       610       606       510       505       660       634       546       604       513       576
dram[2]:        641       448       415       390       465       392       528       558       502       521       737       626       650       641       620       513
dram[3]:        434       472       416       446       404       411       526       572       597       472       602       540       524       574       500       540
dram[4]:        512       430       416       401       403       392       646       606       456       497       628       527       589       514       649       471
dram[5]:        396       417       436       442       382       411       568       610       474       561       605       668       576       581       562       521

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1657662 n_nop=1637924 n_act=2531 n_pre=2515 n_req=7346 n_rd=10610 n_write=4082 bw_util=0.01773
n_activity=137545 dram_eff=0.2136
bk0: 770a 1648885i bk1: 758a 1648661i bk2: 724a 1649538i bk3: 714a 1649481i bk4: 588a 1651250i bk5: 580a 1651510i bk6: 558a 1651281i bk7: 562a 1651203i bk8: 542a 1651455i bk9: 550a 1651562i bk10: 692a 1649423i bk11: 700a 1648364i bk12: 704a 1649539i bk13: 718a 1649323i bk14: 726a 1649182i bk15: 724a 1648786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0351495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1657662 n_nop=1638520 n_act=2514 n_pre=2498 n_req=7065 n_rd=10056 n_write=4074 bw_util=0.01705
n_activity=130985 dram_eff=0.2157
bk0: 742a 1648925i bk1: 730a 1648554i bk2: 688a 1649523i bk3: 688a 1649273i bk4: 552a 1651343i bk5: 546a 1651587i bk6: 532a 1651555i bk7: 530a 1651382i bk8: 500a 1651624i bk9: 504a 1651585i bk10: 660a 1649220i bk11: 674a 1648995i bk12: 658a 1649686i bk13: 668a 1649730i bk14: 696a 1648939i bk15: 688a 1649182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0332848
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1657662 n_nop=1638540 n_act=2478 n_pre=2462 n_req=7091 n_rd=10096 n_write=4086 bw_util=0.01711
n_activity=130809 dram_eff=0.2168
bk0: 734a 1649201i bk1: 730a 1648950i bk2: 694a 1649654i bk3: 692a 1649329i bk4: 550a 1651241i bk5: 552a 1651422i bk6: 532a 1651399i bk7: 526a 1651438i bk8: 514a 1651657i bk9: 514a 1651324i bk10: 660a 1649214i bk11: 674a 1649101i bk12: 668a 1649824i bk13: 660a 1649593i bk14: 698a 1649309i bk15: 698a 1648872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0332697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1657662 n_nop=1637816 n_act=2567 n_pre=2551 n_req=7364 n_rd=10638 n_write=4090 bw_util=0.01777
n_activity=135853 dram_eff=0.2168
bk0: 772a 1648135i bk1: 764a 1648755i bk2: 724a 1649155i bk3: 722a 1649067i bk4: 576a 1651343i bk5: 582a 1651602i bk6: 562a 1651246i bk7: 560a 1651382i bk8: 556a 1651221i bk9: 554a 1651535i bk10: 700a 1649333i bk11: 696a 1648998i bk12: 708a 1649504i bk13: 702a 1649252i bk14: 724a 1648816i bk15: 736a 1648571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0329361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1657662 n_nop=1638564 n_act=2487 n_pre=2471 n_req=7070 n_rd=10058 n_write=4082 bw_util=0.01706
n_activity=131161 dram_eff=0.2156
bk0: 734a 1649182i bk1: 730a 1649066i bk2: 694a 1649040i bk3: 682a 1649349i bk4: 546a 1651648i bk5: 550a 1651829i bk6: 528a 1651520i bk7: 528a 1651579i bk8: 512a 1651432i bk9: 510a 1651336i bk10: 668a 1649462i bk11: 662a 1648623i bk12: 656a 1649845i bk13: 664a 1649979i bk14: 694a 1648944i bk15: 700a 1648559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0334869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1657662 n_nop=1638548 n_act=2477 n_pre=2461 n_req=7088 n_rd=10094 n_write=4082 bw_util=0.0171
n_activity=129349 dram_eff=0.2192
bk0: 728a 1648793i bk1: 728a 1648738i bk2: 690a 1649465i bk3: 690a 1649597i bk4: 550a 1651535i bk5: 556a 1651662i bk6: 534a 1651339i bk7: 522a 1651455i bk8: 514a 1651832i bk9: 520a 1651884i bk10: 672a 1649292i bk11: 670a 1649349i bk12: 654a 1649730i bk13: 668a 1649835i bk14: 698a 1649249i bk15: 700a 1648346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0330713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67682, Miss = 2652, Miss_rate = 0.039, Pending_hits = 780, Reservation_fails = 2452
L2_cache_bank[1]: Access = 71193, Miss = 2653, Miss_rate = 0.037, Pending_hits = 764, Reservation_fails = 1888
L2_cache_bank[2]: Access = 66253, Miss = 2514, Miss_rate = 0.038, Pending_hits = 753, Reservation_fails = 2267
L2_cache_bank[3]: Access = 68752, Miss = 2514, Miss_rate = 0.037, Pending_hits = 756, Reservation_fails = 1889
L2_cache_bank[4]: Access = 68611, Miss = 2525, Miss_rate = 0.037, Pending_hits = 773, Reservation_fails = 2085
L2_cache_bank[5]: Access = 67827, Miss = 2523, Miss_rate = 0.037, Pending_hits = 777, Reservation_fails = 2286
L2_cache_bank[6]: Access = 70580, Miss = 2661, Miss_rate = 0.038, Pending_hits = 757, Reservation_fails = 1518
L2_cache_bank[7]: Access = 86797, Miss = 2658, Miss_rate = 0.031, Pending_hits = 765, Reservation_fails = 1727
L2_cache_bank[8]: Access = 72593, Miss = 2516, Miss_rate = 0.035, Pending_hits = 749, Reservation_fails = 2356
L2_cache_bank[9]: Access = 66132, Miss = 2513, Miss_rate = 0.038, Pending_hits = 761, Reservation_fails = 2097
L2_cache_bank[10]: Access = 72280, Miss = 2520, Miss_rate = 0.035, Pending_hits = 768, Reservation_fails = 1423
L2_cache_bank[11]: Access = 64645, Miss = 2527, Miss_rate = 0.039, Pending_hits = 768, Reservation_fails = 2193
L2_total_cache_accesses = 843345
L2_total_cache_misses = 30776
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 9171
L2_total_cache_reservation_fails = 24181
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40606
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22564
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 73
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1617
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1153471
icnt_total_pkts_simt_to_mem=1960779
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.1667
	minimum = 6
	maximum = 70
Network latency average = 13.6349
	minimum = 6
	maximum = 51
Slowest packet = 1686640
Flit latency average = 13.4654
	minimum = 6
	maximum = 47
Slowest flit = 3114145
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00372737
	minimum = 0 (at node 0)
	maximum = 0.0351438 (at node 9)
Accepted packet rate average = 0.00372737
	minimum = 0 (at node 0)
	maximum = 0.0351438 (at node 9)
Injected flit rate average = 0.00940717
	minimum = 0 (at node 0)
	maximum = 0.0559105 (at node 17)
Accepted flit rate average= 0.00940717
	minimum = 0 (at node 0)
	maximum = 0.111821 (at node 9)
Injected packet length average = 2.52381
Accepted packet length average = 2.52381
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9925 (30 samples)
	minimum = 6 (30 samples)
	maximum = 90.9 (30 samples)
Network latency average = 11.4877 (30 samples)
	minimum = 6 (30 samples)
	maximum = 83 (30 samples)
Flit latency average = 10.727 (30 samples)
	minimum = 6 (30 samples)
	maximum = 79.6 (30 samples)
Fragmentation average = 0.00354103 (30 samples)
	minimum = 0 (30 samples)
	maximum = 24.2 (30 samples)
Injected packet rate average = 0.0260579 (30 samples)
	minimum = 0.0134354 (30 samples)
	maximum = 0.060377 (30 samples)
Accepted packet rate average = 0.0260579 (30 samples)
	minimum = 0.0134354 (30 samples)
	maximum = 0.060377 (30 samples)
Injected flit rate average = 0.0576962 (30 samples)
	minimum = 0.029189 (30 samples)
	maximum = 0.162587 (30 samples)
Accepted flit rate average = 0.0576962 (30 samples)
	minimum = 0.026366 (30 samples)
	maximum = 0.134615 (30 samples)
Injected packet size average = 2.21415 (30 samples)
Accepted packet size average = 2.21415 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 54 sec (534 sec)
gpgpu_simulation_rate = 96662 (inst/sec)
gpgpu_simulation_rate = 2351 (cycle/sec)
