   



	component ESN12_PROJET is
        port (
            clk_clk                             : in    std_logic                    := 'X'; -- clk
            reset_reset_n                       : in    std_logic                    := 'X'; -- reset_n
            opencores_i2c_0_export_0_scl_pad_io : inout std_logic                    := 'X'; -- scl_pad_io
            opencores_i2c_0_export_0_sda_pad_io : inout std_logic                    := 'X'; -- sda_pad_io
            seg_external_connection_export      : out   std_logic_vector(7 downto 0)         -- export
        );
    end component ESN12_PROJET;

    u0 : component ESN12_PROJET
        port map (
            clk_clk                             => CONNECTED_TO_clk_clk,                             --                      clk.clk
            reset_reset_n                       => CONNECTED_TO_reset_reset_n,                       --                    reset.reset_n
            opencores_i2c_0_export_0_scl_pad_io => CONNECTED_TO_opencores_i2c_0_export_0_scl_pad_io, -- opencores_i2c_0_export_0.scl_pad_io
            opencores_i2c_0_export_0_sda_pad_io => CONNECTED_TO_opencores_i2c_0_export_0_sda_pad_io, --                         .sda_pad_io
            seg_external_connection_export      => CONNECTED_TO_seg_external_connection_export       --  seg_external_connection.export
        );
