{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576654181571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576654181572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 23:29:41 2019 " "Processing started: Tue Dec 17 23:29:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576654181572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576654181572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA4 -c CA4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA4 -c CA4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576654181572 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576654181825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controller.v " "Can't analyze file -- file controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576654181863 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "multiplexer.v " "Can't analyze file -- file multiplexer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1576654181865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ca4.bdf 1 1 " "Using design file ca4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CA4 " "Found entity 1: CA4" {  } { { "ca4.bdf" "" { Schematic "E:/altera/13.0sp1/CA4/ca4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576654181893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576654181893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA4 " "Elaborating entity \"CA4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576654181897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "smbsb.sv 1 1 " "Using design file smbsb.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SMBSB " "Found entity 1: SMBSB" {  } { { "smbsb.sv" "" { Text "E:/altera/13.0sp1/CA4/smbsb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576654181917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576654181917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMBSB SMBSB:inst5 " "Elaborating entity \"SMBSB\" for hierarchy \"SMBSB:inst5\"" {  } { { "ca4.bdf" "inst5" { Schematic "E:/altera/13.0sp1/CA4/ca4.bdf" { { 144 1128 1288 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576654181919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer.sv 1 1 " "Using design file multiplexer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.sv" "" { Text "E:/altera/13.0sp1/CA4/multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576654181941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576654181941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:inst " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:inst\"" {  } { { "ca4.bdf" "inst" { Schematic "E:/altera/13.0sp1/CA4/ca4.bdf" { { 144 392 528 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576654181942 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.sv 1 1 " "Using design file controller.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576654181954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576654181954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst2 " "Elaborating entity \"controller\" for hierarchy \"controller:inst2\"" {  } { { "ca4.bdf" "inst2" { Schematic "E:/altera/13.0sp1/CA4/ca4.bdf" { { 392 528 672 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576654181956 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PLC controller.sv(5) " "Verilog HDL Always Construct warning at controller.sv(5): inferring latch(es) for variable \"PLC\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576654181957 "|CA4|controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SC controller.sv(5) " "Verilog HDL Always Construct warning at controller.sv(5): inferring latch(es) for variable \"SC\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576654181957 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[0\] controller.sv(5) " "Inferred latch for \"SC\[0\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181959 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[1\] controller.sv(5) " "Inferred latch for \"SC\[1\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181959 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[2\] controller.sv(5) " "Inferred latch for \"SC\[2\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181959 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[3\] controller.sv(5) " "Inferred latch for \"SC\[3\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181959 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[4\] controller.sv(5) " "Inferred latch for \"SC\[4\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181959 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[5\] controller.sv(5) " "Inferred latch for \"SC\[5\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[6\] controller.sv(5) " "Inferred latch for \"SC\[6\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[7\] controller.sv(5) " "Inferred latch for \"SC\[7\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[8\] controller.sv(5) " "Inferred latch for \"SC\[8\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[9\] controller.sv(5) " "Inferred latch for \"SC\[9\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[10\] controller.sv(5) " "Inferred latch for \"SC\[10\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[11\] controller.sv(5) " "Inferred latch for \"SC\[11\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[12\] controller.sv(5) " "Inferred latch for \"SC\[12\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[13\] controller.sv(5) " "Inferred latch for \"SC\[13\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181960 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[14\] controller.sv(5) " "Inferred latch for \"SC\[14\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[15\] controller.sv(5) " "Inferred latch for \"SC\[15\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[16\] controller.sv(5) " "Inferred latch for \"SC\[16\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[17\] controller.sv(5) " "Inferred latch for \"SC\[17\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[18\] controller.sv(5) " "Inferred latch for \"SC\[18\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[19\] controller.sv(5) " "Inferred latch for \"SC\[19\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[20\] controller.sv(5) " "Inferred latch for \"SC\[20\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[21\] controller.sv(5) " "Inferred latch for \"SC\[21\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[22\] controller.sv(5) " "Inferred latch for \"SC\[22\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181961 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[23\] controller.sv(5) " "Inferred latch for \"SC\[23\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[24\] controller.sv(5) " "Inferred latch for \"SC\[24\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[25\] controller.sv(5) " "Inferred latch for \"SC\[25\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[26\] controller.sv(5) " "Inferred latch for \"SC\[26\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[27\] controller.sv(5) " "Inferred latch for \"SC\[27\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[28\] controller.sv(5) " "Inferred latch for \"SC\[28\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[29\] controller.sv(5) " "Inferred latch for \"SC\[29\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[30\] controller.sv(5) " "Inferred latch for \"SC\[30\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[31\] controller.sv(5) " "Inferred latch for \"SC\[31\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[0\] controller.sv(5) " "Inferred latch for \"PLC\[0\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181962 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[1\] controller.sv(5) " "Inferred latch for \"PLC\[1\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[2\] controller.sv(5) " "Inferred latch for \"PLC\[2\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[3\] controller.sv(5) " "Inferred latch for \"PLC\[3\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[4\] controller.sv(5) " "Inferred latch for \"PLC\[4\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[5\] controller.sv(5) " "Inferred latch for \"PLC\[5\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[6\] controller.sv(5) " "Inferred latch for \"PLC\[6\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[7\] controller.sv(5) " "Inferred latch for \"PLC\[7\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[8\] controller.sv(5) " "Inferred latch for \"PLC\[8\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[9\] controller.sv(5) " "Inferred latch for \"PLC\[9\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181963 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[10\] controller.sv(5) " "Inferred latch for \"PLC\[10\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[11\] controller.sv(5) " "Inferred latch for \"PLC\[11\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[12\] controller.sv(5) " "Inferred latch for \"PLC\[12\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[13\] controller.sv(5) " "Inferred latch for \"PLC\[13\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[14\] controller.sv(5) " "Inferred latch for \"PLC\[14\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[15\] controller.sv(5) " "Inferred latch for \"PLC\[15\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[16\] controller.sv(5) " "Inferred latch for \"PLC\[16\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[17\] controller.sv(5) " "Inferred latch for \"PLC\[17\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[18\] controller.sv(5) " "Inferred latch for \"PLC\[18\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[19\] controller.sv(5) " "Inferred latch for \"PLC\[19\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181964 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[20\] controller.sv(5) " "Inferred latch for \"PLC\[20\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[21\] controller.sv(5) " "Inferred latch for \"PLC\[21\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[22\] controller.sv(5) " "Inferred latch for \"PLC\[22\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[23\] controller.sv(5) " "Inferred latch for \"PLC\[23\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[24\] controller.sv(5) " "Inferred latch for \"PLC\[24\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[25\] controller.sv(5) " "Inferred latch for \"PLC\[25\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[26\] controller.sv(5) " "Inferred latch for \"PLC\[26\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[27\] controller.sv(5) " "Inferred latch for \"PLC\[27\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[28\] controller.sv(5) " "Inferred latch for \"PLC\[28\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181965 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[29\] controller.sv(5) " "Inferred latch for \"PLC\[29\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181966 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[30\] controller.sv(5) " "Inferred latch for \"PLC\[30\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181966 "|CA4|controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PLC\[31\] controller.sv(5) " "Inferred latch for \"PLC\[31\]\" at controller.sv(5)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA4/controller.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576654181966 "|CA4|controller:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "shiftreg.sv 1 1 " "Using design file shiftreg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "E:/altera/13.0sp1/CA4/shiftreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576654181984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1576654181984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:inst3 " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:inst3\"" {  } { { "ca4.bdf" "inst3" { Schematic "E:/altera/13.0sp1/CA4/ca4.bdf" { { 360 784 952 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576654181985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576654182726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576654182885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576654183080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576654183080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576654183141 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576654183141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576654183141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576654183141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576654183165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 23:29:43 2019 " "Processing ended: Tue Dec 17 23:29:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576654183165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576654183165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576654183165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576654183165 ""}
