 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline_processor
Version: D-2010.03-SP5
Date   : Wed Mar  9 10:02:50 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1197/ZN (NAND2_X2)                                     0.02       0.51 f
  U1196/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1153/ZN (NAND2_X2)                                     0.02       0.51 f
  U1152/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1148/ZN (NAND2_X2)                                     0.02       0.51 f
  U1147/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1146/ZN (NAND2_X2)                                     0.02       0.51 f
  U1145/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1144/ZN (NAND2_X2)                                     0.02       0.51 f
  U1143/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1142/ZN (NAND2_X2)                                     0.02       0.51 f
  U1141/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1140/ZN (NAND2_X2)                                     0.02       0.51 f
  U1139/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1138/ZN (NAND2_X2)                                     0.02       0.51 f
  U1137/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U6375/ZN (NAND2_X2)                                     0.02       0.51 f
  U1194/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1193/ZN (NAND2_X2)                                     0.02       0.51 f
  U1192/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1191/ZN (NAND2_X2)                                     0.02       0.51 f
  U1190/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1189/ZN (NAND2_X2)                                     0.02       0.51 f
  U1188/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1187/ZN (NAND2_X2)                                     0.02       0.51 f
  U1186/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1185/ZN (NAND2_X2)                                     0.02       0.51 f
  U1184/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1183/ZN (NAND2_X2)                                     0.02       0.51 f
  U1182/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1181/ZN (NAND2_X2)                                     0.02       0.51 f
  U1180/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1159/ZN (NAND2_X2)                                     0.02       0.51 f
  U1158/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1157/ZN (NAND2_X2)                                     0.02       0.51 f
  U1156/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1155/ZN (NAND2_X2)                                     0.02       0.51 f
  U1154/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1179/ZN (NAND2_X2)                                     0.02       0.51 f
  U1178/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1169/ZN (NAND2_X2)                                     0.02       0.51 f
  U1168/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1161/ZN (NAND2_X2)                                     0.02       0.51 f
  U1160/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1175/ZN (NAND2_X2)                                     0.02       0.51 f
  U1174/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1173/ZN (NAND2_X2)                                     0.02       0.51 f
  U1172/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1165/ZN (NAND2_X2)                                     0.02       0.51 f
  U1164/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1136/ZN (NAND2_X2)                                     0.02       0.51 f
  U1135/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1171/ZN (NAND2_X2)                                     0.02       0.51 f
  U1170/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1163/ZN (NAND2_X2)                                     0.02       0.51 f
  U1162/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1177/ZN (NAND2_X2)                                     0.02       0.51 f
  U1176/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U6310/ZN (NAND3_X2)                                     0.06       0.42 f
  U5708/ZN (INV_X16)                                      0.06       0.48 r
  U1167/ZN (NAND2_X2)                                     0.02       0.51 f
  U1166/ZN (OAI221_X2)                                    0.04       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5873/ZN (NAND2_X2)                                     0.03       0.33 r
  U6905/ZN (INV_X4)                                       0.02       0.34 f
  U6906/ZN (INV_X4)                                       0.11       0.45 r
  U1151/ZN (AND2_X2)                                      0.07       0.52 r
  U1150/ZN (OAI22_X2)                                     0.03       0.55 f
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5873/ZN (NAND2_X2)                                     0.03       0.33 r
  U6905/ZN (INV_X4)                                       0.02       0.34 f
  U6906/ZN (INV_X4)                                       0.11       0.45 r
  U1151/ZN (AND2_X2)                                      0.07       0.52 r
  U1149/ZN (OAI22_X2)                                     0.03       0.55 f
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1269/ZN (NAND2_X2)                                     0.04       0.46 f
  U4168/ZN (INV_X4)                                       0.02       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[21]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[21]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1272/ZN (NAND2_X2)                                     0.04       0.46 f
  U4167/ZN (INV_X4)                                       0.02       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[22]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[22]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1275/ZN (NAND2_X2)                                     0.04       0.46 f
  U4166/ZN (INV_X4)                                       0.02       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[23]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[23]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1278/ZN (NAND2_X2)                                     0.04       0.46 f
  U4165/ZN (INV_X4)                                       0.02       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[24]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[24]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1281/ZN (NAND2_X2)                                     0.04       0.46 f
  U4164/ZN (INV_X4)                                       0.02       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[25]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[25]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1284/ZN (NAND2_X2)                                     0.04       0.46 f
  U4163/ZN (INV_X4)                                       0.02       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[26]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[26]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1288/ZN (NAND2_X2)                                     0.04       0.46 f
  U4162/ZN (INV_X4)                                       0.02       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[27]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[27]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1291/ZN (NAND2_X2)                                     0.04       0.46 f
  U4161/ZN (INV_X4)                                       0.02       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[28]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[28]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1256/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[61]/D (DFFR_X2)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[61]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1301/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[63]/D (DFFR_X2)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[63]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1313/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[48]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[48]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1314/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[49]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[49]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1315/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[50]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[50]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1316/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[51]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[51]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1317/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[52]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[52]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1318/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[53]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[53]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1319/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[54]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[54]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1320/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[55]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[55]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1321/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[56]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[56]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1201/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[57]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[57]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1202/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[58]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[58]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1203/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[59]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[59]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1225/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[60]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[60]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1287/ZN (AND2_X2)                                      0.06       0.48 r
  IF_ID_REG/IF_ID_REG/out_reg[62]/D (DFFR_X1)             0.00       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[62]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1300/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[36]/D (DFFR_X2)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[36]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1297/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[33]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[33]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1299/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1303/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[38]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[38]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1304/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[39]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[39]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1305/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1306/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[41]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[41]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1307/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[42]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[42]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1308/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[43]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[43]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1309/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[44]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[44]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1310/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1311/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[46]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[46]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U7272/ZN (INV_X4)                                       0.15       0.42 r
  U1312/ZN (AND2_X2)                                      0.06       0.47 r
  IF_ID_REG/IF_ID_REG/out_reg[47]/D (DFFR_X1)             0.00       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[47]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1293/ZN (NAND2_X2)                                     0.03       0.40 f
  U4160/ZN (INV_X4)                                       0.02       0.42 r
  IF_ID_REG/IF_ID_REG/out_reg[29]/D (DFFR_X1)             0.00       0.42 r
  data arrival time                                                  0.42

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[29]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1204/ZN (NAND2_X2)                                     0.03       0.40 f
  U4189/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[0]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[0]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1207/ZN (NAND2_X2)                                     0.03       0.40 f
  U4188/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[1]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[1]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1210/ZN (NAND2_X2)                                     0.03       0.40 f
  U4187/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[2]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[2]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1213/ZN (NAND2_X2)                                     0.03       0.40 f
  U4186/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[3]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[3]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1216/ZN (NAND2_X2)                                     0.03       0.40 f
  U4185/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[4]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[4]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1219/ZN (NAND2_X2)                                     0.03       0.40 f
  U4184/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[5]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[5]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1222/ZN (NAND2_X2)                                     0.03       0.40 f
  U4183/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[6]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[6]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1226/ZN (NAND2_X2)                                     0.03       0.40 f
  U4182/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[7]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[7]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1229/ZN (NAND2_X2)                                     0.03       0.40 f
  U4181/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[8]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[8]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1232/ZN (NAND2_X2)                                     0.03       0.40 f
  U4180/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[9]/D (DFFR_X1)              0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[9]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1235/ZN (NAND2_X2)                                     0.03       0.40 f
  U4179/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[10]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[10]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1238/ZN (NAND2_X2)                                     0.03       0.40 f
  U4178/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[11]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[11]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1241/ZN (NAND2_X2)                                     0.03       0.40 f
  U4177/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[12]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[12]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1244/ZN (NAND2_X2)                                     0.03       0.40 f
  U4176/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[13]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[13]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1247/ZN (NAND2_X2)                                     0.03       0.40 f
  U4175/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[14]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[14]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1250/ZN (NAND2_X2)                                     0.03       0.40 f
  U4174/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[15]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[15]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1253/ZN (NAND2_X2)                                     0.03       0.40 f
  U4173/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[16]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[16]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1257/ZN (NAND2_X2)                                     0.03       0.40 f
  U4172/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[17]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[17]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1260/ZN (NAND2_X2)                                     0.03       0.40 f
  U4171/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[18]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[18]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1263/ZN (NAND2_X2)                                     0.03       0.40 f
  U4170/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[19]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[19]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: IMEM_BUS_IN[5]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[5] (in)                                     0.00       0.00 f
  U4193/ZN (INV_X4)                                       0.01       0.02 r
  U1339/ZN (NAND2_X2)                                     0.02       0.03 f
  U1338/ZN (NAND4_X2)                                     0.06       0.10 r
  U4190/ZN (INV_X4)                                       0.01       0.11 f
  U1335/ZN (OAI211_X2)                                    0.06       0.17 r
  U7671/ZN (NOR4_X4)                                      0.02       0.19 f
  U5990/ZN (OAI211_X2)                                    0.05       0.24 r
  U6909/ZN (INV_X4)                                       0.02       0.26 f
  U6908/ZN (INV_X4)                                       0.02       0.28 r
  U6910/ZN (INV_X8)                                       0.02       0.30 f
  U5874/ZN (INV_X8)                                       0.06       0.36 r
  U1266/ZN (NAND2_X2)                                     0.03       0.40 f
  U4169/ZN (INV_X4)                                       0.02       0.41 r
  IF_ID_REG/IF_ID_REG/out_reg[20]/D (DFFR_X1)             0.00       0.41 r
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[20]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[9].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U4/ZN (OAI22_X2)                                        0.05       0.41 f
  REG_FILE/REGISTER_FILE_32[9].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[9].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[0].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U1072/ZN (OAI22_X2)                                     0.04       0.40 f
  REG_FILE/REGISTER_FILE_32[0].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[0].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[1].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U688/ZN (OAI22_X2)                                      0.04       0.40 f
  REG_FILE/REGISTER_FILE_32[1].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[1].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[2].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U311/ZN (OAI22_X2)                                      0.04       0.40 f
  REG_FILE/REGISTER_FILE_32[2].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[2].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[3].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U209/ZN (OAI22_X2)                                      0.04       0.40 f
  REG_FILE/REGISTER_FILE_32[3].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[3].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[4].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U174/ZN (OAI22_X2)                                      0.04       0.40 f
  REG_FILE/REGISTER_FILE_32[4].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[4].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[5].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U140/ZN (OAI22_X2)                                      0.04       0.40 f
  REG_FILE/REGISTER_FILE_32[5].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[5].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[6].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U106/ZN (OAI22_X2)                                      0.04       0.40 f
  REG_FILE/REGISTER_FILE_32[6].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[6].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: reset (input port clocked by clk)
  Endpoint: REG_FILE/REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U6245/ZN (INV_X4)                                       0.08       0.08 r
  U6244/ZN (INV_X4)                                       0.08       0.16 f
  U6668/ZN (NAND2_X4)                                     0.20       0.36 r
  U72/ZN (OAI22_X2)                                       0.04       0.40 f
  REG_FILE/REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  REG_FILE/REGISTER_FILE_32[7].REGISTER32/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[27] (out)                                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[20] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[21] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[23] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[24] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[11] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[29] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[30] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/Q (DFFR_X1)     0.20       0.20 f
  DMEM_BUS_OUT[31] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[13] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[19] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[26] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[28] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[2] (out)                                   0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[1] (out)                                   0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[22] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[25] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[8] (out)                                   0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[3] (out)                                   0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[9] (out)                                   0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[5] (out)                                   0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[17] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[18] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/Q (DFFR_X1)      0.19       0.19 f
  DMEM_BUS_OUT[7] (out)                                   0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/Q (DFFR_X1)      0.19       0.19 f
  DMEM_BUS_OUT[12] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/Q (DFFR_X1)      0.19       0.19 f
  DMEM_BUS_OUT[16] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/Q (DFFR_X1)      0.19       0.19 f
  DMEM_BUS_OUT[0] (out)                                   0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/Q (DFFR_X1)      0.19       0.19 f
  DMEM_BUS_OUT[6] (out)                                   0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/Q (DFFR_X1)      0.19       0.19 f
  DMEM_BUS_OUT[10] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/Q (DFFR_X1)      0.19       0.19 f
  DMEM_BUS_OUT[15] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/Q (DFFR_X1)      0.19       0.19 f
  DMEM_BUS_OUT[4] (out)                                   0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.19       0.19 f
  IMEM_BUS_OUT[28] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[12] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[16] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[20] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[24] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[29] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[4] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[8] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[65]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[65] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[66]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[66] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/Q (DFFR_X1)      0.18       0.18 f
  DMEM_BUS_OUT[14] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[1] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[5] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[9] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[13] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[17] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[21] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[25] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[32]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[32] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[33]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[33] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[34]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[34] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[35]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[35] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[36]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[36] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[37]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[37] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[38]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[38] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[39]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[39] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[40]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[40] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[41]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[41] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[42]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[42] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[43]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[43] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[44]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[44] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[45]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[45] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[46]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[46] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[47]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[47] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[48]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[48] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[49]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[49] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[50]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[50] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[51]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[51] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[52]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[52] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[53]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[53] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[54]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[54] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[55]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[55] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[56]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[56] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[57]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[57] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[58]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[58] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[59]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[59] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[60]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[60] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[61]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[61] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[62]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[62] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[63]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[63] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[64]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[64] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[11] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[15] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[19] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[23] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[3] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[7] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[27] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[0] (out)                                   0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[2] (out)                                   0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[6] (out)                                   0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[10] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[14] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[18] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[22] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[26] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[30] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[31] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X1)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X1)           0.19       0.19 f
  U7739/ZN (XNOR2_X1)                                     0.07       0.27 r
  U7842/ZN (NAND4_X2)                                     0.03       0.30 f
  U7843/ZN (INV_X4)                                       0.02       0.32 r
  U7754/ZN (NAND2_X4)                                     0.02       0.33 f
  U7752/ZN (INV_X8)                                       0.02       0.36 r
  U5751/ZN (INV_X16)                                      0.02       0.38 f
  U7597/ZN (INV_X16)                                      0.04       0.41 r
  U6270/ZN (INV_X16)                                      0.02       0.44 f
  U7980/ZN (NAND3_X2)                                     0.05       0.49 r
  U7986/ZN (NAND3_X4)                                     0.05       0.53 f
  U8402/ZN (XNOR2_X2)                                     0.07       0.60 f
  U8403/ZN (XNOR2_X2)                                     0.08       0.69 f
  U8404/ZN (INV_X4)                                       0.02       0.71 r
  U6205/ZN (OAI21_X2)                                     0.02       0.73 f
  U8408/ZN (NOR2_X4)                                      0.04       0.78 r
  U8409/ZN (NAND3_X4)                                     0.04       0.81 f
  U7621/ZN (INV_X8)                                       0.02       0.83 r
  U9668/ZN (NOR2_X4)                                      0.01       0.84 f
  U7333/ZN (NAND2_X4)                                     0.03       0.87 r
  U7423/ZN (NAND4_X4)                                     0.04       0.91 f
  U7321/ZN (NAND3_X2)                                     0.04       0.95 r
  U5969/ZN (NAND2_X2)                                     0.03       0.98 f
  U9823/ZN (NOR3_X4)                                      0.03       1.01 r
  U9825/ZN (NOR2_X4)                                      0.02       1.03 f
  U7755/ZN (NAND4_X4)                                     0.06       1.09 r
  U6601/ZN (INV_X4)                                       0.01       1.10 f
  U9895/ZN (OAI22_X2)                                     0.05       1.16 r
  U7759/ZN (OAI21_X2)                                     0.03       1.19 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/D (DFFR_X1)      0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[34]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[34]/Q (DFFR_X2)           0.20       0.20 f
  U7841/ZN (XNOR2_X2)                                     0.07       0.27 f
  U7842/ZN (NAND4_X2)                                     0.06       0.33 r
  U7843/ZN (INV_X4)                                       0.01       0.34 f
  U7754/ZN (NAND2_X4)                                     0.03       0.37 r
  U7752/ZN (INV_X8)                                       0.02       0.39 f
  U5751/ZN (INV_X16)                                      0.03       0.42 r
  U7413/ZN (INV_X4)                                       0.02       0.44 f
  U7293/ZN (NAND2_X2)                                     0.05       0.49 r
  U7490/ZN (NAND3_X2)                                     0.03       0.52 f
  U9615/ZN (OAI21_X4)                                     0.04       0.56 r
  U9616/ZN (XNOR2_X2)                                     0.08       0.63 r
  U7608/ZN (NAND2_X4)                                     0.02       0.65 f
  U5732/ZN (NAND3_X2)                                     0.04       0.69 r
  U5757/ZN (NAND2_X2)                                     0.03       0.73 f
  U10089/ZN (NOR3_X4)                                     0.03       0.76 r
  U10104/ZN (OAI21_X4)                                    0.02       0.78 f
  U10113/ZN (OAI21_X4)                                    0.05       0.83 r
  U7648/ZN (INV_X1)                                       0.02       0.85 f
  U6618/ZN (OAI21_X2)                                     0.04       0.89 r
  U10133/ZN (XNOR2_X2)                                    0.08       0.97 r
  U10144/ZN (XNOR2_X2)                                    0.08       1.05 r
  U10145/ZN (INV_X4)                                      0.01       1.07 f
  U6624/ZN (OAI211_X4)                                    0.04       1.11 r
  U7677/ZN (AOI21_X4)                                     0.02       1.13 f
  U7788/ZN (NAND2_X4)                                     0.02       1.15 r
  U6581/ZN (OAI221_X2)                                    0.03       1.19 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/D (DFFR_X1)     0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/CK (DFFR_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1197/ZN (NAND2_X2)                                     0.04       1.16 r
  U1196/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1148/ZN (NAND2_X2)                                     0.04       1.16 r
  U1147/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1146/ZN (NAND2_X2)                                     0.04       1.16 r
  U1145/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1144/ZN (NAND2_X2)                                     0.04       1.16 r
  U1143/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1142/ZN (NAND2_X2)                                     0.04       1.16 r
  U1141/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1140/ZN (NAND2_X2)                                     0.04       1.16 r
  U1139/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1138/ZN (NAND2_X2)                                     0.04       1.16 r
  U1137/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1159/ZN (NAND2_X2)                                     0.04       1.16 r
  U1158/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1157/ZN (NAND2_X2)                                     0.04       1.16 r
  U1156/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1155/ZN (NAND2_X2)                                     0.04       1.16 r
  U1154/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1175/ZN (NAND2_X2)                                     0.04       1.16 r
  U1174/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1153/ZN (NAND2_X2)                                     0.04       1.16 r
  U1152/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1136/ZN (NAND2_X2)                                     0.04       1.16 r
  U1135/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U6375/ZN (NAND2_X2)                                     0.04       1.16 r
  U1194/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1193/ZN (NAND2_X2)                                     0.04       1.16 r
  U1192/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1191/ZN (NAND2_X2)                                     0.04       1.16 r
  U1190/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1189/ZN (NAND2_X2)                                     0.04       1.16 r
  U1188/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1187/ZN (NAND2_X2)                                     0.04       1.16 r
  U1186/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1185/ZN (NAND2_X2)                                     0.04       1.16 r
  U1184/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1183/ZN (NAND2_X2)                                     0.04       1.16 r
  U1182/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1181/ZN (NAND2_X2)                                     0.04       1.16 r
  U1180/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1179/ZN (NAND2_X2)                                     0.04       1.16 r
  U1178/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1177/ZN (NAND2_X2)                                     0.04       1.16 r
  U1176/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1173/ZN (NAND2_X2)                                     0.04       1.16 r
  U1172/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1171/ZN (NAND2_X2)                                     0.04       1.16 r
  U1170/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1169/ZN (NAND2_X2)                                     0.04       1.16 r
  U1168/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1167/ZN (NAND2_X2)                                     0.04       1.16 r
  U1166/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1165/ZN (NAND2_X2)                                     0.04       1.16 r
  U1164/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1163/ZN (NAND2_X2)                                     0.04       1.16 r
  U1162/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5874/ZN (INV_X8)                                       0.04       1.00 f
  U6310/ZN (NAND3_X2)                                     0.08       1.08 r
  U5708/ZN (INV_X16)                                      0.04       1.12 f
  U1161/ZN (NAND2_X2)                                     0.04       1.16 r
  U1160/ZN (OAI221_X2)                                    0.04       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5873/ZN (NAND2_X2)                                     0.02       0.99 f
  U6905/ZN (INV_X4)                                       0.02       1.01 r
  U6906/ZN (INV_X4)                                       0.06       1.07 f
  U1151/ZN (AND2_X2)                                      0.07       1.14 f
  U1150/ZN (OAI22_X2)                                     0.05       1.20 r
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U5718/ZN (INV_X16)                                      0.01       0.61 f
  U1352/ZN (AOI221_X2)                                    0.08       0.68 r
  U5712/Z (XOR2_X1)                                       0.10       0.79 r
  U1335/ZN (OAI211_X2)                                    0.05       0.83 f
  U7671/ZN (NOR4_X4)                                      0.04       0.87 r
  U5990/ZN (OAI211_X2)                                    0.03       0.90 f
  U6909/ZN (INV_X4)                                       0.03       0.93 r
  U6908/ZN (INV_X4)                                       0.01       0.94 f
  U6910/ZN (INV_X8)                                       0.03       0.97 r
  U5873/ZN (NAND2_X2)                                     0.02       0.99 f
  U6905/ZN (INV_X4)                                       0.02       1.01 r
  U6906/ZN (INV_X4)                                       0.06       1.07 f
  U1151/ZN (AND2_X2)                                      0.07       1.14 f
  U1149/ZN (OAI22_X2)                                     0.05       1.20 r
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[109]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.10       0.10 f
  U7468/ZN (INV_X16)                                      0.04       0.14 r
  U8191/Z (MUX2_X2)                                       0.14       0.28 f
  U8192/ZN (INV_X4)                                       0.03       0.31 r
  U8200/ZN (XNOR2_X2)                                     0.07       0.38 r
  U8201/ZN (INV_X4)                                       0.01       0.39 f
  U8202/ZN (NAND2_X2)                                     0.04       0.43 r
  U8206/ZN (NAND4_X2)                                     0.04       0.47 f
  U5868/ZN (NAND3_X2)                                     0.05       0.53 r
  U8210/ZN (INV_X4)                                       0.02       0.54 f
  U8211/ZN (NAND3_X4)                                     0.03       0.58 r
  U7523/ZN (NAND4_X4)                                     0.03       0.61 f
  U8212/ZN (INV_X4)                                       0.02       0.63 r
  U8213/ZN (NOR2_X4)                                      0.01       0.65 f
  U5848/ZN (NAND4_X2)                                     0.06       0.71 r
  U8216/ZN (NAND2_X2)                                     0.03       0.73 f
  U6296/ZN (NOR3_X2)                                      0.06       0.80 r
  U6294/ZN (OAI21_X2)                                     0.03       0.82 f
  U6297/ZN (NAND2_X2)                                     0.04       0.86 r
  U8223/ZN (INV_X4)                                       0.01       0.88 f
  U8224/ZN (AOI21_X4)                                     0.06       0.93 r
  U7716/ZN (OAI22_X4)                                     0.04       0.97 f
  U7785/ZN (NAND2_X4)                                     0.06       1.03 r
  U7784/ZN (NAND2_X4)                                     0.03       1.05 f
  U7619/ZN (NAND4_X4)                                     0.05       1.10 r
  U8226/ZN (INV_X4)                                       0.01       1.12 f
  U8229/ZN (AOI211_X4)                                    0.07       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[109]/D (DFFR_X1)     0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[109]/CK (DFFR_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7819/ZN (NAND2_X4)                                     0.03       0.38 r
  U6613/ZN (INV_X8)                                       0.03       0.41 f
  U5763/ZN (NAND2_X2)                                     0.09       0.50 r
  U9805/ZN (OAI211_X2)                                    0.05       0.55 f
  U9806/ZN (XNOR2_X2)                                     0.07       0.63 f
  U9807/ZN (XNOR2_X2)                                     0.09       0.72 f
  U9808/ZN (INV_X4)                                       0.02       0.74 r
  U7459/ZN (NAND2_X4)                                     0.02       0.76 f
  U6222/ZN (NAND2_X2)                                     0.04       0.80 r
  U7424/ZN (NAND2_X4)                                     0.03       0.83 f
  U9814/ZN (OAI221_X2)                                    0.05       0.87 r
  U6211/ZN (NAND2_X2)                                     0.03       0.90 f
  U6217/ZN (NAND2_X2)                                     0.04       0.94 r
  U7551/ZN (INV_X4)                                       0.02       0.96 f
  U10008/ZN (NAND2_X2)                                    0.03       0.99 r
  U10009/ZN (INV_X4)                                      0.01       1.00 f
  U7797/ZN (NAND3_X1)                                     0.05       1.05 r
  U7735/ZN (AOI21_X2)                                     0.03       1.08 f
  U10010/ZN (XNOR2_X2)                                    0.06       1.14 f
  U10028/ZN (OAI211_X2)                                   0.05       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/D (DFFR_X1)      0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X1)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X1)           0.19       0.19 f
  U7739/ZN (XNOR2_X1)                                     0.07       0.27 r
  U7842/ZN (NAND4_X2)                                     0.03       0.30 f
  U7843/ZN (INV_X4)                                       0.02       0.32 r
  U7754/ZN (NAND2_X4)                                     0.02       0.33 f
  U7752/ZN (INV_X8)                                       0.02       0.36 r
  U5751/ZN (INV_X16)                                      0.02       0.38 f
  U7597/ZN (INV_X16)                                      0.04       0.41 r
  U6270/ZN (INV_X16)                                      0.02       0.44 f
  U7980/ZN (NAND3_X2)                                     0.05       0.49 r
  U7986/ZN (NAND3_X4)                                     0.05       0.53 f
  U8402/ZN (XNOR2_X2)                                     0.07       0.60 f
  U8403/ZN (XNOR2_X2)                                     0.08       0.69 f
  U8404/ZN (INV_X4)                                       0.02       0.71 r
  U6205/ZN (OAI21_X2)                                     0.02       0.73 f
  U8408/ZN (NOR2_X4)                                      0.04       0.78 r
  U8409/ZN (NAND3_X4)                                     0.04       0.81 f
  U7621/ZN (INV_X8)                                       0.02       0.83 r
  U9668/ZN (NOR2_X4)                                      0.01       0.84 f
  U7333/ZN (NAND2_X4)                                     0.03       0.87 r
  U7423/ZN (NAND4_X4)                                     0.04       0.91 f
  U7321/ZN (NAND3_X2)                                     0.04       0.95 r
  U5969/ZN (NAND2_X2)                                     0.03       0.98 f
  U9823/ZN (NOR3_X4)                                      0.03       1.01 r
  U9825/ZN (NOR2_X4)                                      0.02       1.03 f
  U7689/ZN (NAND2_X2)                                     0.04       1.08 r
  U9826/ZN (INV_X4)                                       0.01       1.09 f
  U9836/ZN (OAI221_X2)                                    0.07       1.16 r
  U9837/ZN (NAND2_X2)                                     0.02       1.18 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/D (DFFR_X1)      0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7821/ZN (INV_X32)                                      0.01       0.43 f
  U6274/ZN (INV_X16)                                      0.03       0.45 r
  U8405/ZN (NAND3_X2)                                     0.03       0.48 f
  U8406/ZN (NAND3_X4)                                     0.04       0.52 r
  U8436/ZN (INV_X4)                                       0.02       0.54 f
  U6158/ZN (NAND2_X2)                                     0.04       0.58 r
  U6874/ZN (INV_X4)                                       0.02       0.60 f
  U6873/ZN (INV_X4)                                       0.03       0.63 r
  U6875/ZN (INV_X16)                                      0.03       0.65 f
  U9724/ZN (NAND2_X2)                                     0.03       0.69 r
  U9726/ZN (NAND4_X2)                                     0.04       0.72 f
  U9729/Z (MUX2_X2)                                       0.10       0.82 f
  U5736/ZN (NOR2_X2)                                      0.04       0.86 r
  U7031/ZN (OR2_X4)                                       0.04       0.91 r
  U5791/ZN (NAND3_X2)                                     0.03       0.93 f
  U9905/ZN (NAND2_X2)                                     0.03       0.96 r
  U6262/ZN (OAI21_X2)                                     0.03       0.99 f
  U6261/ZN (OAI21_X2)                                     0.05       1.04 r
  U7003/ZN (AND2_X4)                                      0.05       1.09 r
  U6353/ZN (NAND3_X2)                                     0.02       1.12 f
  U6564/ZN (NOR2_X2)                                      0.04       1.16 r
  U6562/ZN (NOR3_X2)                                      0.03       1.18 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/D (DFFR_X1)      0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U8354/ZN (NAND2_X2)                                     0.04       0.48 r
  U8355/ZN (NAND3_X4)                                     0.04       0.52 f
  U7659/ZN (INV_X8)                                       0.02       0.54 r
  U5800/ZN (INV_X8)                                       0.02       0.56 f
  U7615/ZN (INV_X2)                                       0.10       0.66 r
  U6676/ZN (AND2_X4)                                      0.07       0.73 r
  U6962/ZN (INV_X4)                                       0.04       0.77 f
  U6717/ZN (INV_X8)                                       0.07       0.85 r
  U9868/ZN (AOI22_X2)                                     0.04       0.89 f
  U9869/ZN (NAND3_X4)                                     0.04       0.92 r
  U7395/ZN (INV_X8)                                       0.01       0.93 f
  U7447/ZN (OAI221_X4)                                    0.04       0.98 r
  U9928/ZN (OAI21_X4)                                     0.03       1.01 f
  U7043/ZN (AND2_X4)                                      0.06       1.07 f
  U6093/ZN (NAND3_X2)                                     0.04       1.11 r
  U7679/ZN (NOR2_X2)                                      0.02       1.13 f
  U7672/ZN (NOR3_X2)                                      0.06       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/D (DFFR_X1)      0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7819/ZN (NAND2_X4)                                     0.03       0.38 r
  U6613/ZN (INV_X8)                                       0.03       0.41 f
  U5763/ZN (NAND2_X2)                                     0.09       0.50 r
  U9805/ZN (OAI211_X2)                                    0.05       0.55 f
  U9806/ZN (XNOR2_X2)                                     0.07       0.63 f
  U9807/ZN (XNOR2_X2)                                     0.09       0.72 f
  U9808/ZN (INV_X4)                                       0.02       0.74 r
  U7459/ZN (NAND2_X4)                                     0.02       0.76 f
  U6222/ZN (NAND2_X2)                                     0.04       0.80 r
  U7424/ZN (NAND2_X4)                                     0.03       0.83 f
  U9814/ZN (OAI221_X2)                                    0.05       0.87 r
  U6211/ZN (NAND2_X2)                                     0.03       0.90 f
  U6217/ZN (NAND2_X2)                                     0.04       0.94 r
  U7550/ZN (NOR2_X1)                                      0.02       0.97 f
  U7798/ZN (NAND3_X1)                                     0.06       1.02 r
  U6104/ZN (AOI21_X2)                                     0.03       1.05 f
  U10002/ZN (XNOR2_X2)                                    0.06       1.11 f
  U7585/ZN (OAI221_X1)                                    0.06       1.17 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/D (DFFR_X1)      0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[110]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.10       0.10 f
  U7468/ZN (INV_X16)                                      0.04       0.14 r
  U8191/Z (MUX2_X2)                                       0.14       0.28 f
  U8192/ZN (INV_X4)                                       0.03       0.31 r
  U8200/ZN (XNOR2_X2)                                     0.07       0.38 r
  U8201/ZN (INV_X4)                                       0.01       0.39 f
  U8202/ZN (NAND2_X2)                                     0.04       0.43 r
  U8206/ZN (NAND4_X2)                                     0.04       0.47 f
  U5868/ZN (NAND3_X2)                                     0.05       0.53 r
  U8210/ZN (INV_X4)                                       0.02       0.54 f
  U8211/ZN (NAND3_X4)                                     0.03       0.58 r
  U7523/ZN (NAND4_X4)                                     0.03       0.61 f
  U8212/ZN (INV_X4)                                       0.02       0.63 r
  U8213/ZN (NOR2_X4)                                      0.01       0.65 f
  U5848/ZN (NAND4_X2)                                     0.06       0.71 r
  U8216/ZN (NAND2_X2)                                     0.03       0.73 f
  U6296/ZN (NOR3_X2)                                      0.06       0.80 r
  U6294/ZN (OAI21_X2)                                     0.03       0.82 f
  U6297/ZN (NAND2_X2)                                     0.04       0.86 r
  U8223/ZN (INV_X4)                                       0.01       0.88 f
  U8224/ZN (AOI21_X4)                                     0.06       0.93 r
  U7716/ZN (OAI22_X4)                                     0.04       0.97 f
  U7785/ZN (NAND2_X4)                                     0.06       1.03 r
  U7782/ZN (NAND3_X1)                                     0.05       1.07 f
  U8233/ZN (NAND2_X2)                                     0.05       1.12 r
  U8234/ZN (INV_X4)                                       0.01       1.13 f
  U8235/ZN (NAND2_X2)                                     0.02       1.16 r
  U8237/ZN (NAND3_X2)                                     0.02       1.18 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[110]/D (DFFR_X1)     0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[110]/CK (DFFR_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7819/ZN (NAND2_X4)                                     0.03       0.38 r
  U6613/ZN (INV_X8)                                       0.03       0.41 f
  U7414/ZN (NAND2_X4)                                     0.03       0.44 r
  U6192/ZN (OAI21_X2)                                     0.03       0.47 f
  U8367/ZN (NAND2_X2)                                     0.04       0.51 r
  U8368/ZN (NAND2_X2)                                     0.04       0.54 f
  U8369/ZN (XNOR2_X2)                                     0.06       0.60 f
  U8370/ZN (NAND2_X2)                                     0.04       0.64 r
  U7596/ZN (INV_X2)                                       0.02       0.66 f
  U8382/ZN (OAI21_X4)                                     0.04       0.70 r
  U7713/ZN (NAND2_X4)                                     0.02       0.73 f
  U7556/ZN (NAND2_X4)                                     0.03       0.75 r
  U8388/ZN (INV_X4)                                       0.02       0.77 f
  U6203/ZN (NAND2_X2)                                     0.03       0.80 r
  U9664/ZN (INV_X4)                                       0.01       0.82 f
  U9665/ZN (NOR2_X4)                                      0.03       0.84 r
  U7333/ZN (NAND2_X4)                                     0.02       0.86 f
  U7423/ZN (NAND4_X4)                                     0.06       0.93 r
  U7321/ZN (NAND3_X2)                                     0.03       0.96 f
  U5969/ZN (NAND2_X2)                                     0.04       1.00 r
  U9887/ZN (NAND2_X2)                                     0.04       1.04 f
  U7796/ZN (XNOR2_X1)                                     0.07       1.12 f
  U9998/ZN (OAI221_X2)                                    0.05       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7714/ZN (NAND2_X4)                                     0.05       0.40 r
  U6614/ZN (INV_X4)                                       0.04       0.44 f
  U8362/ZN (NAND3_X2)                                     0.05       0.49 r
  U8365/ZN (NAND3_X4)                                     0.05       0.54 f
  U7011/ZN (INV_X4)                                       0.06       0.60 r
  U6655/ZN (AND2_X2)                                      0.11       0.71 r
  U6949/ZN (INV_X4)                                       0.05       0.76 f
  U9603/ZN (INV_X4)                                       0.09       0.85 r
  U8574/ZN (NAND2_X2)                                     0.04       0.89 f
  U8575/ZN (INV_X4)                                       0.02       0.91 r
  U7599/ZN (NAND2_X1)                                     0.02       0.93 f
  U5745/ZN (OAI21_X2)                                     0.05       0.98 r
  U8676/ZN (NAND2_X2)                                     0.02       1.00 f
  U6018/ZN (OAI21_X2)                                     0.05       1.05 r
  U8677/ZN (NOR2_X4)                                      0.02       1.07 f
  U6016/ZN (NOR2_X2)                                      0.03       1.10 r
  U6414/ZN (NOR2_X2)                                      0.02       1.12 f
  U8678/ZN (OAI221_X2)                                    0.04       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U8354/ZN (NAND2_X2)                                     0.04       0.48 r
  U8355/ZN (NAND3_X4)                                     0.04       0.52 f
  U7659/ZN (INV_X8)                                       0.02       0.54 r
  U5800/ZN (INV_X8)                                       0.02       0.56 f
  U7615/ZN (INV_X2)                                       0.10       0.66 r
  U6676/ZN (AND2_X4)                                      0.07       0.73 r
  U6962/ZN (INV_X4)                                       0.04       0.77 f
  U7388/ZN (INV_X1)                                       0.12       0.89 r
  U10159/ZN (NAND2_X2)                                    0.02       0.92 f
  U10160/ZN (NAND4_X2)                                    0.07       0.99 r
  U10161/ZN (INV_X4)                                      0.01       1.00 f
  U6279/ZN (NOR2_X2)                                      0.03       1.03 r
  U6120/ZN (AOI21_X2)                                     0.03       1.06 f
  U6118/ZN (AOI21_X2)                                     0.04       1.09 r
  U6583/ZN (NOR2_X2)                                      0.02       1.12 f
  U10162/ZN (OAI221_X2)                                   0.04       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7714/ZN (NAND2_X4)                                     0.05       0.40 r
  U6614/ZN (INV_X4)                                       0.04       0.44 f
  U8362/ZN (NAND3_X2)                                     0.05       0.49 r
  U8365/ZN (NAND3_X4)                                     0.05       0.54 f
  U7011/ZN (INV_X4)                                       0.06       0.60 r
  U6655/ZN (AND2_X2)                                      0.11       0.71 r
  U6949/ZN (INV_X4)                                       0.05       0.76 f
  U9603/ZN (INV_X4)                                       0.09       0.85 r
  U8574/ZN (NAND2_X2)                                     0.04       0.89 f
  U7477/ZN (OAI22_X1)                                     0.12       1.01 r
  U10035/ZN (NAND2_X2)                                    0.02       1.04 f
  U6112/ZN (OAI21_X2)                                     0.04       1.08 r
  U6580/ZN (AOI211_X2)                                    0.04       1.11 f
  U10039/ZN (OAI221_X2)                                   0.05       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7821/ZN (INV_X32)                                      0.01       0.43 f
  U6274/ZN (INV_X16)                                      0.03       0.45 r
  U8405/ZN (NAND3_X2)                                     0.03       0.48 f
  U8406/ZN (NAND3_X4)                                     0.04       0.52 r
  U8436/ZN (INV_X4)                                       0.02       0.54 f
  U6158/ZN (NAND2_X2)                                     0.04       0.58 r
  U6874/ZN (INV_X4)                                       0.02       0.60 f
  U6873/ZN (INV_X4)                                       0.03       0.63 r
  U6875/ZN (INV_X16)                                      0.03       0.65 f
  U7481/ZN (NAND2_X1)                                     0.11       0.76 r
  U8440/ZN (INV_X4)                                       0.02       0.78 f
  U7464/ZN (AOI22_X1)                                     0.11       0.89 r
  U8490/ZN (OAI221_X2)                                    0.05       0.94 f
  U9986/ZN (AOI22_X2)                                     0.08       1.02 r
  U9987/ZN (OAI221_X2)                                    0.04       1.06 f
  U6572/ZN (AOI21_X2)                                     0.05       1.11 r
  U9989/ZN (OAI221_X2)                                    0.04       1.16 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/D (DFFR_X1)      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7819/ZN (NAND2_X4)                                     0.03       0.38 r
  U6613/ZN (INV_X8)                                       0.03       0.41 f
  U7414/ZN (NAND2_X4)                                     0.03       0.44 r
  U6192/ZN (OAI21_X2)                                     0.03       0.47 f
  U8367/ZN (NAND2_X2)                                     0.04       0.51 r
  U8368/ZN (NAND2_X2)                                     0.04       0.54 f
  U8369/ZN (XNOR2_X2)                                     0.06       0.60 f
  U8370/ZN (NAND2_X2)                                     0.04       0.64 r
  U7596/ZN (INV_X2)                                       0.02       0.66 f
  U8382/ZN (OAI21_X4)                                     0.04       0.70 r
  U7713/ZN (NAND2_X4)                                     0.02       0.73 f
  U7556/ZN (NAND2_X4)                                     0.03       0.75 r
  U8388/ZN (INV_X4)                                       0.02       0.77 f
  U6203/ZN (NAND2_X2)                                     0.03       0.80 r
  U9664/ZN (INV_X4)                                       0.01       0.82 f
  U9665/ZN (NOR2_X4)                                      0.03       0.84 r
  U7333/ZN (NAND2_X4)                                     0.02       0.86 f
  U7423/ZN (NAND4_X4)                                     0.06       0.93 r
  U7321/ZN (NAND3_X2)                                     0.03       0.96 f
  U5969/ZN (NAND2_X2)                                     0.04       1.00 r
  U9887/ZN (NAND2_X2)                                     0.04       1.04 f
  U7425/ZN (INV_X2)                                       0.03       1.07 r
  U9888/ZN (NAND2_X2)                                     0.02       1.09 f
  U9889/ZN (NAND4_X2)                                     0.05       1.14 r
  U9890/ZN (NAND4_X2)                                     0.02       1.16 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/D (DFFR_X1)      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[112]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.10       0.10 f
  U7468/ZN (INV_X16)                                      0.04       0.14 r
  U8191/Z (MUX2_X2)                                       0.14       0.28 f
  U8192/ZN (INV_X4)                                       0.03       0.31 r
  U8200/ZN (XNOR2_X2)                                     0.07       0.38 r
  U8201/ZN (INV_X4)                                       0.01       0.39 f
  U8202/ZN (NAND2_X2)                                     0.04       0.43 r
  U8206/ZN (NAND4_X2)                                     0.04       0.47 f
  U5868/ZN (NAND3_X2)                                     0.05       0.53 r
  U8210/ZN (INV_X4)                                       0.02       0.54 f
  U8211/ZN (NAND3_X4)                                     0.03       0.58 r
  U7523/ZN (NAND4_X4)                                     0.03       0.61 f
  U8212/ZN (INV_X4)                                       0.02       0.63 r
  U8213/ZN (NOR2_X4)                                      0.01       0.65 f
  U5848/ZN (NAND4_X2)                                     0.06       0.71 r
  U8216/ZN (NAND2_X2)                                     0.03       0.73 f
  U6296/ZN (NOR3_X2)                                      0.06       0.80 r
  U6294/ZN (OAI21_X2)                                     0.03       0.82 f
  U6297/ZN (NAND2_X2)                                     0.04       0.86 r
  U8223/ZN (INV_X4)                                       0.01       0.88 f
  U8224/ZN (AOI21_X4)                                     0.06       0.93 r
  U7716/ZN (OAI22_X4)                                     0.04       0.97 f
  U7785/ZN (NAND2_X4)                                     0.06       1.03 r
  U7784/ZN (NAND2_X4)                                     0.03       1.05 f
  U6292/ZN (INV_X4)                                       0.02       1.08 r
  U8243/ZN (XNOR2_X2)                                     0.06       1.14 r
  U7397/ZN (OAI21_X2)                                     0.02       1.16 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[112]/D (DFFR_X1)     0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[112]/CK (DFFR_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7819/ZN (NAND2_X4)                                     0.03       0.38 r
  U6613/ZN (INV_X8)                                       0.03       0.41 f
  U5763/ZN (NAND2_X2)                                     0.09       0.50 r
  U9805/ZN (OAI211_X2)                                    0.05       0.55 f
  U9806/ZN (XNOR2_X2)                                     0.07       0.63 f
  U9807/ZN (XNOR2_X2)                                     0.09       0.72 f
  U9808/ZN (INV_X4)                                       0.02       0.74 r
  U7459/ZN (NAND2_X4)                                     0.02       0.76 f
  U6222/ZN (NAND2_X2)                                     0.04       0.80 r
  U7424/ZN (NAND2_X4)                                     0.03       0.83 f
  U9814/ZN (OAI221_X2)                                    0.05       0.87 r
  U6211/ZN (NAND2_X2)                                     0.03       0.90 f
  U6217/ZN (NAND2_X2)                                     0.04       0.94 r
  U7551/ZN (INV_X4)                                       0.02       0.96 f
  U7801/ZN (NAND2_X1)                                     0.06       1.02 r
  U6129/ZN (AOI21_X2)                                     0.03       1.04 f
  U7508/ZN (XNOR2_X1)                                     0.07       1.11 f
  U10186/ZN (OAI221_X2)                                   0.05       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U8354/ZN (NAND2_X2)                                     0.04       0.48 r
  U8355/ZN (NAND3_X4)                                     0.04       0.52 f
  U7659/ZN (INV_X8)                                       0.02       0.54 r
  U5800/ZN (INV_X8)                                       0.02       0.56 f
  U7615/ZN (INV_X2)                                       0.10       0.66 r
  U6676/ZN (AND2_X4)                                      0.07       0.73 r
  U6962/ZN (INV_X4)                                       0.04       0.77 f
  U7388/ZN (INV_X1)                                       0.12       0.89 r
  U10013/ZN (NAND2_X2)                                    0.02       0.91 f
  U7023/ZN (AND4_X4)                                      0.08       0.99 f
  U6281/ZN (NOR2_X2)                                      0.03       1.03 r
  U6125/ZN (NOR2_X2)                                      0.02       1.05 f
  U6123/ZN (AOI21_X2)                                     0.04       1.09 r
  U6585/ZN (NOR2_X2)                                      0.02       1.11 f
  U10174/ZN (OAI221_X2)                                   0.04       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7819/ZN (NAND2_X4)                                     0.03       0.38 r
  U6613/ZN (INV_X8)                                       0.03       0.41 f
  U5763/ZN (NAND2_X2)                                     0.09       0.50 r
  U9805/ZN (OAI211_X2)                                    0.05       0.55 f
  U9806/ZN (XNOR2_X2)                                     0.07       0.63 f
  U9807/ZN (XNOR2_X2)                                     0.09       0.72 f
  U9808/ZN (INV_X4)                                       0.02       0.74 r
  U7459/ZN (NAND2_X4)                                     0.02       0.76 f
  U6222/ZN (NAND2_X2)                                     0.04       0.80 r
  U7424/ZN (NAND2_X4)                                     0.03       0.83 f
  U9814/ZN (OAI221_X2)                                    0.05       0.87 r
  U6211/ZN (NAND2_X2)                                     0.03       0.90 f
  U6217/ZN (NAND2_X2)                                     0.04       0.94 r
  U7551/ZN (INV_X4)                                       0.02       0.96 f
  U10008/ZN (NAND2_X2)                                    0.03       0.99 r
  U6110/ZN (NOR2_X2)                                      0.02       1.02 f
  U7404/ZN (OAI21_X2)                                     0.04       1.06 r
  U10029/ZN (XNOR2_X2)                                    0.07       1.12 r
  U10034/ZN (OAI211_X2)                                   0.03       1.15 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/D (DFFR_X1)      0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U8354/ZN (NAND2_X2)                                     0.04       0.48 r
  U8355/ZN (NAND3_X4)                                     0.04       0.52 f
  U7659/ZN (INV_X8)                                       0.02       0.54 r
  U5800/ZN (INV_X8)                                       0.02       0.56 f
  U7615/ZN (INV_X2)                                       0.10       0.66 r
  U6676/ZN (AND2_X4)                                      0.07       0.73 r
  U6962/ZN (INV_X4)                                       0.04       0.77 f
  U7388/ZN (INV_X1)                                       0.12       0.89 r
  U10178/ZN (NAND2_X2)                                    0.02       0.91 f
  U6902/ZN (AND4_X4)                                      0.08       1.00 f
  U10201/ZN (OAI221_X2)                                   0.08       1.07 r
  U6588/ZN (OAI21_X2)                                     0.03       1.10 f
  U10202/ZN (OAI221_X2)                                   0.05       1.15 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/D (DFFR_X1)      0.00       1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.13       0.13 r
  U5867/ZN (NAND3_X2)                                     0.05       0.18 f
  U5863/ZN (NOR3_X2)                                      0.09       0.27 r
  U5862/ZN (NAND3_X2)                                     0.05       0.32 f
  U5861/ZN (NOR3_X2)                                      0.09       0.40 r
  U5857/ZN (NAND3_X2)                                     0.05       0.45 f
  U5856/ZN (NOR3_X2)                                      0.09       0.54 r
  U5855/ZN (NAND3_X2)                                     0.05       0.59 f
  U5853/ZN (NOR3_X2)                                      0.09       0.68 r
  U5852/ZN (NAND3_X2)                                     0.05       0.72 f
  U5851/ZN (NOR3_X2)                                      0.07       0.80 r
  U5845/ZN (NAND3_X2)                                     0.04       0.84 f
  U6231/ZN (NOR3_X2)                                      0.07       0.91 r
  U6230/ZN (NAND3_X2)                                     0.04       0.95 f
  U6228/ZN (NOR2_X2)                                      0.05       1.00 r
  U1206/ZN (NAND2_X2)                                     0.02       1.03 f
  U1205/Z (XOR2_X2)                                       0.08       1.11 f
  U1204/ZN (NAND2_X2)                                     0.04       1.15 r
  U4189/ZN (INV_X4)                                       0.01       1.16 f
  IF_ID_REG/IF_ID_REG/out_reg[0]/D (DFFR_X1)              0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[0]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U8354/ZN (NAND2_X2)                                     0.04       0.48 r
  U8355/ZN (NAND3_X4)                                     0.04       0.52 f
  U7659/ZN (INV_X8)                                       0.02       0.54 r
  U5800/ZN (INV_X8)                                       0.02       0.56 f
  U7615/ZN (INV_X2)                                       0.10       0.66 r
  U6676/ZN (AND2_X4)                                      0.07       0.73 r
  U6962/ZN (INV_X4)                                       0.04       0.77 f
  U7388/ZN (INV_X1)                                       0.12       0.89 r
  U10213/ZN (NAND2_X2)                                    0.02       0.91 f
  U7039/ZN (AND4_X4)                                      0.07       0.98 f
  U10224/ZN (OAI221_X2)                                   0.08       1.06 r
  U6590/ZN (OAI21_X2)                                     0.03       1.09 f
  U10225/ZN (OAI221_X2)                                   0.05       1.14 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/D (DFFR_X1)      0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U8418/ZN (NAND2_X2)                                     0.04       0.48 r
  U8419/ZN (NAND3_X4)                                     0.04       0.52 f
  U8420/ZN (XNOR2_X2)                                     0.06       0.57 r
  U8424/ZN (XNOR2_X2)                                     0.08       0.65 r
  U8425/ZN (INV_X4)                                       0.02       0.67 f
  U8433/ZN (OAI21_X4)                                     0.04       0.71 r
  U9651/ZN (INV_X4)                                       0.01       0.72 f
  U6255/ZN (OAI21_X2)                                     0.05       0.77 r
  U9653/ZN (NAND2_X2)                                     0.02       0.80 f
  U9658/ZN (NAND2_X2)                                     0.03       0.83 r
  U9660/ZN (NAND2_X2)                                     0.03       0.85 f
  U7748/ZN (NAND3_X1)                                     0.09       0.95 r
  U9670/ZN (NAND2_X2)                                     0.04       0.98 f
  U6100/ZN (AOI21_X2)                                     0.04       1.03 r
  U7549/ZN (XNOR2_X1)                                     0.08       1.10 r
  U9984/ZN (OAI211_X2)                                    0.03       1.14 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/D (DFFR_X1)      0.00       1.14 f
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[111]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.10       0.10 f
  U7468/ZN (INV_X16)                                      0.04       0.14 r
  U8191/Z (MUX2_X2)                                       0.14       0.28 f
  U8192/ZN (INV_X4)                                       0.03       0.31 r
  U8200/ZN (XNOR2_X2)                                     0.07       0.38 r
  U8201/ZN (INV_X4)                                       0.01       0.39 f
  U8202/ZN (NAND2_X2)                                     0.04       0.43 r
  U8206/ZN (NAND4_X2)                                     0.04       0.47 f
  U5868/ZN (NAND3_X2)                                     0.05       0.53 r
  U8210/ZN (INV_X4)                                       0.02       0.54 f
  U8211/ZN (NAND3_X4)                                     0.03       0.58 r
  U7523/ZN (NAND4_X4)                                     0.03       0.61 f
  U8212/ZN (INV_X4)                                       0.02       0.63 r
  U8213/ZN (NOR2_X4)                                      0.01       0.65 f
  U5848/ZN (NAND4_X2)                                     0.06       0.71 r
  U8216/ZN (NAND2_X2)                                     0.03       0.73 f
  U6296/ZN (NOR3_X2)                                      0.06       0.80 r
  U6294/ZN (OAI21_X2)                                     0.03       0.82 f
  U6297/ZN (NAND2_X2)                                     0.04       0.86 r
  U8223/ZN (INV_X4)                                       0.01       0.88 f
  U8224/ZN (AOI21_X4)                                     0.06       0.93 r
  U7716/ZN (OAI22_X4)                                     0.04       0.97 f
  U7785/ZN (NAND2_X4)                                     0.06       1.03 r
  U7782/ZN (NAND3_X1)                                     0.05       1.07 f
  U8238/ZN (INV_X4)                                       0.02       1.10 r
  U6370/ZN (NOR2_X2)                                      0.01       1.11 f
  U6367/ZN (NOR3_X2)                                      0.03       1.14 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[111]/D (DFFR_X1)     0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[111]/CK (DFFR_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7821/ZN (INV_X32)                                      0.01       0.43 f
  U6274/ZN (INV_X16)                                      0.03       0.45 r
  U8405/ZN (NAND3_X2)                                     0.03       0.48 f
  U8406/ZN (NAND3_X4)                                     0.04       0.52 r
  U8436/ZN (INV_X4)                                       0.02       0.54 f
  U6158/ZN (NAND2_X2)                                     0.04       0.58 r
  U6874/ZN (INV_X4)                                       0.02       0.60 f
  U6873/ZN (INV_X4)                                       0.03       0.63 r
  U6875/ZN (INV_X16)                                      0.03       0.65 f
  U7481/ZN (NAND2_X1)                                     0.11       0.76 r
  U8440/ZN (INV_X4)                                       0.02       0.78 f
  U7010/ZN (AND2_X4)                                      0.06       0.84 f
  U9593/ZN (NAND2_X2)                                     0.03       0.87 r
  U9595/ZN (OAI211_X2)                                    0.04       0.91 f
  U9966/ZN (AOI22_X2)                                     0.08       0.98 r
  U9967/ZN (OAI221_X2)                                    0.04       1.03 f
  U6569/ZN (AOI21_X2)                                     0.05       1.08 r
  U7495/ZN (OAI221_X1)                                    0.05       1.13 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/D (DFFR_X1)      0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7819/ZN (NAND2_X4)                                     0.03       0.38 r
  U6613/ZN (INV_X8)                                       0.03       0.41 f
  U5763/ZN (NAND2_X2)                                     0.09       0.50 r
  U9805/ZN (OAI211_X2)                                    0.05       0.55 f
  U9806/ZN (XNOR2_X2)                                     0.07       0.63 f
  U9807/ZN (XNOR2_X2)                                     0.09       0.72 f
  U9808/ZN (INV_X4)                                       0.02       0.74 r
  U7459/ZN (NAND2_X4)                                     0.02       0.76 f
  U6222/ZN (NAND2_X2)                                     0.04       0.80 r
  U7424/ZN (NAND2_X4)                                     0.03       0.83 f
  U7737/ZN (OAI21_X1)                                     0.10       0.92 r
  U10204/ZN (INV_X4)                                      0.01       0.93 f
  U6132/ZN (OAI21_X1)                                     0.06       1.00 r
  U6131/ZN (NOR2_X2)                                      0.02       1.02 f
  U10205/ZN (XNOR2_X2)                                    0.06       1.08 f
  U10219/ZN (OAI211_X2)                                   0.06       1.13 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/D (DFFR_X1)      0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7821/ZN (INV_X32)                                      0.01       0.43 f
  U6274/ZN (INV_X16)                                      0.03       0.45 r
  U8405/ZN (NAND3_X2)                                     0.03       0.48 f
  U8406/ZN (NAND3_X4)                                     0.04       0.52 r
  U8436/ZN (INV_X4)                                       0.02       0.54 f
  U6158/ZN (NAND2_X2)                                     0.04       0.58 r
  U6874/ZN (INV_X4)                                       0.02       0.60 f
  U6873/ZN (INV_X4)                                       0.03       0.63 r
  U6875/ZN (INV_X16)                                      0.03       0.65 f
  U7481/ZN (NAND2_X1)                                     0.11       0.76 r
  U8440/ZN (INV_X4)                                       0.02       0.78 f
  U7010/ZN (AND2_X4)                                      0.06       0.84 f
  U9954/ZN (NAND2_X2)                                     0.03       0.87 r
  U9956/ZN (OAI211_X2)                                    0.04       0.90 f
  U9957/ZN (AOI22_X2)                                     0.08       0.98 r
  U9958/ZN (OAI221_X2)                                    0.04       1.02 f
  U6568/ZN (AOI21_X2)                                     0.05       1.08 r
  U9961/ZN (OAI221_X2)                                    0.04       1.12 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/D (DFFR_X1)      0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7821/ZN (INV_X32)                                      0.01       0.43 f
  U6274/ZN (INV_X16)                                      0.03       0.45 r
  U8405/ZN (NAND3_X2)                                     0.03       0.48 f
  U8406/ZN (NAND3_X4)                                     0.04       0.52 r
  U8436/ZN (INV_X4)                                       0.02       0.54 f
  U6158/ZN (NAND2_X2)                                     0.04       0.58 r
  U6874/ZN (INV_X4)                                       0.02       0.60 f
  U6873/ZN (INV_X4)                                       0.03       0.63 r
  U6875/ZN (INV_X16)                                      0.03       0.65 f
  U7481/ZN (NAND2_X1)                                     0.11       0.76 r
  U8440/ZN (INV_X4)                                       0.02       0.78 f
  U7464/ZN (AOI22_X1)                                     0.11       0.89 r
  U8490/ZN (OAI221_X2)                                    0.05       0.94 f
  U8491/ZN (NAND2_X2)                                     0.04       0.98 r
  U8492/ZN (OAI221_X2)                                    0.04       1.02 f
  U6397/ZN (OAI21_X2)                                     0.05       1.08 r
  U8493/ZN (OAI221_X2)                                    0.04       1.12 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/D (DFFR_X1)      0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7714/ZN (NAND2_X4)                                     0.05       0.40 r
  U6614/ZN (INV_X4)                                       0.04       0.44 f
  U8362/ZN (NAND3_X2)                                     0.05       0.49 r
  U8365/ZN (NAND3_X4)                                     0.05       0.54 f
  U7011/ZN (INV_X4)                                       0.06       0.60 r
  U6655/ZN (AND2_X2)                                      0.11       0.71 r
  U6949/ZN (INV_X4)                                       0.05       0.76 f
  U9603/ZN (INV_X4)                                       0.09       0.85 r
  U8574/ZN (NAND2_X2)                                     0.04       0.89 f
  U7476/ZN (OAI22_X1)                                     0.12       1.01 r
  U9624/ZN (NAND2_X2)                                     0.02       1.04 f
  U6081/ZN (OAI21_X2)                                     0.04       1.08 r
  U6555/ZN (OAI21_X2)                                     0.02       1.10 f
  U6553/ZN (NAND3_X2)                                     0.03       1.13 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/D (DFFR_X1)      0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7714/ZN (NAND2_X4)                                     0.05       0.40 r
  U6614/ZN (INV_X4)                                       0.04       0.44 f
  U8362/ZN (NAND3_X2)                                     0.05       0.49 r
  U8365/ZN (NAND3_X4)                                     0.05       0.54 f
  U7011/ZN (INV_X4)                                       0.06       0.60 r
  U6655/ZN (AND2_X2)                                      0.11       0.71 r
  U6949/ZN (INV_X4)                                       0.05       0.76 f
  U9603/ZN (INV_X4)                                       0.09       0.85 r
  U8574/ZN (NAND2_X2)                                     0.04       0.89 f
  U7477/ZN (OAI22_X1)                                     0.12       1.01 r
  U8728/ZN (INV_X4)                                       0.01       1.02 f
  U8734/ZN (OAI22_X2)                                     0.04       1.06 r
  U6309/ZN (OAI21_X2)                                     0.03       1.09 f
  U8740/ZN (NAND4_X2)                                     0.03       1.13 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/D (DFFR_X1)      0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7821/ZN (INV_X32)                                      0.01       0.43 f
  U8389/ZN (NAND2_X2)                                     0.03       0.46 r
  U8391/ZN (NAND3_X4)                                     0.04       0.50 f
  U8392/ZN (XNOR2_X2)                                     0.07       0.57 f
  U8393/ZN (XNOR2_X2)                                     0.09       0.66 f
  U8395/ZN (NAND2_X2)                                     0.04       0.70 r
  U6202/ZN (NAND2_X2)                                     0.03       0.73 f
  U6177/Z (BUF_X4)                                        0.05       0.77 f
  U7584/ZN (OAI21_X1)                                     0.09       0.87 r
  U9589/ZN (NAND2_X2)                                     0.03       0.90 f
  U7544/ZN (NAND3_X1)                                     0.06       0.96 r
  U7554/ZN (AOI21_X1)                                     0.04       1.00 f
  U7286/ZN (XNOR2_X1)                                     0.07       1.07 f
  U9608/ZN (OAI211_X2)                                    0.05       1.12 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/D (DFFR_X1)      0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.13       0.13 r
  U5867/ZN (NAND3_X2)                                     0.05       0.18 f
  U5863/ZN (NOR3_X2)                                      0.09       0.27 r
  U5862/ZN (NAND3_X2)                                     0.05       0.32 f
  U5861/ZN (NOR3_X2)                                      0.09       0.40 r
  U5857/ZN (NAND3_X2)                                     0.05       0.45 f
  U5856/ZN (NOR3_X2)                                      0.09       0.54 r
  U5855/ZN (NAND3_X2)                                     0.05       0.59 f
  U5853/ZN (NOR3_X2)                                      0.09       0.68 r
  U5852/ZN (NAND3_X2)                                     0.05       0.72 f
  U5851/ZN (NOR3_X2)                                      0.07       0.80 r
  U5845/ZN (NAND3_X2)                                     0.04       0.84 f
  U6231/ZN (NOR3_X2)                                      0.07       0.91 r
  U6230/ZN (NAND3_X2)                                     0.04       0.95 f
  U6228/ZN (NOR2_X2)                                      0.05       1.00 r
  U1208/Z (XOR2_X2)                                       0.08       1.08 r
  U1207/ZN (NAND2_X2)                                     0.03       1.11 f
  U4188/ZN (INV_X4)                                       0.02       1.13 r
  IF_ID_REG/IF_ID_REG/out_reg[1]/D (DFFR_X1)              0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[1]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U7721/ZN (NAND2_X4)                                     0.03       0.47 r
  U8406/ZN (NAND3_X4)                                     0.04       0.51 f
  U8436/ZN (INV_X4)                                       0.03       0.54 r
  U6158/ZN (NAND2_X2)                                     0.03       0.57 f
  U6874/ZN (INV_X4)                                       0.03       0.60 r
  U6873/ZN (INV_X4)                                       0.02       0.61 f
  U6875/ZN (INV_X16)                                      0.04       0.66 r
  U8561/ZN (NAND2_X2)                                     0.02       0.68 f
  U8563/ZN (NAND4_X2)                                     0.05       0.73 r
  U8564/ZN (INV_X4)                                       0.02       0.75 f
  U9629/Z (MUX2_X2)                                       0.09       0.84 f
  U9630/ZN (NAND2_X2)                                     0.04       0.88 r
  U9631/ZN (INV_X4)                                       0.01       0.89 f
  U9634/ZN (OAI211_X2)                                    0.05       0.94 r
  U9635/ZN (INV_X4)                                       0.01       0.95 f
  U7474/ZN (OAI22_X1)                                     0.08       1.03 r
  U6349/ZN (OAI21_X2)                                     0.04       1.07 f
  U9650/ZN (NAND4_X2)                                     0.05       1.12 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]/D (DFFR_X1)      0.00       1.12 r
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7821/ZN (INV_X32)                                      0.01       0.43 f
  U6274/ZN (INV_X16)                                      0.03       0.45 r
  U8405/ZN (NAND3_X2)                                     0.03       0.48 f
  U8406/ZN (NAND3_X4)                                     0.04       0.52 r
  U8436/ZN (INV_X4)                                       0.02       0.54 f
  U6158/ZN (NAND2_X2)                                     0.04       0.58 r
  U6874/ZN (INV_X4)                                       0.02       0.60 f
  U6873/ZN (INV_X4)                                       0.03       0.63 r
  U6875/ZN (INV_X16)                                      0.03       0.65 f
  U7481/ZN (NAND2_X1)                                     0.11       0.76 r
  U8440/ZN (INV_X4)                                       0.02       0.78 f
  U7464/ZN (AOI22_X1)                                     0.11       0.89 r
  U6264/ZN (OAI21_X2)                                     0.05       0.94 f
  U9851/ZN (NAND2_X2)                                     0.04       0.98 r
  U9852/ZN (OAI221_X2)                                    0.04       1.02 f
  U6559/ZN (OAI21_X2)                                     0.05       1.07 r
  U9853/ZN (OAI211_X2)                                    0.04       1.11 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/D (DFFR_X1)      0.00       1.11 f
  data arrival time                                                  1.11

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[113]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.10       0.10 f
  U7468/ZN (INV_X16)                                      0.04       0.14 r
  U8191/Z (MUX2_X2)                                       0.14       0.28 f
  U8192/ZN (INV_X4)                                       0.03       0.31 r
  U8200/ZN (XNOR2_X2)                                     0.07       0.38 r
  U8201/ZN (INV_X4)                                       0.01       0.39 f
  U8202/ZN (NAND2_X2)                                     0.04       0.43 r
  U8206/ZN (NAND4_X2)                                     0.04       0.47 f
  U5868/ZN (NAND3_X2)                                     0.05       0.53 r
  U8210/ZN (INV_X4)                                       0.02       0.54 f
  U8211/ZN (NAND3_X4)                                     0.03       0.58 r
  U7523/ZN (NAND4_X4)                                     0.03       0.61 f
  U8212/ZN (INV_X4)                                       0.02       0.63 r
  U8213/ZN (NOR2_X4)                                      0.01       0.65 f
  U5848/ZN (NAND4_X2)                                     0.06       0.71 r
  U8216/ZN (NAND2_X2)                                     0.03       0.73 f
  U6296/ZN (NOR3_X2)                                      0.06       0.80 r
  U6294/ZN (OAI21_X2)                                     0.03       0.82 f
  U6297/ZN (NAND2_X2)                                     0.04       0.86 r
  U8223/ZN (INV_X4)                                       0.01       0.88 f
  U8224/ZN (AOI21_X4)                                     0.06       0.93 r
  U7716/ZN (OAI22_X4)                                     0.04       0.97 f
  U7785/ZN (NAND2_X4)                                     0.06       1.03 r
  U7781/ZN (OAI211_X1)                                    0.05       1.07 f
  U8245/ZN (NAND2_X2)                                     0.04       1.11 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[113]/D (DFFR_X1)     0.00       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[113]/CK (DFFR_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U8418/ZN (NAND2_X2)                                     0.04       0.48 r
  U8419/ZN (NAND3_X4)                                     0.04       0.52 f
  U8420/ZN (XNOR2_X2)                                     0.06       0.57 r
  U8424/ZN (XNOR2_X2)                                     0.08       0.65 r
  U8425/ZN (INV_X4)                                       0.02       0.67 f
  U8433/ZN (OAI21_X4)                                     0.04       0.71 r
  U9651/ZN (INV_X4)                                       0.01       0.72 f
  U6255/ZN (OAI21_X2)                                     0.05       0.77 r
  U9653/ZN (NAND2_X2)                                     0.02       0.80 f
  U9658/ZN (NAND2_X2)                                     0.03       0.83 r
  U9660/ZN (NAND2_X2)                                     0.03       0.85 f
  U7748/ZN (NAND3_X1)                                     0.09       0.95 r
  U9670/ZN (NAND2_X2)                                     0.04       0.98 f
  U9671/ZN (INV_X4)                                       0.02       1.01 r
  U9674/ZN (XNOR2_X2)                                     0.06       1.06 r
  U9708/ZN (OAI211_X2)                                    0.03       1.09 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/D (DFFR_X1)      0.00       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[199]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[199]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[199]/Q (DFFR_X2)            0.20       0.20 f
  U7826/ZN (XNOR2_X2)                                     0.08       0.27 f
  U7444/ZN (NAND4_X4)                                     0.06       0.33 r
  U7715/ZN (INV_X8)                                       0.02       0.35 f
  U7714/ZN (NAND2_X4)                                     0.05       0.40 r
  U6614/ZN (INV_X4)                                       0.04       0.44 f
  U8362/ZN (NAND3_X2)                                     0.05       0.49 r
  U8365/ZN (NAND3_X4)                                     0.05       0.54 f
  U7011/ZN (INV_X4)                                       0.06       0.60 r
  U6655/ZN (AND2_X2)                                      0.11       0.71 r
  U6949/ZN (INV_X4)                                       0.05       0.76 f
  U9603/ZN (INV_X4)                                       0.09       0.85 r
  U8574/ZN (NAND2_X2)                                     0.04       0.89 f
  U8575/ZN (INV_X4)                                       0.02       0.91 r
  U7579/ZN (NAND2_X1)                                     0.02       0.93 f
  U6179/ZN (OAI21_X2)                                     0.05       0.98 r
  U8576/ZN (NAND2_X2)                                     0.02       1.00 f
  U8599/ZN (NAND4_X2)                                     0.04       1.04 r
  U8600/ZN (NAND2_X2)                                     0.02       1.06 f
  U8611/ZN (NAND4_X2)                                     0.03       1.10 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/D (DFFR_X1)      0.00       1.10 r
  data arrival time                                                  1.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7489/ZN (INV_X16)                                      0.02       0.44 f
  U8354/ZN (NAND2_X2)                                     0.04       0.48 r
  U8355/ZN (NAND3_X4)                                     0.04       0.52 f
  U7659/ZN (INV_X8)                                       0.02       0.54 r
  U5800/ZN (INV_X8)                                       0.02       0.56 f
  U7615/ZN (INV_X2)                                       0.10       0.66 r
  U6676/ZN (AND2_X4)                                      0.07       0.73 r
  U6962/ZN (INV_X4)                                       0.04       0.77 f
  U6717/ZN (INV_X8)                                       0.07       0.85 r
  U9847/ZN (NAND2_X2)                                     0.02       0.87 f
  U6907/ZN (AND4_X4)                                      0.09       0.96 f
  U9940/ZN (OAI221_X2)                                    0.05       1.01 r
  U6567/ZN (OAI21_X2)                                     0.03       1.04 f
  U9941/ZN (OAI211_X2)                                    0.05       1.10 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/D (DFFR_X1)      0.00       1.10 r
  data arrival time                                                  1.10

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[198]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[198]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[198]/Q (DFFR_X2)            0.20       0.20 f
  U7832/ZN (XNOR2_X2)                                     0.07       0.27 f
  U8341/ZN (NAND4_X2)                                     0.06       0.33 r
  U8342/ZN (INV_X4)                                       0.01       0.34 f
  U7762/ZN (NAND2_X4)                                     0.03       0.37 r
  U7761/ZN (INV_X8)                                       0.02       0.39 f
  U5741/ZN (INV_X16)                                      0.02       0.42 r
  U7821/ZN (INV_X32)                                      0.01       0.43 f
  U6274/ZN (INV_X16)                                      0.03       0.45 r
  U8405/ZN (NAND3_X2)                                     0.03       0.48 f
  U8406/ZN (NAND3_X4)                                     0.04       0.52 r
  U8436/ZN (INV_X4)                                       0.02       0.54 f
  U6158/ZN (NAND2_X2)                                     0.04       0.58 r
  U6874/ZN (INV_X4)                                       0.02       0.60 f
  U6873/ZN (INV_X4)                                       0.03       0.63 r
  U6875/ZN (INV_X16)                                      0.03       0.65 f
  U7481/ZN (NAND2_X1)                                     0.11       0.76 r
  U7412/ZN (OAI22_X1)                                     0.08       0.84 f
  U9598/Z (MUX2_X2)                                       0.11       0.95 f
  U9599/ZN (INV_X4)                                       0.02       0.97 r
  U9613/ZN (OAI22_X2)                                     0.02       1.00 f
  U6552/ZN (OAI21_X2)                                     0.05       1.05 r
  U9617/ZN (OAI211_X2)                                    0.03       1.08 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/D (DFFR_X1)      0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.13       0.13 r
  U5867/ZN (NAND3_X2)                                     0.05       0.18 f
  U5863/ZN (NOR3_X2)                                      0.09       0.27 r
  U5862/ZN (NAND3_X2)                                     0.05       0.32 f
  U5861/ZN (NOR3_X2)                                      0.09       0.40 r
  U5857/ZN (NAND3_X2)                                     0.05       0.45 f
  U5856/ZN (NOR3_X2)                                      0.09       0.54 r
  U5855/ZN (NAND3_X2)                                     0.05       0.59 f
  U5853/ZN (NOR3_X2)                                      0.09       0.68 r
  U5852/ZN (NAND3_X2)                                     0.05       0.72 f
  U5851/ZN (NOR3_X2)                                      0.07       0.80 r
  U5845/ZN (NAND3_X2)                                     0.04       0.84 f
  U6231/ZN (NOR3_X2)                                      0.07       0.91 r
  U6230/ZN (NAND3_X2)                                     0.04       0.95 f
  U1211/Z (XOR2_X2)                                       0.09       1.04 f
  U1210/ZN (NAND2_X2)                                     0.04       1.08 r
  U4187/ZN (INV_X4)                                       0.01       1.09 f
  IF_ID_REG/IF_ID_REG/out_reg[2]/D (DFFR_X1)              0.00       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[2]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1269/ZN (NAND2_X2)                                     0.04       1.07 f
  U4168/ZN (INV_X4)                                       0.02       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[21]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[21]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1272/ZN (NAND2_X2)                                     0.04       1.07 f
  U4167/ZN (INV_X4)                                       0.02       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[22]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[22]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1275/ZN (NAND2_X2)                                     0.04       1.07 f
  U4166/ZN (INV_X4)                                       0.02       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[23]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[23]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1278/ZN (NAND2_X2)                                     0.04       1.07 f
  U4165/ZN (INV_X4)                                       0.02       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[24]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[24]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1281/ZN (NAND2_X2)                                     0.04       1.07 f
  U4164/ZN (INV_X4)                                       0.02       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[25]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[25]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1284/ZN (NAND2_X2)                                     0.04       1.07 f
  U4163/ZN (INV_X4)                                       0.02       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[26]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[26]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1288/ZN (NAND2_X2)                                     0.04       1.07 f
  U4162/ZN (INV_X4)                                       0.02       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[27]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[27]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1291/ZN (NAND2_X2)                                     0.04       1.07 f
  U4161/ZN (INV_X4)                                       0.02       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[28]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[28]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1256/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[61]/D (DFFR_X2)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[61]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1301/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[63]/D (DFFR_X2)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[63]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1313/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[48]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[48]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1314/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[49]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[49]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1315/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[50]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[50]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1316/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[51]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[51]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1317/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[52]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[52]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1318/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[53]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[53]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1319/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[54]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[54]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1320/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[55]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[55]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1321/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[56]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[56]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1201/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[57]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[57]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1202/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[58]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[58]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1203/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[59]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[59]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1225/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[60]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[60]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1287/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[62]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[62]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1300/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[36]/D (DFFR_X2)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[36]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1297/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[33]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[33]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1299/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[35]/Q (DFFR_X1)             0.19       0.19 f
  U6074/ZN (NOR2_X2)                                      0.10       0.29 r
  U2956/ZN (NAND2_X2)                                     0.04       0.33 f
  U2954/ZN (NOR3_X4)                                      0.05       0.38 r
  U7436/ZN (AND4_X4)                                      0.07       0.45 r
  U7374/ZN (NOR4_X4)                                      0.02       0.47 f
  U5722/ZN (NAND3_X1)                                     0.07       0.54 r
  U5721/ZN (INV_X4)                                       0.02       0.57 f
  U5719/ZN (INV_X16)                                      0.03       0.59 r
  U1352/ZN (AOI221_X2)                                    0.04       0.64 f
  U5712/Z (XOR2_X1)                                       0.09       0.73 f
  U1335/ZN (OAI211_X2)                                    0.06       0.79 r
  U7671/ZN (NOR4_X4)                                      0.02       0.81 f
  U5990/ZN (OAI211_X2)                                    0.05       0.86 r
  U6909/ZN (INV_X4)                                       0.02       0.88 f
  U7272/ZN (INV_X4)                                       0.15       1.03 r
  U1303/ZN (AND2_X2)                                      0.06       1.09 r
  IF_ID_REG/IF_ID_REG/out_reg[38]/D (DFFR_X1)             0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[38]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
