# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../semestrak_rev.srcs/sources_1/imports/new/Decode_7seg.vhd" \
"../../../../semestrak_rev.srcs/sources_1/imports/new/decode_3_8_n.vhd" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/number_to_digits.vhd" \
"../../../../semestrak_rev.srcs/sources_1/new/seg7_sys.vhd" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/IO_logic.vhd" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/imports/new/decode_3_8.vhd" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/input.vhd" \
"../../../../semestrak_rev.srcs/sources_1/new/Top.vhd" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/imports/new/debounce.vhd" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/imports/new/divider.vhd" \
"../../../../semestrak_rev.srcs/sources_1/new/Top_wrap.vhd" \
"../../../../semestrak_rev.srcs/sim_1/new/top_tb.vhd" \

# Do not sort compile order
nosort
