
---------- Begin Simulation Statistics ----------
final_tick                               196632374375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    680                       # Simulator instruction rate (inst/s)
host_mem_usage                               42332044                       # Number of bytes of host memory used
host_op_rate                                      698                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                196223.09                       # Real time elapsed on the host
host_tick_rate                                 465662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133428082                       # Number of instructions simulated
sim_ops                                     137040541                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091374                       # Number of seconds simulated
sim_ticks                                 91373550000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.468649                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  389059                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               515524                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               8176                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28787                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            455478                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              77205                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           94045                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            16840                       # Number of indirect misses.
system.cpu.branchPred.lookups                  843335                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  145908                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8824                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4701629                       # Number of instructions committed
system.cpu.committedOps                       5323989                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.241238                       # CPI: cycles per instruction
system.cpu.discardedOps                         88926                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2465469                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1257276                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           595014                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        13378247                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235780                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     8177                       # number of quiesce instructions executed
system.cpu.numCycles                         19940728                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      8177                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2955175     55.51%     55.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                  17113      0.32%     55.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                1420103     26.67%     82.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                931598     17.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5323989                       # Class of committed instruction
system.cpu.quiesceCycles                    126256952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6562481                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17180                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             3824604                       # Transaction distribution
system.membus.trans_dist::ReadResp            3830684                       # Transaction distribution
system.membus.trans_dist::WriteReq            2253683                       # Transaction distribution
system.membus.trans_dist::WriteResp           2253683                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5418                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3092                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2577                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2577                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5850                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        32902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        25100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       128676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       186859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11994989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total     11994989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12182405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        65804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       881792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       181119                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1133003                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    383838404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    383838404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               384986575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6092126                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6092072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      54      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6092126                       # Request fanout histogram
system.membus.reqLayer6.occupancy         16322514325                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           163931750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              654937                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            32044625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          137285169                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        23751613792                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1188750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      4520448                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      4520448                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      7855283                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      7855283                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        82152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       128676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24035328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     24219648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3538                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     24751462                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        48906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio       129096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       181119                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    384565248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    387514368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    394144771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        42094987375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         27295088                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          739                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  33772792025                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  21418931000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2151695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     10758474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1613771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2151695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16675635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2151695                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1613771                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3765466                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2151695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     10758474                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3765466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3765466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20441101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56524                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203980                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1769                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149225                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1613771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3765466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5379237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1613771                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       618604                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2232375                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1613771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5379237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       618604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7611612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      3816378                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      3816371                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      2181120                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      2181120                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11925504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1781                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total     11994989                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    381616128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    383838404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      7454959                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      7454959    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      7454959                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  17728910325                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  21262936000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1055769859                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21516949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     21516949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1098803757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     21516949                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     21549781                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     43066730                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1077286808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43066730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     21516949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1141870487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    256507904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma    137428992                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    395706368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    145686528                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    247136256                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    392822784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     64126976                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      4294656                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     68476928                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     36421632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      7723008                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     44144640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     19365254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2807244591                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1504034723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4330644568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594405908                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2704680468                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4299086377                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     19365254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4401650500                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4208715192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8629730945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          237                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           67                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          304                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       166000                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        46928                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         212928                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       166000                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       166000                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       166000                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        46928                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        212928                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    244187136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         535040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          244781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       346752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma    137428992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       139938432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      3815424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3824732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5418                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      2147328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2186538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        32832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2672405045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       620004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5855524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2678913405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3794884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21516949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1504034723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2151695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1531498251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3794884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21549781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4176439768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2151695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       620004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5855524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4210411656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   5962504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361646250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3856                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3856                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6878384                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2329240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3824738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2186538                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3824738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2186538                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            239035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            239065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            239027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            239044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            239021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            239093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            239045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            238980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            239000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            238971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           239069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           239063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           239003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           239004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           239033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            136651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            136613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            136646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            136660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            136640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            136652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            136650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           136712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           136704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           136644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           136664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           136663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           136651                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 123859640380                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19122435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            224252424130                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32385.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58635.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5169                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3567888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2035094                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3824735                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2186538                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3366977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  134531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  133356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 158571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 363657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 346120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 162079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  34454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  33554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  30930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  27474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  22673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  20006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  19447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  18886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  18782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  18759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  19193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  20312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  21301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  21755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  20234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  19914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  19925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13031                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       408048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.793711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.068923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.108520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9768      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8770      2.15%      4.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5741      1.41%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7193      1.76%      7.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8008      1.96%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5638      1.38%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5485      1.34%     12.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7127      1.75%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       350318     85.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       408048                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     991.823651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1026.336514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1745     45.25%     45.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.21%     45.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.03%     45.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.10%     45.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     45.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.16%     45.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          551     14.29%     60.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.08%     60.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     60.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            7      0.18%     60.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     60.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     60.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175         1500     38.90%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.05%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      0.21%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           16      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3856                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     567.047459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    174.471181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.063054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1574     40.82%     40.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            73      1.89%     42.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            43      1.12%     43.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      0.41%     44.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.29%     44.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           17      0.44%     44.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           16      0.41%     45.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.05%     45.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.13%     45.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.16%     45.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           12      0.31%     46.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     46.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.05%     46.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     46.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.05%     46.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     46.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     46.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     46.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     46.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     46.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           99      2.57%     48.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1966     50.99%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1760-1791            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1920-1951            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3856                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              244767168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               139938240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               244782212                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            139938432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2678.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1531.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2678.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1531.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   91373540625                       # Total gap between requests
system.mem_ctrls.avgGap                      15200.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    244171264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56972                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       534912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       348224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma    137427328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32832.258350474513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2672231340.469972133636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 623506.474247744540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5854122.992923006415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3810993.443945211824                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21516948.832566972822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1504016512.437133073807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2151694.883256697562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      3815424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5418                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      2147328                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3394315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 223707460850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    207730260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    333838705                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34830387425                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35170284165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1732477399070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2101770000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56571.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58632.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    232360.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39932.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6428642.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1144866.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    806806.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    684169.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         201346512.074982                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         140533797.599998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        6955825743.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       3038759252.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     874759170.600312                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1855855912.237316                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     430704508.200090                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       13497784896.713039                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.720920                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21751770960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4942980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64680847415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               16354                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          8177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9650707.747340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2549163.588006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         8177    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        28750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12417750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            8177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117718537125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  78913837250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1740735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1740735                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1740735                       # number of overall hits
system.cpu.icache.overall_hits::total         1740735                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          237                       # number of overall misses
system.cpu.icache.overall_misses::total           237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10283750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10283750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10283750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10283750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1740972                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1740972                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1740972                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1740972                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43391.350211                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43391.350211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43391.350211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43391.350211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9910125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9910125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9910125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9910125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000136                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000136                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41814.873418                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41814.873418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41814.873418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41814.873418                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1740735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1740735                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10283750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10283750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1740972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1740972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43391.350211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43391.350211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9910125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9910125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41814.873418                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41814.873418                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.681211                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8037680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                83                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          96839.518072                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.681211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3482181                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3482181                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2273845                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2273845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2273845                       # number of overall hits
system.cpu.dcache.overall_hits::total         2273845                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10826                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10826                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10826                       # number of overall misses
system.cpu.dcache.overall_misses::total         10826                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    780350375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    780350375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    780350375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    780350375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2284671                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2284671                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2284671                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2284671                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004739                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004739                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004739                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004739                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72081.135692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72081.135692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72081.135692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72081.135692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5418                       # number of writebacks
system.cpu.dcache.writebacks::total              5418                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2399                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8427                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        80789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        80789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    611725500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    611725500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    611725500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    611725500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    178653250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    178653250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003688                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003688                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72591.135635                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72591.135635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72591.135635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72591.135635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.356125                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.356125                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   8427                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1419943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1419943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    446896250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    446896250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1425813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1425813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76132.240204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76132.240204                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         8226                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         8226                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    436748375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    436748375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    178653250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    178653250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74657.841880                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74657.841880                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.119378                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.119378                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       853902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         853902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    333454125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    333454125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       858858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       858858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67282.914649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67282.914649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        72563                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        72563                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    174977125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    174977125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67899.544043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67899.544043                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              908277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.781773                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9147111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9147111                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 196632374375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               196634786250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    680                       # Simulator instruction rate (inst/s)
host_mem_usage                               42332044                       # Number of bytes of host memory used
host_op_rate                                      698                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                196223.83                       # Real time elapsed on the host
host_tick_rate                                 465672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133430248                       # Number of instructions simulated
sim_ops                                     137043218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091376                       # Number of seconds simulated
sim_ticks                                 91375961875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.464019                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  389177                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               515712                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               8176                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28806                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            455527                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              77205                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           94045                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            16840                       # Number of indirect misses.
system.cpu.branchPred.lookups                  843647                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  146012                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8824                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4703795                       # Number of instructions committed
system.cpu.committedOps                       5326666                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.240105                       # CPI: cycles per instruction
system.cpu.discardedOps                         88977                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2466768                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1257815                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           595229                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        13379513                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235843                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     8177                       # number of quiesce instructions executed
system.cpu.numCycles                         19944587                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      8177                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2956719     55.51%     55.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                  17113      0.32%     55.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                1420724     26.67%     82.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                932109     17.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5326666                       # Class of committed instruction
system.cpu.quiesceCycles                    126256952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6565074                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             3824770                       # Transaction distribution
system.membus.trans_dist::ReadResp            3830868                       # Transaction distribution
system.membus.trans_dist::WriteReq            2253683                       # Transaction distribution
system.membus.trans_dist::WriteResp           2253683                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5424                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3097                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2577                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2577                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5858                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        32902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        25124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       128676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       186883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11995328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total     11995328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12182777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        65804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       882688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       181119                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1133899                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    383849416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    383849416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               384998675                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6092303                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6092249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      54      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6092303                       # Request fanout histogram
system.membus.reqLayer6.occupancy         16322726700                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           163931750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              662687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            32044625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy          137330269                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        23752570077                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1203750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      4520448                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      4520448                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      7855630                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      7855630                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        82152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       128676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24035328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     24219648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     24752156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        48906                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio       129096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       181119                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    384565248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    387514368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    394155847                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        42096201375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         27295782                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          739                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  33773832025                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  21419278000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2151638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     10758190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      1613729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      2151638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16675195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      2151638                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      1613729                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      3765367                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2151638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     10758190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      3765367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3765367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20440562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      1613729                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      3765367                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        5379095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      1613729                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       739801                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       2353529                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      1613729                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      5379095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       739801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total       7732624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      3816544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      3816544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      2181120                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      2181120                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11925504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total     11995328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    381616128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    383849416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      7455126                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      7455126    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      7455126                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  17729077325                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  21263798000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1055741992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21516381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     21516381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1098774754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     21516381                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     21549212                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     43065593                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1077258373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43065593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     21516381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1141840347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    256507904                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma    137428992                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    395706368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    145686528                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    247136256                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    392822784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     64126976                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      4294656                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     68476928                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     36421632                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      7723008                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     44144640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     19364743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2807170494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1503995024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4330530261                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1594363824                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2704609078                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4298972902                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     19364743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4401534318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4208604102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8629503163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15360                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          240                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           67                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          307                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       168097                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        46927                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         215024                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       168097                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       168097                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       168097                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        46927                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        215024                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    244187136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         535552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          244793288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       347136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma    137428992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       139938816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      3815424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3824912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      2147328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2186544                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        32831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2672334507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       739801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5860973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2678968111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3798986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21516381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1503995024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      2151638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1531462029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3798986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21549212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4176329531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      2151638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       739801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5860973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4210430141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   5962504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361646250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3856                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3856                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6878690                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2329240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3824912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2186544                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3824912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2186544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            239035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            239065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            239027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            239044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            239021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            239099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            239080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            239012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            239032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            239003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           239101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           239065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           239003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           239006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           239035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            136665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            136651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            136613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            136646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            136660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            136640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            136652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            136650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           136712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           136704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           136644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           136664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           136663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           136651                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 123865377895                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19123310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            224262755395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32385.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58635.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5169                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3568046                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2035094                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3824908                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2186544                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3367098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  134541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  133363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 158571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 363657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 346120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 162079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  34454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  33554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  30930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  27474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  22673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  20006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  19447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  18886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  18782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  18759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  19193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  20312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  21301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  23867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  21755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  20321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  20234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  19914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  19925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13031                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       408061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.790495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   870.060475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.113941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9770      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8770      2.15%      4.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5741      1.41%      5.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7193      1.76%      7.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8008      1.96%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5639      1.38%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5485      1.34%     12.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7128      1.75%     14.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       350327     85.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       408061                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     991.823651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1026.336514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1745     45.25%     45.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.21%     45.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.03%     45.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.10%     45.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     45.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.16%     45.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          551     14.29%     60.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.08%     60.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     60.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            7      0.18%     60.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     60.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     60.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175         1500     38.90%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.05%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      0.21%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           16      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3856                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     567.047459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    174.471181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    498.063054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1574     40.82%     40.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            73      1.89%     42.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            43      1.12%     43.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      0.41%     44.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.29%     44.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           17      0.44%     44.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           16      0.41%     45.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.05%     45.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.13%     45.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.16%     45.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           12      0.31%     46.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     46.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.05%     46.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     46.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.05%     46.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     46.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     46.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     46.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     46.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     46.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           99      2.57%     48.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1966     50.99%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1760-1791            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1920-1951            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3856                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              244778368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               139938240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               244793288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            139938816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2678.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1531.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2678.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1531.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   91375725000                       # Total gap between requests
system.mem_ctrls.avgGap                      15200.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    244171264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       535424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       348224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma    137427328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 32831.391740684754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2672160806.734052181244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 739800.693890096503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5859571.697121464647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3810892.852502736263                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21516380.891175162047                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1503976813.814524888992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 2151638.089117516298                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      3815424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5424                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      2147328                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3394315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 223707460850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    217602625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    334297605                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34830387425                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35170284165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1732477399070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2101770000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56571.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58632.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    205285.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39949.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6421531.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1144866.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    806806.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    684169.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         201354900.299982                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         140538274.799998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6956151300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       3038759252.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     874759170.600312                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1855921088.324816                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     430704508.200090                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       13498188494.475540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        147.721438                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21751770960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4942980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64683259290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               16354                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          8177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9650707.747340                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2549163.588006                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         8177    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        28750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12417750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            8177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117720949000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  78913837250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1741430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1741430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1741430                       # number of overall hits
system.cpu.icache.overall_hits::total         1741430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          240                       # number of overall misses
system.cpu.icache.overall_misses::total           240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10413750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10413750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10413750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10413750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1741670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1741670                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1741670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1741670                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000138                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000138                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000138                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000138                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43390.625000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43390.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43390.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43390.625000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10034875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10034875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10034875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10034875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41811.979167                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41811.979167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41811.979167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41811.979167                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1741430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1741430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10413750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10413750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1741670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1741670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43390.625000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43390.625000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10034875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10034875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41811.979167                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41811.979167                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.681298                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35066377                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          70556.090543                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.681298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3483580                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3483580                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2274987                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2274987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2274987                       # number of overall hits
system.cpu.dcache.overall_hits::total         2274987                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10834                       # number of overall misses
system.cpu.dcache.overall_misses::total         10834                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    781078500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    781078500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    781078500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    781078500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2285821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2285821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2285821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2285821                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004740                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72095.117224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72095.117224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72095.117224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72095.117224                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5424                       # number of writebacks
system.cpu.dcache.writebacks::total              5424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2399                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2399                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2399                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        80789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        80789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    612441750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    612441750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    612441750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    612441750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    178653250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    178653250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003690                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003690                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003690                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003690                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72607.202134                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72607.202134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72607.202134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72607.202134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.356125                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.356125                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   8435                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1420574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1420574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5878                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    447624375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    447624375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1426452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1426452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76152.496597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76152.496597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5858                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5858                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         8226                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         8226                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    437464625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    437464625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    178653250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    178653250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74678.153807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74678.153807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.119378                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.119378                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       854413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         854413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    333454125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    333454125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       859369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       859369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005767                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67282.914649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67282.914649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        72563                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        72563                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    174977125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    174977125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67899.544043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67899.544043                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2287214                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8947                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            255.640326                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9151719                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9151719                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 196634786250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
