#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* ADC_cy_psoc4_sarmux_8 */
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 1
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_4_PIN 4
#define ADC_cy_psoc4_sarmux_8__CH_4_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_5_PIN 5
#define ADC_cy_psoc4_sarmux_8__CH_5_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_6_PIN 6
#define ADC_cy_psoc4_sarmux_8__CH_6_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_7_PIN 7
#define ADC_cy_psoc4_sarmux_8__CH_7_PORT 0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET

/* ADC_intClock */
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_A00
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_A00

/* LED_Matrix_1 */
#define LED_Matrix_1_ControlReg_1__0__MASK 0x01u
#define LED_Matrix_1_ControlReg_1__0__POS 0
#define LED_Matrix_1_ControlReg_1__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define LED_Matrix_1_ControlReg_1__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define LED_Matrix_1_ControlReg_1__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define LED_Matrix_1_ControlReg_1__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define LED_Matrix_1_ControlReg_1__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define LED_Matrix_1_ControlReg_1__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define LED_Matrix_1_ControlReg_1__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define LED_Matrix_1_ControlReg_1__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define LED_Matrix_1_ControlReg_1__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define LED_Matrix_1_ControlReg_1__1__MASK 0x02u
#define LED_Matrix_1_ControlReg_1__1__POS 1
#define LED_Matrix_1_ControlReg_1__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define LED_Matrix_1_ControlReg_1__CONTROL_REG CYREG_UDB_W8_CTL_01
#define LED_Matrix_1_ControlReg_1__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define LED_Matrix_1_ControlReg_1__COUNT_REG CYREG_UDB_W8_CTL_01
#define LED_Matrix_1_ControlReg_1__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define LED_Matrix_1_ControlReg_1__MASK 0x03u
#define LED_Matrix_1_ControlReg_1__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define LED_Matrix_1_ControlReg_1__PERIOD_REG CYREG_UDB_W8_MSK_01
#define LED_Matrix_1_ControlReg_1__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define LED_Matrix_1_datapath_0_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define LED_Matrix_1_datapath_0_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define LED_Matrix_1_datapath_0_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define LED_Matrix_1_datapath_0_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define LED_Matrix_1_datapath_0_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define LED_Matrix_1_datapath_0_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define LED_Matrix_1_datapath_0_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define LED_Matrix_1_datapath_0_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define LED_Matrix_1_datapath_0_u0__A0_REG CYREG_UDB_W8_A0_01
#define LED_Matrix_1_datapath_0_u0__A1_REG CYREG_UDB_W8_A1_01
#define LED_Matrix_1_datapath_0_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define LED_Matrix_1_datapath_0_u0__D0_REG CYREG_UDB_W8_D0_01
#define LED_Matrix_1_datapath_0_u0__D1_REG CYREG_UDB_W8_D1_01
#define LED_Matrix_1_datapath_0_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define LED_Matrix_1_datapath_0_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define LED_Matrix_1_datapath_0_u0__F0_REG CYREG_UDB_W8_F0_01
#define LED_Matrix_1_datapath_0_u0__F1_REG CYREG_UDB_W8_F1_01
#define LED_Matrix_1_datapath_0_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define LED_Matrix_1_datapath_0_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define LED_Matrix_1_datapath_1_u0__A0_A1_REG CYREG_UDB_CAT16_A_03
#define LED_Matrix_1_datapath_1_u0__A0_REG CYREG_UDB_W8_A0_03
#define LED_Matrix_1_datapath_1_u0__A1_REG CYREG_UDB_W8_A1_03
#define LED_Matrix_1_datapath_1_u0__D0_D1_REG CYREG_UDB_CAT16_D_03
#define LED_Matrix_1_datapath_1_u0__D0_REG CYREG_UDB_W8_D0_03
#define LED_Matrix_1_datapath_1_u0__D1_REG CYREG_UDB_W8_D1_03
#define LED_Matrix_1_datapath_1_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define LED_Matrix_1_datapath_1_u0__F0_F1_REG CYREG_UDB_CAT16_F_03
#define LED_Matrix_1_datapath_1_u0__F0_REG CYREG_UDB_W8_F0_03
#define LED_Matrix_1_datapath_1_u0__F1_REG CYREG_UDB_W8_F1_03
#define LED_Matrix_1_datapath_2_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define LED_Matrix_1_datapath_2_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define LED_Matrix_1_datapath_2_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define LED_Matrix_1_datapath_2_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define LED_Matrix_1_datapath_2_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define LED_Matrix_1_datapath_2_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define LED_Matrix_1_datapath_2_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define LED_Matrix_1_datapath_2_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define LED_Matrix_1_datapath_2_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define LED_Matrix_1_datapath_2_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define LED_Matrix_1_datapath_2_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define LED_Matrix_1_datapath_2_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define LED_Matrix_1_datapath_2_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define LED_Matrix_1_datapath_2_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define LED_Matrix_1_datapath_2_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define LED_Matrix_1_datapath_2_u0__A0_REG CYREG_UDB_W8_A0_00
#define LED_Matrix_1_datapath_2_u0__A1_REG CYREG_UDB_W8_A1_00
#define LED_Matrix_1_datapath_2_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define LED_Matrix_1_datapath_2_u0__D0_REG CYREG_UDB_W8_D0_00
#define LED_Matrix_1_datapath_2_u0__D1_REG CYREG_UDB_W8_D1_00
#define LED_Matrix_1_datapath_2_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define LED_Matrix_1_datapath_2_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define LED_Matrix_1_datapath_2_u0__F0_REG CYREG_UDB_W8_F0_00
#define LED_Matrix_1_datapath_2_u0__F1_REG CYREG_UDB_W8_F1_00

/* RTC_SCB_IRQ */
#define RTC_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define RTC_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define RTC_SCB_IRQ__INTC_MASK 0x400u
#define RTC_SCB_IRQ__INTC_NUMBER 10u
#define RTC_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define RTC_SCB_IRQ__INTC_PRIOR_NUM 2u
#define RTC_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define RTC_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define RTC_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* RTC_SCBCLK */
#define RTC_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define RTC_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define RTC_SCBCLK__ENABLE_MASK 0x80000000u
#define RTC_SCBCLK__MASK 0x80000000u
#define RTC_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00

/* P1_3_done */
#define P1_3_done__0__DM__MASK 0xE00u
#define P1_3_done__0__DM__SHIFT 9
#define P1_3_done__0__DR CYREG_PRT1_DR
#define P1_3_done__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_3_done__0__HSIOM_MASK 0x0000F000u
#define P1_3_done__0__HSIOM_SHIFT 12u
#define P1_3_done__0__INTCFG CYREG_PRT1_INTCFG
#define P1_3_done__0__INTSTAT CYREG_PRT1_INTSTAT
#define P1_3_done__0__MASK 0x08u
#define P1_3_done__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1_3_done__0__OUT_SEL_SHIFT 6u
#define P1_3_done__0__OUT_SEL_VAL 1u
#define P1_3_done__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_3_done__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_3_done__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_3_done__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_3_done__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_3_done__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_3_done__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_3_done__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_3_done__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_3_done__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_3_done__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_3_done__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_3_done__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_3_done__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_3_done__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_3_done__0__PC CYREG_PRT1_PC
#define P1_3_done__0__PC2 CYREG_PRT1_PC2
#define P1_3_done__0__PORT 1u
#define P1_3_done__0__PS CYREG_PRT1_PS
#define P1_3_done__0__SHIFT 3
#define P1_3_done__DR CYREG_PRT1_DR
#define P1_3_done__INTCFG CYREG_PRT1_INTCFG
#define P1_3_done__INTSTAT CYREG_PRT1_INTSTAT
#define P1_3_done__MASK 0x08u
#define P1_3_done__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_3_done__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_3_done__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_3_done__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_3_done__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_3_done__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_3_done__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_3_done__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_3_done__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_3_done__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_3_done__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_3_done__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_3_done__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_3_done__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_3_done__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_3_done__PC CYREG_PRT1_PC
#define P1_3_done__PC2 CYREG_PRT1_PC2
#define P1_3_done__PORT 1u
#define P1_3_done__PS CYREG_PRT1_PS
#define P1_3_done__SHIFT 3

/* ADC_P2_0 */
#define ADC_P2_0__0__DM__MASK 0x07u
#define ADC_P2_0__0__DM__SHIFT 0
#define ADC_P2_0__0__DR CYREG_PRT2_DR
#define ADC_P2_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_P2_0__0__HSIOM_MASK 0x0000000Fu
#define ADC_P2_0__0__HSIOM_SHIFT 0u
#define ADC_P2_0__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_0__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_0__0__MASK 0x01u
#define ADC_P2_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_0__0__PC CYREG_PRT2_PC
#define ADC_P2_0__0__PC2 CYREG_PRT2_PC2
#define ADC_P2_0__0__PORT 2u
#define ADC_P2_0__0__PS CYREG_PRT2_PS
#define ADC_P2_0__0__SHIFT 0
#define ADC_P2_0__DR CYREG_PRT2_DR
#define ADC_P2_0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_0__MASK 0x01u
#define ADC_P2_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_0__PC CYREG_PRT2_PC
#define ADC_P2_0__PC2 CYREG_PRT2_PC2
#define ADC_P2_0__PORT 2u
#define ADC_P2_0__PS CYREG_PRT2_PS
#define ADC_P2_0__SHIFT 0

/* ADC_P2_1 */
#define ADC_P2_1__0__DM__MASK 0x38u
#define ADC_P2_1__0__DM__SHIFT 3
#define ADC_P2_1__0__DR CYREG_PRT2_DR
#define ADC_P2_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_P2_1__0__HSIOM_MASK 0x000000F0u
#define ADC_P2_1__0__HSIOM_SHIFT 4u
#define ADC_P2_1__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_1__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_1__0__MASK 0x02u
#define ADC_P2_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_1__0__PC CYREG_PRT2_PC
#define ADC_P2_1__0__PC2 CYREG_PRT2_PC2
#define ADC_P2_1__0__PORT 2u
#define ADC_P2_1__0__PS CYREG_PRT2_PS
#define ADC_P2_1__0__SHIFT 1
#define ADC_P2_1__DR CYREG_PRT2_DR
#define ADC_P2_1__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_1__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_1__MASK 0x02u
#define ADC_P2_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_1__PC CYREG_PRT2_PC
#define ADC_P2_1__PC2 CYREG_PRT2_PC2
#define ADC_P2_1__PORT 2u
#define ADC_P2_1__PS CYREG_PRT2_PS
#define ADC_P2_1__SHIFT 1

/* ADC_P2_2 */
#define ADC_P2_2__0__DM__MASK 0x1C0u
#define ADC_P2_2__0__DM__SHIFT 6
#define ADC_P2_2__0__DR CYREG_PRT2_DR
#define ADC_P2_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_P2_2__0__HSIOM_MASK 0x00000F00u
#define ADC_P2_2__0__HSIOM_SHIFT 8u
#define ADC_P2_2__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_2__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_2__0__MASK 0x04u
#define ADC_P2_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_2__0__PC CYREG_PRT2_PC
#define ADC_P2_2__0__PC2 CYREG_PRT2_PC2
#define ADC_P2_2__0__PORT 2u
#define ADC_P2_2__0__PS CYREG_PRT2_PS
#define ADC_P2_2__0__SHIFT 2
#define ADC_P2_2__DR CYREG_PRT2_DR
#define ADC_P2_2__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_2__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_2__MASK 0x04u
#define ADC_P2_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_2__PC CYREG_PRT2_PC
#define ADC_P2_2__PC2 CYREG_PRT2_PC2
#define ADC_P2_2__PORT 2u
#define ADC_P2_2__PS CYREG_PRT2_PS
#define ADC_P2_2__SHIFT 2

/* ADC_P2_3 */
#define ADC_P2_3__0__DM__MASK 0xE00u
#define ADC_P2_3__0__DM__SHIFT 9
#define ADC_P2_3__0__DR CYREG_PRT2_DR
#define ADC_P2_3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_P2_3__0__HSIOM_MASK 0x0000F000u
#define ADC_P2_3__0__HSIOM_SHIFT 12u
#define ADC_P2_3__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_3__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_3__0__MASK 0x08u
#define ADC_P2_3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_3__0__PC CYREG_PRT2_PC
#define ADC_P2_3__0__PC2 CYREG_PRT2_PC2
#define ADC_P2_3__0__PORT 2u
#define ADC_P2_3__0__PS CYREG_PRT2_PS
#define ADC_P2_3__0__SHIFT 3
#define ADC_P2_3__DR CYREG_PRT2_DR
#define ADC_P2_3__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_3__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_3__MASK 0x08u
#define ADC_P2_3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_3__PC CYREG_PRT2_PC
#define ADC_P2_3__PC2 CYREG_PRT2_PC2
#define ADC_P2_3__PORT 2u
#define ADC_P2_3__PS CYREG_PRT2_PS
#define ADC_P2_3__SHIFT 3

/* ADC_P2_4 */
#define ADC_P2_4__0__DM__MASK 0x7000u
#define ADC_P2_4__0__DM__SHIFT 12
#define ADC_P2_4__0__DR CYREG_PRT2_DR
#define ADC_P2_4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_P2_4__0__HSIOM_MASK 0x000F0000u
#define ADC_P2_4__0__HSIOM_SHIFT 16u
#define ADC_P2_4__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_4__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_4__0__MASK 0x10u
#define ADC_P2_4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_4__0__PC CYREG_PRT2_PC
#define ADC_P2_4__0__PC2 CYREG_PRT2_PC2
#define ADC_P2_4__0__PORT 2u
#define ADC_P2_4__0__PS CYREG_PRT2_PS
#define ADC_P2_4__0__SHIFT 4
#define ADC_P2_4__DR CYREG_PRT2_DR
#define ADC_P2_4__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_4__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_4__MASK 0x10u
#define ADC_P2_4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_4__PC CYREG_PRT2_PC
#define ADC_P2_4__PC2 CYREG_PRT2_PC2
#define ADC_P2_4__PORT 2u
#define ADC_P2_4__PS CYREG_PRT2_PS
#define ADC_P2_4__SHIFT 4

/* ADC_P2_5 */
#define ADC_P2_5__0__DM__MASK 0x38000u
#define ADC_P2_5__0__DM__SHIFT 15
#define ADC_P2_5__0__DR CYREG_PRT2_DR
#define ADC_P2_5__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_P2_5__0__HSIOM_MASK 0x00F00000u
#define ADC_P2_5__0__HSIOM_SHIFT 20u
#define ADC_P2_5__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_5__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_5__0__MASK 0x20u
#define ADC_P2_5__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_5__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_5__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_5__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_5__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_5__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_5__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_5__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_5__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_5__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_5__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_5__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_5__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_5__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_5__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_5__0__PC CYREG_PRT2_PC
#define ADC_P2_5__0__PC2 CYREG_PRT2_PC2
#define ADC_P2_5__0__PORT 2u
#define ADC_P2_5__0__PS CYREG_PRT2_PS
#define ADC_P2_5__0__SHIFT 5
#define ADC_P2_5__DR CYREG_PRT2_DR
#define ADC_P2_5__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_5__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_5__MASK 0x20u
#define ADC_P2_5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_5__PC CYREG_PRT2_PC
#define ADC_P2_5__PC2 CYREG_PRT2_PC2
#define ADC_P2_5__PORT 2u
#define ADC_P2_5__PS CYREG_PRT2_PS
#define ADC_P2_5__SHIFT 5

/* ADC_P2_6 */
#define ADC_P2_6__0__DM__MASK 0x1C0000u
#define ADC_P2_6__0__DM__SHIFT 18
#define ADC_P2_6__0__DR CYREG_PRT2_DR
#define ADC_P2_6__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_P2_6__0__HSIOM_MASK 0x0F000000u
#define ADC_P2_6__0__HSIOM_SHIFT 24u
#define ADC_P2_6__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_6__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_6__0__MASK 0x40u
#define ADC_P2_6__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_6__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_6__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_6__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_6__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_6__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_6__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_6__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_6__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_6__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_6__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_6__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_6__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_6__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_6__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_6__0__PC CYREG_PRT2_PC
#define ADC_P2_6__0__PC2 CYREG_PRT2_PC2
#define ADC_P2_6__0__PORT 2u
#define ADC_P2_6__0__PS CYREG_PRT2_PS
#define ADC_P2_6__0__SHIFT 6
#define ADC_P2_6__DR CYREG_PRT2_DR
#define ADC_P2_6__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_6__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_6__MASK 0x40u
#define ADC_P2_6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_6__PC CYREG_PRT2_PC
#define ADC_P2_6__PC2 CYREG_PRT2_PC2
#define ADC_P2_6__PORT 2u
#define ADC_P2_6__PS CYREG_PRT2_PS
#define ADC_P2_6__SHIFT 6

/* ADC_P2_7 */
#define ADC_P2_7__0__DM__MASK 0xE00000u
#define ADC_P2_7__0__DM__SHIFT 21
#define ADC_P2_7__0__DR CYREG_PRT2_DR
#define ADC_P2_7__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_P2_7__0__HSIOM_MASK 0xF0000000u
#define ADC_P2_7__0__HSIOM_SHIFT 28u
#define ADC_P2_7__0__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_7__0__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_7__0__MASK 0x80u
#define ADC_P2_7__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_7__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_7__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_7__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_7__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_7__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_7__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_7__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_7__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_7__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_7__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_7__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_7__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_7__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_7__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_7__0__PC CYREG_PRT2_PC
#define ADC_P2_7__0__PC2 CYREG_PRT2_PC2
#define ADC_P2_7__0__PORT 2u
#define ADC_P2_7__0__PS CYREG_PRT2_PS
#define ADC_P2_7__0__SHIFT 7
#define ADC_P2_7__DR CYREG_PRT2_DR
#define ADC_P2_7__INTCFG CYREG_PRT2_INTCFG
#define ADC_P2_7__INTSTAT CYREG_PRT2_INTSTAT
#define ADC_P2_7__MASK 0x80u
#define ADC_P2_7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define ADC_P2_7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define ADC_P2_7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define ADC_P2_7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define ADC_P2_7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define ADC_P2_7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define ADC_P2_7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define ADC_P2_7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define ADC_P2_7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define ADC_P2_7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define ADC_P2_7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define ADC_P2_7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define ADC_P2_7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define ADC_P2_7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define ADC_P2_7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define ADC_P2_7__PC CYREG_PRT2_PC
#define ADC_P2_7__PC2 CYREG_PRT2_PC2
#define ADC_P2_7__PORT 2u
#define ADC_P2_7__PS CYREG_PRT2_PS
#define ADC_P2_7__SHIFT 7

/* P1_4_LAT */
#define P1_4_LAT__0__DM__MASK 0x7000u
#define P1_4_LAT__0__DM__SHIFT 12
#define P1_4_LAT__0__DR CYREG_PRT1_DR
#define P1_4_LAT__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_4_LAT__0__HSIOM_MASK 0x000F0000u
#define P1_4_LAT__0__HSIOM_SHIFT 16u
#define P1_4_LAT__0__INTCFG CYREG_PRT1_INTCFG
#define P1_4_LAT__0__INTSTAT CYREG_PRT1_INTSTAT
#define P1_4_LAT__0__MASK 0x10u
#define P1_4_LAT__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1_4_LAT__0__OUT_SEL_SHIFT 8u
#define P1_4_LAT__0__OUT_SEL_VAL 3u
#define P1_4_LAT__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_4_LAT__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_4_LAT__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_4_LAT__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_4_LAT__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_4_LAT__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_4_LAT__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_4_LAT__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_4_LAT__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_4_LAT__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_4_LAT__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_4_LAT__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_4_LAT__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_4_LAT__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_4_LAT__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_4_LAT__0__PC CYREG_PRT1_PC
#define P1_4_LAT__0__PC2 CYREG_PRT1_PC2
#define P1_4_LAT__0__PORT 1u
#define P1_4_LAT__0__PS CYREG_PRT1_PS
#define P1_4_LAT__0__SHIFT 4
#define P1_4_LAT__DR CYREG_PRT1_DR
#define P1_4_LAT__INTCFG CYREG_PRT1_INTCFG
#define P1_4_LAT__INTSTAT CYREG_PRT1_INTSTAT
#define P1_4_LAT__MASK 0x10u
#define P1_4_LAT__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_4_LAT__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_4_LAT__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_4_LAT__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_4_LAT__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_4_LAT__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_4_LAT__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_4_LAT__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_4_LAT__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_4_LAT__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_4_LAT__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_4_LAT__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_4_LAT__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_4_LAT__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_4_LAT__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_4_LAT__PC CYREG_PRT1_PC
#define P1_4_LAT__PC2 CYREG_PRT1_PC2
#define P1_4_LAT__PORT 1u
#define P1_4_LAT__PS CYREG_PRT1_PS
#define P1_4_LAT__SHIFT 4

/* P3_1_CLK */
#define P3_1_CLK__0__DM__MASK 0x38u
#define P3_1_CLK__0__DM__SHIFT 3
#define P3_1_CLK__0__DR CYREG_PRT3_DR
#define P3_1_CLK__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P3_1_CLK__0__HSIOM_MASK 0x000000F0u
#define P3_1_CLK__0__HSIOM_SHIFT 4u
#define P3_1_CLK__0__INTCFG CYREG_PRT3_INTCFG
#define P3_1_CLK__0__INTSTAT CYREG_PRT3_INTSTAT
#define P3_1_CLK__0__MASK 0x02u
#define P3_1_CLK__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define P3_1_CLK__0__OUT_SEL_SHIFT 2u
#define P3_1_CLK__0__OUT_SEL_VAL 1u
#define P3_1_CLK__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_1_CLK__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_1_CLK__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_1_CLK__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_1_CLK__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_1_CLK__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_1_CLK__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_1_CLK__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_1_CLK__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_1_CLK__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_1_CLK__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_1_CLK__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_1_CLK__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_1_CLK__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_1_CLK__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_1_CLK__0__PC CYREG_PRT3_PC
#define P3_1_CLK__0__PC2 CYREG_PRT3_PC2
#define P3_1_CLK__0__PORT 3u
#define P3_1_CLK__0__PS CYREG_PRT3_PS
#define P3_1_CLK__0__SHIFT 1
#define P3_1_CLK__DR CYREG_PRT3_DR
#define P3_1_CLK__INTCFG CYREG_PRT3_INTCFG
#define P3_1_CLK__INTSTAT CYREG_PRT3_INTSTAT
#define P3_1_CLK__MASK 0x02u
#define P3_1_CLK__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_1_CLK__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_1_CLK__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_1_CLK__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_1_CLK__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_1_CLK__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_1_CLK__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_1_CLK__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_1_CLK__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_1_CLK__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_1_CLK__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_1_CLK__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_1_CLK__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_1_CLK__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_1_CLK__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_1_CLK__PC CYREG_PRT3_PC
#define P3_1_CLK__PC2 CYREG_PRT3_PC2
#define P3_1_CLK__PORT 3u
#define P3_1_CLK__PS CYREG_PRT3_PS
#define P3_1_CLK__SHIFT 1

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 0u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_B01
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_B01

/* CR_Addr */
#define CR_Addr_Sync_ctrl_reg__0__MASK 0x01u
#define CR_Addr_Sync_ctrl_reg__0__POS 0
#define CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define CR_Addr_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define CR_Addr_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define CR_Addr_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define CR_Addr_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define CR_Addr_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define CR_Addr_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define CR_Addr_Sync_ctrl_reg__1__MASK 0x02u
#define CR_Addr_Sync_ctrl_reg__1__POS 1
#define CR_Addr_Sync_ctrl_reg__2__MASK 0x04u
#define CR_Addr_Sync_ctrl_reg__2__POS 2
#define CR_Addr_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define CR_Addr_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define CR_Addr_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define CR_Addr_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_02
#define CR_Addr_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define CR_Addr_Sync_ctrl_reg__MASK 0x07u
#define CR_Addr_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define CR_Addr_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define CR_Addr_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02

/* P0_0_B1 */
#define P0_0_B1__0__DM__MASK 0x07u
#define P0_0_B1__0__DM__SHIFT 0
#define P0_0_B1__0__DR CYREG_PRT0_DR
#define P0_0_B1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_0_B1__0__HSIOM_MASK 0x0000000Fu
#define P0_0_B1__0__HSIOM_SHIFT 0u
#define P0_0_B1__0__INTCFG CYREG_PRT0_INTCFG
#define P0_0_B1__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_0_B1__0__MASK 0x01u
#define P0_0_B1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define P0_0_B1__0__OUT_SEL_SHIFT 0u
#define P0_0_B1__0__OUT_SEL_VAL 2u
#define P0_0_B1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_0_B1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_0_B1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_0_B1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_0_B1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_0_B1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_0_B1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_0_B1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_0_B1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_0_B1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_0_B1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_0_B1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_0_B1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_0_B1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_0_B1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_0_B1__0__PC CYREG_PRT0_PC
#define P0_0_B1__0__PC2 CYREG_PRT0_PC2
#define P0_0_B1__0__PORT 0u
#define P0_0_B1__0__PS CYREG_PRT0_PS
#define P0_0_B1__0__SHIFT 0
#define P0_0_B1__DR CYREG_PRT0_DR
#define P0_0_B1__INTCFG CYREG_PRT0_INTCFG
#define P0_0_B1__INTSTAT CYREG_PRT0_INTSTAT
#define P0_0_B1__MASK 0x01u
#define P0_0_B1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_0_B1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_0_B1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_0_B1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_0_B1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_0_B1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_0_B1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_0_B1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_0_B1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_0_B1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_0_B1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_0_B1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_0_B1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_0_B1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_0_B1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_0_B1__PC CYREG_PRT0_PC
#define P0_0_B1__PC2 CYREG_PRT0_PC2
#define P0_0_B1__PORT 0u
#define P0_0_B1__PS CYREG_PRT0_PS
#define P0_0_B1__SHIFT 0

/* P0_6_OE */
#define P0_6_OE__0__DM__MASK 0x1C0000u
#define P0_6_OE__0__DM__SHIFT 18
#define P0_6_OE__0__DR CYREG_PRT0_DR
#define P0_6_OE__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_6_OE__0__HSIOM_MASK 0x0F000000u
#define P0_6_OE__0__HSIOM_SHIFT 24u
#define P0_6_OE__0__INTCFG CYREG_PRT0_INTCFG
#define P0_6_OE__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_6_OE__0__MASK 0x40u
#define P0_6_OE__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define P0_6_OE__0__OUT_SEL_SHIFT 12u
#define P0_6_OE__0__OUT_SEL_VAL 3u
#define P0_6_OE__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_6_OE__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_6_OE__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_6_OE__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_6_OE__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_6_OE__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_6_OE__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_6_OE__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_6_OE__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_6_OE__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_6_OE__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_6_OE__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_6_OE__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_6_OE__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_6_OE__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_6_OE__0__PC CYREG_PRT0_PC
#define P0_6_OE__0__PC2 CYREG_PRT0_PC2
#define P0_6_OE__0__PORT 0u
#define P0_6_OE__0__PS CYREG_PRT0_PS
#define P0_6_OE__0__SHIFT 6
#define P0_6_OE__DR CYREG_PRT0_DR
#define P0_6_OE__INTCFG CYREG_PRT0_INTCFG
#define P0_6_OE__INTSTAT CYREG_PRT0_INTSTAT
#define P0_6_OE__MASK 0x40u
#define P0_6_OE__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_6_OE__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_6_OE__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_6_OE__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_6_OE__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_6_OE__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_6_OE__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_6_OE__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_6_OE__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_6_OE__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_6_OE__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_6_OE__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_6_OE__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_6_OE__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_6_OE__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_6_OE__PC CYREG_PRT0_PC
#define P0_6_OE__PC2 CYREG_PRT0_PC2
#define P0_6_OE__PORT 0u
#define P0_6_OE__PS CYREG_PRT0_PS
#define P0_6_OE__SHIFT 6

/* P0_7_R1 */
#define P0_7_R1__0__DM__MASK 0xE00000u
#define P0_7_R1__0__DM__SHIFT 21
#define P0_7_R1__0__DR CYREG_PRT0_DR
#define P0_7_R1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_7_R1__0__HSIOM_MASK 0xF0000000u
#define P0_7_R1__0__HSIOM_SHIFT 28u
#define P0_7_R1__0__INTCFG CYREG_PRT0_INTCFG
#define P0_7_R1__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_7_R1__0__MASK 0x80u
#define P0_7_R1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define P0_7_R1__0__OUT_SEL_SHIFT 14u
#define P0_7_R1__0__OUT_SEL_VAL 2u
#define P0_7_R1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_7_R1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_7_R1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_7_R1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_7_R1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_7_R1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_7_R1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_7_R1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_7_R1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_7_R1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_7_R1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_7_R1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_7_R1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_7_R1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_7_R1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_7_R1__0__PC CYREG_PRT0_PC
#define P0_7_R1__0__PC2 CYREG_PRT0_PC2
#define P0_7_R1__0__PORT 0u
#define P0_7_R1__0__PS CYREG_PRT0_PS
#define P0_7_R1__0__SHIFT 7
#define P0_7_R1__DR CYREG_PRT0_DR
#define P0_7_R1__INTCFG CYREG_PRT0_INTCFG
#define P0_7_R1__INTSTAT CYREG_PRT0_INTSTAT
#define P0_7_R1__MASK 0x80u
#define P0_7_R1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_7_R1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_7_R1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_7_R1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_7_R1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_7_R1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_7_R1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_7_R1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_7_R1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_7_R1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_7_R1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_7_R1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_7_R1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_7_R1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_7_R1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_7_R1__PC CYREG_PRT0_PC
#define P0_7_R1__PC2 CYREG_PRT0_PC2
#define P0_7_R1__PORT 0u
#define P0_7_R1__PS CYREG_PRT0_PS
#define P0_7_R1__SHIFT 7

/* P1_0_G2 */
#define P1_0_G2__0__DM__MASK 0x07u
#define P1_0_G2__0__DM__SHIFT 0
#define P1_0_G2__0__DR CYREG_PRT1_DR
#define P1_0_G2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_0_G2__0__HSIOM_MASK 0x0000000Fu
#define P1_0_G2__0__HSIOM_SHIFT 0u
#define P1_0_G2__0__INTCFG CYREG_PRT1_INTCFG
#define P1_0_G2__0__INTSTAT CYREG_PRT1_INTSTAT
#define P1_0_G2__0__MASK 0x01u
#define P1_0_G2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1_0_G2__0__OUT_SEL_SHIFT 0u
#define P1_0_G2__0__OUT_SEL_VAL 2u
#define P1_0_G2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_0_G2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_0_G2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_0_G2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_0_G2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_0_G2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_0_G2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_0_G2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_0_G2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_0_G2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_0_G2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_0_G2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_0_G2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_0_G2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_0_G2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_0_G2__0__PC CYREG_PRT1_PC
#define P1_0_G2__0__PC2 CYREG_PRT1_PC2
#define P1_0_G2__0__PORT 1u
#define P1_0_G2__0__PS CYREG_PRT1_PS
#define P1_0_G2__0__SHIFT 0
#define P1_0_G2__DR CYREG_PRT1_DR
#define P1_0_G2__INTCFG CYREG_PRT1_INTCFG
#define P1_0_G2__INTSTAT CYREG_PRT1_INTSTAT
#define P1_0_G2__MASK 0x01u
#define P1_0_G2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_0_G2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_0_G2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_0_G2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_0_G2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_0_G2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_0_G2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_0_G2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_0_G2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_0_G2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_0_G2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_0_G2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_0_G2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_0_G2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_0_G2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_0_G2__PC CYREG_PRT1_PC
#define P1_0_G2__PC2 CYREG_PRT1_PC2
#define P1_0_G2__PORT 1u
#define P1_0_G2__PS CYREG_PRT1_PS
#define P1_0_G2__SHIFT 0

/* P3_0_B2 */
#define P3_0_B2__0__DM__MASK 0x07u
#define P3_0_B2__0__DM__SHIFT 0
#define P3_0_B2__0__DR CYREG_PRT3_DR
#define P3_0_B2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P3_0_B2__0__HSIOM_MASK 0x0000000Fu
#define P3_0_B2__0__HSIOM_SHIFT 0u
#define P3_0_B2__0__INTCFG CYREG_PRT3_INTCFG
#define P3_0_B2__0__INTSTAT CYREG_PRT3_INTSTAT
#define P3_0_B2__0__MASK 0x01u
#define P3_0_B2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define P3_0_B2__0__OUT_SEL_SHIFT 0u
#define P3_0_B2__0__OUT_SEL_VAL 0u
#define P3_0_B2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_0_B2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_0_B2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_0_B2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_0_B2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_0_B2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_0_B2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_0_B2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_0_B2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_0_B2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_0_B2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_0_B2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_0_B2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_0_B2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_0_B2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_0_B2__0__PC CYREG_PRT3_PC
#define P3_0_B2__0__PC2 CYREG_PRT3_PC2
#define P3_0_B2__0__PORT 3u
#define P3_0_B2__0__PS CYREG_PRT3_PS
#define P3_0_B2__0__SHIFT 0
#define P3_0_B2__DR CYREG_PRT3_DR
#define P3_0_B2__INTCFG CYREG_PRT3_INTCFG
#define P3_0_B2__INTSTAT CYREG_PRT3_INTSTAT
#define P3_0_B2__MASK 0x01u
#define P3_0_B2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_0_B2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_0_B2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_0_B2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_0_B2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_0_B2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_0_B2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_0_B2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_0_B2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_0_B2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_0_B2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_0_B2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_0_B2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_0_B2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_0_B2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_0_B2__PC CYREG_PRT3_PC
#define P3_0_B2__PC2 CYREG_PRT3_PC2
#define P3_0_B2__PORT 3u
#define P3_0_B2__PS CYREG_PRT3_PS
#define P3_0_B2__SHIFT 0

/* P3_5_R2 */
#define P3_5_R2__0__DM__MASK 0x38000u
#define P3_5_R2__0__DM__SHIFT 15
#define P3_5_R2__0__DR CYREG_PRT3_DR
#define P3_5_R2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P3_5_R2__0__HSIOM_MASK 0x00F00000u
#define P3_5_R2__0__HSIOM_SHIFT 20u
#define P3_5_R2__0__INTCFG CYREG_PRT3_INTCFG
#define P3_5_R2__0__INTSTAT CYREG_PRT3_INTSTAT
#define P3_5_R2__0__MASK 0x20u
#define P3_5_R2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define P3_5_R2__0__OUT_SEL_SHIFT 10u
#define P3_5_R2__0__OUT_SEL_VAL 0u
#define P3_5_R2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_5_R2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_5_R2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_5_R2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_5_R2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_5_R2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_5_R2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_5_R2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_5_R2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_5_R2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_5_R2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_5_R2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_5_R2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_5_R2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_5_R2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_5_R2__0__PC CYREG_PRT3_PC
#define P3_5_R2__0__PC2 CYREG_PRT3_PC2
#define P3_5_R2__0__PORT 3u
#define P3_5_R2__0__PS CYREG_PRT3_PS
#define P3_5_R2__0__SHIFT 5
#define P3_5_R2__DR CYREG_PRT3_DR
#define P3_5_R2__INTCFG CYREG_PRT3_INTCFG
#define P3_5_R2__INTSTAT CYREG_PRT3_INTSTAT
#define P3_5_R2__MASK 0x20u
#define P3_5_R2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_5_R2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_5_R2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_5_R2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_5_R2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_5_R2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_5_R2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_5_R2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_5_R2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_5_R2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_5_R2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_5_R2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_5_R2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_5_R2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_5_R2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_5_R2__PC CYREG_PRT3_PC
#define P3_5_R2__PC2 CYREG_PRT3_PC2
#define P3_5_R2__PORT 3u
#define P3_5_R2__PS CYREG_PRT3_PS
#define P3_5_R2__SHIFT 5

/* P3_7_G1 */
#define P3_7_G1__0__DM__MASK 0xE00000u
#define P3_7_G1__0__DM__SHIFT 21
#define P3_7_G1__0__DR CYREG_PRT3_DR
#define P3_7_G1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P3_7_G1__0__HSIOM_MASK 0xF0000000u
#define P3_7_G1__0__HSIOM_SHIFT 28u
#define P3_7_G1__0__INTCFG CYREG_PRT3_INTCFG
#define P3_7_G1__0__INTSTAT CYREG_PRT3_INTSTAT
#define P3_7_G1__0__MASK 0x80u
#define P3_7_G1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define P3_7_G1__0__OUT_SEL_SHIFT 14u
#define P3_7_G1__0__OUT_SEL_VAL 3u
#define P3_7_G1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_7_G1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_7_G1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_7_G1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_7_G1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_7_G1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_7_G1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_7_G1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_7_G1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_7_G1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_7_G1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_7_G1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_7_G1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_7_G1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_7_G1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_7_G1__0__PC CYREG_PRT3_PC
#define P3_7_G1__0__PC2 CYREG_PRT3_PC2
#define P3_7_G1__0__PORT 3u
#define P3_7_G1__0__PS CYREG_PRT3_PS
#define P3_7_G1__0__SHIFT 7
#define P3_7_G1__DR CYREG_PRT3_DR
#define P3_7_G1__INTCFG CYREG_PRT3_INTCFG
#define P3_7_G1__INTSTAT CYREG_PRT3_INTSTAT
#define P3_7_G1__MASK 0x80u
#define P3_7_G1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define P3_7_G1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define P3_7_G1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define P3_7_G1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define P3_7_G1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define P3_7_G1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define P3_7_G1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define P3_7_G1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define P3_7_G1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define P3_7_G1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define P3_7_G1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define P3_7_G1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define P3_7_G1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define P3_7_G1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define P3_7_G1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define P3_7_G1__PC CYREG_PRT3_PC
#define P3_7_G1__PC2 CYREG_PRT3_PC2
#define P3_7_G1__PORT 3u
#define P3_7_G1__PS CYREG_PRT3_PS
#define P3_7_G1__SHIFT 7

/* RTC_SCB */
#define RTC_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define RTC_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define RTC_SCB__CTRL CYREG_SCB0_CTRL
#define RTC_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define RTC_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define RTC_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define RTC_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define RTC_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define RTC_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define RTC_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define RTC_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define RTC_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define RTC_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define RTC_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define RTC_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define RTC_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define RTC_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define RTC_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define RTC_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define RTC_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define RTC_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define RTC_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define RTC_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define RTC_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define RTC_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define RTC_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define RTC_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define RTC_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define RTC_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define RTC_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define RTC_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define RTC_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define RTC_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define RTC_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define RTC_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define RTC_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define RTC_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define RTC_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define RTC_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define RTC_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define RTC_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define RTC_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define RTC_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define RTC_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define RTC_SCB__INTR_M CYREG_SCB0_INTR_M
#define RTC_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define RTC_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define RTC_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define RTC_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define RTC_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define RTC_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define RTC_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define RTC_SCB__INTR_S CYREG_SCB0_INTR_S
#define RTC_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define RTC_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define RTC_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define RTC_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define RTC_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define RTC_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define RTC_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define RTC_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define RTC_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define RTC_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define RTC_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define RTC_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define RTC_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define RTC_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define RTC_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define RTC_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define RTC_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define RTC_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define RTC_SCB__STATUS CYREG_SCB0_STATUS
#define RTC_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define RTC_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define RTC_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define RTC_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define RTC_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define RTC_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define RTC_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define RTC_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* RTC_scl */
#define RTC_scl__0__DM__MASK 0x07u
#define RTC_scl__0__DM__SHIFT 0
#define RTC_scl__0__DR CYREG_PRT4_DR
#define RTC_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RTC_scl__0__HSIOM_MASK 0x0000000Fu
#define RTC_scl__0__HSIOM_SHIFT 0u
#define RTC_scl__0__INTCFG CYREG_PRT4_INTCFG
#define RTC_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define RTC_scl__0__MASK 0x01u
#define RTC_scl__0__PC CYREG_PRT4_PC
#define RTC_scl__0__PC2 CYREG_PRT4_PC2
#define RTC_scl__0__PORT 4u
#define RTC_scl__0__PS CYREG_PRT4_PS
#define RTC_scl__0__SHIFT 0
#define RTC_scl__DR CYREG_PRT4_DR
#define RTC_scl__INTCFG CYREG_PRT4_INTCFG
#define RTC_scl__INTSTAT CYREG_PRT4_INTSTAT
#define RTC_scl__MASK 0x01u
#define RTC_scl__PC CYREG_PRT4_PC
#define RTC_scl__PC2 CYREG_PRT4_PC2
#define RTC_scl__PORT 4u
#define RTC_scl__PS CYREG_PRT4_PS
#define RTC_scl__SHIFT 0

/* RTC_sda */
#define RTC_sda__0__DM__MASK 0x38u
#define RTC_sda__0__DM__SHIFT 3
#define RTC_sda__0__DR CYREG_PRT4_DR
#define RTC_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RTC_sda__0__HSIOM_MASK 0x000000F0u
#define RTC_sda__0__HSIOM_SHIFT 4u
#define RTC_sda__0__INTCFG CYREG_PRT4_INTCFG
#define RTC_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define RTC_sda__0__MASK 0x02u
#define RTC_sda__0__PC CYREG_PRT4_PC
#define RTC_sda__0__PC2 CYREG_PRT4_PC2
#define RTC_sda__0__PORT 4u
#define RTC_sda__0__PS CYREG_PRT4_PS
#define RTC_sda__0__SHIFT 1
#define RTC_sda__DR CYREG_PRT4_DR
#define RTC_sda__INTCFG CYREG_PRT4_INTCFG
#define RTC_sda__INTSTAT CYREG_PRT4_INTSTAT
#define RTC_sda__MASK 0x02u
#define RTC_sda__PC CYREG_PRT4_PC
#define RTC_sda__PC2 CYREG_PRT4_PC2
#define RTC_sda__PORT 4u
#define RTC_sda__PS CYREG_PRT4_PS
#define RTC_sda__SHIFT 1

/* P1_1_B */
#define P1_1_B__0__DM__MASK 0x38u
#define P1_1_B__0__DM__SHIFT 3
#define P1_1_B__0__DR CYREG_PRT1_DR
#define P1_1_B__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_1_B__0__HSIOM_MASK 0x000000F0u
#define P1_1_B__0__HSIOM_SHIFT 4u
#define P1_1_B__0__INTCFG CYREG_PRT1_INTCFG
#define P1_1_B__0__INTSTAT CYREG_PRT1_INTSTAT
#define P1_1_B__0__MASK 0x02u
#define P1_1_B__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1_1_B__0__OUT_SEL_SHIFT 2u
#define P1_1_B__0__OUT_SEL_VAL 3u
#define P1_1_B__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_1_B__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_1_B__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_1_B__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_1_B__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_1_B__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_1_B__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_1_B__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_1_B__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_1_B__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_1_B__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_1_B__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_1_B__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_1_B__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_1_B__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_1_B__0__PC CYREG_PRT1_PC
#define P1_1_B__0__PC2 CYREG_PRT1_PC2
#define P1_1_B__0__PORT 1u
#define P1_1_B__0__PS CYREG_PRT1_PS
#define P1_1_B__0__SHIFT 1
#define P1_1_B__DR CYREG_PRT1_DR
#define P1_1_B__INTCFG CYREG_PRT1_INTCFG
#define P1_1_B__INTSTAT CYREG_PRT1_INTSTAT
#define P1_1_B__MASK 0x02u
#define P1_1_B__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_1_B__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_1_B__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_1_B__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_1_B__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_1_B__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_1_B__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_1_B__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_1_B__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_1_B__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_1_B__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_1_B__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_1_B__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_1_B__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_1_B__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_1_B__PC CYREG_PRT1_PC
#define P1_1_B__PC2 CYREG_PRT1_PC2
#define P1_1_B__PORT 1u
#define P1_1_B__PS CYREG_PRT1_PS
#define P1_1_B__SHIFT 1

/* P1_2_A */
#define P1_2_A__0__DM__MASK 0x1C0u
#define P1_2_A__0__DM__SHIFT 6
#define P1_2_A__0__DR CYREG_PRT1_DR
#define P1_2_A__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_2_A__0__HSIOM_MASK 0x00000F00u
#define P1_2_A__0__HSIOM_SHIFT 8u
#define P1_2_A__0__INTCFG CYREG_PRT1_INTCFG
#define P1_2_A__0__INTSTAT CYREG_PRT1_INTSTAT
#define P1_2_A__0__MASK 0x04u
#define P1_2_A__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1_2_A__0__OUT_SEL_SHIFT 4u
#define P1_2_A__0__OUT_SEL_VAL 0u
#define P1_2_A__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_2_A__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_2_A__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_2_A__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_2_A__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_2_A__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_2_A__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_2_A__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_2_A__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_2_A__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_2_A__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_2_A__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_2_A__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_2_A__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_2_A__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_2_A__0__PC CYREG_PRT1_PC
#define P1_2_A__0__PC2 CYREG_PRT1_PC2
#define P1_2_A__0__PORT 1u
#define P1_2_A__0__PS CYREG_PRT1_PS
#define P1_2_A__0__SHIFT 2
#define P1_2_A__DR CYREG_PRT1_DR
#define P1_2_A__INTCFG CYREG_PRT1_INTCFG
#define P1_2_A__INTSTAT CYREG_PRT1_INTSTAT
#define P1_2_A__MASK 0x04u
#define P1_2_A__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_2_A__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_2_A__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_2_A__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_2_A__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_2_A__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_2_A__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_2_A__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_2_A__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_2_A__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_2_A__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_2_A__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_2_A__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_2_A__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_2_A__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_2_A__PC CYREG_PRT1_PC
#define P1_2_A__PC2 CYREG_PRT1_PC2
#define P1_2_A__PORT 1u
#define P1_2_A__PS CYREG_PRT1_PS
#define P1_2_A__SHIFT 2

/* P1_5_C */
#define P1_5_C__0__DM__MASK 0x38000u
#define P1_5_C__0__DM__SHIFT 15
#define P1_5_C__0__DR CYREG_PRT1_DR
#define P1_5_C__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_5_C__0__HSIOM_MASK 0x00F00000u
#define P1_5_C__0__HSIOM_SHIFT 20u
#define P1_5_C__0__INTCFG CYREG_PRT1_INTCFG
#define P1_5_C__0__INTSTAT CYREG_PRT1_INTSTAT
#define P1_5_C__0__MASK 0x20u
#define P1_5_C__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1_5_C__0__OUT_SEL_SHIFT 10u
#define P1_5_C__0__OUT_SEL_VAL 1u
#define P1_5_C__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_5_C__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_5_C__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_5_C__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_5_C__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_5_C__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_5_C__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_5_C__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_5_C__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_5_C__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_5_C__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_5_C__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_5_C__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_5_C__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_5_C__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_5_C__0__PC CYREG_PRT1_PC
#define P1_5_C__0__PC2 CYREG_PRT1_PC2
#define P1_5_C__0__PORT 1u
#define P1_5_C__0__PS CYREG_PRT1_PS
#define P1_5_C__0__SHIFT 5
#define P1_5_C__DR CYREG_PRT1_DR
#define P1_5_C__INTCFG CYREG_PRT1_INTCFG
#define P1_5_C__INTSTAT CYREG_PRT1_INTSTAT
#define P1_5_C__MASK 0x20u
#define P1_5_C__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_5_C__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_5_C__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_5_C__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_5_C__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_5_C__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_5_C__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_5_C__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_5_C__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_5_C__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_5_C__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_5_C__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_5_C__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_5_C__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_5_C__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_5_C__PC CYREG_PRT1_PC
#define P1_5_C__PC2 CYREG_PRT1_PC2
#define P1_5_C__PORT 1u
#define P1_5_C__PS CYREG_PRT1_PS
#define P1_5_C__SHIFT 5

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_2__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_2__INTC_MASK 0x08u
#define isr_2__INTC_NUMBER 3u
#define isr_2__INTC_PRIOR_MASK 0xC0000000u
#define isr_2__INTC_PRIOR_NUM 0u
#define isr_2__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_2__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_2__INTC_SET_PD_REG CYREG_CM0_ISPR

/* P0_2 */
#define P0_2__0__DM__MASK 0x1C0u
#define P0_2__0__DM__SHIFT 6
#define P0_2__0__DR CYREG_PRT0_DR
#define P0_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0_2__0__HSIOM_MASK 0x00000F00u
#define P0_2__0__HSIOM_SHIFT 8u
#define P0_2__0__INTCFG CYREG_PRT0_INTCFG
#define P0_2__0__INTSTAT CYREG_PRT0_INTSTAT
#define P0_2__0__MASK 0x04u
#define P0_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_2__0__PC CYREG_PRT0_PC
#define P0_2__0__PC2 CYREG_PRT0_PC2
#define P0_2__0__PORT 0u
#define P0_2__0__PS CYREG_PRT0_PS
#define P0_2__0__SHIFT 2
#define P0_2__DR CYREG_PRT0_DR
#define P0_2__INTCFG CYREG_PRT0_INTCFG
#define P0_2__INTSTAT CYREG_PRT0_INTSTAT
#define P0_2__MASK 0x04u
#define P0_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define P0_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define P0_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define P0_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define P0_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define P0_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define P0_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define P0_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define P0_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define P0_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define P0_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define P0_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define P0_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define P0_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define P0_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define P0_2__PC CYREG_PRT0_PC
#define P0_2__PC2 CYREG_PRT0_PC2
#define P0_2__PORT 0u
#define P0_2__PS CYREG_PRT0_PS
#define P0_2__SHIFT 2

/* eoc */
#define eoc__INTC_CLR_EN_REG CYREG_CM0_ICER
#define eoc__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define eoc__INTC_MASK 0x04u
#define eoc__INTC_NUMBER 2u
#define eoc__INTC_PRIOR_MASK 0xC00000u
#define eoc__INTC_PRIOR_NUM 3u
#define eoc__INTC_PRIOR_REG CYREG_CM0_IPR0
#define eoc__INTC_SET_EN_REG CYREG_CM0_ISER
#define eoc__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PB */
#define PB__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PB__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PB__INTC_MASK 0x01u
#define PB__INTC_NUMBER 0u
#define PB__INTC_PRIOR_MASK 0xC0u
#define PB__INTC_PRIOR_NUM 3u
#define PB__INTC_PRIOR_REG CYREG_CM0_IPR0
#define PB__INTC_SET_EN_REG CYREG_CM0_ISER
#define PB__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC4A
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC4A_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
