{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2423, "design__instance__area": 72876.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 2, "power__internal__total": 0.13816417753696442, "power__switching__total": 0.09910079091787338, "power__leakage__total": 7.515393463108921e-07, "power__total": 0.2372657060623169, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5343295956934003, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5343295956934003, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5837074322439195, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.96255461881102, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.583707, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.350123, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7627509950651695, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7627509950651695, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.3794531463110785, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.860581408271317, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -364.0765658669249, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.860581408271317, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.307974, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.860581, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 147, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43264817952839724, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.43264817952839724, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2638722648406014, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.2679074815600275, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263872, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.052103, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.4312284262843532, "clock__skew__worst_setup": 0.4312284262843532, "timing__hold__ws": 0.2628853875661013, "timing__setup__ws": -5.464965523688329, "timing__hold__tns": 0, "timing__setup__tns": -412.3407794143329, "timing__hold__wns": 0, "timing__setup__wns": -5.464965523688329, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262885, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 440, "timing__setup_r2r__ws": -5.464965, "timing__setup_r2r_vio__count": 440, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3259, "design__instance__area__stdcell": 76546.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.734445, "design__instance__utilization__stdcell": 0.734445, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 200, "design__instance__area__class:buffer": 4372.84, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1475.17, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18200.4, "design__instance__count__class:multi_input_combinational_cell": 1412, "design__instance__area__class:multi_input_combinational_cell": 35566.6, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 111927, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 260, "design__instance__area__class:timing_repair_buffer": 7307.82, "design__instance__count__class:clock_buffer": 89, "design__instance__area__class:clock_buffer": 5040.18, "design__instance__count__class:clock_inverter": 43, "design__instance__area__class:clock_inverter": 913.203, "design__instance__count__setup_buffer": 114, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2424, "route__net__special": 2, "route__drc_errors__iter:0": 800, "route__wirelength__iter:0": 122128, "route__drc_errors__iter:1": 245, "route__wirelength__iter:1": 120671, "route__drc_errors__iter:2": 200, "route__wirelength__iter:2": 120447, "route__drc_errors__iter:3": 1, "route__wirelength__iter:3": 120251, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 120249, "route__drc_errors": 0, "route__wirelength": 120249, "route__vias": 17050, "route__vias__singlecut": 17050, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 642.59, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 60, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 60, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 60, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5319241864202179, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5319241864202179, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5821899793709454, "timing__setup__ws__corner:min_tt_025C_5v00": 2.182323716840274, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.58219, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.653839, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 60, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7581386844012218, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7581386844012218, "timing__hold__ws__corner:min_ss_125C_4v50": 0.41405902101197056, "timing__setup__ws__corner:min_ss_125C_4v50": -4.364457363493357, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -326.05275136032856, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.364457363493357, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.305459, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.364457, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 60, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4312284262843532, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4312284262843532, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2628853875661013, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.40397464294949, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262885, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.247507, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 60, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5371945262894714, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5371945262894714, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5855756045802918, "timing__setup__ws__corner:max_tt_025C_5v00": 1.6554083017373102, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.585576, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.655408, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 60, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7681853148797978, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7681853148797978, "timing__hold__ws__corner:max_ss_125C_4v50": 0.33812820167512675, "timing__setup__ws__corner:max_ss_125C_4v50": -5.464965523688329, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -412.3407794143329, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.464965523688329, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.31107, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.464965, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 60, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4343607541034677, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4343607541034677, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2650877370423369, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.103169031793347, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265088, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.816598, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 60, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 60, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99582, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99842, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0041777, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00694942, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00248708, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00694942, "design_powergrid__voltage__worst": 0.00694942, "design_powergrid__voltage__worst__net:VDD": 4.99582, "design_powergrid__drop__worst": 0.00694942, "design_powergrid__drop__worst__net:VDD": 0.0041777, "design_powergrid__voltage__worst__net:VSS": 0.00694942, "design_powergrid__drop__worst__net:VSS": 0.00694942, "ir__voltage__worst": 5, "ir__drop__avg": 0.00158, "ir__drop__worst": 0.00418, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}