PROJECT_DIR=rtl/verilog/adv_debug_sys/Hardware/jtag/tap/rtl/verilog
PROJECT_SRC=(tap_top.v
tap_defines.v)
