TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/../../modules/div.sv
TOPLEVEL = div
MODULE = test_div
SIM = icarus

include $(shell cocotb-config --makefiles)/Makefile.sim
