
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
Options:	
Date:		Wed May 28 13:27:49 2025
Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
OS:		Red Hat Enterprise Linux

License:
		[13:27:49.494545] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
<CMD> win
<CMD> setDesignMode -process 22
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set_message -id IMPLF-200 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPFP-3961 -suppress
<CMD> set_message -id IMPSP-9025 -suppress
<CMD> setDesignMode -process 22
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set init_gnd_net gnd
<CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../../dc/TOP/TOP.v
<CMD> set init_mmmc_file ../scripts/mmmc_setup.tcl
<CMD> set init_pwr_net vdd
<CMD> init_design -setup view_slow_mission -hold view_fast_mission
#% Begin Load MMMC data ... (date=05/28 13:31:08, mem=1509.8M)
#% End Load MMMC data ... (date=05/28 13:31:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1510.8M, current mem=1510.8M)
rc_fast rc_slow
INFO: New setup and hold views overwrite old settings during design initialization

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...

Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
Set DBUPerIGU to M1 pitch 116.
[13:31:09.026227] Periodic Lic check successful
[13:31:09.026249] Feature usage summary:
[13:31:09.026250] Innovus_Impl_System
[13:31:09.026258] Innovus_20nm_Opt

This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from ../scripts/mmmc_setup.tcl
Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
*** End library_loading (cpu=1.56min, real=1.57min, mem=301.1M, fe_cpu=2.56min, fe_real=4.90min, fe_mem=2080.7M) ***
#% Begin Load netlist data ... (date=05/28 13:32:43, mem=1736.8M)
*** Begin netlist parsing (mem=2080.7M) ***
Created 1371 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../dc/TOP/TOP.v'

*** Memory Usage v#2 (Current mem = 2080.684M, initial mem = 812.863M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2080.7M) ***
#% End Load netlist data ... (date=05/28 13:32:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1789.2M, current mem=1789.2M)
Top level cell is TOP.
Hooked 2742 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 2743 modules.
** info: there are 1382 stdCell insts.
** info: there are 0 insts with no signal pins.

*** Memory Usage v#2 (Current mem = 2262.109M, initial mem = 812.863M) ***

Honor LEF defined pitches for advanced node
Start create_tracks
Extraction setup Started for TopCell TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
Generating auto layer map file.

/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
Generating auto layer map file.

Completed (cpu: 0:00:11.2 real: 0:00:32.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_slow_mission
    RC-Corner Name        : rc_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
 
 Analysis View: view_fast_mission
    RC-Corner Name        : rc_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
Current (total cpu=0:02:51, real=0:05:33, peak res=3172.6M, current mem=2552.9M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2565.2M, current mem=2565.2M)
Current (total cpu=0:02:51, real=0:05:33, peak res=3172.6M, current mem=2565.2M)
Total number of combinational cells: 890
Total number of sequential cells: 456
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 25
List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
Total number of usable buffers: 48
List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
Total number of unusable buffers: 4
List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
Total number of usable inverters: 37
List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
Total number of unusable inverters: 3
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
Total number of identified unusable delay cells: 44
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
*** Message Summary: 42 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site GF22_DST -s 60 60 4 4 4 4 -r 1.0 0.5
**ERROR: (IMPTCM-67):	Option -s and -r are mutually exclusive. Check if more than one options that are mutually exclusive were given or if an invalid option was given.

<CMD> floorPlan -site GF22_DST -r 1.0 0.5 4 4 4 4
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :4.06
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :4.06
Adjusting core size to PlacementGrid : width :33.64 height : 32.96

Honor LEF defined pitches for advanced node
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit

Honor LEF defined pitches for advanced node
Start create_tracks
TRACKS Y 5200 DO 10 STEP 3600 LAYER  LB ;  
TRACKS X 3658 DO 11 STEP 3600 LAYER  LB ;  
TRACKS X 1660 DO 17 STEP 2400 LAYER  QB ;  
TRACKS Y 1600 DO 17 STEP 2400 LAYER  QB ;  
TRACKS Y 1600 DO 17 STEP 2400 LAYER  QA ;  
TRACKS X 1660 DO 17 STEP 2400 LAYER  QA ;  
TRACKS X 100 DO 463 STEP 90 LAYER  JA ;  
TRACKS Y 1300 DO 45 STEP 900 LAYER  JA ;  
TRACKS Y 130 DO 454 STEP 90 LAYER  C5 ;  
TRACKS X 100 DO 463 STEP 90 LAYER  C5 ;  
TRACKS X 100 DO 463 STEP 90 LAYER  C4 ;  
TRACKS Y 130 DO 454 STEP 90 LAYER  C4 ;  
TRACKS Y 130 DO 454 STEP 90 LAYER  C3 ;  
TRACKS X 100 DO 463 STEP 90 LAYER  C3 ;  
TRACKS X 100 DO 463 STEP 90 LAYER  C2 ;  
TRACKS Y 130 DO 454 STEP 90 LAYER  C2 ;  
TRACKS Y 130 DO 454 STEP 90 LAYER  C1 ;  
TRACKS X 100 DO 463 STEP 90 LAYER  C1 ;  
TRACKS X 60 DO 522 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 511 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 511 STEP 80 LAYER  M1 ;  
TRACKS X 58 DO 360 STEP 116 LAYER  M1 ;  
M1 pitch=116 (min=80) [80 130]  80  116  0  58 
M2 pitch=80 (min=80) [80 140]  80  80  80  80 
M3 pitch=90 (min=90) [90 151]  90  90  0  0 
M4 pitch=90 (min=90) [90 193]  90  90  0  0 
M5 pitch=90 (min=90) [90 153]  90  90  0  0 
M6 pitch=90 (min=90) [90 153]  90  90  0  0 
M7 pitch=90 (min=90) [90 293]  90  90  0  0 
M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
1382 new pwr-pin connections were made to global net 'vdd'.
<CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
1382 new gnd-pin connections were made to global net 'gnd'.
<CMD> applyGlobalNets
*** Checked 2 GNC rules.
*** Applying global-net connections...
1382 new pwr-pin connections were made to global net 'vdd'.
1382 new gnd-pin connections were made to global net 'gnd'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
#% Begin addRing (date=05/28 13:36:51, mem=2599.0M)


viaInitial starts at Wed May 28 13:36:51 2025
viaInitial ends at Wed May 28 13:36:51 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2707.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/28 13:36:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=2601.1M, current mem=2601.1M)
<CMD> sroute -nets {vdd gnd}
#% Begin sroute (date=05/28 13:36:53, mem=2601.0M)
*** Begin SPECIAL ROUTE on Wed May 28 13:36:53 2025 ***
SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2
SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1057.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 1371 macros, 58 used
Read in 56 components
  56 core components: 56 unplaced, 0 placed, 0 fixed
Read in 12 logical pins
Read in 12 nets
Read in 2 special nets, 2 routed
Read in 112 terminals
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for gnd FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 124
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 62
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1112.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 186 wires.
ViaGen created 124 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       186      |       NA       |
|   V1   |       124      |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/28 13:36:54, total cpu=0:00:01.3, real=0:00:01.0, peak res=2635.2M, current mem=2635.2M)
<CMD> timeDesign -preplace -hold
*** timeDesign #1 [begin] () : totSession cpu/real = 0:03:41.7/0:09:20.2 (0.4), mem = 2765.0M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
INFO: setAnalysisMode checkType setup -> hold

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2925.79 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3085.1)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1403
End delay calculation. (MEM=2574.38 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2524.86 CPU=0:00:04.0 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:10.0 totSessionCpu=0:03:49 mem=3068.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.070  | -0.108  |
|           TNS (ns):| -23.456 | -11.623 | -13.132 |
|    Violating Paths:|   450   |   221   |   256   |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 49.994%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 7.41 sec
Total Real time: 12.0 sec
Total Memory Usage: 2973.585938 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:07.4/0:00:11.8 (0.6), totSession cpu/real = 0:03:49.1/0:09:31.9 (0.4), mem = 2973.6M
<CMD> zoomBox -9.72400 -10.24900 60.16200 52.11400
<CMD> zoomBox -13.13200 -15.46400 69.08800 57.90500
<CMD> zoomBox -17.14100 -21.60000 79.58900 64.71700
<CMD> zoomBox -13.13300 -15.46600 69.08800 57.90400
<CMD> zoomBox -9.72600 -10.25100 60.16200 52.11300
<CMD> zoomBox -2.27600 1.15100 40.64400 39.45100
<CMD> zoomBox 4.32000 11.24600 23.36500 28.24100
<CMD> zoomBox 7.59600 16.26100 14.78000 22.67200
<CMD> zoomBox 8.83100 18.15200 11.54100 20.57000
<CMD> zoomBox 6.34700 14.34900 18.04800 24.79000
<CMD> zoomBox -0.53700 3.86300 35.96400 36.43500
<CMD> zoomBox -13.43500 -15.48800 68.83100 57.92200
<CMD> zoomBox -6.27000 -5.95300 53.16700 47.08500
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> setPlaceMode -place_global_clock_power_driven true
<CMD> setPlaceMode -place_global_clock_power_driven_effort high
<CMD> setPlaceMode -placeIOPins true -checkRoute true
<CMD> place_opt_design
#% Begin place_opt_design (date=05/28 13:37:57, mem=3055.8M)
**INFO: User settings:
setDesignMode -process                                22
setExtractRCMode -coupling_c_th                       3
setExtractRCMode -relative_c_th                       0.03
setExtractRCMode -total_c_th                          5
setDelayCalMode -enable_high_fanout                   true
setDelayCalMode -engine                               aae
setDelayCalMode -ignoreNetLoad                        true
setDelayCalMode -socv_accuracy_mode                   low
setPlaceMode -place_detail_check_route                true
setPlaceMode -place_detail_dpt_flow                   true
setPlaceMode -place_global_clock_power_driven         true
setPlaceMode -place_global_clock_power_driven_effort  high
setPlaceMode -place_global_cong_effort                high
setPlaceMode -place_global_place_io_pins              true
setAnalysisMode -checkType                            setup
setAnalysisMode -clkSrcPath                           false
setAnalysisMode -clockPropagation                     forcedIdeal

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:56.8/0:10:03.8 (0.4), mem = 2973.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Starting place_opt_design V2 flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
**Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!

*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:00.1/0:10:07.2 (0.4), mem = 3076.1M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 279 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 469 (41.0%) nets
3		: 337 (29.5%) nets
4     -	14	: 323 (28.3%) nets
15    -	39	: 12 (1.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 2 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=1122 (0 fixed + 1122 movable) #buf cell=0 #inv cell=189 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1143 #term=4281 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
stdCell: 1122 single + 0 double + 0 multi
Total standard cell length = 0.9536 (mm), area = 0.0005 (mm^2)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Average module density = 0.465.
Density for the design = 0.465.
       = stdcell_area 8221 sites (515 um^2) / alloc_area 17690 sites (1108 um^2).
Pin Density = 0.2420.
            = total # of pins 4281 / total area 17690.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.102e-11 (2.86e-11 2.24e-11)
              Est.  stn bbox = 5.418e-11 (3.04e-11 2.37e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3095.0M
Iteration  2: Total net bbox = 5.102e-11 (2.86e-11 2.24e-11)
              Est.  stn bbox = 5.418e-11 (3.04e-11 2.37e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3095.0M
*** Distribution of endpoint levels
  [0-9]: 296 / 450 = 65.78%
  [10-19]: 87 / 450 = 19.33%
  [20-29]: 33 / 450 = 7.33%
  [30-39]: 7 / 450 = 1.56%
  [40-49]: 5 / 450 = 1.11%
  [50-59]: 8 / 450 = 1.78%
  [60-69]: 0 / 450 = 0.00%
  [70-79]: 0 / 450 = 0.00%
  [80-89]: 0 / 450 = 0.00%
  [90+]: 14 / 450 = 3.11%
Max Level = 219, on sh_sync_inst/avg_interval_reg[0]/D
*** Finished SKP initialization (cpu=0:00:11.2, real=0:00:11.0)***
SKP will use view:
  view_slow_mission
Iteration  3: Total net bbox = 6.600e+02 (3.22e+02 3.38e+02)
              Est.  stn bbox = 7.343e+02 (3.58e+02 3.77e+02)
              cpu = 0:00:11.4 real = 0:00:11.0 mem = 3566.1M
Iteration  4: Total net bbox = 2.739e+03 (1.30e+03 1.44e+03)
              Est.  stn bbox = 3.374e+03 (1.59e+03 1.79e+03)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 3568.6M
Iteration  5: Total net bbox = 2.739e+03 (1.30e+03 1.44e+03)
              Est.  stn bbox = 3.374e+03 (1.59e+03 1.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3568.6M
Iteration  6: Total net bbox = 3.429e+03 (1.65e+03 1.78e+03)
              Est.  stn bbox = 4.149e+03 (1.98e+03 2.17e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 3543.6M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.44 MB )
Iteration  7: Total net bbox = 3.795e+03 (2.01e+03 1.79e+03)
              Est.  stn bbox = 4.561e+03 (2.38e+03 2.18e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3543.6M
Iteration  8: Total net bbox = 3.795e+03 (2.01e+03 1.79e+03)
              Est.  stn bbox = 4.561e+03 (2.38e+03 2.18e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3543.6M
Iteration  9: Total net bbox = 3.867e+03 (1.82e+03 2.05e+03)
              Est.  stn bbox = 4.587e+03 (2.14e+03 2.44e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 3575.6M
Iteration 10: Total net bbox = 4.148e+03 (2.09e+03 2.05e+03)
              Est.  stn bbox = 4.907e+03 (2.45e+03 2.46e+03)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 3543.6M
Iteration 11: Total net bbox = 4.148e+03 (2.09e+03 2.05e+03)
              Est.  stn bbox = 4.907e+03 (2.45e+03 2.46e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3543.6M
Finished Global Placement (cpu=0:00:14.1, real=0:00:15.0, mem=3543.6M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:04:15 mem=3543.6M) ***
Total net bbox length = 4.150e+03 (2.094e+03 2.056e+03) (ext = 9.757e+01)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1120 insts, mean move: 0.07 um, max move: 1.89 um 
	Max move on inst (intadd_0/U13): (10.01, 7.79) --> (9.74, 6.16)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3514.7MB
Summary Report:
Instances move: 1120 (out of 1122 movable)
Instances flipped: 1
Mean displacement: 0.07 um
Max displacement: 1.89 um (Instance: intadd_0/U13) (10.008, 7.786) -> (9.744, 6.16)
	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 4.163e+03 (2.100e+03 2.063e+03) (ext = 9.725e+01)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3514.7MB
*** Finished refinePlace (0:04:15 mem=3514.7M) ***
*** Finished Initial Placement (cpu=0:00:14.7, real=0:00:16.0, mem=3491.7M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 12517
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1143 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1143
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.965840e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       157(11.22%)         9( 0.64%)   (11.87%) 
[NR-eGR]      C1 ( 3)        80( 6.07%)         5( 0.38%)   ( 6.44%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       237( 2.05%)        14( 0.12%)   ( 2.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.40 MB )
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3514.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 343um, number of vias: 558
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1363  5019 
[NR-eGR]  C1  (3V)          1912  2190 
[NR-eGR]  C2  (4H)          1559   979 
[NR-eGR]  C3  (5V)           857    37 
[NR-eGR]  C4  (6H)             8     3 
[NR-eGR]  C5  (7V)             1     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5701  9683 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4162um
[NR-eGR] Total length: 5701um, number of vias: 9683
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.04 seconds, mem = 3530.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 0:16, real = 0: 0:17, mem = 3508.7M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.8/0:00:17.0 (0.9), totSession cpu/real = 0:04:15.9/0:10:24.2 (0.4), mem = 3508.7M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3524.0M, totSessionCpu=0:04:16 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:16.0/0:10:24.2 (0.4), mem = 3506.7M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:04, real = 0:00:26, mem = 3529.5M, totSessionCpu=0:04:20 **
#optDebug: { P: 22 W: 0195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.47 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.47 MB )
[NR-eGR] Read rows... (mem=3.5M)
[NR-eGR] Done Read rows (cpu=0.000s, mem=3.5M)

[NR-eGR] Read module constraints... (mem=3.5M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.5M)

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 12517
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1143 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1143
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.016600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       157(11.22%)         8( 0.57%)         1( 0.07%)   (11.87%) 
[NR-eGR]      C1 ( 3)        91( 6.90%)         3( 0.23%)         0( 0.00%)   ( 7.13%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       248( 2.15%)        11( 0.10%)         1( 0.01%)   ( 2.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 357um, number of vias: 531
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1368  5043 
[NR-eGR]  C1  (3V)          1892  2190 
[NR-eGR]  C2  (4H)          1618  1004 
[NR-eGR]  C3  (5V)           876    20 
[NR-eGR]  C4  (6H)             3     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5757  9712 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4162um
[NR-eGR] Total length: 5757um, number of vias: 9712
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.47 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 3.47 MB )
Extraction called for design 'TOP' of instances=1122 and nets=1145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3597.582M)

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3663.38)
Total number of fetched objects 1143
End delay calculation. (MEM=3686.27 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3686.27 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:04:26 mem=3660.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.720  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.272   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -220    |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.473%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:32, mem = 3680.0M, totSessionCpu=0:04:26 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.9/0:00:32.1 (0.3), totSession cpu/real = 0:04:25.9/0:10:56.4 (0.4), mem = 3617.5M
** INFO : this run is activating medium effort placeOptDesign flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting optimizing excluded clock nets MEM= 3617.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3617.5M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:26.8/0:10:57.5 (0.4), mem = 3617.5M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Footprint cell information for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.1/0:00:04.0 (1.0), totSession cpu/real = 0:04:30.9/0:11:01.5 (0.4), mem = 3634.3M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:31.1/0:11:01.7 (0.4), mem = 3634.3M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:04:32.4/0:11:03.0 (0.4), mem = 3634.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:32.9/0:11:03.5 (0.4), mem = 3634.4M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.27|    98|    98|     0|     0|    49.72|     0.00|       0|       0|       0| 46.47%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.18|     0.00|       5|       0|       0| 46.59%| 0:00:00.0|  3736.2M|
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.18|     0.00|       0|       0|       0| 46.59%| 0:00:00.0|  3736.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3736.2M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:04:36.5/0:11:07.1 (0.4), mem = 3655.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:21, real = 0:00:43, mem = 3692.7M, totSessionCpu=0:04:36 **

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:36.9/0:11:07.6 (0.4), mem = 3713.4M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|   0.000|   0.000|   46.59%|   0:00:00.0| 3713.4M|view_slow_mission|       NA| NA                                      |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3713.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3713.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:04:41.3/0:11:11.9 (0.4), mem = 3652.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:42.1/0:11:12.8 (0.4), mem = 3710.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.59
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   46.59%|        -|   0.000|   0.000|   0:00:00.0| 3712.5M|
|   46.59%|        0|   0.000|   0.000|   0:00:00.0| 3712.5M|
|   46.59%|        0|   0.000|   0.000|   0:00:00.0| 3712.5M|
|   46.59%|        0|   0.000|   0.000|   0:00:00.0| 3712.5M|
|   46.58%|        2|   0.000|   0.000|   0:00:00.0| 3736.1M|
|   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3736.1M|
|   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3736.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 46.58
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:04:45.1/0:11:15.7 (0.4), mem = 3736.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3655.12M, totSessionCpu=0:04:45).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:45.3/0:11:16.0 (0.4), mem = 3655.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.53 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 12529
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1148 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.971240e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       159(11.36%)         8( 0.57%)   (11.93%) 
[NR-eGR]      C1 ( 3)        82( 6.22%)         4( 0.30%)   ( 6.53%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       241( 2.09%)        12( 0.10%)   ( 2.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.53 MB )
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3657.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.52 MB )
SKP will use view:
  view_slow_mission
Iteration  5: Total net bbox = 2.797e+03 (1.37e+03 1.43e+03)
              Est.  stn bbox = 3.492e+03 (1.71e+03 1.78e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3650.3M
Iteration  6: Total net bbox = 3.147e+03 (1.58e+03 1.57e+03)
              Est.  stn bbox = 3.886e+03 (1.94e+03 1.95e+03)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 3634.3M
Iteration  7: Total net bbox = 3.437e+03 (1.73e+03 1.71e+03)
              Est.  stn bbox = 4.191e+03 (2.09e+03 2.10e+03)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 3632.3M
Iteration  8: Total net bbox = 3.744e+03 (1.88e+03 1.86e+03)
              Est.  stn bbox = 4.509e+03 (2.25e+03 2.26e+03)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 3632.3M
Iteration  9: Total net bbox = 3.541e+03 (1.72e+03 1.82e+03)
              Est.  stn bbox = 4.278e+03 (2.07e+03 2.21e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 3648.3M
Move report: Timing Driven Placement moves 1127 insts, mean move: 2.25 um, max move: 7.27 um 
	Max move on inst (U1895): (17.52, 5.08) --> (15.71, 10.55)

Finished Incremental Placement (cpu=0:00:06.4, real=0:00:07.0, mem=3632.3M)
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:04:52 mem=3632.3M) ***
Total net bbox length = 3.813e+03 (1.977e+03 1.836e+03) (ext = 1.046e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1127 insts, mean move: 0.07 um, max move: 1.49 um 
	Max move on inst (U1586): (9.49, 29.43) --> (8.58, 28.84)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3603.3MB
Summary Report:
Instances move: 1127 (out of 1127 movable)
Instances flipped: 0
Mean displacement: 0.07 um
Max displacement: 1.49 um (Instance: U1586) (9.486, 29.43) -> (8.584, 28.84)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.842e+03 (1.990e+03 1.852e+03) (ext = 1.046e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3603.3MB
*** Finished refinePlace (0:04:52 mem=3603.3M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 12529
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1148 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.537080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       180(12.87%)        57( 4.07%)         7( 0.50%)   (17.44%) 
[NR-eGR]      C1 ( 3)        84( 6.30%)         6( 0.45%)         0( 0.00%)   ( 6.75%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       264( 2.28%)        63( 0.55%)         7( 0.06%)   ( 2.89%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.48 MB )
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3608.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 344um, number of vias: 477
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1171  4580 
[NR-eGR]  C1  (3V)          1642  2360 
[NR-eGR]  C2  (4H)          1598   998 
[NR-eGR]  C3  (5V)           857    16 
[NR-eGR]  C4  (6H)            12     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5279  9409 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3842um
[NR-eGR] Total length: 5279um, number of vias: 9409
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.05 seconds, mem = 3624.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:07.2, real=0:00:07.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3624.3M)
Extraction called for design 'TOP' of instances=1127 and nets=1150 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3624.316M)
**optDesign ... cpu = 0:00:37, real = 0:00:59, mem = 3660.8M, totSessionCpu=0:04:53 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3701.55)
Total number of fetched objects 1148
End delay calculation. (MEM=3705.21 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3705.21 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:04:54 mem=3663.1M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:09.9 (0.9), totSession cpu/real = 0:04:54.5/0:11:25.9 (0.4), mem = 3611.1M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:55.1/0:11:26.5 (0.4), mem = 3685.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.58
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   46.58%|        -|   0.000|   0.000|   0:00:00.0| 3701.2M|
|   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3701.2M|
|   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3701.2M|
|   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3701.2M|
|   46.58%|        0|   0.000|   0.000|   0:00:00.0| 3701.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 46.58
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (3701.2M) ***


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3701.2M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:55.9/0:11:27.3 (0.4), mem = 3701.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3635.25M, totSessionCpu=0:04:56).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:56.2/0:11:27.6 (0.4), mem = 3635.2M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.18|     0.00|       0|       0|       0| 46.58%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.18|     0.00|       0|       0|       0| 46.58%| 0:00:00.0|  3693.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3693.4M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.1), totSession cpu/real = 0:04:57.5/0:11:28.9 (0.4), mem = 3635.4M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
Register exp ratio and priority group on 0 nets on 1148 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'TOP' of instances=1127 and nets=1150 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3620.043M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view view_slow_mission:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3696.71)
Total number of fetched objects 1148
End delay calculation. (MEM=3701.99 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3701.99 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:04:59 mem=3666.3M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:43, real = 0:01:07, mem = 3690.8M, totSessionCpu=0:04:59 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.183  | 49.720  | 49.183  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -71     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.580%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.720 |           |        0 |       46.47 |            |              | 0:00:02  |        3617 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        3634 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |        3634 |      |     |
| drv_fixing_2            |     0.000 |   49.185 |         0 |        0 |       46.59 |            |              | 0:00:04  |        3655 |    0 |   0 |
| global_opt              |           |   49.185 |           |        0 |       46.59 |            |              | 0:00:05  |        3652 |      |     |
| area_reclaiming         |     0.000 |   49.185 |         0 |        0 |       46.58 |            |              | 0:00:04  |        3655 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:10  |        3657 |      |     |
| area_reclaiming_2       |    49.720 |   49.183 |         0 |        0 |       46.58 |            |              | 0:00:01  |        3635 |      |     |
| drv_eco_fixing          |    49.720 |   49.183 |         0 |        0 |       46.58 |            |              | 0:00:02  |        3635 |    0 |   0 |
| final_summary           |    49.720 |   49.183 |           |        0 |       46.58 |            |              | 0:00:03  |        3621 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:44, real = 0:01:11, mem = 3692.4M, totSessionCpu=0:05:00 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 1778.25MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:01:07, real = 0:02:10, mem = 3519.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
WARNING   NRIF-95             10  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 361 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:01:07.2/0:02:10.5 (0.5), totSession cpu/real = 0:05:03.9/0:12:14.3 (0.4), mem = 3519.5M
#% End place_opt_design (date=05/28 13:40:07, total cpu=0:01:07, real=0:02:10, peak res=3709.6M, current mem=3584.0M)
<CMD> zoomBox -10.29700 -8.83700 59.62900 53.56100
<CMD> zoomBox -1.09300 -3.06400 41.85100 35.25700
<CMD> zoomBox 1.10400 -1.68600 37.60700 30.88700
<CMD> zoomBox 2.97200 -0.51400 33.99900 27.17300
<CMD> zoomBox 4.56000 0.48200 30.93300 24.01600
<CMD> zoomBox 5.90900 1.32900 28.32600 21.33300
<CMD> zoomBox 7.05600 2.04800 26.11100 19.05200
<CMD> zoomBox 8.03100 2.66000 24.22800 17.11300
<CMD> zoomBox 9.56400 3.62200 21.26600 14.06400
<CMD> zoomBox 10.16300 3.99700 20.11000 12.87300
<CMD> zoomBox 9.56400 3.62100 21.26700 14.06400
<CMD> zoomBox 2.97000 -0.51600 34.00200 27.17500
<CMD> zoomBox 1.10200 -1.68800 37.61000 30.89000
<CMD> zoomBox -3.64500 -4.81600 46.88600 40.27500
<CMD> pan 1.18000 1.45000
<CMD> zoomBox 1.46600 9.91800 32.49800 37.60900
<CMD> zoomBox 6.43000 15.24500 25.48800 32.25100
<CMD> zoomBox 9.56400 18.45900 21.26900 28.90400
<CMD> zoomBox 8.68300 17.55600 22.45300 29.84400
<CMD> zoomBox 1.31700 10.01000 32.35000 37.70200
<CMD> zoomBox -1.02000 7.61500 35.49000 40.19500
<CMD> zoomBox -7.81400 2.15900 42.71900 47.25200
<CMD> pan 3.67100 5.18800
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3525.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	            Enc    EncEO   JCSCol   Totals
	V1          454      178        0      632
	M2            0        0        1        1
	AY          367        0        0      367
	Totals      821      178        1     1000

 *** End Verify DRC (CPU TIME: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: 264.1M) ***

<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_16 16
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_8 8
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_4 4
<CMD> addDeCap -totCap 5000

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Add decoupling capacitance in area (4.06 4) (37.7 36.94).
Total decoupling capacitance threshold is 5000 fF.
The capacitance of the already placed decoupling capacitance instances is 0 fF.
The decoupling capacitance needed is 5000 fF.
Add decoupling capacitance cells with low effort (homogeneous) approach.
Iteration 0:
   Added 289 instances (1812 fF).
   Checking for DRC violations on added decoupling instances.
   Found -987 DRC violations. (CPU 0:00:00.2)
   Deleted 2 instances (24 fF) due to DRC violation.
Iteration 1:
   Added 2 instances (8 fF).
   Checking for DRC violations on added decoupling instances.
   Found 0 DRC violations. (CPU 0:00:00.1)
Added 289 decoupling capacitance instances. Total capacitance is 1796 fF.
<CMD> zoomBox -11.67100 -16.32000 58.27200 46.09300
<CMD> zoomBox -7.94200 -10.41400 51.50900 42.63700
<CMD> zoomBox -4.77300 -5.39500 45.76100 39.69900
<CMD> zoomBox -2.07900 -1.12800 40.87500 37.20200
<CMD> zoomBox 2.15700 5.58100 33.19200 33.27500
<CMD> zoomBox 3.81100 8.20100 30.19100 31.74100
<CMD> zoomBox -2.37900 4.45600 34.13300 37.03700
<CMD> zoomBox -6.31500 2.07400 36.64000 40.40500
<CMD> zoomBox -10.94600 -0.72900 39.59000 44.36700
<CMD> zoomBox -6.31600 2.07300 36.64000 40.40500
<CMD> reportCongestion -hotspot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> setNanoRouteMode -routeWithSiDriven true
<CMD> setNanoRouteMode -drouteFixAntenna true
<CMD> setNanoRouteMode -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -route_detail_end_iteration 30
<CMD> routeDesign
#% Begin routeDesign (date=05/28 13:42:15, mem=3590.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3588.36 (MB), peak = 3709.56 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                   30
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker  false
setNanoRouteMode -route_detail_fix_antenna                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage    auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort        medium
setNanoRouteMode -route_route_side                             front
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     6.1
setNanoRouteMode -route_antenna_diode_insertion                false
setNanoRouteMode -route_strict_honor_route_rule                false
setNanoRouteMode -route_with_si_driven                         true
setNanoRouteMode -route_with_timing_driven                     true
setDesignMode -process                                         22
setExtractRCMode -coupling_c_th                                3
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                0.03
setExtractRCMode -total_c_th                                   5
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setSIMode -separate_delta_delay_on_data                        true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3527.6M, init mem=3527.7M)
*info: Placed = 1416          
*info: Unplaced = 0           
Placement Density:71.96%(797/1108)
Placement Density (including fixed std cells):71.96%(797/1108)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3527.7M)
Turning off fast DC mode.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3518.2M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=05/28 13:42:15, mem=3553.9M)

globalDetailRoute

#Start globalDetailRoute on Wed May 28 13:42:15 2025
#
#Generating timing data, please wait...
#1148 total nets, 1148 already routed, 1148 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3535.24 (MB), peak = 3709.56 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:04, elapsed time = 00:00:06, memory = 3591.02 (MB), peak = 3709.56 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 12.20ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3591.06 (MB), peak = 3709.56 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3597.33 (MB), peak = 3709.56 (MB)
#Default setup view is reset to view_slow_mission.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3597.34 (MB), peak = 3709.56 (MB)
#Current view: view_slow_mission 
#Current enabled view: view_slow_mission 
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:09, memory = 3596.58 (MB), peak = 3709.56 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC14_counter3_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC14_counter3_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 13:42:26 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3586.62 (MB), peak = 3709.56 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 3591.76 (MB), peak = 3709.56 (MB)
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#687 out of 1417(48.48%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#170 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 3591.89 (MB)
#Peak memory = 3795.80 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 0 nets
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Skipped timing-driven prevention.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3591.92 (MB), peak = 3795.80 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1148.
#Total number of nets in the design = 1150.
#1148 routable nets do not have any wires.
#1148 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Wed May 28 13:43:01 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 3592.59 (MB)
#Peak memory = 3795.80 (MB)
#
#
#Start global routing on Wed May 28 13:43:01 2025
#
#
#Start global routing initialization on Wed May 28 13:43:01 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed May 28 13:43:01 2025
#
#Start routing resource analysis on Wed May 28 13:43:01 2025
#
#Routing resource analysis is done on Wed May 28 13:43:01 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          20         340         930    93.33%
#  M2             H         190         321         930    18.49%
#  C1             V         337         126         930     8.92%
#  C2             H         454           0         930     0.00%
#  C3             V         463           0         930     0.00%
#  C4             H         454           0         930     0.00%
#  C5             V         463           0         930     0.00%
#  JA             H          45           0         930     0.00%
#  QA             V          17           0         930    45.16%
#  QB             H          17           0         930    43.33%
#  LB             V          11           0         930    64.52%
#  --------------------------------------------------------------
#  Total                   2471      16.76%       10230    24.89%
#
#
#
#
#Global routing data preparation is done on Wed May 28 13:43:01 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.98 (MB), peak = 3795.80 (MB)
#
#
#Global routing initialization is done on Wed May 28 13:43:01 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.05 (MB), peak = 3795.80 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3594.82 (MB), peak = 3795.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3594.93 (MB), peak = 3795.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1148.
#Total number of nets in the design = 1150.
#
#1148 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1148  
#-----------------------------
#        Total            1148  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1148  
#-----------------------------
#        Total            1148  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          162(19.8%)     55(6.72%)      2(0.24%)   (26.8%)
#  C1           81(8.77%)     15(1.62%)      0(0.00%)   (10.4%)
#  C2            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    243(3.07%)     70(0.88%)      2(0.03%)   (3.98%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 2.77% H + 1.21% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M2(H)    |         82.00 |        106.00 |     6.48     6.48    36.72    34.56 |
[hotspot] |   C1(V)    |         11.00 |         30.00 |    17.28    17.28    36.72    23.76 |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M2)    82.00 | (M2)   106.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 5106 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1243 um.
#Total wire length on LAYER C1 = 1010 um.
#Total wire length on LAYER C2 = 1806 um.
#Total wire length on LAYER C3 = 1006 um.
#Total wire length on LAYER C4 = 42 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 6843
#Up-Via Summary (total 6843):
#           
#-----------------------
# M1               1455
# M2               2712
# C1               1809
# C2                849
# C3                 18
#-----------------------
#                  6843 
#
#Total number of involved regular nets 155
#Maximum src to sink distance  80.7
#Average of max src_to_sink distance  11.5
#Average of ave src_to_sink distance  7.7
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 6 tracks.
#Total overcon = 3.98%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.47 (MB)
#Total memory = 3595.05 (MB)
#Peak memory = 3795.80 (MB)
#
#Finished global routing on Wed May 28 13:43:02 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3595.11 (MB), peak = 3795.80 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1907 horizontal wires in 1 hboxes and 1317 vertical wires in 1 hboxes.
#Done with 492 horizontal wires in 1 hboxes and 264 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2          1179.57 	  2.77%  	  0.00% 	  1.98%
# C1           956.89 	  1.26%  	  0.00% 	  1.23%
# C2          1756.98 	  0.06%  	  0.00% 	  0.00%
# C3           967.06 	  0.00%  	  0.00% 	  0.00%
# C4            41.57 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        4902.07  	  0.93% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 4804 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1164 um.
#Total wire length on LAYER C1 = 928 um.
#Total wire length on LAYER C2 = 1724 um.
#Total wire length on LAYER C3 = 947 um.
#Total wire length on LAYER C4 = 41 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 6843
#Up-Via Summary (total 6843):
#           
#-----------------------
# M1               1455
# M2               2712
# C1               1809
# C2                849
# C3                 18
#-----------------------
#                  6843 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3595.45 (MB), peak = 3795.80 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV_On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Generating the tQuantus model file automatically.
#num_tile=29070 avg_aspect_ratio=1.984855 
#Vertical num_row 61 per_row= 476 halo= 20000 
#hor_num_col = 179 final aspect_ratio= 0.635300
#Build RC corners: cpu time = 00:00:37, elapsed time = 00:00:46, memory = 3718.62 (MB), peak = 3905.20 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3727.09 (MB)
#Peak memory = 3905.20 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Track Assignment Wire Spread.
#Done with 229 horizontal wires in 1 hboxes and 194 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 1148 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    11.99 (MB), total memory =  3724.75 (MB), peak memory =  3905.20 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3714.41 (MB), peak = 3905.20 (MB)
#RC Statistics: 0 Res, 2880 Ground Cap, 0 XCap (Edge to Edge)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7171 nodes, 6023 edges, and 0 xcaps
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3741.207M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_0Grc6o.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3741.207M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:40
#Elapsed time = 00:00:50
#Increased memory = 119.98 (MB)
#Total memory = 3715.43 (MB)
#Peak memory = 3905.20 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:06, elapsed time = 00:00:11, memory = 3732.75 (MB), peak = 3905.20 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3732.75 (MB), peak = 3905.20 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3733.50 (MB), peak = 3905.20 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 99.630356 (late)
*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3733.81 (MB), peak = 3905.20 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1148
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:07:07, real=0:16:17, peak res=3905.2M, current mem=3654.3M)
TOP
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3665.3M, current mem=3665.3M)
Current (total cpu=0:07:08, real=0:16:17, peak res=3905.2M, current mem=3665.3M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3665.31 (MB), peak = 3905.20 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1148
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 104 horizontal wires in 1 hboxes and 48 vertical wires in 1 hboxes.
#Done with 24 horizontal wires in 1 hboxes and 32 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2          1177.02 	  2.62%  	  0.00% 	  1.96%
# C1           956.13 	  1.27%  	  0.00% 	  1.23%
# C2          1755.60 	  0.04%  	  0.00% 	  0.00%
# C3           965.97 	  0.00%  	  0.00% 	  0.00%
# C4            41.76 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        4896.48  	  0.89% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 4797 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1160 um.
#Total wire length on LAYER C1 = 928 um.
#Total wire length on LAYER C2 = 1722 um.
#Total wire length on LAYER C3 = 946 um.
#Total wire length on LAYER C4 = 41 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 6843
#Up-Via Summary (total 6843):
#           
#-----------------------
# M1               1455
# M2               2712
# C1               1809
# C2                849
# C3                 18
#-----------------------
#                  6843 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3665.36 (MB), peak = 3905.20 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:26
#Elapsed time = 00:01:40
#Increased memory = 85.67 (MB)
#Total memory = 3665.36 (MB)
#Peak memory = 3905.20 (MB)
#Start reading timing information from file .timing_file_74622.tif.gz ...
#Read in timing information for 12 ports, 1127 instances from timing file .timing_file_74622.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1728
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |     11|    27|    51|     42|    293| 118|    105|    647|
#  M2     |    100|   129|   348|    111|     20| 114|    195|   1017|
#  C1     |     24|     6|     0|      0|      0|   0|     33|     63|
#  C2     |      0|     1|     0|      0|      0|   0|      0|      1|
#  Totals |    135|   163|   399|    153|    313| 232|    333|   1728|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 3663.07 (MB), peak = 3905.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 269
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    12|    28|     18|     35|  26|     15|    137|
#  M2     |     12|     6|    38|     15|      0|  16|     35|    122|
#  C1     |      3|     0|     0|      0|      0|   0|      6|      9|
#  C2     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |     18|    18|    66|     33|     35|  42|     57|    269|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:57, elapsed time = 00:00:57, memory = 3670.12 (MB), peak = 4091.57 (MB)
#start 2nd optimization iteration ...
#   number of violations = 163
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    12|    19|     15|     11|  22|      6|     87|
#  M2     |      9|     6|    23|     11|      0|   9|     12|     70|
#  C1     |      2|     0|     0|      0|      0|   0|      4|      6|
#  Totals |     13|    18|    42|     26|     11|  31|     22|    163|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:19, memory = 3671.23 (MB), peak = 4091.57 (MB)
#start 3rd optimization iteration ...
#   number of violations = 155
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    10|    21|     17|     16|  21|     10|     98|
#  M2     |      9|     5|    12|      5|      1|   6|     17|     55|
#  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
#  Totals |     12|    15|    33|     22|     17|  27|     29|    155|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3671.19 (MB), peak = 4091.57 (MB)
#start 4th optimization iteration ...
#   number of violations = 183
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    10|    22|     17|     28|  21|     13|    115|
#  M2     |      8|     5|    19|     10|      1|   5|     19|     67|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |     13|    15|    41|     27|     29|  26|     32|    183|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3670.44 (MB), peak = 4091.57 (MB)
#start 5th optimization iteration ...
#   number of violations = 191
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      7|    13|    31|     23|     21|  18|     12|    125|
#  M2     |      9|     4|    18|      8|      0|   3|     21|     63|
#  C1     |      1|     0|     0|      0|      0|   0|      2|      3|
#  Totals |     17|    17|    49|     31|     21|  21|     35|    191|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3670.55 (MB), peak = 4091.57 (MB)
#start 6th optimization iteration ...
#   number of violations = 138
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      6|    12|    21|     17|     13|  15|      7|     91|
#  M2     |      7|     5|    11|      4|      0|   0|     16|     43|
#  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
#  Totals |     15|    17|    32|     21|     13|  15|     25|    138|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3704.92 (MB), peak = 4091.57 (MB)
#start 7th optimization iteration ...
#   number of violations = 141
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    10|    23|     20|     14|  16|      9|     95|
#  M2     |      7|     2|     8|      2|      0|   5|     18|     42|
#  C1     |      1|     0|     0|      0|      0|   0|      3|      4|
#  Totals |     11|    12|    31|     22|     14|  21|     30|    141|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3703.91 (MB), peak = 4091.57 (MB)
#start 8th optimization iteration ...
#   number of violations = 127
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    14|    19|     17|     12|  16|      9|     91|
#  M2     |      7|     3|     6|      2|      0|   1|     14|     33|
#  C1     |      2|     0|     0|      0|      0|   0|      1|      3|
#  Totals |     13|    17|    25|     19|     12|  17|     24|    127|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 3702.56 (MB), peak = 4091.57 (MB)
#start 9th optimization iteration ...
#   number of violations = 119
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      7|    10|    25|     21|      8|  15|      9|     95|
#  M2     |      5|     3|     5|      0|      0|   1|     10|     24|
#  Totals |     12|    13|    30|     21|      8|  16|     19|    119|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3699.43 (MB), peak = 4091.57 (MB)
#start 10th optimization iteration ...
#   number of violations = 107
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      3|      1|    11|    20|     16|  17|     16|     84|
#  M2     |      6|      5|     2|     6|      1|   2|      1|     23|
#  Totals |      9|      6|    13|    26|     17|  19|     17|    107|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3696.72 (MB), peak = 4091.57 (MB)
#start 11th optimization iteration ...
#   number of violations = 98
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    17|     13|      6|  14|      7|     73|
#  M2     |      5|     2|     7|      2|      0|   3|      6|     25|
#  Totals |      7|    16|    24|     15|      6|  17|     13|     98|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3693.19 (MB), peak = 4091.57 (MB)
#start 12th optimization iteration ...
#   number of violations = 109
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    12|    19|     15|      8|  17|      9|     83|
#  M2     |      6|     1|     7|      2|      0|   2|      6|     24|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |     10|    13|    26|     17|      8|  19|     16|    109|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3689.19 (MB), peak = 4091.57 (MB)
#start 13th optimization iteration ...
#   number of violations = 95
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    13|    17|     14|      7|  16|      7|     77|
#  M2     |      5|     1|     5|      0|      0|   1|      5|     17|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |      9|    14|    22|     14|      7|  17|     12|     95|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3688.19 (MB), peak = 4091.57 (MB)
#start 14th optimization iteration ...
#   number of violations = 113
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    12|    20|     15|     10|  16|      9|     85|
#  M2     |      6|     2|     4|      1|      1|   3|      9|     26|
#  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
#  Totals |      9|    14|    24|     16|     11|  19|     20|    113|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3698.80 (MB), peak = 4091.57 (MB)
#start 15th optimization iteration ...
#   number of violations = 103
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    13|    20|     14|      7|  15|      8|     80|
#  M2     |      6|     1|     7|      2|      0|   1|      5|     22|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |     10|    14|    27|     16|      7|  16|     13|    103|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3697.96 (MB), peak = 4091.57 (MB)
#start 16th optimization iteration ...
#   number of violations = 98
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    14|    23|     14|      7|  11|      7|     77|
#  M2     |      4|     2|     7|      0|      0|   1|      6|     20|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |      6|    16|    30|     14|      7|  12|     13|     98|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3694.86 (MB), peak = 4091.57 (MB)
#start 17th optimization iteration ...
#   number of violations = 114
#
#  By Layer and Type:
#
#---------+------+------+-------+-------+-------+----+-------+-------+
#  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+-------+-------+----+-------+-------+
#  M1     |    11|    20|     17|      7|     11|  16|      5|     87|
#  M2     |     1|     6|      4|      0|      0|   2|     12|     25|
#  C1     |     0|     0|      0|      0|      0|   0|      2|      2|
#  Totals |    12|    26|     21|      7|     11|  18|     19|    114|
#---------+------+------+-------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3691.87 (MB), peak = 4091.57 (MB)
#start 18th optimization iteration ...
#   number of violations = 98
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    14|    17|     14|      7|  16|      7|     76|
#  M2     |      7|     1|     4|      1|      0|   3|      6|     22|
#  Totals |      8|    15|    21|     15|      7|  19|     13|     98|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3691.38 (MB), peak = 4091.57 (MB)
#start 19th optimization iteration ...
#   number of violations = 109
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    12|    19|     15|     10|  18|      8|     85|
#  M2     |      6|     1|     6|      2|      0|   2|      7|     24|
#  Totals |      9|    13|    25|     17|     10|  20|     15|    109|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:14, memory = 3690.37 (MB), peak = 4091.57 (MB)
#start 20th optimization iteration ...
#   number of violations = 112
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    13|    18|     14|     12|  15|      9|     84|
#  M2     |      4|     1|     8|      4|      0|   2|      8|     27|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      7|    14|    26|     18|     12|  17|     18|    112|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3698.58 (MB), peak = 4091.57 (MB)
#start 21th optimization iteration ...
#   number of violations = 87
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    17|    16|     11|      7|  11|      7|     70|
#  M2     |      5|     2|     3|      0|      0|   1|      5|     16|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |      7|    19|    19|     11|      7|  12|     12|     87|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3698.15 (MB), peak = 4091.57 (MB)
#start 22th optimization iteration ...
#   number of violations = 104
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      1|      0|    13|    19|     15|  15|     15|     78|
#  M2     |      6|      5|     1|     3|      0|   3|      5|     23|
#  C1     |      0|      2|     0|     0|      0|   0|      0|      2|
#  C2     |      0|      0|     1|     0|      0|   0|      0|      1|
#  Totals |      7|      7|    15|    22|     15|  18|     20|    104|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3696.73 (MB), peak = 4091.57 (MB)
#start 23th optimization iteration ...
#   number of violations = 91
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|    14|     11|      5|  12|      6|     66|
#  M2     |      4|     1|     9|      2|      0|   1|      8|     25|
#  Totals |      6|    17|    23|     13|      5|  13|     14|     91|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3693.71 (MB), peak = 4091.57 (MB)
#start 24th optimization iteration ...
#   number of violations = 93
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    15|    17|     13|      6|  14|      9|     77|
#  M2     |      6|     1|     3|      0|      0|   1|      5|     16|
#  Totals |      9|    16|    20|     13|      6|  15|     14|     93|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3691.14 (MB), peak = 4091.57 (MB)
#start 25th optimization iteration ...
#   number of violations = 101
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    17|     14|      7|  15|     10|     80|
#  M2     |      6|     2|     5|      1|      0|   0|      7|     21|
#  Totals |      9|    16|    22|     15|      7|  15|     17|    101|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3691.34 (MB), peak = 4091.57 (MB)
#start 26th optimization iteration ...
#   number of violations = 97
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    13|    18|     14|      6|  15|      8|     77|
#  M2     |      3|     2|     7|      0|      0|   1|      6|     19|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      6|    15|    25|     14|      6|  16|     15|     97|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:18, memory = 3711.96 (MB), peak = 4092.57 (MB)
#start 27th optimization iteration ...
#   number of violations = 100
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    13|    18|     14|      9|  15|      9|     80|
#  M2     |      6|     1|     3|      0|      0|   1|      8|     19|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      8|    14|    21|     14|      9|  16|     18|    100|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3705.66 (MB), peak = 4092.57 (MB)
#start 28th optimization iteration ...
#   number of violations = 97
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    15|    17|     12|      8|  13|      7|     76|
#  M2     |      6|     3|     2|      1|      0|   0|      8|     20|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |     10|    18|    19|     13|      8|  13|     16|     97|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3703.93 (MB), peak = 4092.57 (MB)
#start 29th optimization iteration ...
#   number of violations = 97
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    18|     14|      6|  14|      7|     76|
#  M2     |      5|     1|     6|      2|      0|   2|      4|     20|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      8|    15|    24|     16|      6|  16|     12|     97|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3697.16 (MB), peak = 4092.57 (MB)
#start 30th optimization iteration ...
#   number of violations = 124
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | EOLSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      0|    12|    20|     16|     13|  18|     11|     90|
#  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
#  C1     |      2|     0|     0|      0|      0|   0|      1|      3|
#  Totals |      8|    13|    28|     17|     13|  19|     26|    124|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3694.20 (MB), peak = 4092.57 (MB)
#Complete Detail Routing.
#Total wire length = 5606 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 1022 um.
#Total wire length on LAYER C1 = 1358 um.
#Total wire length on LAYER C2 = 1691 um.
#Total wire length on LAYER C3 = 1191 um.
#Total wire length on LAYER C4 = 251 um.
#Total wire length on LAYER C5 = 1 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 10884
#Total number of multi-cut vias = 1098 ( 10.1%)
#Total number of single cut vias = 9786 ( 89.9%)
#Up-Via Summary (total 10884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1423 ( 95.8%)        62 (  4.2%)       1485
# M2              3593 ( 88.8%)       455 ( 11.2%)       4048
# C1              3052 ( 89.0%)       379 ( 11.0%)       3431
# C2              1472 ( 88.4%)       193 ( 11.6%)       1665
# C3               244 ( 96.4%)         9 (  3.6%)        253
# C4                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 9786 ( 89.9%)      1098 ( 10.1%)      10884 
#
#Total number of DRC violations = 124
#Cpu time = 00:07:29
#Elapsed time = 00:07:28
#Increased memory = 28.85 (MB)
#Total memory = 3694.22 (MB)
#Peak memory = 4092.57 (MB)
#
#start routing for process antenna violation fix ...
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | EOLSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      0|    12|    20|     16|     13|  18|     11|     90|
#  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
#  C1     |      2|     0|     0|      0|      0|   0|      1|      3|
#  Totals |      8|    13|    28|     17|     13|  19|     26|    124|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3694.52 (MB), peak = 4092.57 (MB)
#
#Total wire length = 5606 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 1022 um.
#Total wire length on LAYER C1 = 1358 um.
#Total wire length on LAYER C2 = 1691 um.
#Total wire length on LAYER C3 = 1191 um.
#Total wire length on LAYER C4 = 251 um.
#Total wire length on LAYER C5 = 1 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 10884
#Total number of multi-cut vias = 1098 ( 10.1%)
#Total number of single cut vias = 9786 ( 89.9%)
#Up-Via Summary (total 10884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1423 ( 95.8%)        62 (  4.2%)       1485
# M2              3593 ( 88.8%)       455 ( 11.2%)       4048
# C1              3052 ( 89.0%)       379 ( 11.0%)       3431
# C2              1472 ( 88.4%)       193 ( 11.6%)       1665
# C3               244 ( 96.4%)         9 (  3.6%)        253
# C4                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 9786 ( 89.9%)      1098 ( 10.1%)      10884 
#
#Total number of DRC violations = 124
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 5606 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 1022 um.
#Total wire length on LAYER C1 = 1358 um.
#Total wire length on LAYER C2 = 1691 um.
#Total wire length on LAYER C3 = 1191 um.
#Total wire length on LAYER C4 = 251 um.
#Total wire length on LAYER C5 = 1 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 10884
#Total number of multi-cut vias = 1098 ( 10.1%)
#Total number of single cut vias = 9786 ( 89.9%)
#Up-Via Summary (total 10884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1423 ( 95.8%)        62 (  4.2%)       1485
# M2              3593 ( 88.8%)       455 ( 11.2%)       4048
# C1              3052 ( 89.0%)       379 ( 11.0%)       3431
# C2              1472 ( 88.4%)       193 ( 11.6%)       1665
# C3               244 ( 96.4%)         9 (  3.6%)        253
# C4                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 9786 ( 89.9%)      1098 ( 10.1%)      10884 
#
#Total number of DRC violations = 124
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.89% of area are rerouted by ECO routing.
#   number of violations = 122
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    12|    20|     16|     12|  18|     10|     89|
#  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      8|    13|    28|     17|     12|  19|     25|    122|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3695.98 (MB), peak = 4092.57 (MB)
#CELL_VIEW TOP,init has 122 DRC violations
#Total number of DRC violations = 122
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 5606 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 1022 um.
#Total wire length on LAYER C1 = 1358 um.
#Total wire length on LAYER C2 = 1691 um.
#Total wire length on LAYER C3 = 1191 um.
#Total wire length on LAYER C4 = 251 um.
#Total wire length on LAYER C5 = 1 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 10884
#Total number of multi-cut vias = 7538 ( 69.3%)
#Total number of single cut vias = 3346 ( 30.7%)
#Up-Via Summary (total 10884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1064 ( 71.6%)       421 ( 28.4%)       1485
# M2              1374 ( 33.9%)      2674 ( 66.1%)       4048
# C1               744 ( 21.7%)      2687 ( 78.3%)       3431
# C2               155 (  9.3%)      1510 ( 90.7%)       1665
# C3                 9 (  3.6%)       244 ( 96.4%)        253
# C4                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                 3346 ( 30.7%)      7538 ( 69.3%)      10884 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 125
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    12|    21|     17|     12|  19|     10|     92|
#  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      8|    13|    29|     18|     12|  20|     25|    125|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3693.33 (MB), peak = 4092.57 (MB)
#CELL_VIEW TOP,init has 125 DRC violations
#Total number of DRC violations = 125
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May 28 13:51:43 2025
#
#
#Start Post Route Wire Spread.
#Done with 70 horizontal wires in 2 hboxes and 79 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 5631 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 1023 um.
#Total wire length on LAYER C1 = 1359 um.
#Total wire length on LAYER C2 = 1699 um.
#Total wire length on LAYER C3 = 1203 um.
#Total wire length on LAYER C4 = 254 um.
#Total wire length on LAYER C5 = 1 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 10884
#Total number of multi-cut vias = 7538 ( 69.3%)
#Total number of single cut vias = 3346 ( 30.7%)
#Up-Via Summary (total 10884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1064 ( 71.6%)       421 ( 28.4%)       1485
# M2              1374 ( 33.9%)      2674 ( 66.1%)       4048
# C1               744 ( 21.7%)      2687 ( 78.3%)       3431
# C2               155 (  9.3%)      1510 ( 90.7%)       1665
# C3                 9 (  3.6%)       244 ( 96.4%)        253
# C4                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                 3346 ( 30.7%)      7538 ( 69.3%)      10884 
#
#
#Start DRC checking..
#   number of violations = 125
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    12|    21|     17|     12|  19|     10|     92|
#  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      8|    13|    29|     18|     12|  20|     25|    125|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3694.59 (MB), peak = 4092.57 (MB)
#CELL_VIEW TOP,init has 125 DRC violations
#Total number of DRC violations = 125
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 125
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    12|    21|     17|     12|  19|     10|     92|
#  M2     |      6|     1|     8|      1|      0|   1|     14|     31|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      8|    13|    29|     18|     12|  20|     25|    125|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3691.99 (MB), peak = 4092.57 (MB)
#CELL_VIEW TOP,init has 125 DRC violations
#Total number of DRC violations = 125
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 5631 um.
#Total half perimeter of net bounding box = 4235 um.
#Total wire length on LAYER M1 = 92 um.
#Total wire length on LAYER M2 = 1023 um.
#Total wire length on LAYER C1 = 1359 um.
#Total wire length on LAYER C2 = 1699 um.
#Total wire length on LAYER C3 = 1203 um.
#Total wire length on LAYER C4 = 254 um.
#Total wire length on LAYER C5 = 1 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 10884
#Total number of multi-cut vias = 7538 ( 69.3%)
#Total number of single cut vias = 3346 ( 30.7%)
#Up-Via Summary (total 10884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1064 ( 71.6%)       421 ( 28.4%)       1485
# M2              1374 ( 33.9%)      2674 ( 66.1%)       4048
# C1               744 ( 21.7%)      2687 ( 78.3%)       3431
# C2               155 (  9.3%)      1510 ( 90.7%)       1665
# C3                 9 (  3.6%)       244 ( 96.4%)        253
# C4                 0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                 3346 ( 30.7%)      7538 ( 69.3%)      10884 
#
#detailRoute Statistics:
#Cpu time = 00:07:40
#Elapsed time = 00:07:39
#Increased memory = 24.64 (MB)
#Total memory = 3690.00 (MB)
#Peak memory = 4092.57 (MB)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:09:14
#Elapsed time = 00:09:31
#Increased memory = 128.49 (MB)
#Total memory = 3682.53 (MB)
#Peak memory = 4092.57 (MB)
#Number of warnings = 45
#Total number of warnings = 85
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 28 13:51:46 2025
#
% End globalDetailRoute (date=05/28 13:51:46, total cpu=0:09:15, real=0:09:31, peak res=4092.6M, current mem=3679.0M)
#Default setup view is reset to view_slow_mission.
#Default setup view is reset to view_slow_mission.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:09:15, elapsed time = 00:09:32, memory = 3661.09 (MB), peak = 4092.57 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:55|     00:01:13|         0.8|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:33|     00:00:32|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:03|     00:00:03|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.0|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:07:29|     00:07:28|         1.0|
#  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
#  Post Route Via Swapping   | 00:00:06|     00:00:06|         1.0|
#  Post Route Wire Spreading | 00:00:04|     00:00:04|         1.0|
#  Entire Command            | 00:09:15|     00:09:32|         1.0|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   NRIF-95             55  Option setNanoRouteMode -routeTopRouting...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 111 warning(s), 0 error(s)

#% End routeDesign (date=05/28 13:51:47, total cpu=0:09:15, real=0:09:32, peak res=4092.6M, current mem=3661.1M)
<CMD> panCenter 14.18700 18.89900
**ERROR: (IMPQTF-4044):	Error occurs when 'a~' is executed with the error message: 'invalid command name "a~"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> zoomBox 1.14100 11.93000 14.91400 24.22000
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3682.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 123 Viols.

 Violation Summary By Layer and Type:

	          Color      Enc   EOLCol    Short   C2MCon   MetSpc   EOLSpc   Others   Totals
	M1           20        0       16       14        0        1        0        2       53
	V1            0       18        0        0       12        0        0        8       38
	M2            8        0        1        1        0        6        6        7       29
	AY            0        1        0        0        0        0        0        0        1
	C1            0        0        0        0        0        1        1        0        2
	Totals       28       19       17       15       12        8        7       17      123

 *** End Verify DRC (CPU TIME: 0:00:00.7  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***

<CMD> timeDesign -postroute -hold
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> timeDesign -postRoute -setup
*** timeDesign #2 [begin] () : totSession cpu/real = 0:15:01.4/0:24:50.1 (0.6), mem = 3954.7M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC14_counter3_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC14_counter3_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 13:52:43 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3662.27 (MB), peak = 4092.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 13:52:43 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3670.62 (MB), peak = 4092.57 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3681.52 (MB), peak = 4092.57 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3681.52 (MB)
#Peak memory = 4092.57 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 1148 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    13.63 (MB), total memory =  3695.18 (MB), peak memory =  4092.57 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3686.29 (MB), peak = 4092.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 5908 Res, 2775 Ground Cap, 114 XCap (Edge to Edge)
#RC V/H edge ratio: 0.13, Avg V/H Edge Length: 537.25 (2120), Avg L-Edge Length: 2228.42 (3555)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7066 nodes, 5918 edges, and 236 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3682.12 (MB), peak = 4092.57 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3720.648M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_qcQG84.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3720.652M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 11.92 (MB)
#Total memory = 3682.54 (MB)
#Peak memory = 4092.57 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(27887646)
#Finish Net Signature in MT(88810356)
#Finish SNet Signature in MT (108523344)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3668.96 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3668.96 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  3668.96 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3668.95 (MB), peak memory =  4092.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  3668.96 (MB), peak memory =  4092.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.76 (MB), total memory =  3668.95 (MB), peak memory =  4092.57 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=3725.23 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3162.43)
Reading RCDB with compressed RC data.
Total number of fetched objects 1148
AAE_INFO-618: Total number of nets in the design is 1150,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3457.82 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3153.66 CPU=0:00:02.5 REAL=0:00:05.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3755.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3755.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3722.8)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1148. 
Total number of fetched objects 1148
AAE_INFO-618: Total number of nets in the design is 1150,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3735.66 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3735.66 CPU=0:00:00.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:11.0 totSessionCpu=0:15:15 mem=3760.3M)

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.147  | 49.721  | 49.147  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -71     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.580%
       (71.962% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 14.22 sec
Total Real time: 22.0 sec
Total Memory Usage: 3718.585938 Mbytes
Reset AAE Options
*** timeDesign #2 [finish] () : cpu/real = 0:00:14.2/0:00:22.1 (0.6), totSession cpu/real = 0:15:15.6/0:25:12.2 (0.6), mem = 3718.6M
<CMD> timeDesign -postRoute -hold
*** timeDesign #3 [begin] () : totSession cpu/real = 0:15:18.4/0:25:26.1 (0.6), mem = 3718.6M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(27887646)
#Finish Net Signature in MT(88810356)
#Finish SNet Signature in MT (108523344)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.46 (MB), total memory =  3720.82 (MB), peak memory =  4092.57 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3143.58)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 1148
AAE_INFO-618: Total number of nets in the design is 1150,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3162.52 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3162.52 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3754.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3754.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3165.55)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1148. 
Total number of fetched objects 1148
AAE_INFO-618: Total number of nets in the design is 1150,  20.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3167.43 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3167.43 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:05.0 totSessionCpu=0:15:23 mem=3758.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.069  | -0.086  |
|           TNS (ns):| -10.839 | -10.307 | -1.002  |
|    Violating Paths:|   273   |   221   |   70    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 46.580%
       (71.962% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.62 sec
Total Real time: 6.0 sec
Total Memory Usage: 3666.777344 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] () : cpu/real = 0:00:04.6/0:00:06.6 (0.7), totSession cpu/real = 0:15:23.0/0:25:32.7 (0.6), mem = 3666.8M
<CMD> setNanoRouteMode -route_detail_end_iteration 20
<CMD> optDesign -postRoute -hold -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3117.0M, totSessionCpu=0:15:34 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:15:34.3/0:26:29.7 (0.6), mem = 3666.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:15:34.3/0:26:29.7 (0.6), mem = 3666.8M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                108523344
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
setDesignMode -process                                                                    22
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           3
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           0.03
setExtractRCMode -total_c_th                                                              5
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 3302.3M, totSessionCpu=0:15:38 **
**WARN: (IMPOPT-3326):	The -drv option not allowed in -hold mode.
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3701.3M, init mem=3701.3M)
*info: Placed = 1416          
*info: Unplaced = 0           
Placement Density:71.96%(797/1108)
Placement Density (including fixed std cells):71.96%(797/1108)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3701.3M)
**ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-3326          1  The -drv option not allowed in -hold mod...
WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
*** Message Summary: 3 warning(s), 1 error(s)

*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.4/0:00:04.6 (1.0), totSession cpu/real = 0:15:38.7/0:26:34.3 (0.6), mem = 3701.3M
*** optDesign #1 [finish] () : cpu/real = 0:00:04.4/0:00:04.6 (1.0), totSession cpu/real = 0:15:38.7/0:26:34.3 (0.6), mem = 3701.3M

<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> optDesign -postRoute -hold -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3296.7M, totSessionCpu=0:15:50 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:15:49.9/0:27:30.6 (0.6), mem = 3695.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:15:49.9/0:27:30.6 (0.6), mem = 3695.4M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                108523344
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
setDesignMode -process                                                                    22
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           3
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           0.03
setExtractRCMode -total_c_th                                                              5
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 3301.4M, totSessionCpu=0:15:53 **
**WARN: (IMPOPT-3326):	The -drv option not allowed in -hold mode.
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3701.4M, init mem=3701.4M)
*info: Placed = 1416          
*info: Unplaced = 0           
Placement Density:71.96%(797/1108)
Placement Density (including fixed std cells):71.96%(797/1108)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3701.4M)
**ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-3326          1  The -drv option not allowed in -hold mod...
*** Message Summary: 2 warning(s), 1 error(s)

*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:15:54.1/0:27:34.8 (0.6), mem = 3701.4M
*** optDesign #2 [finish] () : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:15:54.1/0:27:34.8 (0.6), mem = 3701.4M

<CMD> man IMPOPT-570
<CMD> optDesign -reset

Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews] [-idealClock] [-incr]
                 [-noEcoRoute] [-outDir <directoryName>] [-postCTS] [-postRoute] [-preCTS]
                 [-prefix <fileNamePrefix>] [-selectedNets <fileName>]
                 [-selectedTerms <fileName>] [-setup] [-targeted] [-timingDebugReport]
                 [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]

**ERROR: (IMPTCM-48):	"-reset" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

<CMD> optDesign -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3295.4M, totSessionCpu=0:16:08 **
*** optDesign #3 [begin] () : totSession cpu/real = 0:16:07.9/0:28:48.1 (0.6), mem = 3695.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:16:07.9/0:28:48.1 (0.6), mem = 3695.5M
**INFO: User settings:
setDesignMode -process                                         22
setExtractRCMode -coupled                                      true
setExtractRCMode -coupling_c_th                                3
setExtractRCMode -engine                                       postRoute
setExtractRCMode -relative_c_th                                0.03
setExtractRCMode -total_c_th                                   5
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -SIAware                                       true
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0
setPlaceMode -place_detail_check_route                         true
setPlaceMode -place_detail_dpt_flow                            true
setPlaceMode -place_global_clock_power_driven                  true
setPlaceMode -place_global_clock_power_driven_effort           high
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_place_io_pins                       true
setAnalysisMode -analysisType                                  onChipVariation
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -cppr                                          both
setAnalysisMode -skew                                          true
setAnalysisMode -usefulSkew                                    true
setRouteMode -earlyGlobalRouteSecondPG                         false

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**DIAG[coeABC.tcl:setGenusDesignStateEnumFromDesignStageMask]: Unkown design stage "opt_design_hold"
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 3300.1M, totSessionCpu=0:16:11 **
**WARN: (IMPOPT-3318):	Missing -preCTS|-postCTS|-postRoute option.
**ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOPT-570           1  Initial sanity checks failed for optDesi...
WARNING   IMPOPT-3318          1  Missing -preCTS|-postCTS|-postRoute opti...
*** Message Summary: 1 warning(s), 1 error(s)

*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:16:11.6/0:28:51.8 (0.6), mem = 3701.5M
*** optDesign #3 [finish] () : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:16:11.6/0:28:51.8 (0.6), mem = 3701.5M

<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3295.6M, totSessionCpu=0:16:22 **
*** optDesign #4 [begin] () : totSession cpu/real = 0:16:21.8/0:29:43.7 (0.6), mem = 3695.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:21.8/0:29:43.7 (0.6), mem = 3695.5M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                108523344
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
setDesignMode -process                                                                    22
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           3
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -relative_c_th                                                           0.03
setExtractRCMode -total_c_th                                                              5
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       false
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 3300.0M, totSessionCpu=0:16:25 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3701.5M, init mem=3701.5M)
*info: Placed = 1416          
*info: Unplaced = 0           
Placement Density:71.96%(797/1108)
Placement Density (including fixed std cells):71.96%(797/1108)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3701.5M)
#optDebug: { P: 22 W: 5195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0

*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:16:25.8/0:29:47.7 (0.6), mem = 3701.5M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Start Design Signature (0)
#Finish Inst Signature in MT(27887646)
#Finish Net Signature in MT(88810356)
#Finish SNet Signature in MT (108523344)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -5.07 (MB), total memory =  3295.25 (MB), peak memory =  4092.57 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #2 OptimizationHold

GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:16:29 mem=3747.6M ***
*** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:29.4/0:29:51.3 (0.6), mem = 3747.6M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3152.99)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1148
AAE_INFO-618: Total number of nets in the design is 1150,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3163.91 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3163.91 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3790.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3790.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3164.5)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1148. 
Total number of fetched objects 1148
AAE_INFO-618: Total number of nets in the design is 1150,  20.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3166.05 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3166.05 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:06.0 totSessionCpu=0:16:34 mem=3787.7M)

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.3 real=0:00:07.0 totSessionCpu=0:16:34 mem=3838.8M ***
OPTC: user 20.0
Done building hold timer [4390 node(s), 6584 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.5 real=0:00:07.0 totSessionCpu=0:16:34 mem=3838.8M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3167.66)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1148
AAE_INFO-618: Total number of nets in the design is 1150,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3172.71 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3172.71 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3798.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3798.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3171.2)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1148. 
Total number of fetched objects 1148
AAE_INFO-618: Total number of nets in the design is 1150,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3173.24 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3173.24 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:08.0 totSessionCpu=0:16:41 mem=3800.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:11.1 real=0:00:15.0 totSessionCpu=0:16:41 mem=3800.9M ***
** INFO: Initializing Glitch Interface
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 13.9 ps, libStdDelay = 6.1 ps, minBufSize = 187920 (3.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.147  | 49.721  | 49.147  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.069  | -0.086  |
|           TNS (ns):| -10.839 | -10.307 | -1.002  |
|    Violating Paths:|   273   |   221   |   70    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -71     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.580%
       (71.962% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:30, mem = 3732.0M, totSessionCpu=0:16:47 **
*** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:18.2/0:00:22.5 (0.8), totSession cpu/real = 0:16:47.6/0:30:13.8 (0.6), mem = 3757.0M
*** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:47.6/0:30:13.8 (0.6), mem = 3757.0M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:20.6 real=0:00:25.0 totSessionCpu=0:16:50 mem=3927.3M density=71.962% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.086|   -10.84|     273|          0|       0(     0)|   71.96%|   0:00:00.0|  3943.3M|
|   1|  -0.086|   -10.84|     273|          0|       0(     0)|   71.96%|   0:00:00.0|  3943.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.086|   -10.84|     273|          0|       0(     0)|   71.96%|   0:00:00.0|  3943.3M|
|   1|  -0.076|    -7.51|     270|        263|       0(     0)|   79.29%|   0:00:04.0|  3961.3M|
|   2|  -0.076|    -5.24|     191|        122|       1(     0)|   82.51%|   0:00:03.0|  3961.3M|
|   3|  -0.060|    -2.71|     150|        207|       0(     0)|   86.02%|   0:00:04.0|  3961.3M|
|   4|  -0.059|    -1.45|      98|         70|       0(     0)|   87.21%|   0:00:04.0|  3961.3M|
|   5|  -0.059|    -1.32|      90|          9|       7(     0)|   87.41%|   0:00:05.0|  3961.3M|
|   6|  -0.059|    -1.28|      87|          2|       3(     0)|   87.44%|   0:00:02.0|  3961.3M|
|   7|  -0.059|    -1.26|      85|          0|       6(     0)|   87.48%|   0:00:02.0|  3961.3M|
|   8|  -0.059|    -1.26|      85|          0|       0(     0)|   87.48%|   0:00:00.0|  3961.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 673 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 17 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.059|    -1.26|      85|          0|       0(     0)|   87.48%|   0:00:00.0|  3969.3M|
|   1|  -0.059|    -1.19|      82|          0|      16(     0)|   87.55%|   0:00:10.0|  3969.3M|
|   2|  -0.059|    -1.19|      82|          0|       0(     0)|   87.55%|   0:00:01.0|  3969.3M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
*info:    Total 16 instances resized for Phase II
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 407 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   407 net(s): Could not be fixed because of no legal loc.

Resizing failure reasons
------------------------------------------------
*info:   257 net(s): Could not be fixed because of no legal loc.
*info:    62 net(s): Could not be fixed because of hold slack degradation.
*info:    73 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:00:55.3 real=0:01:00.0 totSessionCpu=0:17:25 mem=3969.3M density=87.547% ***

*info:
*info: Added a total of 673 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          318 cells of type 'UDB116SVT24_BUF_1' used
*info:            1 cell  of type 'UDB116SVT24_BUF_1P5' used
*info:            1 cell  of type 'UDB116SVT24_BUF_1P75' used
*info:            3 cells of type 'UDB116SVT24_BUF_2' used
*info:            4 cells of type 'UDB116SVT24_BUF_3' used
*info:            2 cells of type 'UDB116SVT24_BUF_D_4' used
*info:            1 cell  of type 'UDB116SVT24_BUF_M_4' used
*info:          343 cells of type 'UDB116SVT24_BUF_S_1' used
*info:
*info: Total 33 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:55.3 real=0:01:00.0 totSessionCpu=0:17:25 mem=3969.3M density=87.547%) ***
**INFO: total 699 insts, 0 nets marked don't touch
**INFO: total 699 insts, 0 nets marked don't touch DB property
**INFO: total 699 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:37.4/0:00:37.3 (1.0), totSession cpu/real = 0:17:25.0/0:30:51.1 (0.6), mem = 3870.3M
**INFO: Skipping refine place as no non-legal commits were detected

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:03, real = 0:01:08, mem = 3848.9M, totSessionCpu=0:17:25 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3870.50M, totSessionCpu=0:17:25).
**optDesign ... cpu = 0:01:03, real = 0:01:08, mem = 3848.9M, totSessionCpu=0:17:25 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:17:26 mem=3928.7M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3896.6MB
Summary Report:
Instances move: 0 (out of 1800 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 289 movable physical-only)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3896.6MB
*** Finished refinePlace (0:17:26 mem=3896.6M) ***

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.051  | 49.438  | 49.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:09, mem = 3847.7M, totSessionCpu=0:17:26 **
**INFO: flowCheckPoint #3 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 1052
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1052
*** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:17:26.5/0:30:52.7 (0.6), mem = 3854.8M

globalDetailRoute

#Start globalDetailRoute on Wed May 28 13:58:45 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1821.
#Total number of nets in the design = 1823.
#1085 routable nets do not have any wires.
#736 routable nets have routed wires.
#1085 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 13:58:46 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 704/0 dirty instances, 2081/396 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(699 insts marked dirty, reset pre-exisiting dirty flag on 699 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3852.50 (MB), peak = 4092.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3857.26 (MB), peak = 4092.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#890 out of 2090(42.58%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#206 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 3857.28 (MB)
#Peak memory = 4092.57 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed May 28 13:58:51 2025
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 8.81 (MB)
#Total memory = 3857.29 (MB)
#Peak memory = 4092.57 (MB)
#
#
#Start global routing on Wed May 28 13:58:51 2025
#
#
#Start global routing initialization on Wed May 28 13:58:51 2025
#
#Number of eco nets is 606
#
#Start global routing data preparation on Wed May 28 13:58:51 2025
#
#Start routing resource analysis on Wed May 28 13:58:51 2025
#
#Routing resource analysis is done on Wed May 28 13:58:51 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          20         340         930    93.33%
#  M2             H         156         355         930    19.25%
#  C1             V         259         204         930     8.92%
#  C2             H         337         117         930     0.00%
#  C3             V         397          66         930     0.00%
#  C4             H         443          11         930     0.00%
#  C5             V         462           1         930     0.00%
#  JA             H          45           0         930     0.00%
#  QA             V          17           0         930    45.16%
#  QB             H          17           0         930    43.33%
#  LB             V          11           0         930    64.52%
#  --------------------------------------------------------------
#  Total                   2166      22.74%       10230    24.96%
#
#
#
#
#Global routing data preparation is done on Wed May 28 13:58:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3857.43 (MB), peak = 4092.57 (MB)
#
#
#Global routing initialization is done on Wed May 28 13:58:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3857.43 (MB), peak = 4092.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3858.33 (MB), peak = 4092.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3858.33 (MB), peak = 4092.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1821.
#Total number of nets in the design = 1823.
#
#1821 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1085  
#-----------------------------
#        Total            1085  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1821  
#-----------------------------
#        Total            1821  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          144(17.6%)     99(12.1%)     26(3.18%)      2(0.24%)   (33.2%)
#  C1          132(14.3%)     36(3.90%)      3(0.32%)      0(0.00%)   (18.5%)
#  C2            5(0.54%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.54%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    281(3.55%)    135(1.70%)     29(0.37%)      2(0.03%)   (5.65%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 3.49% H + 2.16% V
#
#Complete Global Routing.
#Total wire length = 14255 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 90 um.
#Total wire length on LAYER M2 = 1974 um.
#Total wire length on LAYER C1 = 2054 um.
#Total wire length on LAYER C2 = 3153 um.
#Total wire length on LAYER C3 = 3354 um.
#Total wire length on LAYER C4 = 2978 um.
#Total wire length on LAYER C5 = 650 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 15178
#Total number of multi-cut vias = 7005 ( 46.2%)
#Total number of single cut vias = 8173 ( 53.8%)
#Up-Via Summary (total 15178):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1775 ( 81.3%)       408 ( 18.7%)       2183
# M2              2682 ( 52.6%)      2418 ( 47.4%)       5100
# C1              1908 ( 43.3%)      2502 ( 56.7%)       4410
# C2              1188 ( 45.3%)      1435 ( 54.7%)       2623
# C3               504 ( 67.7%)       240 ( 32.3%)        744
# C4               116 ( 98.3%)         2 (  1.7%)        118
#-----------------------------------------------------------
#                 8173 ( 53.8%)      7005 ( 46.2%)      15178 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 4 tracks.
#Total overcon = 5.65%.
#Worst layer Gcell overcon rate = 0.54%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.05 (MB)
#Total memory = 3858.34 (MB)
#Peak memory = 4092.57 (MB)
#
#Finished global routing on Wed May 28 13:58:51 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3858.34 (MB), peak = 4092.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1267 horizontal wires in 1 hboxes and 927 vertical wires in 1 hboxes.
#Done with 330 horizontal wires in 1 hboxes and 212 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 14118 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 90 um.
#Total wire length on LAYER M2 = 1941 um.
#Total wire length on LAYER C1 = 2033 um.
#Total wire length on LAYER C2 = 3136 um.
#Total wire length on LAYER C3 = 3322 um.
#Total wire length on LAYER C4 = 2953 um.
#Total wire length on LAYER C5 = 643 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 15178
#Total number of multi-cut vias = 7005 ( 46.2%)
#Total number of single cut vias = 8173 ( 53.8%)
#Up-Via Summary (total 15178):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1775 ( 81.3%)       408 ( 18.7%)       2183
# M2              2682 ( 52.6%)      2418 ( 47.4%)       5100
# C1              1908 ( 43.3%)      2502 ( 56.7%)       4410
# C2              1188 ( 45.3%)      1435 ( 54.7%)       2623
# C3               504 ( 67.7%)       240 ( 32.3%)        744
# C4               116 ( 98.3%)         2 (  1.7%)        118
#-----------------------------------------------------------
#                 8173 ( 53.8%)      7005 ( 46.2%)      15178 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3858.34 (MB), peak = 4092.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 9.86 (MB)
#Total memory = 3858.34 (MB)
#Peak memory = 4092.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
#   number of violations = 1280
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      8|    14|    36|     30|    176|  98|     51|    413|
#  M2     |     52|   105|   207|     82|     44| 103|    153|    746|
#  C1     |     41|    19|     0|      0|      0|   3|     49|    112|
#  C2     |      0|     1|     0|      0|      0|   3|      2|      6|
#  C3     |      1|     1|     0|      0|      0|   0|      1|      3|
#  Totals |    102|   140|   243|    112|    220| 207|    256|   1280|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#699 out of 2089 instances (33.5%) need to be verified(marked ipoed), dirty area = 14.5%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 1280
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      8|    14|    36|     30|    176|  98|     51|    413|
#  M2     |     52|   105|   207|     82|     44| 103|    153|    746|
#  C1     |     41|    19|     0|      0|      0|   3|     49|    112|
#  C2     |      0|     1|     0|      0|      0|   3|      2|      6|
#  C3     |      1|     1|     0|      0|      0|   0|      1|      3|
#  Totals |    102|   140|   243|    112|    220| 207|    256|   1280|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 3886.83 (MB), peak = 4092.57 (MB)
#start 1st optimization iteration ...
#   number of violations = 240
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    23|     19|     23|  25|     20|    126|
#  M2     |     12|     7|    25|     10|      5|  23|     25|    107|
#  C1     |      4|     0|     0|      0|      0|   0|      3|      7|
#  Totals |     18|    21|    48|     29|     28|  48|     48|    240|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:56, elapsed time = 00:00:56, memory = 3909.97 (MB), peak = 4238.34 (MB)
#start 2nd optimization iteration ...
#   number of violations = 198
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    15|    19|     18|     24|  24|      9|    112|
#  M2     |     14|     4|    22|      6|      0|  11|     27|     84|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |     19|    19|    41|     24|     24|  35|     36|    198|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3910.71 (MB), peak = 4238.34 (MB)
#start 3rd optimization iteration ...
#   number of violations = 208
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    13|    21|     19|     35|  23|     14|    128|
#  M2     |     14|     8|    15|      9|      1|   5|     27|     79|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |     18|    21|    36|     28|     36|  28|     41|    208|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3909.73 (MB), peak = 4238.34 (MB)
#start 4th optimization iteration ...
#   number of violations = 174
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |    14|      3|    17|     16|     24|  24|     11|    109|
#  M2     |     4|     10|    15|      5|      0|   5|     18|     57|
#  C1     |     0|      1|     0|      0|      0|   0|      7|      8|
#  Totals |    18|     14|    32|     21|     24|  29|     36|    174|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3908.66 (MB), peak = 4238.34 (MB)
#start 5th optimization iteration ...
#   number of violations = 165
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    15|    26|     21|     15|  19|     10|    108|
#  M2     |      9|     4|    10|      7|      1|   5|     16|     52|
#  C1     |      2|     0|     0|      0|      0|   0|      3|      5|
#  Totals |     13|    19|    36|     28|     16|  24|     29|    165|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3907.71 (MB), peak = 4238.34 (MB)
#start 6th optimization iteration ...
#   number of violations = 140
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |    13|      2|    16|     15|     16|  19|     10|     91|
#  M2     |     0|     10|    11|      4|      0|   3|     17|     45|
#  C1     |     0|      0|     0|      0|      0|   0|      4|      4|
#  Totals |    13|     12|    27|     19|     16|  22|     31|    140|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3937.93 (MB), peak = 4238.34 (MB)
#start 7th optimization iteration ...
#   number of violations = 132
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    12|    18|     18|     10|  18|      9|     87|
#  M2     |      9|     0|     9|      0|      0|   7|     19|     44|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |     12|    12|    27|     18|     10|  25|     28|    132|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 3938.04 (MB), peak = 4239.34 (MB)
#start 8th optimization iteration ...
#   number of violations = 110
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| MinStp| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |    14|      2|    15|     15|      7|  16|     10|     79|
#  M2     |     0|      4|     9|      4|      1|   3|      9|     30|
#  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
#  Totals |    14|      6|    24|     19|      8|  19|     20|    110|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 3954.02 (MB), peak = 4399.36 (MB)
#start 9th optimization iteration ...
#   number of violations = 110
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    17|    14|     11|      9|  14|      6|     74|
#  M2     |      7|     2|    11|      5|      0|   3|      8|     36|
#  Totals |     10|    19|    25|     16|      9|  17|     14|    110|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3947.59 (MB), peak = 4399.36 (MB)
#start 10th optimization iteration ...
#   number of violations = 103
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      2|      1|    16|    15|     12|  12|     14|     72|
#  M2     |     10|      5|     1|     5|      2|   2|      4|     29|
#  C1     |      0|      1|     0|     0|      0|   0|      1|      2|
#  Totals |     12|      7|    17|    20|     14|  14|     19|    103|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3933.64 (MB), peak = 4399.36 (MB)
#start 11th optimization iteration ...
#   number of violations = 114
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    12|    17|     15|      9|  15|      8|     80|
#  M2     |      8|     2|     7|      4|      0|   3|      9|     33|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |     12|    14|    24|     19|      9|  18|     18|    114|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3925.94 (MB), peak = 4399.36 (MB)
#start 12th optimization iteration ...
#   number of violations = 107
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    12|    18|     16|      9|  14|      9|     81|
#  M2     |      5|     1|     3|      1|      1|   1|     12|     24|
#  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
#  Totals |      8|    13|    21|     17|     10|  15|     23|    107|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3922.37 (MB), peak = 4399.36 (MB)
#start 13th optimization iteration ...
#   number of violations = 103
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    13|    18|     16|      9|  14|      9|     81|
#  M2     |      6|     0|     3|      1|      0|   2|     10|     22|
#  Totals |      8|    13|    21|     17|      9|  16|     19|    103|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3921.29 (MB), peak = 4399.36 (MB)
#start 14th optimization iteration ...
#   number of violations = 93
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      1|      0|    14|    14|     13|  12|     12|     66|
#  M2     |      7|      7|     0|     6|      1|   2|      3|     26|
#  C1     |      0|      0|     0|     0|      0|   0|      1|      1|
#  Totals |      8|      7|    14|    20|     14|  14|     16|     93|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3936.32 (MB), peak = 4399.36 (MB)
#start 15th optimization iteration ...
#   number of violations = 98
#
#  By Layer and Type:
#
#---------+------+------+-------+-------+-------+----+-------+-------+
#  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+-------+-------+----+-------+-------+
#  M1     |    15|    14|     13|      7|      8|  15|      2|     74|
#  M2     |     1|     9|      1|      0|      0|   2|     10|     23|
#  C1     |     0|     0|      0|      0|      0|   0|      1|      1|
#  Totals |    16|    23|     14|      7|      8|  17|     13|     98|
#---------+------+------+-------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3935.62 (MB), peak = 4399.36 (MB)
#start 16th optimization iteration ...
#   number of violations = 95
#
#  By Layer and Type:
#
#---------+------+------+-------+-------+-------+----+-------+-------+
#  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+-------+-------+----+-------+-------+
#  M1     |    14|    17|     14|      7|      7|  16|      3|     78|
#  M2     |     0|     4|      0|      0|      0|   1|     12|     17|
#  Totals |    14|    21|     14|      7|      7|  17|     15|     95|
#---------+------+------+-------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3934.07 (MB), peak = 4399.36 (MB)
#start 17th optimization iteration ...
#   number of violations = 87
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      2|      1|    14|    14|     14|  14|     12|     71|
#  M2     |      5|      5|     0|     3|      0|   1|      1|     15|
#  C1     |      1|      0|     0|     0|      0|   0|      0|      1|
#  Totals |      8|      6|    14|    17|     14|  15|     13|     87|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3931.48 (MB), peak = 4399.36 (MB)
#start 18th optimization iteration ...
#   number of violations = 100
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    14|    16|     14|      8|  14|      7|     77|
#  M2     |      6|     1|     2|      1|      0|   3|     10|     23|
#  Totals |     10|    15|    18|     15|      8|  17|     17|    100|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3927.93 (MB), peak = 4399.36 (MB)
#start 19th optimization iteration ...
#   number of violations = 105
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    13|    16|     15|      8|  15|      8|     77|
#  M2     |      5|     0|     9|      1|      1|   1|      9|     26|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      8|    13|    25|     16|      9|  16|     18|    105|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:20, memory = 3925.49 (MB), peak = 4399.36 (MB)
#start 20th optimization iteration ...
#   number of violations = 99
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    13|    15|     15|      7|  16|      8|     75|
#  M2     |      5|     0|     4|      0|      0|   2|      7|     18|
#  C1     |      1|     2|     0|      0|      2|   0|      1|      6|
#  Totals |      7|    15|    19|     15|      9|  18|     16|     99|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 3932.27 (MB), peak = 4399.36 (MB)
#Complete Detail Routing.
#Total wire length = 14142 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 53 um.
#Total wire length on LAYER M2 = 1520 um.
#Total wire length on LAYER C1 = 2054 um.
#Total wire length on LAYER C2 = 2776 um.
#Total wire length on LAYER C3 = 3108 um.
#Total wire length on LAYER C4 = 3643 um.
#Total wire length on LAYER C5 = 987 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4043 ( 22.8%)
#Total number of single cut vias = 13663 ( 77.2%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2004 ( 91.3%)       191 (  8.7%)       2195
# M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
# C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
# C2              2398 ( 72.5%)       909 ( 27.5%)       3307
# C3               880 ( 65.0%)       474 ( 35.0%)       1354
# C4               216 ( 57.9%)       157 ( 42.1%)        373
#-----------------------------------------------------------
#                13663 ( 77.2%)      4043 ( 22.8%)      17706 
#
#Total number of DRC violations = 99
#Cpu time = 00:07:02
#Elapsed time = 00:07:01
#Increased memory = 73.93 (MB)
#Total memory = 3932.27 (MB)
#Peak memory = 4399.36 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    13|    15|     15|      7|  16|      8|     75|
#  M2     |      5|     0|     4|      0|      0|   2|      7|     18|
#  C1     |      1|     2|     0|      0|      2|   0|      1|      6|
#  Totals |      7|    15|    19|     15|      9|  18|     16|     99|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3932.59 (MB), peak = 4399.36 (MB)
#
#Total wire length = 14142 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 53 um.
#Total wire length on LAYER M2 = 1520 um.
#Total wire length on LAYER C1 = 2054 um.
#Total wire length on LAYER C2 = 2776 um.
#Total wire length on LAYER C3 = 3108 um.
#Total wire length on LAYER C4 = 3643 um.
#Total wire length on LAYER C5 = 987 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4043 ( 22.8%)
#Total number of single cut vias = 13663 ( 77.2%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2004 ( 91.3%)       191 (  8.7%)       2195
# M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
# C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
# C2              2398 ( 72.5%)       909 ( 27.5%)       3307
# C3               880 ( 65.0%)       474 ( 35.0%)       1354
# C4               216 ( 57.9%)       157 ( 42.1%)        373
#-----------------------------------------------------------
#                13663 ( 77.2%)      4043 ( 22.8%)      17706 
#
#Total number of DRC violations = 99
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 14142 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 53 um.
#Total wire length on LAYER M2 = 1520 um.
#Total wire length on LAYER C1 = 2054 um.
#Total wire length on LAYER C2 = 2776 um.
#Total wire length on LAYER C3 = 3108 um.
#Total wire length on LAYER C4 = 3643 um.
#Total wire length on LAYER C5 = 987 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4043 ( 22.8%)
#Total number of single cut vias = 13663 ( 77.2%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2004 ( 91.3%)       191 (  8.7%)       2195
# M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
# C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
# C2              2398 ( 72.5%)       909 ( 27.5%)       3307
# C3               880 ( 65.0%)       474 ( 35.0%)       1354
# C4               216 ( 57.9%)       157 ( 42.1%)        373
#-----------------------------------------------------------
#                13663 ( 77.2%)      4043 ( 22.8%)      17706 
#
#Total number of DRC violations = 99
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May 28 14:05:53 2025
#
#
#Start Post Route Wire Spread.
#Done with 478 horizontal wires in 2 hboxes and 383 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 14292 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 53 um.
#Total wire length on LAYER M2 = 1525 um.
#Total wire length on LAYER C1 = 2064 um.
#Total wire length on LAYER C2 = 2792 um.
#Total wire length on LAYER C3 = 3152 um.
#Total wire length on LAYER C4 = 3705 um.
#Total wire length on LAYER C5 = 1000 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4043 ( 22.8%)
#Total number of single cut vias = 13663 ( 77.2%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2004 ( 91.3%)       191 (  8.7%)       2195
# M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
# C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
# C2              2398 ( 72.5%)       909 ( 27.5%)       3307
# C3               880 ( 65.0%)       474 ( 35.0%)       1354
# C4               216 ( 57.9%)       157 ( 42.1%)        373
#-----------------------------------------------------------
#                13663 ( 77.2%)      4043 ( 22.8%)      17706 
#
#   number of violations = 99
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    13|    15|     15|      7|  16|      8|     75|
#  M2     |      5|     0|     4|      0|      0|   2|      7|     18|
#  C1     |      1|     2|     0|      0|      2|   0|      1|      6|
#  Totals |      7|    15|    19|     15|      9|  18|     16|     99|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3932.82 (MB), peak = 4399.36 (MB)
#CELL_VIEW TOP,init has 99 DRC violations
#Total number of DRC violations = 99
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 14292 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 53 um.
#Total wire length on LAYER M2 = 1525 um.
#Total wire length on LAYER C1 = 2064 um.
#Total wire length on LAYER C2 = 2792 um.
#Total wire length on LAYER C3 = 3152 um.
#Total wire length on LAYER C4 = 3705 um.
#Total wire length on LAYER C5 = 1000 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4043 ( 22.8%)
#Total number of single cut vias = 13663 ( 77.2%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2004 ( 91.3%)       191 (  8.7%)       2195
# M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
# C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
# C2              2398 ( 72.5%)       909 ( 27.5%)       3307
# C3               880 ( 65.0%)       474 ( 35.0%)       1354
# C4               216 ( 57.9%)       157 ( 42.1%)        373
#-----------------------------------------------------------
#                13663 ( 77.2%)      4043 ( 22.8%)      17706 
#
#detailRoute Statistics:
#Cpu time = 00:07:03
#Elapsed time = 00:07:02
#Increased memory = 74.48 (MB)
#Total memory = 3932.82 (MB)
#Peak memory = 4399.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:10
#Elapsed time = 00:07:09
#Increased memory = 12.80 (MB)
#Total memory = 3860.50 (MB)
#Peak memory = 4399.36 (MB)
#Number of warnings = 43
#Total number of warnings = 165
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 28 14:05:54 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:03|     00:00:03|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.0|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:07:02|     00:07:01|         1.0|
#  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
#  Entire Command            | 00:07:10|     00:07:09|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:07:10.0/0:07:08.9 (1.0), totSession cpu/real = 0:24:36.6/0:38:01.6 (0.6), mem = 3867.5M
**optDesign ... cpu = 0:08:15, real = 0:08:18, mem = 3840.5M, totSessionCpu=0:24:37 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #4 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 14:05:55 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3842.33 (MB), peak = 4399.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 14:05:55 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3850.66 (MB), peak = 4399.36 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3859.55 (MB), peak = 4399.36 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3859.55 (MB)
#Peak memory = 4399.36 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 1821 nets were built. 25 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    13.56 (MB), total memory =  3873.15 (MB), peak memory =  4399.36 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3864.75 (MB), peak = 4399.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 8193 Res, 4382 Ground Cap, 88 XCap (Edge to Edge)
#RC V/H edge ratio: 0.33, Avg V/H Edge Length: 2232.80 (3289), Avg L-Edge Length: 3248.57 (4564)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 10019 nodes, 8198 edges, and 208 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3860.58 (MB), peak = 4399.36 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3890.523M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_GcXZyd.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3890.527M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:07
#Increased memory = 10.63 (MB)
#Total memory = 3861.30 (MB)
#Peak memory = 4399.36 (MB)
#
#25 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(32427164)
#Finish Net Signature in MT(68245737)
#Finish SNet Signature in MT (87958725)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.94 (MB), total memory =  3832.00 (MB), peak memory =  4399.36 (MB)
**optDesign ... cpu = 0:08:23, real = 0:08:28, mem = 3832.0M, totSessionCpu=0:24:44 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3316.53)
Reading RCDB with compressed RC data.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3324.3 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3324.3 CPU=0:00:00.6 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3913.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3913.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3328.01)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3329.98 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3329.98 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=0:24:48 mem=3908.6M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:27, real = 0:08:34, mem = 3331.1M, totSessionCpu=0:24:49 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #5 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:08:27, real = 0:08:34, mem = 3331.1M, totSessionCpu=0:24:49 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3875.04M, totSessionCpu=0:24:49).
**optDesign ... cpu = 0:08:27, real = 0:08:34, mem = 3331.1M, totSessionCpu=0:24:49 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:27, real = 0:08:35, mem = 3330.6M, totSessionCpu=0:24:49 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3357.18)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3366.39 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3366.39 CPU=0:00:00.6 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3924.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3924.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3330.97)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3332.49 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3332.49 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:24:54 mem=3904.9M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.920  | -0.783  | -0.137  |
|    Violating Paths:|   71    |   66    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary    |    49.147 | 49.147 |   0 |       46.58 | 0:00:22  |        3757 |    0 |   0 |
| hold_fixing        |           | 49.051 |   0 |       87.55 | 0:00:37  |        3870 |      |     |
| pre_route_summary  |    49.051 | 49.051 |   0 |       62.17 | 0:00:00  |        3855 |    0 |   0 |
| eco_route          |           |        |     |             | 0:07:10  |        3850 |      |     |
| post_route_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:06  |        3875 |    0 |   0 |
| final_summary      |    49.458 | 49.038 |   0 |       62.17 | 0:00:12  |        3915 |    0 |   0 |
 --------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:08:35, real = 0:08:48, mem = 3929.8M, totSessionCpu=0:24:57 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 65 warning(s), 0 error(s)

*** optDesign #4 [finish] () : cpu/real = 0:08:35.2/0:08:47.5 (1.0), totSession cpu/real = 0:24:57.0/0:38:31.1 (0.6), mem = 3907.3M
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3907.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 101 Viols.

 Violation Summary By Layer and Type:

	          Color      Enc    Short   EOLCol   CutSpc   MetSpc   EOLSpc   Others   Totals
	M1           15        0       15       15        0        2        1        0       48
	V1            0       16        0        0        7        0        0        6       29
	M2            4        0        0        0        0        5        5        3       17
	AY            0        2        0        0        0        0        0        0        2
	C1            0        0        2        0        0        0        1        0        3
	A1            0        0        0        0        2        0        0        0        2
	Totals       19       18       17       15        9        7        7        9      101

 *** End Verify DRC (CPU TIME: 0:00:01.0  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***

<CMD> timeDesign -postRoute -hold
*** timeDesign #4 [begin] () : totSession cpu/real = 0:25:04.2/0:39:04.2 (0.6), mem = 4163.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(32427164)
#Finish Net Signature in MT(68245737)
#Finish SNet Signature in MT (87958725)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -93.55 (MB), total memory =  3836.62 (MB), peak memory =  4399.36 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3258.85)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3272.8 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3272.8 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3864.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3864.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3218.95)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3220.52 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3220.52 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:05.0 totSessionCpu=0:25:08 mem=3829.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.920  | -0.783  | -0.137  |
|    Violating Paths:|   71    |   66    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.28 sec
Total Real time: 6.0 sec
Total Memory Usage: 3735.035156 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] () : cpu/real = 0:00:04.3/0:00:06.3 (0.7), totSession cpu/real = 0:25:08.5/0:39:10.4 (0.6), mem = 3735.0M
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3169.9M, totSessionCpu=0:25:10 **
*** optDesign #5 [begin] () : totSession cpu/real = 0:25:10.2/0:39:19.9 (0.6), mem = 3735.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:25:10.2/0:39:19.9 (0.6), mem = 3735.0M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                87958725
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
setDesignMode -process                                                                    22
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           3
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           0.03
setExtractRCMode -total_c_th                                                              5
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { view_fast_mission }
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { view_fast_mission}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       false
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 3355.0M, totSessionCpu=0:25:14 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3769.6M, init mem=3769.6M)
*info: Placed = 2089          
*info: Unplaced = 0           
Placement Density:87.54%(970/1108)
Placement Density (including fixed std cells):87.54%(970/1108)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3769.6M)
#optDebug: { P: 22 W: 4195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0

*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:04.4/0:00:04.5 (1.0), totSession cpu/real = 0:25:14.6/0:39:24.4 (0.6), mem = 3769.6M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #7 InitialSummary
#Start Design Signature (0)
#Finish Inst Signature in MT(32427164)
#Finish Net Signature in MT(68245737)
#Finish SNet Signature in MT (87958725)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -5.20 (MB), total memory =  3349.99 (MB), peak memory =  4399.36 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #8 OptimizationHold

GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:18 mem=3818.7M ***
*** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:25:18.4/0:39:28.2 (0.6), mem = 3818.7M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3211.01)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3223.05 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3223.05 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3862.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3862.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3221.59)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3223.15 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3223.15 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:05.0 totSessionCpu=0:25:23 mem=3858.8M)
Done building cte hold timing graph (fixHold) cpu=0:00:04.3 real=0:00:06.0 totSessionCpu=0:25:23 mem=3858.8M ***
OPTC: user 20.0
Done building hold timer [5721 node(s), 7911 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.6 real=0:00:07.0 totSessionCpu=0:25:23 mem=3893.9M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3223.89)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3230.39 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3230.39 CPU=0:00:00.8 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3869.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3869.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3228.55)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3229.59 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3229.59 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:09.0 totSessionCpu=0:25:30 mem=3873.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:11.7 real=0:00:16.0 totSessionCpu=0:25:30 mem=3873.0M ***
** INFO: Initializing Glitch Interface
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 13.9 ps, libStdDelay = 6.1 ps, minBufSize = 187920 (3.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.920  | -0.783  | -0.137  |
|    Violating Paths:|   71    |   66    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.165%
       (87.547% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:31, mem = 3788.1M, totSessionCpu=0:25:37 **
*** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:18.8/0:00:22.9 (0.8), totSession cpu/real = 0:25:37.2/0:39:51.1 (0.6), mem = 3829.1M
*** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:25:37.2/0:39:51.1 (0.6), mem = 3829.1M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:21.3 real=0:00:25.0 totSessionCpu=0:25:40 mem=3991.6M density=87.547% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.059|    -0.92|      71|          0|       0(     0)|   87.55%|   0:00:00.0|  4007.6M|
|   1|  -0.059|    -0.92|      71|          0|       0(     0)|   87.55%|   0:00:00.0|  4007.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.059|    -0.92|      71|          0|       0(     0)|   87.55%|   0:00:00.0|  4007.6M|
|   1|  -0.059|    -0.92|      69|          0|       2(     0)|   87.55%|   0:00:12.0|  4007.6M|
|   2|  -0.059|    -0.92|      69|          0|       0(     0)|   87.55%|   0:00:00.0|  4007.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
*info:    Total 2 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.059|    -0.92|      69|          0|       0(     0)|   87.55%|   0:00:00.0|  4015.6M|
|   1|  -0.059|    -0.92|      69|          0|       0(     0)|   87.55%|   0:00:12.0|  4015.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 324 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   324 net(s): Could not be fixed because of no legal loc.

Resizing failure reasons
------------------------------------------------
*info:   213 net(s): Could not be fixed because of no legal loc.
*info:    50 net(s): Could not be fixed because of hold slack degradation.
*info:    57 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:00:46.3 real=0:00:50.0 totSessionCpu=0:26:05 mem=4015.6M density=87.552% ***

*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:46.3 real=0:00:50.0 totSessionCpu=0:26:05 mem=4015.6M density=87.552%) ***
**INFO: total 2 insts, 0 nets marked don't touch
**INFO: total 2 insts, 0 nets marked don't touch DB property
**INFO: total 2 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:27.8/0:00:27.8 (1.0), totSession cpu/real = 0:26:05.0/0:40:18.8 (0.6), mem = 3916.6M
**INFO: Skipping refine place as no non-legal commits were detected

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:55, real = 0:00:59, mem = 3890.9M, totSessionCpu=0:26:05 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3916.77M, totSessionCpu=0:26:05).
**optDesign ... cpu = 0:00:55, real = 0:00:59, mem = 3890.8M, totSessionCpu=0:26:05 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:26:06 mem=3974.9M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3942.9MB
Summary Report:
Instances move: 0 (out of 1800 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 289 movable physical-only)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3942.9MB
*** Finished refinePlace (0:26:06 mem=3942.9M) ***

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.458  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:01:00, mem = 3889.7M, totSessionCpu=0:26:06 **
**INFO: flowCheckPoint #9 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:26:06.6/0:40:20.5 (0.6), mem = 3901.1M

globalDetailRoute

#Start globalDetailRoute on Wed May 28 14:08:13 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1821.
#Total number of nets in the design = 1823.
#1 routable net do not has any wires.
#1820 routable nets have routed wires.
#1 net will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 14:08:13 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 2/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3894.72 (MB), peak = 4399.36 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3899.29 (MB), peak = 4399.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#890 out of 2090(42.58%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#206 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 3899.30 (MB)
#Peak memory = 4399.36 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed May 28 14:08:15 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.61 (MB)
#Total memory = 3899.30 (MB)
#Peak memory = 4399.36 (MB)
#
#
#Start global routing on Wed May 28 14:08:15 2025
#
#
#Start global routing initialization on Wed May 28 14:08:15 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Wed May 28 14:08:15 2025
#
#Start routing resource analysis on Wed May 28 14:08:15 2025
#
#Routing resource analysis is done on Wed May 28 14:08:15 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          20         340         930    93.33%
#  M2             H         126         385         930    19.25%
#  C1             V         206         257         930     8.92%
#  C2             H         245         209         930     0.00%
#  C3             V         284         179         930     0.00%
#  C4             H         300         154         930     0.00%
#  C5             V         423          40         930     0.00%
#  JA             H          45           0         930     0.00%
#  QA             V          17           0         930    45.16%
#  QB             H          17           0         930    43.33%
#  LB             V          11           0         930    64.52%
#  --------------------------------------------------------------
#  Total                   1696      32.01%       10230    24.96%
#
#
#
#
#Global routing data preparation is done on Wed May 28 14:08:15 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.45 (MB), peak = 4399.36 (MB)
#
#
#Global routing initialization is done on Wed May 28 14:08:15 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.45 (MB), peak = 4399.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.83 (MB), peak = 4399.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.83 (MB), peak = 4399.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1821.
#Total number of nets in the design = 1823.
#
#1821 routable nets have routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1821  
#-----------------------------
#        Total            1821  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 14291 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 53 um.
#Total wire length on LAYER M2 = 1524 um.
#Total wire length on LAYER C1 = 2064 um.
#Total wire length on LAYER C2 = 2792 um.
#Total wire length on LAYER C3 = 3152 um.
#Total wire length on LAYER C4 = 3705 um.
#Total wire length on LAYER C5 = 1000 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4043 ( 22.8%)
#Total number of single cut vias = 13663 ( 77.2%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2004 ( 91.3%)       191 (  8.7%)       2195
# M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
# C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
# C2              2398 ( 72.5%)       909 ( 27.5%)       3307
# C3               880 ( 65.0%)       474 ( 35.0%)       1354
# C4               216 ( 57.9%)       157 ( 42.1%)        373
#-----------------------------------------------------------
#                13663 ( 77.2%)      4043 ( 22.8%)      17706 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.52 (MB)
#Total memory = 3899.83 (MB)
#Peak memory = 4399.36 (MB)
#
#Finished global routing on Wed May 28 14:08:15 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.83 (MB), peak = 4399.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 14291 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 53 um.
#Total wire length on LAYER M2 = 1524 um.
#Total wire length on LAYER C1 = 2064 um.
#Total wire length on LAYER C2 = 2792 um.
#Total wire length on LAYER C3 = 3152 um.
#Total wire length on LAYER C4 = 3705 um.
#Total wire length on LAYER C5 = 1000 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4043 ( 22.8%)
#Total number of single cut vias = 13663 ( 77.2%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2004 ( 91.3%)       191 (  8.7%)       2195
# M2              4322 ( 78.7%)      1167 ( 21.3%)       5489
# C1              3843 ( 77.0%)      1145 ( 23.0%)       4988
# C2              2398 ( 72.5%)       909 ( 27.5%)       3307
# C3               880 ( 65.0%)       474 ( 35.0%)       1354
# C4               216 ( 57.9%)       157 ( 42.1%)        373
#-----------------------------------------------------------
#                13663 ( 77.2%)      4043 ( 22.8%)      17706 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3899.83 (MB), peak = 4399.36 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 9.14 (MB)
#Total memory = 3899.83 (MB)
#Peak memory = 4399.36 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.00% of the total area was rechecked for DRC, and 4.00% required routing.
#   number of violations = 191
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    27|    28|     28|     13|  30|     15|    143|
#  M2     |      9|     0|     8|      0|      0|   4|     16|     37|
#  C1     |      2|     4|     0|      0|      4|   0|      1|     11|
#  Totals |     13|    31|    36|     28|     17|  34|     32|    191|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#2 out of 2089 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 191
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | EOLSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    27|    28|     28|     13|  30|     15|    143|
#  M2     |      9|     0|     8|      0|      0|   4|     16|     37|
#  C1     |      2|     4|     0|      0|      4|   0|      1|     11|
#  Totals |     13|    31|    36|     28|     17|  34|     32|    191|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3901.14 (MB), peak = 4399.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 101
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      4|      1|    12|    16|     14|  15|     17|     79|
#  M2     |      8|      6|     0|     4|      0|   2|      1|     21|
#  C1     |      0|      1|     0|     0|      0|   0|      0|      1|
#  Totals |     12|      8|    12|    20|     14|  17|     18|    101|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3915.49 (MB), peak = 4399.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 98
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    12|    16|     16|      7|  19|      7|     79|
#  M2     |      5|     1|     3|      1|      0|   1|      8|     19|
#  Totals |      7|    13|    19|     17|      7|  20|     15|     98|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3922.38 (MB), peak = 4399.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 107
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    17|     14|      8|  18|      7|     80|
#  M2     |      4|     1|     7|      2|      2|   3|      6|     25|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      7|    15|    24|     16|     10|  21|     14|    107|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3935.55 (MB), peak = 4399.36 (MB)
#start 4th optimization iteration ...
#   number of violations = 109
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    15|    21|     17|      9|  16|      5|     85|
#  M2     |      6|     1|     3|      2|      0|   0|     12|     24|
#  Totals |      8|    16|    24|     19|      9|  16|     17|    109|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3936.41 (MB), peak = 4399.36 (MB)
#start 5th optimization iteration ...
#   number of violations = 107
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      3|    13|      3|    25|     20|  15|     12|     91|
#  M2     |      3|     1|      3|     2|      0|   3|      4|     16|
#  Totals |      6|    14|      6|    27|     20|  18|     16|    107|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3936.86 (MB), peak = 4399.36 (MB)
#start 6th optimization iteration ...
#   number of violations = 82
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      3|    17|      1|    11|     11|  14|      9|     66|
#  M2     |      3|     0|      3|     5|      2|   1|      2|     16|
#  Totals |      6|    17|      4|    16|     13|  15|     11|     82|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3982.20 (MB), peak = 4399.36 (MB)
#start 7th optimization iteration ...
#   number of violations = 94
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    11|    16|     15|      7|  15|      9|     76|
#  M2     |      4|     0|     7|      1|      0|   1|      5|     18|
#  Totals |      7|    11|    23|     16|      7|  16|     14|     94|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3981.43 (MB), peak = 4399.36 (MB)
#start 8th optimization iteration ...
#   number of violations = 91
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    12|    16|     15|      5|  14|      9|     75|
#  M2     |      5|     0|     4|      1|      0|   1|      5|     16|
#  Totals |      9|    12|    20|     16|      5|  15|     14|     91|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3975.79 (MB), peak = 4399.36 (MB)
#start 9th optimization iteration ...
#   number of violations = 89
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    16|    16|     15|      6|  12|      8|     76|
#  M2     |      4|     0|     3|      1|      0|   1|      4|     13|
#  Totals |      7|    16|    19|     16|      6|  13|     12|     89|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3963.91 (MB), peak = 4399.36 (MB)
#start 10th optimization iteration ...
#   number of violations = 110
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    10|    18|     18|     10|  19|      7|     84|
#  M2     |      7|     0|     4|      3|      0|   1|     11|     26|
#  Totals |      9|    10|    22|     21|     10|  20|     18|    110|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 3955.36 (MB), peak = 4399.36 (MB)
#start 11th optimization iteration ...
#   number of violations = 98
#
#  By Layer and Type:
#
#---------+------+------+-------+-------+-------+----+-------+-------+
#  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+-------+-------+----+-------+-------+
#  M1     |    16|    14|     12|      8|      8|  15|      4|     77|
#  M2     |     0|     7|      1|      0|      0|   2|     11|     21|
#  Totals |    16|    21|     13|      8|      8|  17|     15|     98|
#---------+------+------+-------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3963.27 (MB), peak = 4399.36 (MB)
#start 12th optimization iteration ...
#   number of violations = 88
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    15|     15|      8|  15|      6|     75|
#  M2     |      5|     0|     3|      0|      0|   1|      4|     13|
#  Totals |      7|    14|    18|     15|      8|  16|     10|     88|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 3982.27 (MB), peak = 4404.32 (MB)
#start 13th optimization iteration ...
#   number of violations = 92
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    13|    16|     15|      7|  15|      6|     73|
#  M2     |      7|     0|     2|      0|      0|   3|      7|     19|
#  Totals |      8|    13|    18|     15|      7|  18|     13|     92|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3980.52 (MB), peak = 4404.32 (MB)
#start 14th optimization iteration ...
#   number of violations = 82
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      0|    13|    16|     15|      8|  14|      4|     70|
#  M2     |      5|     0|     3|      0|      0|   1|      3|     12|
#  Totals |      5|    13|    19|     15|      8|  15|      7|     82|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3975.34 (MB), peak = 4404.32 (MB)
#start 15th optimization iteration ...
#   number of violations = 95
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    15|    15|     14|      9|  15|      8|     77|
#  M2     |      7|     0|     4|      0|      0|   1|      6|     18|
#  Totals |      8|    15|    19|     14|      9|  16|     14|     95|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3969.90 (MB), peak = 4404.32 (MB)
#start 16th optimization iteration ...
#   number of violations = 95
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    16|     14|      7|  15|      7|     75|
#  M2     |      6|     1|     4|      1|      0|   2|      6|     20|
#  Totals |      8|    15|    20|     15|      7|  17|     13|     95|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3961.07 (MB), peak = 4404.32 (MB)
#start 17th optimization iteration ...
#   number of violations = 99
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      0|    11|    22|     19|      7|  17|      7|     83|
#  M2     |      6|     1|     0|      0|      0|   1|      8|     16|
#  Totals |      6|    12|    22|     19|      7|  18|     15|     99|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3965.14 (MB), peak = 4404.32 (MB)
#start 18th optimization iteration ...
#   number of violations = 89
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    13|    17|     16|      5|  14|      6|     72|
#  M2     |      5|     0|     2|      1|      0|   2|      6|     16|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      6|    13|    19|     17|      5|  16|     13|     89|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 3980.96 (MB), peak = 4404.32 (MB)
#start 19th optimization iteration ...
#   number of violations = 95
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    11|    17|     17|      7|  17|      5|     75|
#  M2     |      6|     0|     4|      2|      0|   2|      5|     19|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      7|    11|    21|     19|      7|  19|     11|     95|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3980.46 (MB), peak = 4404.32 (MB)
#start 20th optimization iteration ...
#   number of violations = 98
#
#  By Layer and Type:
#
#---------+------+------+-------+-------+-------+----+-------+-------+
#  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+-------+-------+----+-------+-------+
#  M1     |    11|    18|     17|      7|      6|  18|      1|     78|
#  M2     |     0|     3|      1|      0|      0|   4|     12|     20|
#  Totals |    11|    21|     18|      7|      6|  22|     13|     98|
#---------+------+------+-------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3976.40 (MB), peak = 4404.32 (MB)
#Complete Detail Routing.
#Total wire length = 14294 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 1527 um.
#Total wire length on LAYER C1 = 2067 um.
#Total wire length on LAYER C2 = 2790 um.
#Total wire length on LAYER C3 = 3156 um.
#Total wire length on LAYER C4 = 3703 um.
#Total wire length on LAYER C5 = 999 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4025 ( 22.7%)
#Total number of single cut vias = 13681 ( 77.3%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2007 ( 91.4%)       190 (  8.6%)       2197
# M2              4338 ( 78.9%)      1160 ( 21.1%)       5498
# C1              3840 ( 77.1%)      1140 ( 22.9%)       4980
# C2              2398 ( 72.6%)       907 ( 27.4%)       3305
# C3               883 ( 65.2%)       472 ( 34.8%)       1355
# C4               215 ( 58.0%)       156 ( 42.0%)        371
#-----------------------------------------------------------
#                13681 ( 77.3%)      4025 ( 22.7%)      17706 
#
#Total number of DRC violations = 98
#Cpu time = 00:04:40
#Elapsed time = 00:04:39
#Increased memory = 76.57 (MB)
#Total memory = 3976.40 (MB)
#Peak memory = 4404.32 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+------+------+-------+-------+-------+----+-------+-------+
#  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+-------+-------+----+-------+-------+
#  M1     |    11|    18|     17|      7|      6|  18|      1|     78|
#  M2     |     0|     3|      1|      0|      0|   4|     12|     20|
#  Totals |    11|    21|     18|      7|      6|  22|     13|     98|
#---------+------+------+-------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3976.57 (MB), peak = 4404.32 (MB)
#
#Total wire length = 14294 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 1527 um.
#Total wire length on LAYER C1 = 2067 um.
#Total wire length on LAYER C2 = 2790 um.
#Total wire length on LAYER C3 = 3156 um.
#Total wire length on LAYER C4 = 3703 um.
#Total wire length on LAYER C5 = 999 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4025 ( 22.7%)
#Total number of single cut vias = 13681 ( 77.3%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2007 ( 91.4%)       190 (  8.6%)       2197
# M2              4338 ( 78.9%)      1160 ( 21.1%)       5498
# C1              3840 ( 77.1%)      1140 ( 22.9%)       4980
# C2              2398 ( 72.6%)       907 ( 27.4%)       3305
# C3               883 ( 65.2%)       472 ( 34.8%)       1355
# C4               215 ( 58.0%)       156 ( 42.0%)        371
#-----------------------------------------------------------
#                13681 ( 77.3%)      4025 ( 22.7%)      17706 
#
#Total number of DRC violations = 98
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 14294 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 1527 um.
#Total wire length on LAYER C1 = 2067 um.
#Total wire length on LAYER C2 = 2790 um.
#Total wire length on LAYER C3 = 3156 um.
#Total wire length on LAYER C4 = 3703 um.
#Total wire length on LAYER C5 = 999 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17706
#Total number of multi-cut vias = 4025 ( 22.7%)
#Total number of single cut vias = 13681 ( 77.3%)
#Up-Via Summary (total 17706):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2007 ( 91.4%)       190 (  8.6%)       2197
# M2              4338 ( 78.9%)      1160 ( 21.1%)       5498
# C1              3840 ( 77.1%)      1140 ( 22.9%)       4980
# C2              2398 ( 72.6%)       907 ( 27.4%)       3305
# C3               883 ( 65.2%)       472 ( 34.8%)       1355
# C4               215 ( 58.0%)       156 ( 42.0%)        371
#-----------------------------------------------------------
#                13681 ( 77.3%)      4025 ( 22.7%)      17706 
#
#Total number of DRC violations = 98
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:04:41
#Elapsed time = 00:04:40
#Increased memory = 76.74 (MB)
#Total memory = 3976.57 (MB)
#Peak memory = 4404.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:43
#Elapsed time = 00:04:43
#Increased memory = 23.22 (MB)
#Total memory = 3912.97 (MB)
#Peak memory = 4404.32 (MB)
#Number of warnings = 43
#Total number of warnings = 245
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 28 14:12:56 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Global Routing         | 00:00:00|     00:00:00|         1.0|
#  Track Assignment       | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:04:40|     00:04:39|         1.0|
#  Antenna Fixing         | 00:00:01|     00:00:01|         1.0|
#  Entire Command         | 00:04:43|     00:04:43|         1.0|
#-------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:04:43.5/0:04:42.6 (1.0), totSession cpu/real = 0:30:50.1/0:45:03.1 (0.7), mem = 3876.2M
**optDesign ... cpu = 0:05:40, real = 0:05:43, mem = 3903.5M, totSessionCpu=0:30:50 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #10 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 14:12:56 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3905.26 (MB), peak = 4404.32 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 14:12:56 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3913.59 (MB), peak = 4404.32 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3923.24 (MB), peak = 4404.32 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3923.24 (MB)
#Peak memory = 4404.32 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 1821 nets were built. 25 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    13.60 (MB), total memory =  3936.85 (MB), peak memory =  4404.32 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3928.04 (MB), peak = 4404.32 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 8191 Res, 4380 Ground Cap, 80 XCap (Edge to Edge)
#RC V/H edge ratio: 0.33, Avg V/H Edge Length: 2237.95 (3283), Avg L-Edge Length: 3244.72 (4568)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 10017 nodes, 8196 edges, and 190 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3923.81 (MB), peak = 4404.32 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3905.883M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_KmAjAN.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3905.887M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:07
#Increased memory = 10.94 (MB)
#Total memory = 3924.53 (MB)
#Peak memory = 4404.32 (MB)
#
#25 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(33378446)
#Finish Net Signature in MT(84321537)
#Finish SNet Signature in MT (104034525)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  3883.34 (MB), peak memory =  4404.32 (MB)
**optDesign ... cpu = 0:05:47, real = 0:05:52, mem = 3883.3M, totSessionCpu=0:30:58 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3368.84)
Reading RCDB with compressed RC data.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3376.61 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3376.61 CPU=0:00:00.6 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3940.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3940.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3379.78)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3381.65 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3381.65 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=0:31:01 mem=3939.0M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.459  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:05:52, real = 0:05:58, mem = 3381.6M, totSessionCpu=0:31:02 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #11 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:52, real = 0:05:58, mem = 3381.6M, totSessionCpu=0:31:02 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=3904.40M, totSessionCpu=0:31:02).
**optDesign ... cpu = 0:05:52, real = 0:05:59, mem = 3381.6M, totSessionCpu=0:31:02 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #12 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:52, real = 0:05:59, mem = 3381.1M, totSessionCpu=0:31:02 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3402.71)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3411.87 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3411.87 CPU=0:00:00.6 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3934.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3934.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3376.29)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3377.8 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3377.8 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:06.0 totSessionCpu=0:31:07 mem=3936.2M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.038  | 49.459  | 49.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.922  | -0.785  | -0.137  |
|    Violating Paths:|   70    |   65    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     99 (99)      |    -71     |    100 (100)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary    |    49.038 | 49.038 |   0 |       62.17 | 0:00:23  |        3829 |    0 |   0 |
| hold_fixing        |           | 49.038 |   0 |       87.55 | 0:00:28  |        3917 |      |     |
| pre_route_summary  |    49.038 | 49.038 |   0 |       62.17 | 0:00:00  |        3901 |    0 |   0 |
| eco_route          |           |        |     |             | 0:04:43  |        3860 |      |     |
| post_route_summary |    49.038 | 49.038 |   0 |       62.17 | 0:00:06  |        3904 |    0 |   0 |
| final_summary      |    49.459 | 49.038 |   0 |       62.17 | 0:00:12  |        3945 |    0 |   0 |
 --------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:05:59, real = 0:06:12, mem = 3969.9M, totSessionCpu=0:31:10 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 65 warning(s), 0 error(s)

*** optDesign #5 [finish] () : cpu/real = 0:05:59.9/0:06:12.3 (1.0), totSession cpu/real = 0:31:10.2/0:45:32.3 (0.7), mem = 3937.1M
<CMD> timeDesign -postRoute -hold
*** timeDesign #5 [begin] () : totSession cpu/real = 0:31:13.0/0:45:47.2 (0.7), mem = 3937.1M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(33378446)
#Finish Net Signature in MT(84321537)
#Finish SNet Signature in MT (104034525)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =  -106.89 (MB), total memory =  3862.67 (MB), peak memory =  4404.32 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3285.88)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3299.76 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3299.76 CPU=0:00:00.7 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3880.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3880.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3259.31)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3259.88 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3259.88 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:05.0 totSessionCpu=0:31:17 mem=3863.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.922  | -0.785  | -0.137  |
|    Violating Paths:|   70    |   65    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 4.39 sec
Total Real time: 6.0 sec
Total Memory Usage: 3769.738281 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] () : cpu/real = 0:00:04.4/0:00:06.5 (0.7), totSession cpu/real = 0:31:17.4/0:45:53.6 (0.7), mem = 3769.7M
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                104034525
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_74622.tif.gz
setDesignMode -process                                                                    22

#% Begin detailRoute (date=05/28 14:13:57, mem=3208.9M)

detailRoute -fix_drc

#Start detailRoute on Wed May 28 14:13:57 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 14:13:58 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3214.89 (MB), peak = 4404.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3219.46 (MB), peak = 4404.32 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#890 out of 2090(42.58%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#206 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 3219.48 (MB)
#Peak memory = 4404.32 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 98
#
#  By Layer and Type:
#
#---------+------+------+-------+-------+-------+----+-------+-------+
#  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+-------+-------+----+-------+-------+
#  M1     |    11|    18|     17|      7|      6|  18|      1|     78|
#  M2     |     0|     3|      1|      0|      0|   4|     12|     20|
#  Totals |    11|    21|     18|      7|      6|  22|     13|     98|
#---------+------+------+-------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3220.54 (MB), peak = 4404.32 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 87
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    12|    17|     16|      6|  17|      4|     73|
#  M2     |      4|     0|     2|      1|      0|   3|      4|     14|
#  Totals |      5|    12|    19|     17|      6|  20|      8|     87|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3220.44 (MB), peak = 4404.32 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 84
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    12|    17|     16|      5|  15|      5|     72|
#  M2     |      5|     0|     1|      1|      0|   0|      5|     12|
#  Totals |      7|    12|    18|     17|      5|  15|     10|     84|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3221.38 (MB), peak = 4404.32 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 81
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    12|    16|     15|      4|  14|      5|     68|
#  M2     |      4|     1|     2|      1|      0|   0|      5|     13|
#  Totals |      6|    13|    18|     16|      4|  14|     10|     81|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3230.22 (MB), peak = 4404.32 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 71
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      3|    13|      2|    15|     14|  12|      4|     63|
#  M2     |      3|     0|      1|     1|      1|   0|      2|      8|
#  Totals |      6|    13|      3|    16|     15|  12|      6|     71|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 3231.24 (MB), peak = 4404.32 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 69
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    15|     14|      3|  12|      4|     65|
#  M2     |      2|     0|     0|      0|      0|   1|      1|      4|
#  Totals |      5|    14|    15|     14|      3|  13|      5|     69|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3231.81 (MB), peak = 4404.32 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 62
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    15|    12|     12|      2|  10|      3|     58|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    15|    13|     13|      2|  11|      3|     62|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 3279.29 (MB), peak = 4404.32 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 62
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    16|    12|     12|      2|  10|      3|     58|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      4|    16|    13|     13|      2|  11|      3|     62|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3276.28 (MB), peak = 4404.32 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 62
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    16|    12|     12|      2|  10|      3|     58|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      4|    16|    13|     13|      2|  11|      3|     62|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3271.64 (MB), peak = 4404.32 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 60
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    16|    11|     11|      2|   9|      3|     56|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    16|    12|     12|      2|  10|      3|     60|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3265.60 (MB), peak = 4404.32 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 60
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
#  M2     |      2|     0|     1|      1|      0|   1|      1|      6|
#  Totals |      6|    17|    11|     11|      2|  10|      3|     60|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3260.34 (MB), peak = 4404.32 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 60
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
#  M2     |      2|     0|     1|      1|      0|   1|      1|      6|
#  Totals |      6|    17|    11|     11|      2|  10|      3|     60|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3258.78 (MB), peak = 4404.32 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 60
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
#  M2     |      2|     0|     1|      1|      0|   1|      1|      6|
#  Totals |      6|    17|    11|     11|      2|  10|      3|     60|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3280.55 (MB), peak = 4404.32 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    17|    11|     11|      2|  10|      2|     58|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3279.98 (MB), peak = 4404.32 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    17|    11|     11|      2|  10|      2|     58|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3275.66 (MB), peak = 4404.32 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|    10|     10|      2|   9|      2|     54|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    17|    11|     11|      2|  10|      2|     58|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3267.30 (MB), peak = 4404.32 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 57
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    18|     9|      9|      2|   9|      2|     53|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    18|    10|     10|      2|  10|      2|     57|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3264.11 (MB), peak = 4404.32 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 57
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    18|     9|      9|      2|   9|      2|     53|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    18|    10|     10|      2|  10|      2|     57|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3263.36 (MB), peak = 4404.32 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 57
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    18|     9|      9|      2|   9|      2|     53|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    18|    10|     10|      2|  10|      2|     57|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3282.83 (MB), peak = 4404.32 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 57
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    18|     9|      9|      2|   9|      2|     53|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      5|    18|    10|     10|      2|  10|      2|     57|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3281.72 (MB), peak = 4404.32 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 57
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    19|     9|      9|      2|   9|      2|     53|
#  M2     |      1|     0|     1|      1|      0|   1|      0|      4|
#  Totals |      4|    19|    10|     10|      2|  10|      2|     57|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 3278.13 (MB), peak = 4404.32 (MB)
#Complete Detail Routing.
#Total wire length = 14291 um.
#Total half perimeter of net bounding box = 12558 um.
#Total wire length on LAYER M1 = 55 um.
#Total wire length on LAYER M2 = 1527 um.
#Total wire length on LAYER C1 = 2072 um.
#Total wire length on LAYER C2 = 2787 um.
#Total wire length on LAYER C3 = 3153 um.
#Total wire length on LAYER C4 = 3700 um.
#Total wire length on LAYER C5 = 998 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 17660
#Total number of multi-cut vias = 4024 ( 22.8%)
#Total number of single cut vias = 13636 ( 77.2%)
#Up-Via Summary (total 17660):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              2007 ( 91.4%)       189 (  8.6%)       2196
# M2              4335 ( 78.9%)      1160 ( 21.1%)       5495
# C1              3830 ( 77.1%)      1140 ( 22.9%)       4970
# C2              2378 ( 72.4%)       907 ( 27.6%)       3285
# C3               875 ( 65.0%)       472 ( 35.0%)       1347
# C4               211 ( 57.5%)       156 ( 42.5%)        367
#-----------------------------------------------------------
#                13636 ( 77.2%)      4024 ( 22.8%)      17660 
#
#Total number of DRC violations = 57
#Cpu time = 00:04:34
#Elapsed time = 00:04:33
#Increased memory = 66.57 (MB)
#Total memory = 3277.54 (MB)
#Peak memory = 4404.32 (MB)
#
#detailRoute statistics:
#Cpu time = 00:04:34
#Elapsed time = 00:04:34
#Increased memory = 58.41 (MB)
#Total memory = 3267.27 (MB)
#Peak memory = 4404.32 (MB)
#Number of warnings = 34
#Total number of warnings = 315
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Wed May 28 14:18:31 2025
#
#% End detailRoute (date=05/28 14:18:31, total cpu=0:04:35, real=0:04:34, peak res=3641.6M, current mem=3256.0M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Detail Routing         | 00:04:32|     00:04:31|         1.0|
#  Entire Command         | 00:04:35|     00:04:34|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> timeDesign -postRoute -hold
*** timeDesign #6 [begin] () : totSession cpu/real = 0:35:57.3/0:50:53.6 (0.7), mem = 3810.1M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC693_fsm_sync_inst_N10 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC692_sh_sync_inst_n205 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC691_sh_sync_inst_n218 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC690_sh_sync_inst_n200 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC689_sh_sync_inst_pulse_pack_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC688_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC687_pkt_reg_inst_pkt_reg_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC686_SHIFT_OUT_17 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC685_sh_sync_inst_n203 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC684_SPI_slave_inst_SS_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 14:18:47 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3257.21 (MB), peak = 4404.32 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 14:18:47 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3265.54 (MB), peak = 4404.32 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3275.89 (MB), peak = 4404.32 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3275.89 (MB)
#Peak memory = 4404.32 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 2 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 1821 nets were built. 25 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    12.86 (MB), total memory =  3288.76 (MB), peak memory =  4404.32 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3280.43 (MB), peak = 4404.32 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 8198 Res, 4387 Ground Cap, 89 XCap (Edge to Edge)
#RC V/H edge ratio: 0.33, Avg V/H Edge Length: 2229.53 (3294), Avg L-Edge Length: 3246.33 (4565)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 10024 nodes, 8203 edges, and 210 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3277.00 (MB), peak = 4404.32 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3855.730M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/nr74622_g9O0yG.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3855.730M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:07
#Increased memory = 11.43 (MB)
#Total memory = 3276.97 (MB)
#Peak memory = 4404.32 (MB)
#
#25 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(33378446)
#Finish Net Signature in MT(94920530)
#Finish SNet Signature in MT (114633518)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  3245.25 (MB), peak memory =  4404.32 (MB)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3279.2)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3291.09 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3291.09 CPU=0:00:00.7 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir2/innovus_temp_74622_bioeebeanie.bioeelocal_ssokolovskiy_sGpWlZ/.AAE_O8ZpHN/.AAE_74622/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3894.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3894.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3294.68)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1821. 
Total number of fetched objects 1821
AAE_INFO-618: Total number of nets in the design is 1823,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3296.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3296.27 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:06.0 totSessionCpu=0:36:09 mem=3894.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.059  | -0.028  | -0.059  |
|           TNS (ns):| -0.923  | -0.786  | -0.138  |
|    Violating Paths:|   71    |   66    |    5    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 62.171%
       (87.552% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 11.98 sec
Total Real time: 17.0 sec
Total Memory Usage: 3800.636719 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] () : cpu/real = 0:00:11.9/0:00:16.3 (0.7), totSession cpu/real = 0:36:09.2/0:51:09.9 (0.7), mem = 3800.6M
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3800.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 61 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   MinStp   C2MCon   Totals
	M1           23        9        9        0        3        0        1        0       45
	V1            0        0        0        9        0        2        0        1       12
	M2            0        1        1        0        1        0        0        0        3
	AY            0        0        0        1        0        0        0        0        1
	Totals       23       10       10       10        4        2        1        1       61

 *** End Verify DRC (CPU TIME: 0:00:00.9  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***

<CMD> saveDesign TOPv2
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/28 14:21:05, mem=3249.2M)
% Begin Save ccopt configuration ... (date=05/28 14:21:05, mem=3249.2M)
% End Save ccopt configuration ... (date=05/28 14:21:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=3250.2M, current mem=3250.2M)
% Begin Save netlist data ... (date=05/28 14:21:06, mem=3250.2M)
Writing Binary DB to TOPv2.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 14:21:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3250.3M, current mem=3250.3M)
Saving symbol-table file ...
Saving congestion map file TOPv2.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 14:21:06, mem=3250.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 14:21:07, total cpu=0:00:01.6, real=0:00:01.0, peak res=3252.5M, current mem=3252.5M)
Saving preference file TOPv2.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 14:21:08, mem=3297.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 14:21:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=3298.0M, current mem=3298.0M)
Saving PG file TOPv2.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 14:21:08 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3827.2M) ***
*info - save blackBox cells to lef file TOPv2.dat/TOP.bbox.lef
Saving Drc markers ...
... 118 markers are saved ...
... 118 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/28 14:21:09, mem=3298.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/28 14:21:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3298.1M, current mem=3298.1M)
% Begin Save routing data ... (date=05/28 14:21:09, mem=3298.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3827.2M) ***
% End Save routing data ... (date=05/28 14:21:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=3298.3M, current mem=3298.3M)
Saving property file TOPv2.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3830.2M) ***
#Saving pin access data to file TOPv2.dat/TOP.apa ...
#
Saving preRoute extracted patterns in file 'TOPv2.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'TOPv2.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/28 14:21:10, mem=3301.7M)
% End Save power constraints data ... (date=05/28 14:21:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3301.8M, current mem=3301.8M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design TOPv2.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/28 14:21:11, total cpu=0:00:03.9, real=0:00:07.0, peak res=3304.5M, current mem=3304.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox 5.98100 15.23700 9.73500 18.58700
<CMD> zoomBox 6.96300 15.98000 8.63000 17.46800
<CMD> zoomBox 7.27400 16.20100 8.29900 17.11600
<CMD> zoomBox 6.96200 15.97900 8.63100 17.46800
<CMD> zoomBox 6.45200 15.61600 9.17200 18.04300
<CMD> zoomBox 5.24200 14.75500 10.45500 19.40700
<CMD> zoomBox 2.92600 13.10700 12.91300 22.01900
<CMD> zoomBox -1.51200 9.95100 17.62200 27.02500
<CMD> zoomBox -7.34500 5.80100 23.81300 33.60500
<CMD> zoomBox -13.15200 1.67200 29.97500 40.15600
<CMD> zoomBox -21.18800 -4.04300 38.50400 49.22300
<CMD> pan 15.71700 26.97700
<CMD> zoomBox -1.58700 19.41100 35.07200 52.12400
<CMD> zoomBox 0.53600 24.27900 27.02300 47.91500
<CMD> zoomBox 2.68200 29.23700 18.94900 43.75300
<CMD> zoomBox -1.84400 19.10400 34.82100 51.82200
<CMD> zoomBox -7.31400 6.41500 52.39100 59.69300
<CMD> pan 1.78100 -2.37800

*** Memory Usage v#2 (Current mem = 3864.355M, initial mem = 812.863M) ***
*** Message Summary: 1368 warning(s), 7 error(s)

--- Ending "Innovus" (totcpu=0:36:44, real=0:53:40, mem=3864.4M) ---
