

================================================================
== Vitis HLS Report for 'Linear_layer_ds0'
================================================================
* Date:           Thu Sep  7 08:54:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    34042|    34042|  0.340 ms|  0.340 ms|  34042|  34042|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Linear_layer_ds0_Pipeline_l_bias_i10_l_j10_fu_142        |Linear_layer_ds0_Pipeline_l_bias_i10_l_j10        |     4611|     4611|  46.110 us|  46.110 us|   4611|   4611|       no|
        |grp_gemm_systolic_array_ds0_fu_172                           |gemm_systolic_array_ds0                           |    24796|    24796|   0.248 ms|   0.248 ms|  24796|  24796|       no|
        |grp_Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12_fu_236  |Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12  |     4630|     4630|  46.300 us|  46.300 us|   4630|   4630|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  144|   99959|  84834|    -|
|Memory           |       36|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1015|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       36|  144|   99970|  85853|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|   65|      93|    161|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+-------+-------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Linear_layer_ds0_Pipeline_l_bias_i10_l_j10_fu_142        |Linear_layer_ds0_Pipeline_l_bias_i10_l_j10        |        0|    0|     69|    195|    0|
    |grp_Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12_fu_236  |Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12  |        0|    0|    585|   1071|    0|
    |grp_gemm_systolic_array_ds0_fu_172                           |gemm_systolic_array_ds0                           |        0|  144|  99305|  83568|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                        |                                                  |        0|  144|  99959|  84834|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_outp3_V_U     |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_1_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_2_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_3_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_4_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_5_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_6_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_7_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_8_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_9_U   |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_10_U  |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    |acc_outp3_V_11_U  |Linear_layer_ds0_acc_outp3_V_RAM_AUTO_1R1W  |        3|  0|   0|    0|   384|   48|     1|        18432|
    +------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                            |       36|  0|   0|    0|  4608|  576|    12|       221184|
    +------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_sync_grp_gemm_systolic_array_ds0_fu_172_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds0_fu_172_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|   4|           2|           2|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_outp3_V_10_address0  |  20|          4|    9|         36|
    |acc_outp3_V_10_ce0       |  20|          4|    1|          4|
    |acc_outp3_V_10_ce1       |   9|          2|    1|          2|
    |acc_outp3_V_10_d0        |  14|          3|   48|        144|
    |acc_outp3_V_10_we0       |  14|          3|    1|          3|
    |acc_outp3_V_11_address0  |  20|          4|    9|         36|
    |acc_outp3_V_11_ce0       |  20|          4|    1|          4|
    |acc_outp3_V_11_ce1       |   9|          2|    1|          2|
    |acc_outp3_V_11_d0        |  14|          3|   48|        144|
    |acc_outp3_V_11_we0       |  14|          3|    1|          3|
    |acc_outp3_V_1_address0   |  20|          4|    9|         36|
    |acc_outp3_V_1_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_1_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_1_d0         |  14|          3|   48|        144|
    |acc_outp3_V_1_we0        |  14|          3|    1|          3|
    |acc_outp3_V_2_address0   |  20|          4|    9|         36|
    |acc_outp3_V_2_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_2_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_2_d0         |  14|          3|   48|        144|
    |acc_outp3_V_2_we0        |  14|          3|    1|          3|
    |acc_outp3_V_3_address0   |  20|          4|    9|         36|
    |acc_outp3_V_3_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_3_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_3_d0         |  14|          3|   48|        144|
    |acc_outp3_V_3_we0        |  14|          3|    1|          3|
    |acc_outp3_V_4_address0   |  20|          4|    9|         36|
    |acc_outp3_V_4_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_4_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_4_d0         |  14|          3|   48|        144|
    |acc_outp3_V_4_we0        |  14|          3|    1|          3|
    |acc_outp3_V_5_address0   |  20|          4|    9|         36|
    |acc_outp3_V_5_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_5_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_5_d0         |  14|          3|   48|        144|
    |acc_outp3_V_5_we0        |  14|          3|    1|          3|
    |acc_outp3_V_6_address0   |  20|          4|    9|         36|
    |acc_outp3_V_6_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_6_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_6_d0         |  14|          3|   48|        144|
    |acc_outp3_V_6_we0        |  14|          3|    1|          3|
    |acc_outp3_V_7_address0   |  20|          4|    9|         36|
    |acc_outp3_V_7_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_7_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_7_d0         |  14|          3|   48|        144|
    |acc_outp3_V_7_we0        |  14|          3|    1|          3|
    |acc_outp3_V_8_address0   |  20|          4|    9|         36|
    |acc_outp3_V_8_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_8_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_8_d0         |  14|          3|   48|        144|
    |acc_outp3_V_8_we0        |  14|          3|    1|          3|
    |acc_outp3_V_9_address0   |  20|          4|    9|         36|
    |acc_outp3_V_9_ce0        |  20|          4|    1|          4|
    |acc_outp3_V_9_ce1        |   9|          2|    1|          2|
    |acc_outp3_V_9_d0         |  14|          3|   48|        144|
    |acc_outp3_V_9_we0        |  14|          3|    1|          3|
    |acc_outp3_V_address0     |  20|          4|    9|         36|
    |acc_outp3_V_ce0          |  20|          4|    1|          4|
    |acc_outp3_V_ce1          |   9|          2|    1|          2|
    |acc_outp3_V_d0           |  14|          3|   48|        144|
    |acc_outp3_V_we0          |  14|          3|    1|          3|
    |ap_NS_fsm                |  37|          7|    1|          7|
    |grp_fu_278_ce            |   9|          2|    1|          2|
    |grp_fu_282_ce            |   9|          2|    1|          2|
    |grp_fu_286_ce            |   9|          2|    1|          2|
    |grp_fu_289_ce            |   9|          2|    1|          2|
    |grp_fu_292_ce            |   9|          2|    1|          2|
    |grp_fu_295_ce            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |1015|        211|  727|       2287|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  6|   0|    6|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds0_fu_172_ap_done                    |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds0_fu_172_ap_ready                   |  1|   0|    1|          0|
    |grp_Linear_layer_ds0_Pipeline_l_bias_i10_l_j10_fu_142_ap_start_reg        |  1|   0|    1|          0|
    |grp_Linear_layer_ds0_Pipeline_l_scale_outp_i12_l_j12_fu_236_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemm_systolic_array_ds0_fu_172_ap_start_reg                           |  1|   0|    1|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     | 11|   0|   11|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2465_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2465_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2465_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2465_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2469_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2469_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2469_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2469_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2473_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2473_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2473_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2484_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2484_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2484_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2487_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2487_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2487_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2490_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2490_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|grp_fu_2490_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds0|  return value|
|v129_0_address0      |  out|   10|   ap_memory|            v129_0|         array|
|v129_0_ce0           |  out|    1|   ap_memory|            v129_0|         array|
|v129_0_q0            |   in|    8|   ap_memory|            v129_0|         array|
|v129_1_address0      |  out|   10|   ap_memory|            v129_1|         array|
|v129_1_ce0           |  out|    1|   ap_memory|            v129_1|         array|
|v129_1_q0            |   in|    8|   ap_memory|            v129_1|         array|
|v129_2_address0      |  out|   10|   ap_memory|            v129_2|         array|
|v129_2_ce0           |  out|    1|   ap_memory|            v129_2|         array|
|v129_2_q0            |   in|    8|   ap_memory|            v129_2|         array|
|v129_3_address0      |  out|   10|   ap_memory|            v129_3|         array|
|v129_3_ce0           |  out|    1|   ap_memory|            v129_3|         array|
|v129_3_q0            |   in|    8|   ap_memory|            v129_3|         array|
|v129_4_address0      |  out|   10|   ap_memory|            v129_4|         array|
|v129_4_ce0           |  out|    1|   ap_memory|            v129_4|         array|
|v129_4_q0            |   in|    8|   ap_memory|            v129_4|         array|
|v129_5_address0      |  out|   10|   ap_memory|            v129_5|         array|
|v129_5_ce0           |  out|    1|   ap_memory|            v129_5|         array|
|v129_5_q0            |   in|    8|   ap_memory|            v129_5|         array|
|v129_6_address0      |  out|   10|   ap_memory|            v129_6|         array|
|v129_6_ce0           |  out|    1|   ap_memory|            v129_6|         array|
|v129_6_q0            |   in|    8|   ap_memory|            v129_6|         array|
|v129_7_address0      |  out|   10|   ap_memory|            v129_7|         array|
|v129_7_ce0           |  out|    1|   ap_memory|            v129_7|         array|
|v129_7_q0            |   in|    8|   ap_memory|            v129_7|         array|
|v129_8_address0      |  out|   10|   ap_memory|            v129_8|         array|
|v129_8_ce0           |  out|    1|   ap_memory|            v129_8|         array|
|v129_8_q0            |   in|    8|   ap_memory|            v129_8|         array|
|v129_9_address0      |  out|   10|   ap_memory|            v129_9|         array|
|v129_9_ce0           |  out|    1|   ap_memory|            v129_9|         array|
|v129_9_q0            |   in|    8|   ap_memory|            v129_9|         array|
|v129_10_address0     |  out|   10|   ap_memory|           v129_10|         array|
|v129_10_ce0          |  out|    1|   ap_memory|           v129_10|         array|
|v129_10_q0           |   in|    8|   ap_memory|           v129_10|         array|
|v129_11_address0     |  out|   10|   ap_memory|           v129_11|         array|
|v129_11_ce0          |  out|    1|   ap_memory|           v129_11|         array|
|v129_11_q0           |   in|    8|   ap_memory|           v129_11|         array|
|v330_0_address0      |  out|   15|   ap_memory|            v330_0|         array|
|v330_0_ce0           |  out|    1|   ap_memory|            v330_0|         array|
|v330_0_q0            |   in|    8|   ap_memory|            v330_0|         array|
|v330_1_address0      |  out|   15|   ap_memory|            v330_1|         array|
|v330_1_ce0           |  out|    1|   ap_memory|            v330_1|         array|
|v330_1_q0            |   in|    8|   ap_memory|            v330_1|         array|
|v330_2_address0      |  out|   15|   ap_memory|            v330_2|         array|
|v330_2_ce0           |  out|    1|   ap_memory|            v330_2|         array|
|v330_2_q0            |   in|    8|   ap_memory|            v330_2|         array|
|v330_3_address0      |  out|   15|   ap_memory|            v330_3|         array|
|v330_3_ce0           |  out|    1|   ap_memory|            v330_3|         array|
|v330_3_q0            |   in|    8|   ap_memory|            v330_3|         array|
|v330_4_address0      |  out|   15|   ap_memory|            v330_4|         array|
|v330_4_ce0           |  out|    1|   ap_memory|            v330_4|         array|
|v330_4_q0            |   in|    8|   ap_memory|            v330_4|         array|
|v330_5_address0      |  out|   15|   ap_memory|            v330_5|         array|
|v330_5_ce0           |  out|    1|   ap_memory|            v330_5|         array|
|v330_5_q0            |   in|    8|   ap_memory|            v330_5|         array|
|v330_6_address0      |  out|   15|   ap_memory|            v330_6|         array|
|v330_6_ce0           |  out|    1|   ap_memory|            v330_6|         array|
|v330_6_q0            |   in|    8|   ap_memory|            v330_6|         array|
|v330_7_address0      |  out|   15|   ap_memory|            v330_7|         array|
|v330_7_ce0           |  out|    1|   ap_memory|            v330_7|         array|
|v330_7_q0            |   in|    8|   ap_memory|            v330_7|         array|
|v330_8_address0      |  out|   15|   ap_memory|            v330_8|         array|
|v330_8_ce0           |  out|    1|   ap_memory|            v330_8|         array|
|v330_8_q0            |   in|    8|   ap_memory|            v330_8|         array|
|v330_9_address0      |  out|   15|   ap_memory|            v330_9|         array|
|v330_9_ce0           |  out|    1|   ap_memory|            v330_9|         array|
|v330_9_q0            |   in|    8|   ap_memory|            v330_9|         array|
|v330_10_address0     |  out|   15|   ap_memory|           v330_10|         array|
|v330_10_ce0          |  out|    1|   ap_memory|           v330_10|         array|
|v330_10_q0           |   in|    8|   ap_memory|           v330_10|         array|
|v330_11_address0     |  out|   15|   ap_memory|           v330_11|         array|
|v330_11_ce0          |  out|    1|   ap_memory|           v330_11|         array|
|v330_11_q0           |   in|    8|   ap_memory|           v330_11|         array|
|v331_address0        |  out|   10|   ap_memory|              v331|         array|
|v331_ce0             |  out|    1|   ap_memory|              v331|         array|
|v331_q0              |   in|   12|   ap_memory|              v331|         array|
|v347_address0        |  out|    4|   ap_memory|              v347|         array|
|v347_ce0             |  out|    1|   ap_memory|              v347|         array|
|v347_q0              |   in|   32|   ap_memory|              v347|         array|
|v133_0_address0      |  out|   10|   ap_memory|            v133_0|         array|
|v133_0_ce0           |  out|    1|   ap_memory|            v133_0|         array|
|v133_0_we0           |  out|    1|   ap_memory|            v133_0|         array|
|v133_0_d0            |  out|   32|   ap_memory|            v133_0|         array|
|v133_0_address1      |  out|   10|   ap_memory|            v133_0|         array|
|v133_0_ce1           |  out|    1|   ap_memory|            v133_0|         array|
|v133_0_we1           |  out|    1|   ap_memory|            v133_0|         array|
|v133_0_d1            |  out|   32|   ap_memory|            v133_0|         array|
|v133_1_address0      |  out|   10|   ap_memory|            v133_1|         array|
|v133_1_ce0           |  out|    1|   ap_memory|            v133_1|         array|
|v133_1_we0           |  out|    1|   ap_memory|            v133_1|         array|
|v133_1_d0            |  out|   32|   ap_memory|            v133_1|         array|
|v133_1_address1      |  out|   10|   ap_memory|            v133_1|         array|
|v133_1_ce1           |  out|    1|   ap_memory|            v133_1|         array|
|v133_1_we1           |  out|    1|   ap_memory|            v133_1|         array|
|v133_1_d1            |  out|   32|   ap_memory|            v133_1|         array|
|v133_2_address0      |  out|   10|   ap_memory|            v133_2|         array|
|v133_2_ce0           |  out|    1|   ap_memory|            v133_2|         array|
|v133_2_we0           |  out|    1|   ap_memory|            v133_2|         array|
|v133_2_d0            |  out|   32|   ap_memory|            v133_2|         array|
|v133_2_address1      |  out|   10|   ap_memory|            v133_2|         array|
|v133_2_ce1           |  out|    1|   ap_memory|            v133_2|         array|
|v133_2_we1           |  out|    1|   ap_memory|            v133_2|         array|
|v133_2_d1            |  out|   32|   ap_memory|            v133_2|         array|
|v133_3_address0      |  out|   10|   ap_memory|            v133_3|         array|
|v133_3_ce0           |  out|    1|   ap_memory|            v133_3|         array|
|v133_3_we0           |  out|    1|   ap_memory|            v133_3|         array|
|v133_3_d0            |  out|   32|   ap_memory|            v133_3|         array|
|v133_3_address1      |  out|   10|   ap_memory|            v133_3|         array|
|v133_3_ce1           |  out|    1|   ap_memory|            v133_3|         array|
|v133_3_we1           |  out|    1|   ap_memory|            v133_3|         array|
|v133_3_d1            |  out|   32|   ap_memory|            v133_3|         array|
|v133_4_address0      |  out|   10|   ap_memory|            v133_4|         array|
|v133_4_ce0           |  out|    1|   ap_memory|            v133_4|         array|
|v133_4_we0           |  out|    1|   ap_memory|            v133_4|         array|
|v133_4_d0            |  out|   32|   ap_memory|            v133_4|         array|
|v133_4_address1      |  out|   10|   ap_memory|            v133_4|         array|
|v133_4_ce1           |  out|    1|   ap_memory|            v133_4|         array|
|v133_4_we1           |  out|    1|   ap_memory|            v133_4|         array|
|v133_4_d1            |  out|   32|   ap_memory|            v133_4|         array|
|v133_5_address0      |  out|   10|   ap_memory|            v133_5|         array|
|v133_5_ce0           |  out|    1|   ap_memory|            v133_5|         array|
|v133_5_we0           |  out|    1|   ap_memory|            v133_5|         array|
|v133_5_d0            |  out|   32|   ap_memory|            v133_5|         array|
|v133_5_address1      |  out|   10|   ap_memory|            v133_5|         array|
|v133_5_ce1           |  out|    1|   ap_memory|            v133_5|         array|
|v133_5_we1           |  out|    1|   ap_memory|            v133_5|         array|
|v133_5_d1            |  out|   32|   ap_memory|            v133_5|         array|
|v133_6_address0      |  out|   10|   ap_memory|            v133_6|         array|
|v133_6_ce0           |  out|    1|   ap_memory|            v133_6|         array|
|v133_6_we0           |  out|    1|   ap_memory|            v133_6|         array|
|v133_6_d0            |  out|   32|   ap_memory|            v133_6|         array|
|v133_6_address1      |  out|   10|   ap_memory|            v133_6|         array|
|v133_6_ce1           |  out|    1|   ap_memory|            v133_6|         array|
|v133_6_we1           |  out|    1|   ap_memory|            v133_6|         array|
|v133_6_d1            |  out|   32|   ap_memory|            v133_6|         array|
|v133_7_address0      |  out|   10|   ap_memory|            v133_7|         array|
|v133_7_ce0           |  out|    1|   ap_memory|            v133_7|         array|
|v133_7_we0           |  out|    1|   ap_memory|            v133_7|         array|
|v133_7_d0            |  out|   32|   ap_memory|            v133_7|         array|
|v133_7_address1      |  out|   10|   ap_memory|            v133_7|         array|
|v133_7_ce1           |  out|    1|   ap_memory|            v133_7|         array|
|v133_7_we1           |  out|    1|   ap_memory|            v133_7|         array|
|v133_7_d1            |  out|   32|   ap_memory|            v133_7|         array|
|v133_8_address0      |  out|   10|   ap_memory|            v133_8|         array|
|v133_8_ce0           |  out|    1|   ap_memory|            v133_8|         array|
|v133_8_we0           |  out|    1|   ap_memory|            v133_8|         array|
|v133_8_d0            |  out|   32|   ap_memory|            v133_8|         array|
|v133_8_address1      |  out|   10|   ap_memory|            v133_8|         array|
|v133_8_ce1           |  out|    1|   ap_memory|            v133_8|         array|
|v133_8_we1           |  out|    1|   ap_memory|            v133_8|         array|
|v133_8_d1            |  out|   32|   ap_memory|            v133_8|         array|
|v133_9_address0      |  out|   10|   ap_memory|            v133_9|         array|
|v133_9_ce0           |  out|    1|   ap_memory|            v133_9|         array|
|v133_9_we0           |  out|    1|   ap_memory|            v133_9|         array|
|v133_9_d0            |  out|   32|   ap_memory|            v133_9|         array|
|v133_9_address1      |  out|   10|   ap_memory|            v133_9|         array|
|v133_9_ce1           |  out|    1|   ap_memory|            v133_9|         array|
|v133_9_we1           |  out|    1|   ap_memory|            v133_9|         array|
|v133_9_d1            |  out|   32|   ap_memory|            v133_9|         array|
|v133_10_address0     |  out|   10|   ap_memory|           v133_10|         array|
|v133_10_ce0          |  out|    1|   ap_memory|           v133_10|         array|
|v133_10_we0          |  out|    1|   ap_memory|           v133_10|         array|
|v133_10_d0           |  out|   32|   ap_memory|           v133_10|         array|
|v133_10_address1     |  out|   10|   ap_memory|           v133_10|         array|
|v133_10_ce1          |  out|    1|   ap_memory|           v133_10|         array|
|v133_10_we1          |  out|    1|   ap_memory|           v133_10|         array|
|v133_10_d1           |  out|   32|   ap_memory|           v133_10|         array|
|v133_11_address0     |  out|   10|   ap_memory|           v133_11|         array|
|v133_11_ce0          |  out|    1|   ap_memory|           v133_11|         array|
|v133_11_we0          |  out|    1|   ap_memory|           v133_11|         array|
|v133_11_d0           |  out|   32|   ap_memory|           v133_11|         array|
|v133_11_address1     |  out|   10|   ap_memory|           v133_11|         array|
|v133_11_ce1          |  out|    1|   ap_memory|           v133_11|         array|
|v133_11_we1          |  out|    1|   ap_memory|           v133_11|         array|
|v133_11_d1           |  out|   32|   ap_memory|           v133_11|         array|
+---------------------+-----+-----+------------+------------------+--------------+

