#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 19 14:27:58 2024
# Process ID: 57052
# Current directory: C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1\vivado.jou
# Running On        :Marlofst
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :31069 MB
# Total Virtual     :47612 MB
# Available Virtual :9640 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 629.133 ; gain = 200.594
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/NoahG/Downloads/ttte2/ttte/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.cache/ip 
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 731.781 ; gain = 98.711
Command: link_design -top design_1_wrapper -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_VGA_0_1/design_1_VGA_0_1.dcp' for cell 'design_1_i/VGA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.dcp' for cell 'design_1_i/axiAnode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.dcp' for cell 'design_1_i/axiAudio'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/axiBTN'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axiCathode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axiLED'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.dcp' for cell 'design_1_i/axiRGB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axiSW'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.dcp' for cell 'design_1_i/axiVGA1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.dcp' for cell 'design_1_i/axiVGAWE'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_combinedAudio_0_0/design_1_combinedAudio_0_0.dcp' for cell 'design_1_i/combinedAudio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_hdmi_tx_0_0/design_1_hdmi_tx_0_0.dcp' for cell 'design_1_i/hdmi_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_mdm_2_0/design_1_mdm_2_0.dcp' for cell 'design_1_i/mdm_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.dcp' for cell 'design_1_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_riscv_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.dcp' for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/design_1_smartconnect_1_0.dcp' for cell 'design_1_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1375.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2099 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.xdc] for cell 'design_1_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_0/design_1_microblaze_riscv_0_0.xdc] for cell 'design_1_i/microblaze_riscv_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axiLED/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axiLED/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axiLED/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axiLED/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: design_1_i/mig_7series_0/sys_clk_p). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc:184]
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/bd_88fd_sarn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc:184]
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/bd_88fd_srn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:70]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:94]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc:94]
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/bd_88fd_sawn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/bd_88fd_swn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/bd_88fd_swn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/bd_88fd_sbn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/bd_88fd_sbn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/bd_88fd_sarn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/bd_88fd_sarn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/bd_88fd_srn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/bd_88fd_srn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/bd_88fd_sarn_2_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/bd_88fd_sarn_2_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_27/bd_88fd_srn_2_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_27/bd_88fd_srn_2_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_28/bd_88fd_sawn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_28/bd_88fd_sawn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_29/bd_88fd_swn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_29/bd_88fd_swn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_30/bd_88fd_sbn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_30/bd_88fd_sbn_1_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/bd_88fd_m00arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/bd_88fd_m00arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/bd_88fd_m00rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/bd_88fd_m00rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/bd_88fd_m00awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/bd_88fd_m00awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/bd_88fd_m00wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/bd_88fd_m00wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/bd_88fd_m00bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/bd_88fd_m00bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/bd_88fd_m01arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/bd_88fd_m01arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/bd_88fd_m01rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/bd_88fd_m01rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/bd_88fd_m01awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/bd_88fd_m01awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/bd_88fd_m01wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/bd_88fd_m01wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/bd_88fd_m01bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/bd_88fd_m01bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/bd_88fd_m02arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/bd_88fd_m02arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_47/bd_88fd_m02rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_47/bd_88fd_m02rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_48/bd_88fd_m02awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_48/bd_88fd_m02awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_49/bd_88fd_m02wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_49/bd_88fd_m02wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_50/bd_88fd_m02bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_50/bd_88fd_m02bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_53/bd_88fd_m03arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_53/bd_88fd_m03arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_54/bd_88fd_m03rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_54/bd_88fd_m03rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_55/bd_88fd_m03awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_55/bd_88fd_m03awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_56/bd_88fd_m03wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_56/bd_88fd_m03wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_57/bd_88fd_m03bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_57/bd_88fd_m03bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_60/bd_88fd_m04arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_60/bd_88fd_m04arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_61/bd_88fd_m04rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_61/bd_88fd_m04rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_62/bd_88fd_m04awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_62/bd_88fd_m04awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_63/bd_88fd_m04wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_63/bd_88fd_m04wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_64/bd_88fd_m04bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_64/bd_88fd_m04bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m04_nodes/m04_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_67/bd_88fd_m05arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_67/bd_88fd_m05arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_68/bd_88fd_m05rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_68/bd_88fd_m05rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_69/bd_88fd_m05awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_69/bd_88fd_m05awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_70/bd_88fd_m05wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_70/bd_88fd_m05wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_71/bd_88fd_m05bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_71/bd_88fd_m05bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m05_nodes/m05_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_74/bd_88fd_m06arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_74/bd_88fd_m06arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_75/bd_88fd_m06rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_75/bd_88fd_m06rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_76/bd_88fd_m06awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_76/bd_88fd_m06awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_77/bd_88fd_m06wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_77/bd_88fd_m06wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_78/bd_88fd_m06bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_78/bd_88fd_m06bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m06_nodes/m06_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_81/bd_88fd_m07arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_81/bd_88fd_m07arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_82/bd_88fd_m07rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_82/bd_88fd_m07rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_83/bd_88fd_m07awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_83/bd_88fd_m07awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_84/bd_88fd_m07wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_84/bd_88fd_m07wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_85/bd_88fd_m07bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_85/bd_88fd_m07bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m07_nodes/m07_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_88/bd_88fd_m08arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_88/bd_88fd_m08arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_89/bd_88fd_m08rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_89/bd_88fd_m08rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_90/bd_88fd_m08awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_90/bd_88fd_m08awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_91/bd_88fd_m08wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_91/bd_88fd_m08wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_92/bd_88fd_m08bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_92/bd_88fd_m08bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m08_nodes/m08_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_95/bd_88fd_m09arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_95/bd_88fd_m09arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_96/bd_88fd_m09rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_96/bd_88fd_m09rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_97/bd_88fd_m09awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_97/bd_88fd_m09awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_98/bd_88fd_m09wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_98/bd_88fd_m09wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_99/bd_88fd_m09bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_99/bd_88fd_m09bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m09_nodes/m09_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_102/bd_88fd_m10arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_102/bd_88fd_m10arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_103/bd_88fd_m10rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_103/bd_88fd_m10rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_104/bd_88fd_m10awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_104/bd_88fd_m10awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_105/bd_88fd_m10wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_105/bd_88fd_m10wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_106/bd_88fd_m10bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_106/bd_88fd_m10bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m10_nodes/m10_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_109/bd_88fd_m11arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_109/bd_88fd_m11arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_110/bd_88fd_m11rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_110/bd_88fd_m11rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_111/bd_88fd_m11awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_111/bd_88fd_m11awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_112/bd_88fd_m11wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_112/bd_88fd_m11wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_113/bd_88fd_m11bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_113/bd_88fd_m11bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m11_nodes/m11_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_116/bd_88fd_m12arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_116/bd_88fd_m12arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_117/bd_88fd_m12rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_117/bd_88fd_m12rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_118/bd_88fd_m12awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_118/bd_88fd_m12awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_119/bd_88fd_m12wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_119/bd_88fd_m12wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_120/bd_88fd_m12bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_120/bd_88fd_m12bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m12_nodes/m12_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_123/bd_88fd_m13arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_ar_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_123/bd_88fd_m13arn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_ar_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_124/bd_88fd_m13rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_r_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_124/bd_88fd_m13rn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_r_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_125/bd_88fd_m13awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_aw_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_125/bd_88fd_m13awn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_aw_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_126/bd_88fd_m13wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_w_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_126/bd_88fd_m13wn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_w_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_127/bd_88fd_m13bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_b_node/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_127/bd_88fd_m13bn_0_clocks.xdc] for cell 'design_1_i/smartconnect_1/inst/m13_nodes/m13_b_node/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/smartconnect.xdc] for cell 'design_1_i/smartconnect_1/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/smartconnect.xdc] for cell 'design_1_i/smartconnect_1/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axiSW/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axiSW/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axiSW/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axiSW/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2215.137 ; gain = 547.645
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axiRGB/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axiRGB/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axiRGB/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axiRGB/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axiAnode/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_board.xdc] for cell 'design_1_i/axiAnode/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axiAnode/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.xdc] for cell 'design_1_i/axiAnode/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axiCathode/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axiCathode/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axiCathode/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axiCathode/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axiBTN/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axiBTN/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axiBTN/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axiBTN/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/axiVGA1/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_board.xdc] for cell 'design_1_i/axiVGA1/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/axiVGA1/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xdc] for cell 'design_1_i/axiVGA1/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_board.xdc] for cell 'design_1_i/axiAudio/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_board.xdc] for cell 'design_1_i/axiAudio/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xdc] for cell 'design_1_i/axiAudio/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xdc] for cell 'design_1_i/axiAudio/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3_board.xdc] for cell 'design_1_i/axiVGAWE/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3_board.xdc] for cell 'design_1_i/axiVGAWE/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.xdc] for cell 'design_1_i/axiVGAWE/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.xdc] for cell 'design_1_i/axiVGAWE/U0'
Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_100MHZ'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'TDMS_33' [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:90]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'TDMS_33' [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:91]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'TDMS_33' [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:92]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'TDMS_33' [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:93]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'TDMS_33' [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:94]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'TDMS_33' [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:95]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'TDMS_33' [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:96]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'TDMS_33' [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CEC_IN'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_HPD'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C_SCL'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C-SDA'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ0'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ1'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ2'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ3'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CLK'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CD_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD1_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD1_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD15_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD15_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEL_JOYSTICK'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_TXD'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RXD'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RTS'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_CTS'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ0'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ1'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ2'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ3'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_CS_B'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_RESET_B'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO0'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO1'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO2'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO3'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA3_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA4_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB1_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB2_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB3_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4_P'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB4_N'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_0'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_1'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_2'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_3'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_4'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JAB_5'. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc:463]
Finished Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.srcs/constrs_1/imports/Downloads/Urbana.xdc]
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_0/design_1_microblaze_riscv_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_mdm_2_0/design_1_mdm_2_0.xdc] for cell 'design_1_i/mdm_2/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_mdm_2_0/design_1_mdm_2_0.xdc] for cell 'design_1_i/mdm_2/U0'
Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 346 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Memdata 28-127] data2mem failed because the ADDRESS_SPACE specification is incorrect or empty. Check the bmm file or the bmm_info_* properties. The design BRAM initialization strings have not been updated.
 
INFO: [Project 1-1687] 3719 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2226.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 833 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 60 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 600 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 50 instances

41 Infos, 168 Warnings, 63 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2226.156 ; gain = 1494.375
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2226.156 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 253f746be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2248.195 ; gain = 22.039

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 253f746be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2634.695 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 253f746be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2634.695 ; gain = 0.000
Phase 1 Initialization | Checksum: 253f746be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2634.695 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 253f746be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.465 ; gain = 2.770

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 253f746be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.465 ; gain = 2.770
Phase 2 Timer Update And Timing Data Collection | Checksum: 253f746be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.465 ; gain = 2.770

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 35 inverters resulting in an inversion of 322 pins
INFO: [Opt 31-138] Pushed 88 inverter(s) to 633 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f337f20d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2637.465 ; gain = 2.770
Retarget | Checksum: 1f337f20d
INFO: [Opt 31-389] Phase Retarget created 327 cells and removed 623 cells
INFO: [Opt 31-1021] In phase Retarget, 370 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 60 load pin(s).
Phase 4 Constant propagation | Checksum: 1e9651c15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.465 ; gain = 2.770
Constant propagation | Checksum: 1e9651c15
INFO: [Opt 31-389] Phase Constant propagation created 1153 cells and removed 3297 cells
INFO: [Opt 31-1021] In phase Constant propagation, 331 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 26ea31495

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.465 ; gain = 2.770
Sweep | Checksum: 26ea31495
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 4001 cells
INFO: [Opt 31-1021] In phase Sweep, 416 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/CLK_BUFG_inst to drive 264 load(s) on clock net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/CLK_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/mdm_2/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net design_1_i/mdm_2/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1e0b35663

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.465 ; gain = 2.770
BUFG optimization | Checksum: 1e0b35663
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e0b35663

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.465 ; gain = 2.770
Shift Register Optimization | Checksum: 1e0b35663
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 2 pins
Phase 8 Post Processing Netlist | Checksum: 261237d8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.465 ; gain = 2.770
Post Processing Netlist | Checksum: 261237d8a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 331 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 263a0a928

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.465 ; gain = 2.770

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2637.465 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 263a0a928

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.465 ; gain = 2.770
Phase 9 Finalization | Checksum: 263a0a928

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.465 ; gain = 2.770
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             327  |             623  |                                            370  |
|  Constant propagation         |            1153  |            3297  |                                            331  |
|  Sweep                        |               3  |            4001  |                                            416  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            331  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 263a0a928

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2637.465 ; gain = 2.770

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 1822d0950

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 3026.965 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1822d0950

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3026.965 ; gain = 389.500

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1822d0950

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3026.965 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3026.965 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b16ec5e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3026.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 168 Warnings, 63 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 3026.965 ; gain = 800.809
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3026.965 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.965 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3026.965 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 3026.965 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3026.965 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3026.965 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 3026.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3026.965 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3026.965 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16c91fd5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3026.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 21f21282a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 296d31723

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 296d31723

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3026.965 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 296d31723

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2564fe871

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 249d723b7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 315ad6a0e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2286d903a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 2331 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 3, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1003 nets or LUTs. Breaked 9 LUTs, combined 994 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3026.965 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |            994  |                  1003  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |            994  |                  1003  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1737c1786

Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 3026.965 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f8d2e03b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3026.965 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f8d2e03b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196703b0a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 275098e98

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 256bc7f33

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 273b5b45c

Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ca886023

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d80dc90e

Time (s): cpu = 00:01:02 ; elapsed = 00:01:23 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2338d04dc

Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26bdef82e

Time (s): cpu = 00:01:04 ; elapsed = 00:01:25 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d0e0f4b7

Time (s): cpu = 00:01:10 ; elapsed = 00:01:35 . Memory (MB): peak = 3026.965 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d0e0f4b7

Time (s): cpu = 00:01:11 ; elapsed = 00:01:36 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a2a93115

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.861 | TNS=-3293.070 |
Phase 1 Physical Synthesis Initialization | Checksum: 10ddbc2dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3026.965 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a16b112d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3026.965 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a2a93115

Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 3026.965 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-78.634. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2fb1b69cc

Time (s): cpu = 00:01:53 ; elapsed = 00:02:30 . Memory (MB): peak = 3045.469 ; gain = 18.504

Time (s): cpu = 00:01:53 ; elapsed = 00:02:30 . Memory (MB): peak = 3045.469 ; gain = 18.504
Phase 4.1 Post Commit Optimization | Checksum: 2fb1b69cc

Time (s): cpu = 00:01:53 ; elapsed = 00:02:31 . Memory (MB): peak = 3045.469 ; gain = 18.504

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2fb1b69cc

Time (s): cpu = 00:01:54 ; elapsed = 00:02:31 . Memory (MB): peak = 3045.469 ; gain = 18.504

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2fb1b69cc

Time (s): cpu = 00:01:54 ; elapsed = 00:02:31 . Memory (MB): peak = 3045.469 ; gain = 18.504
Phase 4.3 Placer Reporting | Checksum: 2fb1b69cc

Time (s): cpu = 00:01:54 ; elapsed = 00:02:31 . Memory (MB): peak = 3045.469 ; gain = 18.504

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3045.469 ; gain = 0.000

Time (s): cpu = 00:01:54 ; elapsed = 00:02:32 . Memory (MB): peak = 3045.469 ; gain = 18.504
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 341437682

Time (s): cpu = 00:01:55 ; elapsed = 00:02:32 . Memory (MB): peak = 3045.469 ; gain = 18.504
Ending Placer Task | Checksum: 24a7b5a54

Time (s): cpu = 00:01:55 ; elapsed = 00:02:32 . Memory (MB): peak = 3045.469 ; gain = 18.504
118 Infos, 168 Warnings, 63 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:35 . Memory (MB): peak = 3045.469 ; gain = 18.504
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3045.469 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 3045.469 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 3060.520 ; gain = 15.051
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3064.098 ; gain = 18.629
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3064.098 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3064.098 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3064.098 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3064.098 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3064.098 ; gain = 18.629
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3064.098 ; gain = 18.629
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3151.980 ; gain = 87.883
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 7.13s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3152.355 ; gain = 0.180

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.915 | TNS=-3283.086 |
Phase 1 Physical Synthesis Initialization | Checksum: e8a94768

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3158.605 ; gain = 6.250
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.915 | TNS=-3283.086 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: e8a94768

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3158.605 ; gain = 6.250

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.915 | TNS=-3283.086 |
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[0]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[1]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[5]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[6]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[8]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[9]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[10]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[13]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[14]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[19]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[20]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.709 | TNS=-3278.760 |
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[20]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[22]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[23]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.418 | TNS=-3271.776 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[23]_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.416 | TNS=-3271.728 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[23]_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.292 | TNS=-3268.752 |
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[24]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3268.352 |
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[24]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[25]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[26]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle1_n_79. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axiAudio/U0/gpio_core_1/gpio2_io_o[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[3].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3265.526 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[4].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3262.738 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[5].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3259.938 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[6].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3257.520 |
INFO: [Physopt 32-663] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0].  Re-placed instance design_1_i/rst_clk_wiz_1_100M/U0/PR_OUT_DFF[0].FDRE_PER
INFO: [Physopt 32-735] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3256.786 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/micLout.  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/pwm_out_reg
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/micLout. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3255.092 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[20].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle_reg[20]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3253.407 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[2].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3251.722 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[3].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3250.037 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[4].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3248.352 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[1].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3246.703 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[10].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3245.115 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[11].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-3243.527 |
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2934.405 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[0].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/duty_cycle[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2934.018 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[0].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2933.817 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[1].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2933.594 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[2].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2933.393 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[3].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2933.333 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[4].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2933.273 |
INFO: [Physopt 32-81] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]_repN_1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2931.142 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[4].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2931.266 |
INFO: [Physopt 32-81] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2932.268 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[3].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2931.909 |
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[4].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2931.550 |
INFO: [Physopt 32-702] Processed net design_1_i/hdmi_tx_0/inst/serial_r/iob_data_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/hdmi_tx_0/inst/encr/AR[0] was not replicated.
INFO: [Physopt 32-663] Processed net design_1_i/hdmi_tx_0/inst/encr/AR[0].  Re-placed instance design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1
INFO: [Physopt 32-735] Processed net design_1_i/hdmi_tx_0/inst/encr/AR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2922.443 |
INFO: [Physopt 32-663] Processed net design_1_i/VGA_0/inst/vhsync/hs_count/x_pix[5].  Re-placed instance design_1_i/VGA_0/inst/vhsync/hs_count/count_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/VGA_0/inst/vhsync/hs_count/x_pix[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2922.210 |
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/vhsync/hs_count/x_pix[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/VGA_0/inst/vhsync/hs_count/count[9]_i_1__0_n_0 was not replicated.
INFO: [Physopt 32-663] Processed net design_1_i/VGA_0/inst/vhsync/hs_count/count[9]_i_1__0_n_0.  Re-placed instance design_1_i/VGA_0/inst/vhsync/hs_count/count[9]_i_1__0
INFO: [Physopt 32-735] Processed net design_1_i/VGA_0/inst/vhsync/hs_count/count[9]_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2918.619 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/VGA_0/inst/fb/tr/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/VGA_0/inst/fb/tr/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/fb/tr/ADDRARDADDR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/VGA_0/inst/vhsync/vs_count/ADDRARDADDR[3].  Re-placed instance design_1_i/VGA_0/inst/vhsync/vs_count/ram_reg_i_2
INFO: [Physopt 32-735] Processed net design_1_i/VGA_0/inst/vhsync/vs_count/ADDRARDADDR[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2918.480 |
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/vhsync/vs_count/ADDRARDADDR[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/axiVGA1/U0/gpio_core_1/gpio_io_o[8].  Re-placed instance design_1_i/axiVGA1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/axiVGA1/U0/gpio_core_1/gpio_io_o[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2918.450 |
INFO: [Physopt 32-81] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2918.319 |
INFO: [Physopt 32-702] Processed net design_1_i/hdmi_tx_0/inst/serial_g/iob_data_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/hdmi_tx_0/inst/encr/AR[0] was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_i/hdmi_tx_0/inst/encr/AR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2911.469 |
INFO: [Physopt 32-81] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2910.881 |
INFO: [Physopt 32-663] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]_repN_1.  Re-placed instance design_1_i/axiVGAWE/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_1
INFO: [Physopt 32-735] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2911.112 |
INFO: [Physopt 32-702] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[23].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2910.050 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[21].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[21].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[21].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2909.684 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[3].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2908.946 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2908.076 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2907.770 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[21].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2905.154 |
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[28].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[28].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2904.914 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/DOD1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2903.780 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2902.208 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2902.046 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[14].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[14].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[14].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2901.626 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[3].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[24] was not replicated.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[24].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_4__95
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2901.314 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[7].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2900.738 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[13].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[13].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[13].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2900.678 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[11].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2900.480 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[13].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2900.366 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[16].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[16].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[16].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2900.048 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[13].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2899.010 |
INFO: [Physopt 32-571] Net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[24] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[24]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2898.656 |
INFO: [Physopt 32-571] Net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16] was not replicated.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_3__87
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2892.908 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[14].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[14].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[14].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2892.590 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[4].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2891.870 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[16].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[16].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[16].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2891.414 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[23].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[0] was not replicated.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2874.578 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[25].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[25].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2874.080 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2873.504 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2873.432 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[31].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[31].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2871.398 |
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[29].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[29].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2871.242 |
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[26].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[26].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2871.152 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[2].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2868.416 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16] was not replicated.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2865.578 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[5].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2863.316 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2863.154 |
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[20].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[20].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2862.518 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp_1
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2862.146 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2860.694 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[2].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[2].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_1__227
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2859.248 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[20].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_3__91
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2858.558 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_2nd_byte[7].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2858.402 |
INFO: [Physopt 32-134] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/S. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2849.186 |
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/S. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_FPGA.Native_i_2__38_n_0.  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_FPGA.Native_i_2__38
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_FPGA.Native_i_2__38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2706.518 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[2].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[6]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2705.933 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[1].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2705.389 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[1].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2704.844 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[3].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2704.299 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[4].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2703.933 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[14].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2703.679 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[3].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2703.425 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[9].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2703.171 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[11].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[11]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2702.928 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[5].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2702.684 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[4].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2702.442 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[17].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[17]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2702.201 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[18].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[18]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2701.960 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[20].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[20]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2701.764 |
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[12].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[12]
INFO: [Physopt 32-735] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2701.574 |
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[0]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[1]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[5]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[6]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[8]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[9]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[10]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[13]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[14]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[19]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[20]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[22]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[24]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[25]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[26]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle1_n_79. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axiAudio/U0/gpio_core_1/gpio2_io_o[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[9].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-78.276 | TNS=-2701.323 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[0].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[0]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[1].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[1]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[2].  Re-placed instance design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/combinedAudio_0/inst/APT_inst/pcm_to_pwm_left/counter[2]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]_repN_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/fb/tr/ADDRARDADDR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/vhsync/vs_count/ADDRARDADDR[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[15].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[15]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[16].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[16]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[27].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[53]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[28].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[54]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[29].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[55]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[30].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[56]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[21].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[21]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[22].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[22]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[10].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[13].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[13]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[31].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[57]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[33].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[59]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[34].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[60]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[35].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[61]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[19].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[19]
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[23].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[0].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_1__225
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[23].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[23]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[24].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[24]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[26].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[26]
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_3__87
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[20].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[46]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[22].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[48]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[23].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[49]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[36].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[62]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[24].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[50]
INFO: [Physopt 32-663] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[25].  Re-placed instance design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[51]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3158.605 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 11dd94a51

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3158.605 ; gain = 6.250

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[0]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[1]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[1]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[2]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[3]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[4]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[5]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[5]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[6]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[6]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[8]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[8]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[9]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[9]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[10]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[10]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[11]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[12]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[13]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[13]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[14]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[14]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[15]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[16]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[17]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[18]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[19]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[19]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[20]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[20]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[21]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[22]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[22]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[23]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[24]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[24]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[25]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[25]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle_reg[26]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[26]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle1_n_79. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axiAudio/U0/gpio_core_1/gpio2_io_o[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]_repN_6. Replicated 1 times.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/VGA_0/inst/fb/tr/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/VGA_0/inst/fb/tr/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/fb/tr/ADDRARDADDR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/vhsync/vs_count/ADDRARDADDR[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[8]_0[7]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Operand_Select_I/Q[24]_i_1_comp.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[27].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[27].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[4].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg_n_0_[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[minstreth][0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Use_Counters.instret[31]_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[9].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/csr_I/Use_Counters.instret_reg[63]_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_Sel_CSR_i_reg[minstreth][1]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Use_Counters.instret[63]_i_1_comp.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[21].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[21].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-81] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[12]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16] was not replicated.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[16]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_3__87_comp.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[30].Mux4_1/Using_FPGA.MB_LUT6_1/WB_Fwd[0]. Critical path length was reduced through logic transformation on cell design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/EX3_FWD_Mux[30].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_comp.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[23].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[8] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[8]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[0]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[1]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[2]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[5]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[6]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[8]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[9]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[10]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[13]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[14]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[19]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[20]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[22]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[24]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[25]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle[26]_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/p_0_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle1_n_79. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axiAudio/U0/gpio_core_1/gpio2_io_o[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/combinedAudio_0/inst/APT_inst/clock_div_inst/counter_48khz[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/fb/tr/ADDRARDADDR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/VGA_0/inst/vhsync/vs_count/ADDRARDADDR[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/axiVGAWE/U0/gpio_core_1/gpio_io_o[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Normal_Upper16[10].Mux4_1/Using_FPGA.MB_LUT6_1/Using_FPGA.Native_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Lower_Byte[1].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.No_WB_Stage.Upper24[23].Mux4_1/Using_FPGA.MB_LUT6_1/in0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_DBUS.DAXI_Interface_I1/WB_DataBus_Read_Data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5/WB_DCache_Valid_Read_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/A42_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/S. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/S. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3158.605 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 161d555ce

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3158.605 ; gain = 6.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3158.605 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-78.276 | TNS=-2661.563 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.639  |        621.523  |           18  |              0  |                   175  |           0  |           2  |  00:00:22  |
|  Total          |          0.639  |        621.523  |           18  |              0  |                   175  |           0  |           3  |  00:00:22  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3158.605 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 252776c9c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3158.605 ; gain = 6.250
INFO: [Common 17-83] Releasing license: Implementation
1157 Infos, 168 Warnings, 63 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3158.605 ; gain = 94.508
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 3158.605 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3158.605 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.605 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3158.605 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3158.605 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3158.605 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3158.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3158.605 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3b1b026f ConstDB: 0 ShapeSum: c2ebf9ed RouteDB: aa913336
Post Restoration Checksum: NetGraph: 78afa2ab | NumContArr: 441bc0ea | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2421d58cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3158.605 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2421d58cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3158.605 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2421d58cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3158.605 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22634846d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3213.656 ; gain = 55.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-76.439| TNS=-2598.488| WHS=-0.328 | THS=-1430.187|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00430519 %
  Global Horizontal Routing Utilization  = 0.00221239 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 44228
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 44225
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 2251036f0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3213.656 ; gain = 55.051

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2251036f0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3213.656 ; gain = 55.051

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23022b5ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3213.656 ; gain = 55.051
Phase 4 Initial Routing | Checksum: 23022b5ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 3213.656 ; gain = 55.051

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6113
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-79.961| TNS=-2772.134| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 272fee5cd

Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-81.441| TNS=-2821.235| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 22c7c41f9

Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 3275.969 ; gain = 117.363
Phase 5 Rip-up And Reroute | Checksum: 22c7c41f9

Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28c52641c

Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 3275.969 ; gain = 117.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-79.961| TNS=-2770.991| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 20fa9dc1c

Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 20fa9dc1c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 3275.969 ; gain = 117.363
Phase 6 Delay and Skew Optimization | Checksum: 20fa9dc1c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-79.961| TNS=-2755.745| WHS=0.003  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2b3d2ffef

Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 3275.969 ; gain = 117.363
Phase 7 Post Hold Fix | Checksum: 2b3d2ffef

Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.8384 %
  Global Horizontal Routing Utilization  = 19.3037 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2b3d2ffef

Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2b3d2ffef

Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a45c7bef

Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a45c7bef

Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3275.969 ; gain = 117.363

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-79.961| TNS=-2755.745| WHS=0.003  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2a45c7bef

Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3275.969 ; gain = 117.363
Total Elapsed time in route_design: 73.83 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 200a7e565

Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3275.969 ; gain = 117.363
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 200a7e565

Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 3275.969 ; gain = 117.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1175 Infos, 169 Warnings, 63 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 3275.969 ; gain = 117.363
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.969 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3417.320 ; gain = 141.352
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-469] The REFCLK pin of IDELAYCTRL design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200 has a clock period of 5.063 ns (frequency 197.531 Mhz) but IDELAYE2 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2 has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property.
Resolution: Check that the IDELAYCTRL REFCLK pin is receiving a clock and that the period of the clock matches the REFCLK_FREQUENCY property of the <IDELAYE2/ODELAYE2>.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3417.320 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1193 Infos, 170 Warnings, 80 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3518.789 ; gain = 93.395
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 3523.633 ; gain = 247.664
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 3593.383 ; gain = 57.766
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3614.539 ; gain = 78.922
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3614.539 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.492 . Memory (MB): peak = 3614.539 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 3614.539 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3614.539 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3614.539 ; gain = 78.922
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest25replacedAXI/projectTest25replacedAXI.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3614.539 ; gain = 90.906
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m13_nodes/m13_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m13_nodes/m13_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m12_nodes/m12_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m12_nodes/m12_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m11_nodes/m11_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m11_nodes/m11_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m10_nodes/m10_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m09_nodes/m09_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m08_nodes/m08_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_1/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Common 17-14] Message 'Memdata 28-167' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle1 input design_1_i/combinedAudio_0/inst/pwmOut_inst/dutyCycle1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 4470176 bits.
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
1309 Infos, 174 Warnings, 80 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 4032.816 ; gain = 418.277
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 14:35:46 2024...
