<root><simulation><result_generated_time />2023-05-24 01:03:02<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 147456, 'I': 115200, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 1003.52, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FY', 3), ('OY', 7)], [('K', 16), ('FX', 3), ('OX', 4), ('OY', 4), ('C', 8)], []]<I />[[('OX', 7), ('FY', 3), ('OY', 7), ('K', 16)], [('FX', 3), ('OX', 4), ('OY', 4), ('C', 8)], []]<O />[[('OX', 7), ('FY', 3)], [('OY', 7), ('K', 16), ('FX', 3), ('OX', 4), ('OY', 4), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 16, 1], 'I': [8.0, 104.53, 1.2, 1.0], 'O': [16.0, 3, 24, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 1179648, 1179648], 'I': [504, 921600, 921600], 'O': [56, 802816, 802816], 'O_partial': [56, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.05, 0.14, 0.0], 'I': [0.98, 0.11, 0.0], 'O': [0.11, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.35, 0.0], 'I': [0.98, 0.35, 0.0], 'O': [0.11, 0.35, 0.0]}<effective_mem_size_bit />{'W': [24, 147456, 1179648], 'I': [504, 115200, 921600], 'O': [56, 802816, 802816], 'O_partial': [56, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[16515072, 2359296], [2359296, 147456], [147456, 0]]<I />[[14450688, 138240], [138240, 115200], [115200, 0]]<O />[[(7124992, 7225344), (2408448, 2308096)], [(2308096, 2408448), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(7124992, 7225344), (2408448, 2308096)], [(2308096, 2408448), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2064384, 294912], [147456, 9216], [576, 0]]<I />[[1806336, 17280], [8640, 7200], [450, 0]]<O />[[(890624, 903168), (301056, 288512)], [(144256, 150528), (6272, 0)], [(0, 392), (0, 0)]]<O_partial />[([890624, 903168], [301056, 288512]), ([144256, 150528], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [6272, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />0</mac_count></basic_info><energy><total_energy />252729717.5<mem_energy_breakdown><W />[801.2, 4095.1, 767.1]<I />[613.3, 394.6, 599.3]<O />[834.9, 7458.2, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />0.0<total />252713631.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9821<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9821<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />919608<latency_cycle_without_data_loading />903168<ideal_computing_cycle />903168<data_loading><load_cycle_total />16440<load_cycle_individual />{'W': [24, 9216, 0], 'I': [63, 7200, 0]}<load_cycle_combined />{'W': 9216, 'I': 7200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-903167], [-903021, -755589], [-903168, -903168]], 'I': [[-903167], [-53237, -32172], [-903168, -903168]], 'O': [[-903168], [-860160, -774144], [-896896, -902776]]}<mem_stall_cycle_shared />{'W': [[-903167], [-903021, 0], [0, 0]], 'I': [[-903167], [-53237, 0], [0, 0]], 'O': [[-903168], [-860160, -774144], [-896896, -902776]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 1179648, 1179648], 'I': [504, 921600, 921600], 'O': [56, 802816, 802816], 'O_partial': [56, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [3072, 1179648, 1179648], 'I': [8064, 921600, 921600], 'O': [448, 802816, 802816]}<loop_cycles_each_level />{'W': [147, 903168, 903168], 'I': [2352, 903168, 903168], 'O': [21, 903168, 903168]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [16, 1, 1], 'O': [3, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 1.3], [1.3, 1.3]], 'I': [[8.0, 0.2], [3.4, 1.0], [1.0, 1.0]], 'O': [[8.0, 2.7], [21.3, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 1.3], [1.3, 1.3]], 'I': [[8.0, 3.4], [54.9, 1.0], [1.0, 1.0]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 1.3], [1.3, 0]], 'I': [[8.0, 3.4], [54.9, 1.0], [1.0, 0]], 'O': [[8.0, 2.7], [21.3, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [98.0, 23.7], [2.3, 0.9]], 'I': [[8.0, 3.4], [98.0, 23.7], [2.3, 0.9]], 'O': [[8.0, 2.7], [98.0, 23.7], [2.3, 0.9]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 903168], [147, 147, 6144], [903168, 903168, 1]], 'I': [[1, 1, 903168], [147, 2352, 384], [903168, 903168, 1]], 'O': [[1, 1, 903168], [21, 21, 43008], [903168, 903168, 1]]}<trans_time_real />{'W': [[0, 1, 903168], [[0, 147, 6144], [24, 147, 6144]], [[9216, 903168, 1], [576, 903168, 1]]], 'I': [[0, 1, 903168], [[8, 2352, 384], [63, 2352, 384]], [[7200, 903168, 1], [450, 903168, 1]]], 'O': [[0, 1, 903168], [[1, 21, 43008], [4, 21, 43008]], [[6272, 903168, 1], [392, 903168, 1]]]}<single_stall_cycle />{'W': [[-1], [-147, -123], [-893952, -902592]], 'I': [[-1], [-139, -84], [-895968, -902718]], 'O': [[-1], [-20, -18], [-896896, -902776]]}<single_stall_count />{'W': [903167, 6143, 0], 'I': [903167, 383, 0], 'O': [903168, 43008, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [147432, 0], 'I': [24129, 0], 'O': [172032, 6272]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-559575, -903168], [-731136, -896896]], 1: [[-903168, -903168], [-896896, -903168]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />10</simulation></root>