0.6
2018.3
Dec  7 2018
00:33:28
C:/ArchLabs/CS145-ArchLabs/lab04/lab04.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sim_1/new/Registers_tb.v,1590156596,verilog,,,,Registers_tb,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sim_1/new/dataMemory_tb.v,1590158554,verilog,,,,dataMemory_tb,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sim_1/new/signext_tb.v,1590160867,verilog,,,,signext_tb,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/Registers.v,1590156758,verilog,,C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sim_1/new/Registers_tb.v,,Registers,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/dataMemory.v,1590159403,verilog,,C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sim_1/new/dataMemory_tb.v,,dataMemory,,,,,,,,
C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/signext.v,1590160719,verilog,,C:/ArchLabs/CS145-ArchLabs/lab04/lab04.srcs/sim_1/new/signext_tb.v,,signext,,,,,,,,
