#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Oct 22 21:19:29 2017
# Process ID: 17335
# Log file: /home/ppan/vivado.log
# Journal file: /home/ppan/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ppan/VC709_trd/xt_conn_trd/xt_conn_trd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ppan/VC709_trd/xt_conn_trd/xt_conn_trd.ipdefs/small_data_compression.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Vivado/Vivado/2014.3.1/data/ip'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
create_project compressor /home/ppan/compressor -part xc7vx690tffg1761-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Vivado/Vivado/2014.3.1/data/ip'.
set_property board_part xilinx.com:vc709:part0:1.4 [current_project]
file mkdir /home/ppan/compressor/compressor.srcs/sources_1/new
close [ open /home/ppan/compressor/compressor.srcs/sources_1/new/compressor_top.v w ]
add_files /home/ppan/compressor/compressor.srcs/sources_1/new/compressor_top.v
close [ open /home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v w ]
add_files /home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v
close [ open /home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v w ]
add_files /home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open /home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v w ]
add_files /home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/ppan/compressor/compressor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ppan/compressor/compressor.srcs/sim_1/new/compressor_tb.v w ]
add_files -fileset sim_1 /home/ppan/compressor/compressor.srcs/sim_1/new/compressor_tb.v
update_compile_order -fileset sim_1
set_property top compressor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'compressor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/compressor/compressor.sim/sim_1/behav'
xvlog -m64 -prj compressor_tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_unit
ERROR: [VRFC 10-1280] procedural assignment to a non-register bitmap is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bitmap is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bitmap is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bitmap is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:63]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:63]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bitmap is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bitmap is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:67]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:67]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bitmap is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bitmap is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:71]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:71]
ERROR: [VRFC 10-1040] module compressor_unit ignored due to previous errors [/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/ppan/compressor/compressor.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ppan/compressor/compressor.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'compressor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/compressor/compressor.sim/sim_1/behav'
xvlog -m64 -prj compressor_tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sim_1/new/compressor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/compressor/compressor.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto e30c9f1ede61483ea53c1c6d2dc243cb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compressor_tb_behav xil_defaultlib.compressor_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_top.v" Line 1. Module compressor_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v" Line 1. Module compressor_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v" Line 1. Module compressor_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_top.v" Line 1. Module compressor_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v" Line 1. Module compressor_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v" Line 1. Module compressor_16 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.compressor_8
Compiling module xil_defaultlib.compressor_16
Compiling module xil_defaultlib.compressor_unit
Compiling module xil_defaultlib.compressor_top
Compiling module xil_defaultlib.compressor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot compressor_tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/compressor/compressor.sim/sim_1/behav/xsim.dir/compressor_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3512676524 -regid "" -xml /home/ppan/compressor/compressor.sim/sim_1/behav/xsim.dir/compressor_tb_behav/webtalk/usage_stati..."
    (file "/home/ppan/compressor/compressor.sim/sim_1/behav/xsim.dir/compressor_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 00:01:13 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/compressor/compressor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "compressor_tb_behav -key {Behavioral:sim_1:Functional:compressor_tb} -tclbatch {compressor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
source compressor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compressor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
save_wave_config {/home/ppan/compressor/compressor_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'compressor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ppan/compressor/compressor.sim/sim_1/behav'
xvlog -m64 -prj compressor_tb_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.srcs/sim_1/new/compressor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compressor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ppan/compressor/compressor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ppan/compressor/compressor.sim/sim_1/behav'
Vivado Simulator 2014.3
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/ppan/Vivado/Vivado/2014.3.1/bin/unwrapped/lnx64.o/xelab -wto e30c9f1ede61483ea53c1c6d2dc243cb --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot compressor_tb_behav xil_defaultlib.compressor_tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_top.v" Line 1. Module compressor_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v" Line 1. Module compressor_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v" Line 1. Module compressor_16 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_top.v" Line 1. Module compressor_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_8.v" Line 1. Module compressor_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ppan/compressor/compressor.srcs/sources_1/new/compressor_16.v" Line 1. Module compressor_16 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.compressor_8
Compiling module xil_defaultlib.compressor_16
Compiling module xil_defaultlib.compressor_unit
Compiling module xil_defaultlib.compressor_top
Compiling module xil_defaultlib.compressor_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot compressor_tb_behav

****** Webtalk v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/ppan/compressor/compressor.sim/sim_1/behav/xsim.dir/compressor_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 306245734 -regid "" -xml /home/ppan/compressor/compressor.sim/sim_1/behav/xsim.dir/compressor_tb_behav/webtalk/usage_statis..."
    (file "/home/ppan/compressor/compressor.sim/sim_1/behav/xsim.dir/compressor_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 00:06:32 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ppan/compressor/compressor.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "compressor_tb_behav -key {Behavioral:sim_1:Functional:compressor_tb} -tclbatch {compressor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.3
Time resolution is 1 ps
open_wave_config /home/ppan/compressor/compressor_tb_behav.wcfg
source compressor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'compressor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
archive_project /home/ppan/compressor.xpr.zip -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
