
H7-LQFP100.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010248  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080104e0  080104e0  000204e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010538  08010538  00020538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010540  08010540  00020540  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010544  08010544  00020544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  24000000  08010548  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000674  240000a0  080105d8  000300a0  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  24000714  080105d8  00030714  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030090  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000300be  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002254e  00000000  00000000  00030101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003866  00000000  00000000  0005264f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001b60  00000000  00000000  00055eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001594  00000000  00000000  00057a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003b2ea  00000000  00000000  00058fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00023f4b  00000000  00000000  00094296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00180a16  00000000  00000000  000b81e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00007a9c  00000000  00000000  00238bf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006d  00000000  00000000  00240694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000a0 	.word	0x240000a0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080104c8 	.word	0x080104c8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000a4 	.word	0x240000a4
 80002d4:	080104c8 	.word	0x080104c8

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002ec:	f000 b970 	b.w	80005d0 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	460f      	mov	r7, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4694      	mov	ip, r2
 800031c:	d965      	bls.n	80003ea <__udivmoddi4+0xe2>
 800031e:	fab2 f382 	clz	r3, r2
 8000322:	b143      	cbz	r3, 8000336 <__udivmoddi4+0x2e>
 8000324:	fa02 fc03 	lsl.w	ip, r2, r3
 8000328:	f1c3 0220 	rsb	r2, r3, #32
 800032c:	409f      	lsls	r7, r3
 800032e:	fa20 f202 	lsr.w	r2, r0, r2
 8000332:	4317      	orrs	r7, r2
 8000334:	409c      	lsls	r4, r3
 8000336:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800033a:	fa1f f58c 	uxth.w	r5, ip
 800033e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000342:	0c22      	lsrs	r2, r4, #16
 8000344:	fb0e 7711 	mls	r7, lr, r1, r7
 8000348:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800034c:	fb01 f005 	mul.w	r0, r1, r5
 8000350:	4290      	cmp	r0, r2
 8000352:	d90a      	bls.n	800036a <__udivmoddi4+0x62>
 8000354:	eb1c 0202 	adds.w	r2, ip, r2
 8000358:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800035c:	f080 811c 	bcs.w	8000598 <__udivmoddi4+0x290>
 8000360:	4290      	cmp	r0, r2
 8000362:	f240 8119 	bls.w	8000598 <__udivmoddi4+0x290>
 8000366:	3902      	subs	r1, #2
 8000368:	4462      	add	r2, ip
 800036a:	1a12      	subs	r2, r2, r0
 800036c:	b2a4      	uxth	r4, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037a:	fb00 f505 	mul.w	r5, r0, r5
 800037e:	42a5      	cmp	r5, r4
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x90>
 8000382:	eb1c 0404 	adds.w	r4, ip, r4
 8000386:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800038a:	f080 8107 	bcs.w	800059c <__udivmoddi4+0x294>
 800038e:	42a5      	cmp	r5, r4
 8000390:	f240 8104 	bls.w	800059c <__udivmoddi4+0x294>
 8000394:	4464      	add	r4, ip
 8000396:	3802      	subs	r0, #2
 8000398:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039c:	1b64      	subs	r4, r4, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	b11e      	cbz	r6, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40dc      	lsrs	r4, r3
 80003a4:	2300      	movs	r3, #0
 80003a6:	e9c6 4300 	strd	r4, r3, [r6]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0xbc>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80ed 	beq.w	8000592 <__udivmoddi4+0x28a>
 80003b8:	2100      	movs	r1, #0
 80003ba:	e9c6 0500 	strd	r0, r5, [r6]
 80003be:	4608      	mov	r0, r1
 80003c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c4:	fab3 f183 	clz	r1, r3
 80003c8:	2900      	cmp	r1, #0
 80003ca:	d149      	bne.n	8000460 <__udivmoddi4+0x158>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d302      	bcc.n	80003d6 <__udivmoddi4+0xce>
 80003d0:	4282      	cmp	r2, r0
 80003d2:	f200 80f8 	bhi.w	80005c6 <__udivmoddi4+0x2be>
 80003d6:	1a84      	subs	r4, r0, r2
 80003d8:	eb65 0203 	sbc.w	r2, r5, r3
 80003dc:	2001      	movs	r0, #1
 80003de:	4617      	mov	r7, r2
 80003e0:	2e00      	cmp	r6, #0
 80003e2:	d0e2      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	e9c6 4700 	strd	r4, r7, [r6]
 80003e8:	e7df      	b.n	80003aa <__udivmoddi4+0xa2>
 80003ea:	b902      	cbnz	r2, 80003ee <__udivmoddi4+0xe6>
 80003ec:	deff      	udf	#255	; 0xff
 80003ee:	fab2 f382 	clz	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	f040 8090 	bne.w	8000518 <__udivmoddi4+0x210>
 80003f8:	1a8a      	subs	r2, r1, r2
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2101      	movs	r1, #1
 8000404:	fbb2 f5f7 	udiv	r5, r2, r7
 8000408:	fb07 2015 	mls	r0, r7, r5, r2
 800040c:	0c22      	lsrs	r2, r4, #16
 800040e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000412:	fb0e f005 	mul.w	r0, lr, r5
 8000416:	4290      	cmp	r0, r2
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x124>
 800041a:	eb1c 0202 	adds.w	r2, ip, r2
 800041e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4290      	cmp	r0, r2
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2b8>
 800042a:	4645      	mov	r5, r8
 800042c:	1a12      	subs	r2, r2, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb2 f0f7 	udiv	r0, r2, r7
 8000434:	fb07 2210 	mls	r2, r7, r0, r2
 8000438:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x14e>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x14c>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2c2>
 8000454:	4610      	mov	r0, r2
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800045e:	e79f      	b.n	80003a0 <__udivmoddi4+0x98>
 8000460:	f1c1 0720 	rsb	r7, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa05 f401 	lsl.w	r4, r5, r1
 8000472:	fa20 f307 	lsr.w	r3, r0, r7
 8000476:	40fd      	lsrs	r5, r7
 8000478:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047c:	4323      	orrs	r3, r4
 800047e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000482:	fa1f fe8c 	uxth.w	lr, ip
 8000486:	fb09 5518 	mls	r5, r9, r8, r5
 800048a:	0c1c      	lsrs	r4, r3, #16
 800048c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000490:	fb08 f50e 	mul.w	r5, r8, lr
 8000494:	42a5      	cmp	r5, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	fa00 f001 	lsl.w	r0, r0, r1
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1c 0404 	adds.w	r4, ip, r4
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2b4>
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2b4>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4464      	add	r4, ip
 80004b8:	1b64      	subs	r4, r4, r5
 80004ba:	b29d      	uxth	r5, r3
 80004bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c0:	fb09 4413 	mls	r4, r9, r3, r4
 80004c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80004cc:	45a6      	cmp	lr, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1c 0404 	adds.w	r4, ip, r4
 80004d4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2ac>
 80004da:	45a6      	cmp	lr, r4
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2ac>
 80004de:	3b02      	subs	r3, #2
 80004e0:	4464      	add	r4, ip
 80004e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004e6:	fba3 9502 	umull	r9, r5, r3, r2
 80004ea:	eba4 040e 	sub.w	r4, r4, lr
 80004ee:	42ac      	cmp	r4, r5
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46ae      	mov	lr, r5
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x29c>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x298>
 80004f8:	b156      	cbz	r6, 8000510 <__udivmoddi4+0x208>
 80004fa:	ebb0 0208 	subs.w	r2, r0, r8
 80004fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000502:	fa04 f707 	lsl.w	r7, r4, r7
 8000506:	40ca      	lsrs	r2, r1
 8000508:	40cc      	lsrs	r4, r1
 800050a:	4317      	orrs	r7, r2
 800050c:	e9c6 7400 	strd	r7, r4, [r6]
 8000510:	4618      	mov	r0, r3
 8000512:	2100      	movs	r1, #0
 8000514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000518:	f1c3 0120 	rsb	r1, r3, #32
 800051c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000520:	fa20 f201 	lsr.w	r2, r0, r1
 8000524:	fa25 f101 	lsr.w	r1, r5, r1
 8000528:	409d      	lsls	r5, r3
 800052a:	432a      	orrs	r2, r5
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb1 f0f7 	udiv	r0, r1, r7
 8000538:	fb07 1510 	mls	r5, r7, r0, r1
 800053c:	0c11      	lsrs	r1, r2, #16
 800053e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000542:	fb00 f50e 	mul.w	r5, r0, lr
 8000546:	428d      	cmp	r5, r1
 8000548:	fa04 f403 	lsl.w	r4, r4, r3
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x258>
 800054e:	eb1c 0101 	adds.w	r1, ip, r1
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 8000558:	428d      	cmp	r5, r1
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800055c:	3802      	subs	r0, #2
 800055e:	4461      	add	r1, ip
 8000560:	1b49      	subs	r1, r1, r5
 8000562:	b292      	uxth	r2, r2
 8000564:	fbb1 f5f7 	udiv	r5, r1, r7
 8000568:	fb07 1115 	mls	r1, r7, r5, r1
 800056c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000570:	fb05 f10e 	mul.w	r1, r5, lr
 8000574:	4291      	cmp	r1, r2
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x282>
 8000578:	eb1c 0202 	adds.w	r2, ip, r2
 800057c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 8000582:	4291      	cmp	r1, r2
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000586:	3d02      	subs	r5, #2
 8000588:	4462      	add	r2, ip
 800058a:	1a52      	subs	r2, r2, r1
 800058c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0xfc>
 8000592:	4631      	mov	r1, r6
 8000594:	4630      	mov	r0, r6
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xa2>
 8000598:	4639      	mov	r1, r7
 800059a:	e6e6      	b.n	800036a <__udivmoddi4+0x62>
 800059c:	4610      	mov	r0, r2
 800059e:	e6fb      	b.n	8000398 <__udivmoddi4+0x90>
 80005a0:	4548      	cmp	r0, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005ac:	3b01      	subs	r3, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005b0:	4645      	mov	r5, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x282>
 80005b4:	462b      	mov	r3, r5
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x258>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005c0:	3d02      	subs	r5, #2
 80005c2:	4462      	add	r2, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x124>
 80005c6:	4608      	mov	r0, r1
 80005c8:	e70a      	b.n	80003e0 <__udivmoddi4+0xd8>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x14e>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005d8:	f3bf 8f4f 	dsb	sy
}
 80005dc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80005de:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <__NVIC_SystemReset+0x24>)
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80005e6:	4904      	ldr	r1, [pc, #16]	; (80005f8 <__NVIC_SystemReset+0x24>)
 80005e8:	4b04      	ldr	r3, [pc, #16]	; (80005fc <__NVIC_SystemReset+0x28>)
 80005ea:	4313      	orrs	r3, r2
 80005ec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80005ee:	f3bf 8f4f 	dsb	sy
}
 80005f2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <__NVIC_SystemReset+0x20>
 80005f8:	e000ed00 	.word	0xe000ed00
 80005fc:	05fa0004 	.word	0x05fa0004

08000600 <poll_i2c_sensor>:
 *
 * @param TEMP_ADDR address of individual i2c sensor
 * @return int16_t integer result from sensor
 */
int16_t poll_i2c_sensor(const uint8_t TEMP_ADDR)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af02      	add	r7, sp, #8
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
  int16_t output;
  uint8_t buf[2];
  HAL_StatusTypeDef ret;
  buf[0] = REG_TEMP;
 800060a:	2300      	movs	r3, #0
 800060c:	723b      	strb	r3, [r7, #8]
  ret = HAL_I2C_Master_Transmit(&hi2c1, TEMP_ADDR, buf, 1,
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	b299      	uxth	r1, r3
 8000612:	f107 0208 	add.w	r2, r7, #8
 8000616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800061a:	9300      	str	r3, [sp, #0]
 800061c:	2301      	movs	r3, #1
 800061e:	481d      	ldr	r0, [pc, #116]	; (8000694 <poll_i2c_sensor+0x94>)
 8000620:	f007 f97a 	bl	8007918 <HAL_I2C_Master_Transmit>
 8000624:	4603      	mov	r3, r0
 8000626:	737b      	strb	r3, [r7, #13]
                                1000);
  if (ret != HAL_OK)
 8000628:	7b7b      	ldrb	r3, [r7, #13]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d009      	beq.n	8000642 <poll_i2c_sensor+0x42>
  {
    strcpy((char *)buf, "Error Tx\r\n");
 800062e:	f107 0308 	add.w	r3, r7, #8
 8000632:	4a19      	ldr	r2, [pc, #100]	; (8000698 <poll_i2c_sensor+0x98>)
 8000634:	ca07      	ldmia	r2, {r0, r1, r2}
 8000636:	c303      	stmia	r3!, {r0, r1}
 8000638:	801a      	strh	r2, [r3, #0]
 800063a:	3302      	adds	r3, #2
 800063c:	0c12      	lsrs	r2, r2, #16
 800063e:	701a      	strb	r2, [r3, #0]
 8000640:	e022      	b.n	8000688 <poll_i2c_sensor+0x88>
  }
  else
  {
    /* Read 2 bytes from the temperature register */
    ret = HAL_I2C_Master_Receive(&hi2c1, TEMP_ADDR, buf, 2,
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	b299      	uxth	r1, r3
 8000646:	f107 0208 	add.w	r2, r7, #8
 800064a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800064e:	9300      	str	r3, [sp, #0]
 8000650:	2302      	movs	r3, #2
 8000652:	4810      	ldr	r0, [pc, #64]	; (8000694 <poll_i2c_sensor+0x94>)
 8000654:	f007 fa54 	bl	8007b00 <HAL_I2C_Master_Receive>
 8000658:	4603      	mov	r3, r0
 800065a:	737b      	strb	r3, [r7, #13]
                                 1000);
    if (ret != HAL_OK)
 800065c:	7b7b      	ldrb	r3, [r7, #13]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d009      	beq.n	8000676 <poll_i2c_sensor+0x76>
    {
      strcpy((char *)buf, "Error Rx\r\n");
 8000662:	f107 0308 	add.w	r3, r7, #8
 8000666:	4a0d      	ldr	r2, [pc, #52]	; (800069c <poll_i2c_sensor+0x9c>)
 8000668:	ca07      	ldmia	r2, {r0, r1, r2}
 800066a:	c303      	stmia	r3!, {r0, r1}
 800066c:	801a      	strh	r2, [r3, #0]
 800066e:	3302      	adds	r3, #2
 8000670:	0c12      	lsrs	r2, r2, #16
 8000672:	701a      	strb	r2, [r3, #0]
 8000674:	e008      	b.n	8000688 <poll_i2c_sensor+0x88>
    }
    else
    {
      output = (int16_t)(buf[0] << 8);
 8000676:	7a3b      	ldrb	r3, [r7, #8]
 8000678:	021b      	lsls	r3, r3, #8
 800067a:	81fb      	strh	r3, [r7, #14]
      output = (output | buf[1]) >> 3;
 800067c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000680:	7a7a      	ldrb	r2, [r7, #9]
 8000682:	4313      	orrs	r3, r2
 8000684:	10db      	asrs	r3, r3, #3
 8000686:	81fb      	strh	r3, [r7, #14]
    }
  }
  return output;
 8000688:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800068c:	4618      	mov	r0, r3
 800068e:	3710      	adds	r7, #16
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	24000288 	.word	0x24000288
 8000698:	080104e0 	.word	0x080104e0
 800069c:	080104ec 	.word	0x080104ec

080006a0 <i2c>:
 * @brief called in hk routine to poll each i2c sensor
 *
 * @return int16_t* size 4 buffer to return i2c values
 */
int16_t *i2c()
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
  int16_t output1 = poll_i2c_sensor(ADT7410_1);
 80006a6:	2390      	movs	r3, #144	; 0x90
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff ffa9 	bl	8000600 <poll_i2c_sensor>
 80006ae:	4603      	mov	r3, r0
 80006b0:	81fb      	strh	r3, [r7, #14]
  int16_t output2 = poll_i2c_sensor(ADT7410_2);
 80006b2:	2394      	movs	r3, #148	; 0x94
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ffa3 	bl	8000600 <poll_i2c_sensor>
 80006ba:	4603      	mov	r3, r0
 80006bc:	81bb      	strh	r3, [r7, #12]
  int16_t output3 = poll_i2c_sensor(ADT7410_3);
 80006be:	2392      	movs	r3, #146	; 0x92
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff ff9d 	bl	8000600 <poll_i2c_sensor>
 80006c6:	4603      	mov	r3, r0
 80006c8:	817b      	strh	r3, [r7, #10]
  int16_t output4 = poll_i2c_sensor(ADT7410_4);
 80006ca:	2396      	movs	r3, #150	; 0x96
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ff97 	bl	8000600 <poll_i2c_sensor>
 80006d2:	4603      	mov	r3, r0
 80006d4:	813b      	strh	r3, [r7, #8]

  int16_t *results = malloc(4 * sizeof(int16_t));
 80006d6:	2008      	movs	r0, #8
 80006d8:	f00f fd9c 	bl	8010214 <malloc>
 80006dc:	4603      	mov	r3, r0
 80006de:	607b      	str	r3, [r7, #4]
  results[0] = output1;
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	89fa      	ldrh	r2, [r7, #14]
 80006e4:	801a      	strh	r2, [r3, #0]
  results[1] = output2;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	3302      	adds	r3, #2
 80006ea:	89ba      	ldrh	r2, [r7, #12]
 80006ec:	801a      	strh	r2, [r3, #0]
  results[2] = output3;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	3304      	adds	r3, #4
 80006f2:	897a      	ldrh	r2, [r7, #10]
 80006f4:	801a      	strh	r2, [r3, #0]
  results[3] = output4;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	3306      	adds	r3, #6
 80006fa:	893a      	ldrh	r2, [r7, #8]
 80006fc:	801a      	strh	r2, [r3, #0]
  return results;
 80006fe:	687b      	ldr	r3, [r7, #4]
}
 8000700:	4618      	mov	r0, r3
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <do_auto_sweep>:
/**
 * @brief if auto sweep is enabled, will increase step
 *
 */
void do_auto_sweep()
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
	if (step == 9)
 800070c:	4b1e      	ldr	r3, [pc, #120]	; (8000788 <do_auto_sweep+0x80>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b09      	cmp	r3, #9
 8000712:	d109      	bne.n	8000728 <do_auto_sweep+0x20>
	  {
		  is_increasing = 0;
 8000714:	4b1d      	ldr	r3, [pc, #116]	; (800078c <do_auto_sweep+0x84>)
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
		  step--;
 800071a:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <do_auto_sweep+0x80>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	3b01      	subs	r3, #1
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4b19      	ldr	r3, [pc, #100]	; (8000788 <do_auto_sweep+0x80>)
 8000724:	701a      	strb	r2, [r3, #0]
 8000726:	e00c      	b.n	8000742 <do_auto_sweep+0x3a>
	  }
	  else if (step == 0)
 8000728:	4b17      	ldr	r3, [pc, #92]	; (8000788 <do_auto_sweep+0x80>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d108      	bne.n	8000742 <do_auto_sweep+0x3a>
	  {
	    is_increasing = 1;
 8000730:	4b16      	ldr	r3, [pc, #88]	; (800078c <do_auto_sweep+0x84>)
 8000732:	2201      	movs	r2, #1
 8000734:	601a      	str	r2, [r3, #0]
	    step++;
 8000736:	4b14      	ldr	r3, [pc, #80]	; (8000788 <do_auto_sweep+0x80>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	3301      	adds	r3, #1
 800073c:	b2da      	uxtb	r2, r3
 800073e:	4b12      	ldr	r3, [pc, #72]	; (8000788 <do_auto_sweep+0x80>)
 8000740:	701a      	strb	r2, [r3, #0]
	  }

	  if (is_increasing)
 8000742:	4b12      	ldr	r3, [pc, #72]	; (800078c <do_auto_sweep+0x84>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d006      	beq.n	8000758 <do_auto_sweep+0x50>
	  {
	    step++;
 800074a:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <do_auto_sweep+0x80>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	3301      	adds	r3, #1
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4b0d      	ldr	r3, [pc, #52]	; (8000788 <do_auto_sweep+0x80>)
 8000754:	701a      	strb	r2, [r3, #0]
 8000756:	e005      	b.n	8000764 <do_auto_sweep+0x5c>
	  }
	  else
	  {
	    step--;
 8000758:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <do_auto_sweep+0x80>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	3b01      	subs	r3, #1
 800075e:	b2da      	uxtb	r2, r3
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <do_auto_sweep+0x80>)
 8000762:	701a      	strb	r2, [r3, #0]
	  }

	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 8000764:	4b08      	ldr	r3, [pc, #32]	; (8000788 <do_auto_sweep+0x80>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	461a      	mov	r2, r3
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <do_auto_sweep+0x88>)
 800076c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000770:	2200      	movs	r2, #0
 8000772:	2100      	movs	r1, #0
 8000774:	4807      	ldr	r0, [pc, #28]	; (8000794 <do_auto_sweep+0x8c>)
 8000776:	f003 fecc 	bl	8004512 <HAL_DAC_SetValue>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800077a:	2100      	movs	r1, #0
 800077c:	4805      	ldr	r0, [pc, #20]	; (8000794 <do_auto_sweep+0x8c>)
 800077e:	f003 fe76 	bl	800446e <HAL_DAC_Start>

}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	240005a8 	.word	0x240005a8
 800078c:	24000028 	.word	0x24000028
 8000790:	24000000 	.word	0x24000000
 8000794:	24000274 	.word	0x24000274

08000798 <spi>:
 *
 * @param spi given spi peripheral
 * @return uint16_t raw value from reading spi peripheral
 */
uint8_t* spi(SPI_HandleTypeDef spi)
{
 8000798:	b084      	sub	sp, #16
 800079a:	b580      	push	{r7, lr}
 800079c:	b084      	sub	sp, #16
 800079e:	af00      	add	r7, sp, #0
 80007a0:	f107 0c18 	add.w	ip, r7, #24
 80007a4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t spiRxBuffer[2];
	HAL_SPI_Receive(&spi,(uint8_t *)spiRxBuffer, 1, 1);
 80007a8:	1d39      	adds	r1, r7, #4
 80007aa:	2301      	movs	r3, #1
 80007ac:	2201      	movs	r2, #1
 80007ae:	f107 0018 	add.w	r0, r7, #24
 80007b2:	f00b f86d 	bl	800b890 <HAL_SPI_Receive>
	uint8_t SPI_LSB = ((spiRxBuffer[0] & 0xFF00) >> 8);
 80007b6:	2300      	movs	r3, #0
 80007b8:	73fb      	strb	r3, [r7, #15]
	uint8_t SPI_MSB = (spiRxBuffer[1] & 0xFF);
 80007ba:	797b      	ldrb	r3, [r7, #5]
 80007bc:	73bb      	strb	r3, [r7, #14]
	spi.Instance->CR1 |= 1<<10; // THIS IS NEEDED TO STOP SPI2_SCK FROM GENERATING CLOCK PULSES
 80007be:	69bb      	ldr	r3, [r7, #24]
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	69bb      	ldr	r3, [r7, #24]
 80007c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80007c8:	601a      	str	r2, [r3, #0]
	uint8_t* results = malloc(2 * sizeof(uint8_t));
 80007ca:	2002      	movs	r0, #2
 80007cc:	f00f fd22 	bl	8010214 <malloc>
 80007d0:	4603      	mov	r3, r0
 80007d2:	60bb      	str	r3, [r7, #8]
	results[0] = SPI_MSB;
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	7bba      	ldrb	r2, [r7, #14]
 80007d8:	701a      	strb	r2, [r3, #0]
	results[1] = SPI_LSB;
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	3301      	adds	r3, #1
 80007de:	7bfa      	ldrb	r2, [r7, #15]
 80007e0:	701a      	strb	r2, [r3, #0]
	return results;
 80007e2:	68bb      	ldr	r3, [r7, #8]
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3710      	adds	r7, #16
 80007e8:	46bd      	mov	sp, r7
 80007ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007ee:	b004      	add	sp, #16
 80007f0:	4770      	bx	lr
	...

080007f4 <set_erpa_sweep>:
/**
 * @brief Set the erpa sweep value
 *
 */
void set_erpa_sweep()
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <set_erpa_sweep+0x28>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	461a      	mov	r2, r3
 80007fe:	4b08      	ldr	r3, [pc, #32]	; (8000820 <set_erpa_sweep+0x2c>)
 8000800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000804:	2200      	movs	r2, #0
 8000806:	2100      	movs	r1, #0
 8000808:	4806      	ldr	r0, [pc, #24]	; (8000824 <set_erpa_sweep+0x30>)
 800080a:	f003 fe82 	bl	8004512 <HAL_DAC_SetValue>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800080e:	2100      	movs	r1, #0
 8000810:	4804      	ldr	r0, [pc, #16]	; (8000824 <set_erpa_sweep+0x30>)
 8000812:	f003 fe2c 	bl	800446e <HAL_DAC_Start>

}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	240005a8 	.word	0x240005a8
 8000820:	24000000 	.word	0x24000000
 8000824:	24000274 	.word	0x24000274

08000828 <erpa_adc>:
/**
 * @brief polls erpa adcs
 *
 * @return uint16_t* results of erpa adcs
 */
uint16_t* erpa_adc() {
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0

	uint16_t PC4 = ADC1Data[1]; 			// SWPmon --
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <erpa_adc+0x34>)
 8000830:	885b      	ldrh	r3, [r3, #2]
 8000832:	80fb      	strh	r3, [r7, #6]
	uint16_t PB0 = ADC1Data[5]; 			// TEMP1 -- verified doesn't need to change
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <erpa_adc+0x34>)
 8000836:	895b      	ldrh	r3, [r3, #10]
 8000838:	80bb      	strh	r3, [r7, #4]

	uint16_t* results = malloc(2 * sizeof(uint16_t));
 800083a:	2004      	movs	r0, #4
 800083c:	f00f fcea 	bl	8010214 <malloc>
 8000840:	4603      	mov	r3, r0
 8000842:	603b      	str	r3, [r7, #0]
	results[0] = PC4;
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	88fa      	ldrh	r2, [r7, #6]
 8000848:	801a      	strh	r2, [r3, #0]
	results[1] = PB0;
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	3302      	adds	r3, #2
 800084e:	88ba      	ldrh	r2, [r7, #4]
 8000850:	801a      	strh	r2, [r3, #0]

	return results;
 8000852:	683b      	ldr	r3, [r7, #0]


}
 8000854:	4618      	mov	r0, r3
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	24000580 	.word	0x24000580

08000860 <hk_adc1>:

uint16_t* hk_adc1() {
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0

	uint16_t PA1 = ADC1Data[10];			// BUSVmon -- verified doesn't need to change
 8000866:	4b24      	ldr	r3, [pc, #144]	; (80008f8 <hk_adc1+0x98>)
 8000868:	8a9b      	ldrh	r3, [r3, #20]
 800086a:	82fb      	strh	r3, [r7, #22]
	uint16_t PA2 = ADC1Data[8];				// BUSImon -- verified doesn't need to change
 800086c:	4b22      	ldr	r3, [pc, #136]	; (80008f8 <hk_adc1+0x98>)
 800086e:	8a1b      	ldrh	r3, [r3, #16]
 8000870:	82bb      	strh	r3, [r7, #20]
	uint16_t PC0 = ADC1Data[6];				// 2v5mon -- verified doesn't need to change
 8000872:	4b21      	ldr	r3, [pc, #132]	; (80008f8 <hk_adc1+0x98>)
 8000874:	899b      	ldrh	r3, [r3, #12]
 8000876:	827b      	strh	r3, [r7, #18]
	uint16_t PA3 = ADC1Data[9];				// n3v3mon --
 8000878:	4b1f      	ldr	r3, [pc, #124]	; (80008f8 <hk_adc1+0x98>)
 800087a:	8a5b      	ldrh	r3, [r3, #18]
 800087c:	823b      	strh	r3, [r7, #16]
	uint16_t PB1 = ADC1Data[2];				// n200v -- verified doesn't need to change
 800087e:	4b1e      	ldr	r3, [pc, #120]	; (80008f8 <hk_adc1+0x98>)
 8000880:	889b      	ldrh	r3, [r3, #4]
 8000882:	81fb      	strh	r3, [r7, #14]
	uint16_t PA7 = ADC1Data[3];				// n800v --
 8000884:	4b1c      	ldr	r3, [pc, #112]	; (80008f8 <hk_adc1+0x98>)
 8000886:	88db      	ldrh	r3, [r3, #6]
 8000888:	81bb      	strh	r3, [r7, #12]
	uint16_t PC1 = ADC1Data[7];				// 5vmon --
 800088a:	4b1b      	ldr	r3, [pc, #108]	; (80008f8 <hk_adc1+0x98>)
 800088c:	89db      	ldrh	r3, [r3, #14]
 800088e:	817b      	strh	r3, [r7, #10]
	uint16_t PC5 = ADC1Data[4];				// 15vmon -- verified doesn't need to change
 8000890:	4b19      	ldr	r3, [pc, #100]	; (80008f8 <hk_adc1+0x98>)
 8000892:	891b      	ldrh	r3, [r3, #8]
 8000894:	813b      	strh	r3, [r7, #8]
	uint16_t PA6 = ADC1Data[0];				// 5vrefmon --
 8000896:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <hk_adc1+0x98>)
 8000898:	881b      	ldrh	r3, [r3, #0]
 800089a:	80fb      	strh	r3, [r7, #6]

	uint16_t* results = malloc(9 * sizeof(uint16_t));
 800089c:	2012      	movs	r0, #18
 800089e:	f00f fcb9 	bl	8010214 <malloc>
 80008a2:	4603      	mov	r3, r0
 80008a4:	603b      	str	r3, [r7, #0]
	results[0] = PA1;
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	8afa      	ldrh	r2, [r7, #22]
 80008aa:	801a      	strh	r2, [r3, #0]
	results[1] = PA2;
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	3302      	adds	r3, #2
 80008b0:	8aba      	ldrh	r2, [r7, #20]
 80008b2:	801a      	strh	r2, [r3, #0]
	results[2] = PC0;
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	3304      	adds	r3, #4
 80008b8:	8a7a      	ldrh	r2, [r7, #18]
 80008ba:	801a      	strh	r2, [r3, #0]
	results[3] = PA3;
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	3306      	adds	r3, #6
 80008c0:	8a3a      	ldrh	r2, [r7, #16]
 80008c2:	801a      	strh	r2, [r3, #0]
	results[4] = PB1;
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	3308      	adds	r3, #8
 80008c8:	89fa      	ldrh	r2, [r7, #14]
 80008ca:	801a      	strh	r2, [r3, #0]
	results[5] = PA7;
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	330a      	adds	r3, #10
 80008d0:	89ba      	ldrh	r2, [r7, #12]
 80008d2:	801a      	strh	r2, [r3, #0]
	results[6] = PC1;
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	330c      	adds	r3, #12
 80008d8:	897a      	ldrh	r2, [r7, #10]
 80008da:	801a      	strh	r2, [r3, #0]
	results[7] = PC5;
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	330e      	adds	r3, #14
 80008e0:	893a      	ldrh	r2, [r7, #8]
 80008e2:	801a      	strh	r2, [r3, #0]
	results[8] = PA6;
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	3310      	adds	r3, #16
 80008e8:	88fa      	ldrh	r2, [r7, #6]
 80008ea:	801a      	strh	r2, [r3, #0]

	return results;
 80008ec:	683b      	ldr	r3, [r7, #0]

}
 80008ee:	4618      	mov	r0, r3
 80008f0:	3718      	adds	r7, #24
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	24000580 	.word	0x24000580

080008fc <hk_adc3>:

uint16_t* hk_adc3() {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0

	uint16_t vrefint = ADC3Data[0];
 8000902:	4b12      	ldr	r3, [pc, #72]	; (800094c <hk_adc3+0x50>)
 8000904:	881b      	ldrh	r3, [r3, #0]
 8000906:	81fb      	strh	r3, [r7, #14]
	uint16_t vsense = ADC3Data[1];
 8000908:	4b10      	ldr	r3, [pc, #64]	; (800094c <hk_adc3+0x50>)
 800090a:	885b      	ldrh	r3, [r3, #2]
 800090c:	81bb      	strh	r3, [r7, #12]
	uint16_t PC2 = ADC3Data[2]; 		// n5vmon --
 800090e:	4b0f      	ldr	r3, [pc, #60]	; (800094c <hk_adc3+0x50>)
 8000910:	889b      	ldrh	r3, [r3, #4]
 8000912:	817b      	strh	r3, [r7, #10]
	uint16_t PC3 = ADC3Data[3];			// 3v3mon --
 8000914:	4b0d      	ldr	r3, [pc, #52]	; (800094c <hk_adc3+0x50>)
 8000916:	88db      	ldrh	r3, [r3, #6]
 8000918:	813b      	strh	r3, [r7, #8]

	uint16_t* results = malloc(4 * sizeof(uint16_t));
 800091a:	2008      	movs	r0, #8
 800091c:	f00f fc7a 	bl	8010214 <malloc>
 8000920:	4603      	mov	r3, r0
 8000922:	607b      	str	r3, [r7, #4]
	results[0] = vrefint;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	89fa      	ldrh	r2, [r7, #14]
 8000928:	801a      	strh	r2, [r3, #0]
	results[1] = vsense;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3302      	adds	r3, #2
 800092e:	89ba      	ldrh	r2, [r7, #12]
 8000930:	801a      	strh	r2, [r3, #0]
	results[2] = PC2;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	3304      	adds	r3, #4
 8000936:	897a      	ldrh	r2, [r7, #10]
 8000938:	801a      	strh	r2, [r3, #0]
	results[3] = PC3;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3306      	adds	r3, #6
 800093e:	893a      	ldrh	r2, [r7, #8]
 8000940:	801a      	strh	r2, [r3, #0]

	return results;
 8000942:	687b      	ldr	r3, [r7, #4]
}
 8000944:	4618      	mov	r0, r3
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	240005a0 	.word	0x240005a0

08000950 <send_erpa_packet>:
 *
 * @param erpa_spi erpa spi raw value
 * @param erpa_adc_results erpa adc results
 */
void send_erpa_packet(uint8_t* erpa_spi, uint16_t *erpa_adc_results)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]

	uint8_t erpa_buf[14];
	erpa_buf[0] = erpa_sync;                  						// ERPA SYNC 0xAA MSB
 800095a:	23aa      	movs	r3, #170	; 0xaa
 800095c:	723b      	strb	r3, [r7, #8]
	erpa_buf[1] = erpa_sync;                  						// ERPA SYNC 0xAA LSB
 800095e:	23aa      	movs	r3, #170	; 0xaa
 8000960:	727b      	strb	r3, [r7, #9]
	erpa_buf[2] = ((erpa_seq & 0xFF00) >> 8); 						// ERPA SEQ # MSB
 8000962:	4b1f      	ldr	r3, [pc, #124]	; (80009e0 <send_erpa_packet+0x90>)
 8000964:	881b      	ldrh	r3, [r3, #0]
 8000966:	0a1b      	lsrs	r3, r3, #8
 8000968:	b29b      	uxth	r3, r3
 800096a:	b2db      	uxtb	r3, r3
 800096c:	72bb      	strb	r3, [r7, #10]
	erpa_buf[3] = (erpa_seq & 0xFF);          						// ERPA SEQ # MSB
 800096e:	4b1c      	ldr	r3, [pc, #112]	; (80009e0 <send_erpa_packet+0x90>)
 8000970:	881b      	ldrh	r3, [r3, #0]
 8000972:	b2db      	uxtb	r3, r3
 8000974:	72fb      	strb	r3, [r7, #11]
	erpa_buf[4] = ((0 & 0xFF00) >> 8); 	  							// ENDmon MSB
 8000976:	2300      	movs	r3, #0
 8000978:	733b      	strb	r3, [r7, #12]
	erpa_buf[5] = (0 & 0xFF);               						// ENDmon LSB
 800097a:	2300      	movs	r3, #0
 800097c:	737b      	strb	r3, [r7, #13]
	erpa_buf[6] = ((erpa_adc_results[0] & 0xFF00) >> 8);      		// SWP Monitored MSB
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	0a1b      	lsrs	r3, r3, #8
 8000984:	b29b      	uxth	r3, r3
 8000986:	b2db      	uxtb	r3, r3
 8000988:	73bb      	strb	r3, [r7, #14]
	erpa_buf[7] = (erpa_adc_results[0] & 0xFF);               		// SWP Monitored LSB
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	881b      	ldrh	r3, [r3, #0]
 800098e:	b2db      	uxtb	r3, r3
 8000990:	73fb      	strb	r3, [r7, #15]
	erpa_buf[8] = ((erpa_adc_results[1] & 0xFF00) >> 8);      		// TEMPURATURE 1 MSB
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	3302      	adds	r3, #2
 8000996:	881b      	ldrh	r3, [r3, #0]
 8000998:	0a1b      	lsrs	r3, r3, #8
 800099a:	b29b      	uxth	r3, r3
 800099c:	b2db      	uxtb	r3, r3
 800099e:	743b      	strb	r3, [r7, #16]
	erpa_buf[9] = (erpa_adc_results[1] & 0xFF);               		// TEMPURATURE 1 LSB
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	3302      	adds	r3, #2
 80009a4:	881b      	ldrh	r3, [r3, #0]
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	747b      	strb	r3, [r7, #17]
	erpa_buf[10] = ((0 & 0xFF00) >> 8);     						// TEMPURATURE 2 MSB
 80009aa:	2300      	movs	r3, #0
 80009ac:	74bb      	strb	r3, [r7, #18]
	erpa_buf[11] = (0 & 0xFF);                    					// TEMPURATURE 2 LSB
 80009ae:	2300      	movs	r3, #0
 80009b0:	74fb      	strb	r3, [r7, #19]
	erpa_buf[12] = erpa_spi[0];										// ERPA eADC MSB
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	753b      	strb	r3, [r7, #20]
	erpa_buf[13] = erpa_spi[1];										// ERPA eADC LSB
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	785b      	ldrb	r3, [r3, #1]
 80009bc:	757b      	strb	r3, [r7, #21]

	HAL_UART_Transmit(&huart1, erpa_buf, sizeof(erpa_buf), 100);
 80009be:	f107 0108 	add.w	r1, r7, #8
 80009c2:	2364      	movs	r3, #100	; 0x64
 80009c4:	220e      	movs	r2, #14
 80009c6:	4807      	ldr	r0, [pc, #28]	; (80009e4 <send_erpa_packet+0x94>)
 80009c8:	f00d f90c 	bl	800dbe4 <HAL_UART_Transmit>
	erpa_seq++;
 80009cc:	4b04      	ldr	r3, [pc, #16]	; (80009e0 <send_erpa_packet+0x90>)
 80009ce:	881b      	ldrh	r3, [r3, #0]
 80009d0:	3301      	adds	r3, #1
 80009d2:	b29a      	uxth	r2, r3
 80009d4:	4b02      	ldr	r3, [pc, #8]	; (80009e0 <send_erpa_packet+0x90>)
 80009d6:	801a      	strh	r2, [r3, #0]

}
 80009d8:	bf00      	nop
 80009da:	3718      	adds	r7, #24
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	240005b8 	.word	0x240005b8
 80009e4:	2400047c 	.word	0x2400047c

080009e8 <send_hk_packet>:
 *
 * @param i2c_values values of all i2c sensors
 * @param hk_adc_results hk adc results
 */
void send_hk_packet(int16_t *i2c_values, uint16_t *hk_adc1_results, uint16_t *hk_adc3_results)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08e      	sub	sp, #56	; 0x38
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]

	uint8_t hk_buf[38];									// GUI Structure

	hk_buf[0] = hk_sync;                     			// HK SYNC 0xCC MSB
 80009f4:	23cc      	movs	r3, #204	; 0xcc
 80009f6:	743b      	strb	r3, [r7, #16]
	hk_buf[1] = hk_sync;                     			// HK SYNC 0xCC LSB
 80009f8:	23cc      	movs	r3, #204	; 0xcc
 80009fa:	747b      	strb	r3, [r7, #17]
	hk_buf[2] = ((hk_seq & 0xFF00) >> 8);    			// HK SEQ # MSB
 80009fc:	4b7d      	ldr	r3, [pc, #500]	; (8000bf4 <send_hk_packet+0x20c>)
 80009fe:	881b      	ldrh	r3, [r3, #0]
 8000a00:	0a1b      	lsrs	r3, r3, #8
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	74bb      	strb	r3, [r7, #18]
	hk_buf[3] = (hk_seq & 0xFF);             			// HK SEQ # LSB
 8000a08:	4b7a      	ldr	r3, [pc, #488]	; (8000bf4 <send_hk_packet+0x20c>)
 8000a0a:	881b      	ldrh	r3, [r3, #0]
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	74fb      	strb	r3, [r7, #19]
	hk_buf[4] = ((hk_adc3_results[1] & 0xFF00) >> 8);	// HK vsense MSB
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	3302      	adds	r3, #2
 8000a14:	881b      	ldrh	r3, [r3, #0]
 8000a16:	0a1b      	lsrs	r3, r3, #8
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	753b      	strb	r3, [r7, #20]
	hk_buf[5] = (hk_adc3_results[1] & 0xFF);			// HK vsense LSB
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	3302      	adds	r3, #2
 8000a22:	881b      	ldrh	r3, [r3, #0]
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	757b      	strb	r3, [r7, #21]
	hk_buf[6] = ((hk_adc3_results[0] & 0xFF00) >> 8);	// HK vrefint MSB
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	881b      	ldrh	r3, [r3, #0]
 8000a2c:	0a1b      	lsrs	r3, r3, #8
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	75bb      	strb	r3, [r7, #22]
	hk_buf[7] = (hk_adc3_results[0] & 0xFF);			// HK vrefint LSB
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	881b      	ldrh	r3, [r3, #0]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	75fb      	strb	r3, [r7, #23]
	hk_buf[8] = ((i2c_values[0] & 0xFF00) >> 8);		// HK TEMP1 MSB
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a42:	121b      	asrs	r3, r3, #8
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	763b      	strb	r3, [r7, #24]
	hk_buf[9] = (i2c_values[0] & 0xFF);					// HK TEMP1 LSB
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	767b      	strb	r3, [r7, #25]
	hk_buf[10] = ((i2c_values[1] & 0xFF00) >> 8);		// HK TEMP2 MSB
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	3302      	adds	r3, #2
 8000a56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a5a:	121b      	asrs	r3, r3, #8
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	76bb      	strb	r3, [r7, #26]
	hk_buf[11] = (i2c_values[1] & 0xFF);				// HK TEMP2 LSB
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	3302      	adds	r3, #2
 8000a64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	76fb      	strb	r3, [r7, #27]
	hk_buf[12] = ((i2c_values[2] & 0xFF00) >> 8);		// HK TEMP3 MSB
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	3304      	adds	r3, #4
 8000a70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a74:	121b      	asrs	r3, r3, #8
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	773b      	strb	r3, [r7, #28]
	hk_buf[13] = (i2c_values[2] & 0xFF);				// HK TEMP3 LSB
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	3304      	adds	r3, #4
 8000a7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	777b      	strb	r3, [r7, #29]
	hk_buf[14] = ((i2c_values[3] & 0xFF00) >> 8);		// HK TEMP4 MSB
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	3306      	adds	r3, #6
 8000a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a8e:	121b      	asrs	r3, r3, #8
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	77bb      	strb	r3, [r7, #30]
	hk_buf[15] = (i2c_values[3] & 0xFF);				// HK TEMP4 LSB
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	3306      	adds	r3, #6
 8000a98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	77fb      	strb	r3, [r7, #31]
	hk_buf[16] = ((hk_adc1_results[0] & 0xFF00) >> 8);	// HK BUSvmon MSB
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	881b      	ldrh	r3, [r3, #0]
 8000aa4:	0a1b      	lsrs	r3, r3, #8
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	f887 3020 	strb.w	r3, [r7, #32]
	hk_buf[17] = (hk_adc1_results[0] & 0xFF);			// HK BUSvmon LSB
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	hk_buf[18] = ((hk_adc1_results[1] & 0xFF00) >> 8);	// HK BUSimon MSB
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	3302      	adds	r3, #2
 8000abc:	881b      	ldrh	r3, [r3, #0]
 8000abe:	0a1b      	lsrs	r3, r3, #8
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	hk_buf[19] = (hk_adc1_results[1] & 0xFF);			// HK BUSimon LSB
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	3302      	adds	r3, #2
 8000acc:	881b      	ldrh	r3, [r3, #0]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	hk_buf[20] = ((hk_adc1_results[2] & 0xFF00) >> 8);	// HK 2v5mon MSB
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	3304      	adds	r3, #4
 8000ad8:	881b      	ldrh	r3, [r3, #0]
 8000ada:	0a1b      	lsrs	r3, r3, #8
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	hk_buf[21] = (hk_adc1_results[2] & 0xFF);			// HK 2v5mon LSB
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	3304      	adds	r3, #4
 8000ae8:	881b      	ldrh	r3, [r3, #0]
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	hk_buf[22] = ((hk_adc3_results[3] & 0xFF00) >> 8);	// HK 3v3mon MSB
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3306      	adds	r3, #6
 8000af4:	881b      	ldrh	r3, [r3, #0]
 8000af6:	0a1b      	lsrs	r3, r3, #8
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	hk_buf[23] = (hk_adc3_results[3] & 0xFF);			// HK 3v3mon LSB
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3306      	adds	r3, #6
 8000b04:	881b      	ldrh	r3, [r3, #0]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	hk_buf[24] = ((hk_adc1_results[6] & 0xFF00) >> 8);	// HK 5vmon MSB
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	330c      	adds	r3, #12
 8000b10:	881b      	ldrh	r3, [r3, #0]
 8000b12:	0a1b      	lsrs	r3, r3, #8
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	b2db      	uxtb	r3, r3
 8000b18:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	hk_buf[25] = (hk_adc1_results[6] & 0xFF);			// HK 5vmon LSB
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	330c      	adds	r3, #12
 8000b20:	881b      	ldrh	r3, [r3, #0]
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	hk_buf[26] = ((hk_adc1_results[3] & 0xFF00) >> 8);	// HK n3v3mon MSB
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	3306      	adds	r3, #6
 8000b2c:	881b      	ldrh	r3, [r3, #0]
 8000b2e:	0a1b      	lsrs	r3, r3, #8
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	b2db      	uxtb	r3, r3
 8000b34:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	hk_buf[27] = (hk_adc1_results[3] & 0xFF);			// HK n3v3mon LSB
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	3306      	adds	r3, #6
 8000b3c:	881b      	ldrh	r3, [r3, #0]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	hk_buf[28] = ((hk_adc3_results[2] & 0xFF00) >> 8);	// HK n5vmon MSB
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	3304      	adds	r3, #4
 8000b48:	881b      	ldrh	r3, [r3, #0]
 8000b4a:	0a1b      	lsrs	r3, r3, #8
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	hk_buf[29] = (hk_adc3_results[2] & 0xFF);			// HK n5vmon LSB
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3304      	adds	r3, #4
 8000b58:	881b      	ldrh	r3, [r3, #0]
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	hk_buf[30] = ((hk_adc1_results[7] & 0xFF00) >> 8);	// HK 15vmon MSB
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	330e      	adds	r3, #14
 8000b64:	881b      	ldrh	r3, [r3, #0]
 8000b66:	0a1b      	lsrs	r3, r3, #8
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	hk_buf[31] = (hk_adc1_results[7] & 0xFF);			// HK 15vmon LSB
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	330e      	adds	r3, #14
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	b2db      	uxtb	r3, r3
 8000b78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	hk_buf[32] = ((hk_adc1_results[8] & 0xFF00) >> 8);	// HK 5vrefmon MSB
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	3310      	adds	r3, #16
 8000b80:	881b      	ldrh	r3, [r3, #0]
 8000b82:	0a1b      	lsrs	r3, r3, #8
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	hk_buf[33] = (hk_adc1_results[8] & 0xFF);			// HK 5vrefmon LSB
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	3310      	adds	r3, #16
 8000b90:	881b      	ldrh	r3, [r3, #0]
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	hk_buf[34] = ((hk_adc1_results[4] & 0xFF00) >> 8);	// HK n150vmon MSB
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	3308      	adds	r3, #8
 8000b9c:	881b      	ldrh	r3, [r3, #0]
 8000b9e:	0a1b      	lsrs	r3, r3, #8
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	hk_buf[35] = (hk_adc1_results[4] & 0xFF);			// HK n150vmon LSB
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	3308      	adds	r3, #8
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	hk_buf[36] = ((hk_adc1_results[5] & 0xFF00) >> 8);	// HK n800vmon MSB
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	330a      	adds	r3, #10
 8000bb8:	881b      	ldrh	r3, [r3, #0]
 8000bba:	0a1b      	lsrs	r3, r3, #8
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	hk_buf[37] = (hk_adc1_results[5] & 0xFF);			// HK n800vmon LSB
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	330a      	adds	r3, #10
 8000bc8:	881b      	ldrh	r3, [r3, #0]
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

	HAL_UART_Transmit(&huart1, hk_buf, sizeof(hk_buf), 100);
 8000bd0:	f107 0110 	add.w	r1, r7, #16
 8000bd4:	2364      	movs	r3, #100	; 0x64
 8000bd6:	2226      	movs	r2, #38	; 0x26
 8000bd8:	4807      	ldr	r0, [pc, #28]	; (8000bf8 <send_hk_packet+0x210>)
 8000bda:	f00d f803 	bl	800dbe4 <HAL_UART_Transmit>
	hk_seq++;
 8000bde:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <send_hk_packet+0x20c>)
 8000be0:	881b      	ldrh	r3, [r3, #0]
 8000be2:	3301      	adds	r3, #1
 8000be4:	b29a      	uxth	r2, r3
 8000be6:	4b03      	ldr	r3, [pc, #12]	; (8000bf4 <send_hk_packet+0x20c>)
 8000be8:	801a      	strh	r2, [r3, #0]


}
 8000bea:	bf00      	nop
 8000bec:	3738      	adds	r7, #56	; 0x38
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	240005bc 	.word	0x240005bc
 8000bf8:	2400047c 	.word	0x2400047c

08000bfc <send_pmt_packet>:
 * @brief sends pmt packet via UART
 *
 * @param pmt_spi raw pmt spi value
 */
void send_pmt_packet(uint8_t* pmt_spi)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]

	uint8_t pmt_buf[6];

	pmt_buf[0] = pmt_sync;						// PMT SYNC MSB 0xBB
 8000c04:	23bb      	movs	r3, #187	; 0xbb
 8000c06:	723b      	strb	r3, [r7, #8]
	pmt_buf[1] = pmt_sync;						// PMT SYNC LSB 0xBB
 8000c08:	23bb      	movs	r3, #187	; 0xbb
 8000c0a:	727b      	strb	r3, [r7, #9]
	pmt_buf[2] = ((pmt_seq & 0xFF00) >> 8);		// PMT SEQ # MSB
 8000c0c:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <send_pmt_packet+0x54>)
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	0a1b      	lsrs	r3, r3, #8
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	72bb      	strb	r3, [r7, #10]
	pmt_buf[3] = (pmt_seq & 0xFF);				// PMT SEQ # LSB
 8000c18:	4b0d      	ldr	r3, [pc, #52]	; (8000c50 <send_pmt_packet+0x54>)
 8000c1a:	881b      	ldrh	r3, [r3, #0]
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	72fb      	strb	r3, [r7, #11]
	pmt_buf[4] = pmt_spi[0];					// PMT eADC MSB
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	733b      	strb	r3, [r7, #12]
	pmt_buf[5] = pmt_spi[1];					// PMT eADC LSB
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	785b      	ldrb	r3, [r3, #1]
 8000c2a:	737b      	strb	r3, [r7, #13]

	HAL_UART_Transmit(&huart1, pmt_buf, sizeof(pmt_buf), 100);
 8000c2c:	f107 0108 	add.w	r1, r7, #8
 8000c30:	2364      	movs	r3, #100	; 0x64
 8000c32:	2206      	movs	r2, #6
 8000c34:	4807      	ldr	r0, [pc, #28]	; (8000c54 <send_pmt_packet+0x58>)
 8000c36:	f00c ffd5 	bl	800dbe4 <HAL_UART_Transmit>
	pmt_seq++;
 8000c3a:	4b05      	ldr	r3, [pc, #20]	; (8000c50 <send_pmt_packet+0x54>)
 8000c3c:	881b      	ldrh	r3, [r3, #0]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	b29a      	uxth	r2, r3
 8000c42:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <send_pmt_packet+0x54>)
 8000c44:	801a      	strh	r2, [r3, #0]
}
 8000c46:	bf00      	nop
 8000c48:	3710      	adds	r7, #16
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	240005ba 	.word	0x240005ba
 8000c54:	2400047c 	.word	0x2400047c

08000c58 <HAL_TIM_OC_DelayElapsedCallback>:


void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c58:	b590      	push	{r4, r7, lr}
 8000c5a:	b0a9      	sub	sp, #164	; 0xa4
 8000c5c:	af1e      	add	r7, sp, #120	; 0x78
 8000c5e:	6078      	str	r0, [r7, #4]
  if (htim == &htim2)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a4d      	ldr	r2, [pc, #308]	; (8000d98 <HAL_TIM_OC_DelayElapsedCallback+0x140>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d16e      	bne.n	8000d46 <HAL_TIM_OC_DelayElapsedCallback+0xee>
  {
	  FACTOR_COUNTER++;
 8000c68:	4b4c      	ldr	r3, [pc, #304]	; (8000d9c <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	4a4b      	ldr	r2, [pc, #300]	; (8000d9c <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 8000c70:	6013      	str	r3, [r2, #0]
	  SWP_FACTOR_COUNTER++;
 8000c72:	4b4b      	ldr	r3, [pc, #300]	; (8000da0 <HAL_TIM_OC_DelayElapsedCallback+0x148>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	3301      	adds	r3, #1
 8000c78:	4a49      	ldr	r2, [pc, #292]	; (8000da0 <HAL_TIM_OC_DelayElapsedCallback+0x148>)
 8000c7a:	6013      	str	r3, [r2, #0]
	  int samp_check = SAMPLING_FACTOR;
 8000c7c:	4b49      	ldr	r3, [pc, #292]	; (8000da4 <HAL_TIM_OC_DelayElapsedCallback+0x14c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	623b      	str	r3, [r7, #32]
	  int fact_check = FACTOR_COUNTER;
 8000c82:	4b46      	ldr	r3, [pc, #280]	; (8000d9c <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	61fb      	str	r3, [r7, #28]
	  if (FACTOR_COUNTER == SAMPLING_FACTOR) {
 8000c88:	4b44      	ldr	r3, [pc, #272]	; (8000d9c <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b45      	ldr	r3, [pc, #276]	; (8000da4 <HAL_TIM_OC_DelayElapsedCallback+0x14c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d17c      	bne.n	8000d8e <HAL_TIM_OC_DelayElapsedCallback+0x136>
		  FACTOR_COUNTER = 0;
 8000c94:	4b41      	ldr	r3, [pc, #260]	; (8000d9c <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
		  if (ERPA_ON)
 8000c9a:	4b43      	ldr	r3, [pc, #268]	; (8000da8 <HAL_TIM_OC_DelayElapsedCallback+0x150>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d035      	beq.n	8000d0e <HAL_TIM_OC_DelayElapsedCallback+0xb6>
		  {

			while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {}
 8000ca2:	bf00      	nop
 8000ca4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ca8:	4840      	ldr	r0, [pc, #256]	; (8000dac <HAL_TIM_OC_DelayElapsedCallback+0x154>)
 8000caa:	f006 fd73 	bl	8007794 <HAL_GPIO_ReadPin>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d1f7      	bne.n	8000ca4 <HAL_TIM_OC_DelayElapsedCallback+0x4c>

			uint8_t* spi2_results = spi(hspi2);
 8000cb4:	4c3e      	ldr	r4, [pc, #248]	; (8000db0 <HAL_TIM_OC_DelayElapsedCallback+0x158>)
 8000cb6:	4668      	mov	r0, sp
 8000cb8:	f104 0310 	add.w	r3, r4, #16
 8000cbc:	2278      	movs	r2, #120	; 0x78
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	f00f fba8 	bl	8010414 <memcpy>
 8000cc4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000cc8:	f7ff fd66 	bl	8000798 <spi>
 8000ccc:	61b8      	str	r0, [r7, #24]
			uint16_t *erpa_adc_results = erpa_adc();
 8000cce:	f7ff fdab 	bl	8000828 <erpa_adc>
 8000cd2:	6178      	str	r0, [r7, #20]

			if (SWP_FACTOR_COUNTER == (SAMPLING_FACTOR * 2)) {
 8000cd4:	4b33      	ldr	r3, [pc, #204]	; (8000da4 <HAL_TIM_OC_DelayElapsedCallback+0x14c>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	005a      	lsls	r2, r3, #1
 8000cda:	4b31      	ldr	r3, [pc, #196]	; (8000da0 <HAL_TIM_OC_DelayElapsedCallback+0x148>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d10b      	bne.n	8000cfa <HAL_TIM_OC_DelayElapsedCallback+0xa2>
				if (auto_sweep)
 8000ce2:	4b34      	ldr	r3, [pc, #208]	; (8000db4 <HAL_TIM_OC_DelayElapsedCallback+0x15c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d002      	beq.n	8000cf0 <HAL_TIM_OC_DelayElapsedCallback+0x98>
				{
					do_auto_sweep();
 8000cea:	f7ff fd0d 	bl	8000708 <do_auto_sweep>
 8000cee:	e001      	b.n	8000cf4 <HAL_TIM_OC_DelayElapsedCallback+0x9c>
				} else {
					set_erpa_sweep();
 8000cf0:	f7ff fd80 	bl	80007f4 <set_erpa_sweep>
				}
				SWP_FACTOR_COUNTER = 0;
 8000cf4:	4b2a      	ldr	r3, [pc, #168]	; (8000da0 <HAL_TIM_OC_DelayElapsedCallback+0x148>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
			}


			send_erpa_packet(spi2_results, erpa_adc_results);
 8000cfa:	6979      	ldr	r1, [r7, #20]
 8000cfc:	69b8      	ldr	r0, [r7, #24]
 8000cfe:	f7ff fe27 	bl	8000950 <send_erpa_packet>

			free(spi2_results);
 8000d02:	69b8      	ldr	r0, [r7, #24]
 8000d04:	f00f fa8e 	bl	8010224 <free>
			free(erpa_adc_results);
 8000d08:	6978      	ldr	r0, [r7, #20]
 8000d0a:	f00f fa8b 	bl	8010224 <free>
		  }
		  if (HK_ON)
 8000d0e:	4b2a      	ldr	r3, [pc, #168]	; (8000db8 <HAL_TIM_OC_DelayElapsedCallback+0x160>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d03b      	beq.n	8000d8e <HAL_TIM_OC_DelayElapsedCallback+0x136>
		  {
			  int16_t *i2c_values = i2c();
 8000d16:	f7ff fcc3 	bl	80006a0 <i2c>
 8000d1a:	6138      	str	r0, [r7, #16]
			  uint16_t* hk_adc1_results = hk_adc1();
 8000d1c:	f7ff fda0 	bl	8000860 <hk_adc1>
 8000d20:	60f8      	str	r0, [r7, #12]
			  uint16_t* hk_adc3_results = hk_adc3();
 8000d22:	f7ff fdeb 	bl	80008fc <hk_adc3>
 8000d26:	60b8      	str	r0, [r7, #8]


			  send_hk_packet(i2c_values, hk_adc1_results, hk_adc3_results);
 8000d28:	68ba      	ldr	r2, [r7, #8]
 8000d2a:	68f9      	ldr	r1, [r7, #12]
 8000d2c:	6938      	ldr	r0, [r7, #16]
 8000d2e:	f7ff fe5b 	bl	80009e8 <send_hk_packet>


			  free(i2c_values);
 8000d32:	6938      	ldr	r0, [r7, #16]
 8000d34:	f00f fa76 	bl	8010224 <free>
			  free(hk_adc1_results);
 8000d38:	68f8      	ldr	r0, [r7, #12]
 8000d3a:	f00f fa73 	bl	8010224 <free>
			  free(hk_adc3_results);
 8000d3e:	68b8      	ldr	r0, [r7, #8]
 8000d40:	f00f fa70 	bl	8010224 <free>
  		send_pmt_packet(spi1_results);

		free(spi1_results);
      }
  }
}
 8000d44:	e023      	b.n	8000d8e <HAL_TIM_OC_DelayElapsedCallback+0x136>
  else if (htim == &htim1)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4a1c      	ldr	r2, [pc, #112]	; (8000dbc <HAL_TIM_OC_DelayElapsedCallback+0x164>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d11f      	bne.n	8000d8e <HAL_TIM_OC_DelayElapsedCallback+0x136>
      if (PMT_ON)
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	; (8000dc0 <HAL_TIM_OC_DelayElapsedCallback+0x168>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d01b      	beq.n	8000d8e <HAL_TIM_OC_DelayElapsedCallback+0x136>
    	while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) {}
 8000d56:	bf00      	nop
 8000d58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d5c:	4819      	ldr	r0, [pc, #100]	; (8000dc4 <HAL_TIM_OC_DelayElapsedCallback+0x16c>)
 8000d5e:	f006 fd19 	bl	8007794 <HAL_GPIO_ReadPin>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d1f7      	bne.n	8000d58 <HAL_TIM_OC_DelayElapsedCallback+0x100>
  		uint8_t* spi1_results = spi(hspi1);
 8000d68:	4c17      	ldr	r4, [pc, #92]	; (8000dc8 <HAL_TIM_OC_DelayElapsedCallback+0x170>)
 8000d6a:	4668      	mov	r0, sp
 8000d6c:	f104 0310 	add.w	r3, r4, #16
 8000d70:	2278      	movs	r2, #120	; 0x78
 8000d72:	4619      	mov	r1, r3
 8000d74:	f00f fb4e 	bl	8010414 <memcpy>
 8000d78:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d7c:	f7ff fd0c 	bl	8000798 <spi>
 8000d80:	6278      	str	r0, [r7, #36]	; 0x24
  		send_pmt_packet(spi1_results);
 8000d82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000d84:	f7ff ff3a 	bl	8000bfc <send_pmt_packet>
		free(spi1_results);
 8000d88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000d8a:	f00f fa4b 	bl	8010224 <free>
}
 8000d8e:	bf00      	nop
 8000d90:	372c      	adds	r7, #44	; 0x2c
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd90      	pop	{r4, r7, pc}
 8000d96:	bf00      	nop
 8000d98:	24000430 	.word	0x24000430
 8000d9c:	240005b0 	.word	0x240005b0
 8000da0:	240005b4 	.word	0x240005b4
 8000da4:	2400002c 	.word	0x2400002c
 8000da8:	240005bf 	.word	0x240005bf
 8000dac:	58020400 	.word	0x58020400
 8000db0:	2400035c 	.word	0x2400035c
 8000db4:	240005ac 	.word	0x240005ac
 8000db8:	240005c0 	.word	0x240005c0
 8000dbc:	240003e4 	.word	0x240003e4
 8000dc0:	240005be 	.word	0x240005be
 8000dc4:	58020000 	.word	0x58020000
 8000dc8:	240002d4 	.word	0x240002d4

08000dcc <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	49b6      	ldr	r1, [pc, #728]	; (80010b0 <HAL_UART_RxCpltCallback+0x2e4>)
 8000dd8:	48b6      	ldr	r0, [pc, #728]	; (80010b4 <HAL_UART_RxCpltCallback+0x2e8>)
 8000dda:	f00c ff99 	bl	800dd10 <HAL_UART_Receive_IT>
  unsigned char key = rx_buf[0];
 8000dde:	4bb4      	ldr	r3, [pc, #720]	; (80010b0 <HAL_UART_RxCpltCallback+0x2e4>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	73fb      	strb	r3, [r7, #15]

  switch (key)
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	2b25      	cmp	r3, #37	; 0x25
 8000de8:	f200 815d 	bhi.w	80010a6 <HAL_UART_RxCpltCallback+0x2da>
 8000dec:	a201      	add	r2, pc, #4	; (adr r2, 8000df4 <HAL_UART_RxCpltCallback+0x28>)
 8000dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000df2:	bf00      	nop
 8000df4:	08000f49 	.word	0x08000f49
 8000df8:	08000f65 	.word	0x08000f65
 8000dfc:	08000f81 	.word	0x08000f81
 8000e00:	08000fa1 	.word	0x08000fa1
 8000e04:	08000fc1 	.word	0x08000fc1
 8000e08:	08000fdd 	.word	0x08000fdd
 8000e0c:	08000ffd 	.word	0x08000ffd
 8000e10:	0800101d 	.word	0x0800101d
 8000e14:	080010a7 	.word	0x080010a7
 8000e18:	080010a7 	.word	0x080010a7
 8000e1c:	08000e9b 	.word	0x08000e9b
 8000e20:	08000e8d 	.word	0x08000e8d
 8000e24:	08001039 	.word	0x08001039
 8000e28:	08001049 	.word	0x08001049
 8000e2c:	08001069 	.word	0x08001069
 8000e30:	08001089 	.word	0x08001089
 8000e34:	08001059 	.word	0x08001059
 8000e38:	08001079 	.word	0x08001079
 8000e3c:	08001091 	.word	0x08001091
 8000e40:	08000f57 	.word	0x08000f57
 8000e44:	08000f73 	.word	0x08000f73
 8000e48:	08000f91 	.word	0x08000f91
 8000e4c:	08000fb1 	.word	0x08000fb1
 8000e50:	08000fcf 	.word	0x08000fcf
 8000e54:	08000fed 	.word	0x08000fed
 8000e58:	0800100d 	.word	0x0800100d
 8000e5c:	0800102b 	.word	0x0800102b
 8000e60:	08000ea9 	.word	0x08000ea9
 8000e64:	08000ec1 	.word	0x08000ec1
 8000e68:	08000ed9 	.word	0x08000ed9
 8000e6c:	080010a7 	.word	0x080010a7
 8000e70:	080010a7 	.word	0x080010a7
 8000e74:	080010a7 	.word	0x080010a7
 8000e78:	080010a7 	.word	0x080010a7
 8000e7c:	080010a7 	.word	0x080010a7
 8000e80:	080010a7 	.word	0x080010a7
 8000e84:	08000efd 	.word	0x08000efd
 8000e88:	08000f1f 	.word	0x08000f1f
  {
  case 0x0B:
  {
    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8000e8c:	4b8a      	ldr	r3, [pc, #552]	; (80010b8 <HAL_UART_RxCpltCallback+0x2ec>)
 8000e8e:	2104      	movs	r1, #4
 8000e90:	2201      	movs	r2, #1
 8000e92:	4618      	mov	r0, r3
 8000e94:	f006 fc96 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000e98:	e105      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x0A:
  {
    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8000e9a:	4b87      	ldr	r3, [pc, #540]	; (80010b8 <HAL_UART_RxCpltCallback+0x2ec>)
 8000e9c:	2104      	movs	r1, #4
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f006 fc8f 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000ea6:	e0fe      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x1B:
  {
	  if (step < 9)
 8000ea8:	4b84      	ldr	r3, [pc, #528]	; (80010bc <HAL_UART_RxCpltCallback+0x2f0>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b08      	cmp	r3, #8
 8000eae:	f200 80f3 	bhi.w	8001098 <HAL_UART_RxCpltCallback+0x2cc>
	  {
		step++;
 8000eb2:	4b82      	ldr	r3, [pc, #520]	; (80010bc <HAL_UART_RxCpltCallback+0x2f0>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	4b80      	ldr	r3, [pc, #512]	; (80010bc <HAL_UART_RxCpltCallback+0x2f0>)
 8000ebc:	701a      	strb	r2, [r3, #0]
	  }
	  break;
 8000ebe:	e0eb      	b.n	8001098 <HAL_UART_RxCpltCallback+0x2cc>
  }
  case 0x1C:
  {
    if (step > 0)
 8000ec0:	4b7e      	ldr	r3, [pc, #504]	; (80010bc <HAL_UART_RxCpltCallback+0x2f0>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	f000 80e9 	beq.w	800109c <HAL_UART_RxCpltCallback+0x2d0>
    {
      step--;
 8000eca:	4b7c      	ldr	r3, [pc, #496]	; (80010bc <HAL_UART_RxCpltCallback+0x2f0>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4b7a      	ldr	r3, [pc, #488]	; (80010bc <HAL_UART_RxCpltCallback+0x2f0>)
 8000ed4:	701a      	strb	r2, [r3, #0]
    }
    break;
 8000ed6:	e0e1      	b.n	800109c <HAL_UART_RxCpltCallback+0x2d0>
  }
  case 0x1D: {
	if (!auto_sweep) {
 8000ed8:	4b79      	ldr	r3, [pc, #484]	; (80010c0 <HAL_UART_RxCpltCallback+0x2f4>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d106      	bne.n	8000eee <HAL_UART_RxCpltCallback+0x122>
		auto_sweep = 1;
 8000ee0:	4b77      	ldr	r3, [pc, #476]	; (80010c0 <HAL_UART_RxCpltCallback+0x2f4>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	601a      	str	r2, [r3, #0]
		step = 0;
 8000ee6:	4b75      	ldr	r3, [pc, #468]	; (80010bc <HAL_UART_RxCpltCallback+0x2f0>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	701a      	strb	r2, [r3, #0]
	} else {
		auto_sweep = 0;
		step = 0;
	}
  	break;
 8000eec:	e0db      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
		auto_sweep = 0;
 8000eee:	4b74      	ldr	r3, [pc, #464]	; (80010c0 <HAL_UART_RxCpltCallback+0x2f4>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
		step = 0;
 8000ef4:	4b71      	ldr	r3, [pc, #452]	; (80010bc <HAL_UART_RxCpltCallback+0x2f0>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	701a      	strb	r2, [r3, #0]
  	break;
 8000efa:	e0d4      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
   }
  case 0x24:
  {
	  if (SAMPLING_FACTOR < 32)
 8000efc:	4b71      	ldr	r3, [pc, #452]	; (80010c4 <HAL_UART_RxCpltCallback+0x2f8>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b1f      	cmp	r3, #31
 8000f02:	f300 80cd 	bgt.w	80010a0 <HAL_UART_RxCpltCallback+0x2d4>
	  {
		  SAMPLING_FACTOR *= 2;
 8000f06:	4b6f      	ldr	r3, [pc, #444]	; (80010c4 <HAL_UART_RxCpltCallback+0x2f8>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	4a6d      	ldr	r2, [pc, #436]	; (80010c4 <HAL_UART_RxCpltCallback+0x2f8>)
 8000f0e:	6013      	str	r3, [r2, #0]
		  FACTOR_COUNTER = 0;
 8000f10:	4b6d      	ldr	r3, [pc, #436]	; (80010c8 <HAL_UART_RxCpltCallback+0x2fc>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
		  SWP_FACTOR_COUNTER = 0;
 8000f16:	4b6d      	ldr	r3, [pc, #436]	; (80010cc <HAL_UART_RxCpltCallback+0x300>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
	  }
	  break;
 8000f1c:	e0c0      	b.n	80010a0 <HAL_UART_RxCpltCallback+0x2d4>
  }
  case 0x25:
  {
	  if (SAMPLING_FACTOR > 1)
 8000f1e:	4b69      	ldr	r3, [pc, #420]	; (80010c4 <HAL_UART_RxCpltCallback+0x2f8>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	f340 80be 	ble.w	80010a4 <HAL_UART_RxCpltCallback+0x2d8>
	  {
		  SAMPLING_FACTOR /= 2;
 8000f28:	4b66      	ldr	r3, [pc, #408]	; (80010c4 <HAL_UART_RxCpltCallback+0x2f8>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	da00      	bge.n	8000f32 <HAL_UART_RxCpltCallback+0x166>
 8000f30:	3301      	adds	r3, #1
 8000f32:	105b      	asrs	r3, r3, #1
 8000f34:	461a      	mov	r2, r3
 8000f36:	4b63      	ldr	r3, [pc, #396]	; (80010c4 <HAL_UART_RxCpltCallback+0x2f8>)
 8000f38:	601a      	str	r2, [r3, #0]
		  FACTOR_COUNTER = 0;
 8000f3a:	4b63      	ldr	r3, [pc, #396]	; (80010c8 <HAL_UART_RxCpltCallback+0x2fc>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
		  SWP_FACTOR_COUNTER = 0;
 8000f40:	4b62      	ldr	r3, [pc, #392]	; (80010cc <HAL_UART_RxCpltCallback+0x300>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
	  }
	  break;
 8000f46:	e0ad      	b.n	80010a4 <HAL_UART_RxCpltCallback+0x2d8>
  }
  case 0x00:
  {

    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 8000f48:	4b5b      	ldr	r3, [pc, #364]	; (80010b8 <HAL_UART_RxCpltCallback+0x2ec>)
 8000f4a:	2120      	movs	r1, #32
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f006 fc38 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000f54:	e0a7      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x13:
  {
    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 8000f56:	4b58      	ldr	r3, [pc, #352]	; (80010b8 <HAL_UART_RxCpltCallback+0x2ec>)
 8000f58:	2120      	movs	r1, #32
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f006 fc31 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000f62:	e0a0      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x01:
  {

    HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000f64:	4b54      	ldr	r3, [pc, #336]	; (80010b8 <HAL_UART_RxCpltCallback+0x2ec>)
 8000f66:	2140      	movs	r1, #64	; 0x40
 8000f68:	2201      	movs	r2, #1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f006 fc2a 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000f70:	e099      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x14:
  {
    HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000f72:	4b51      	ldr	r3, [pc, #324]	; (80010b8 <HAL_UART_RxCpltCallback+0x2ec>)
 8000f74:	2140      	movs	r1, #64	; 0x40
 8000f76:	2200      	movs	r2, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f006 fc23 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000f7e:	e092      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x02:
  {
    HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8000f80:	4b53      	ldr	r3, [pc, #332]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000f82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f86:	2201      	movs	r2, #1
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f006 fc1b 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000f8e:	e08a      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x15:
  {
    HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000f90:	4b4f      	ldr	r3, [pc, #316]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000f92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f96:	2200      	movs	r2, #0
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f006 fc13 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000f9e:	e082      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x03:
  {
    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000fa0:	4b4b      	ldr	r3, [pc, #300]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000fa2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f006 fc0b 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000fae:	e07a      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x16:
  {
    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000fb0:	4b47      	ldr	r3, [pc, #284]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000fb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f006 fc03 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000fbe:	e072      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x04:
  {
    HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000fc0:	4b43      	ldr	r3, [pc, #268]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000fc2:	2180      	movs	r1, #128	; 0x80
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f006 fbfc 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000fcc:	e06b      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x17:
  {
    HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000fce:	4b40      	ldr	r3, [pc, #256]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000fd0:	2180      	movs	r1, #128	; 0x80
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f006 fbf5 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000fda:	e064      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x05:
  {
    HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8000fdc:	4b3c      	ldr	r3, [pc, #240]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000fde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f006 fbed 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000fea:	e05c      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x18:
  {
    HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000fec:	4b38      	ldr	r3, [pc, #224]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000fee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f006 fbe5 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8000ffa:	e054      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x06:
  {
    HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8000ffc:	4b34      	ldr	r3, [pc, #208]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 8000ffe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001002:	2201      	movs	r2, #1
 8001004:	4618      	mov	r0, r3
 8001006:	f006 fbdd 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 800100a:	e04c      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x19:
  {
    HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 800100c:	4b30      	ldr	r3, [pc, #192]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 800100e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001012:	2200      	movs	r2, #0
 8001014:	4618      	mov	r0, r3
 8001016:	f006 fbd5 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 800101a:	e044      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x07:
  {
    HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 800101c:	4b2c      	ldr	r3, [pc, #176]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 800101e:	2140      	movs	r1, #64	; 0x40
 8001020:	2201      	movs	r2, #1
 8001022:	4618      	mov	r0, r3
 8001024:	f006 fbce 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8001028:	e03d      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x1A:
  {
    HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 800102a:	4b29      	ldr	r3, [pc, #164]	; (80010d0 <HAL_UART_RxCpltCallback+0x304>)
 800102c:	2140      	movs	r1, #64	; 0x40
 800102e:	2200      	movs	r2, #0
 8001030:	4618      	mov	r0, r3
 8001032:	f006 fbc7 	bl	80077c4 <HAL_GPIO_WritePin>
    break;
 8001036:	e036      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x0C:
  {
      HAL_SuspendTick();
 8001038:	f001 fcba 	bl	80029b0 <HAL_SuspendTick>
      HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800103c:	2101      	movs	r1, #1
 800103e:	2001      	movs	r0, #1
 8001040:	f007 f964 	bl	800830c <HAL_PWR_EnterSTOPMode>
      NVIC_SystemReset();
 8001044:	f7ff fac6 	bl	80005d4 <__NVIC_SystemReset>
      break;
  }
  case 0x0D:
  {
    PMT_ON = 1;
 8001048:	4b22      	ldr	r3, [pc, #136]	; (80010d4 <HAL_UART_RxCpltCallback+0x308>)
 800104a:	2201      	movs	r2, #1
 800104c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 800104e:	2100      	movs	r1, #0
 8001050:	4821      	ldr	r0, [pc, #132]	; (80010d8 <HAL_UART_RxCpltCallback+0x30c>)
 8001052:	f00b f921 	bl	800c298 <HAL_TIM_OC_Start_IT>
    break;
 8001056:	e026      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x10:
  {
    PMT_ON = 0;
 8001058:	4b1e      	ldr	r3, [pc, #120]	; (80010d4 <HAL_UART_RxCpltCallback+0x308>)
 800105a:	2200      	movs	r2, #0
 800105c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);
 800105e:	2100      	movs	r1, #0
 8001060:	481d      	ldr	r0, [pc, #116]	; (80010d8 <HAL_UART_RxCpltCallback+0x30c>)
 8001062:	f00b fa73 	bl	800c54c <HAL_TIM_OC_Stop_IT>

    break;
 8001066:	e01e      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x0E:
  {
    ERPA_ON = 1;
 8001068:	4b1c      	ldr	r3, [pc, #112]	; (80010dc <HAL_UART_RxCpltCallback+0x310>)
 800106a:	2201      	movs	r2, #1
 800106c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 800106e:	210c      	movs	r1, #12
 8001070:	481b      	ldr	r0, [pc, #108]	; (80010e0 <HAL_UART_RxCpltCallback+0x314>)
 8001072:	f00b f911 	bl	800c298 <HAL_TIM_OC_Start_IT>
    break;
 8001076:	e016      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x11:
  {
    ERPA_ON = 0;
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <HAL_UART_RxCpltCallback+0x310>)
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_4);
 800107e:	210c      	movs	r1, #12
 8001080:	4817      	ldr	r0, [pc, #92]	; (80010e0 <HAL_UART_RxCpltCallback+0x314>)
 8001082:	f00b fa63 	bl	800c54c <HAL_TIM_OC_Stop_IT>

    break;
 8001086:	e00e      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x0F:
  {
    HK_ON = 1;
 8001088:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <HAL_UART_RxCpltCallback+0x318>)
 800108a:	2201      	movs	r2, #1
 800108c:	701a      	strb	r2, [r3, #0]
    break;
 800108e:	e00a      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
  }
  case 0x12:
  {
    HK_ON = 0;
 8001090:	4b14      	ldr	r3, [pc, #80]	; (80010e4 <HAL_UART_RxCpltCallback+0x318>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]
    break;
 8001096:	e006      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
	  break;
 8001098:	bf00      	nop
 800109a:	e004      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
    break;
 800109c:	bf00      	nop
 800109e:	e002      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
	  break;
 80010a0:	bf00      	nop
 80010a2:	e000      	b.n	80010a6 <HAL_UART_RxCpltCallback+0x2da>
	  break;
 80010a4:	bf00      	nop
  }
  }
}
 80010a6:	bf00      	nop
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	2400050c 	.word	0x2400050c
 80010b4:	2400047c 	.word	0x2400047c
 80010b8:	58020400 	.word	0x58020400
 80010bc:	240005a8 	.word	0x240005a8
 80010c0:	240005ac 	.word	0x240005ac
 80010c4:	2400002c 	.word	0x2400002c
 80010c8:	240005b0 	.word	0x240005b0
 80010cc:	240005b4 	.word	0x240005b4
 80010d0:	58020800 	.word	0x58020800
 80010d4:	240005be 	.word	0x240005be
 80010d8:	240003e4 	.word	0x240003e4
 80010dc:	240005bf 	.word	0x240005bf
 80010e0:	24000430 	.word	0x24000430
 80010e4:	240005c0 	.word	0x240005c0

080010e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ec:	f001 fbaa 	bl	8002844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f0:	f000 f88a 	bl	8001208 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80010f4:	f000 f90e 	bl	8001314 <PeriphCommonClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init();
 80010f8:	f000 fd8e 	bl	8001c18 <MX_GPIO_Init>
   MX_DAC1_Init();
 80010fc:	f000 faf0 	bl	80016e0 <MX_DAC1_Init>
   MX_TIM1_Init();
 8001100:	f000 fc10 	bl	8001924 <MX_TIM1_Init>
   MX_TIM2_Init();
 8001104:	f000 fc9e 	bl	8001a44 <MX_TIM2_Init>
   MX_I2C1_Init();
 8001108:	f000 fb1c 	bl	8001744 <MX_I2C1_Init>
   MX_SPI1_Init();
 800110c:	f000 fb5a 	bl	80017c4 <MX_SPI1_Init>
   MX_DMA_Init();
 8001110:	f000 fd5a 	bl	8001bc8 <MX_DMA_Init>
   MX_ADC1_Init();
 8001114:	f000 f92c 	bl	8001370 <MX_ADC1_Init>
   MX_USART1_UART_Init();
 8001118:	f000 fd0a 	bl	8001b30 <MX_USART1_UART_Init>
   MX_ADC3_Init();
 800111c:	f000 fa4a 	bl	80015b4 <MX_ADC3_Init>
   MX_SPI2_Init();
 8001120:	f000 fba8 	bl	8001874 <MX_SPI2_Init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001124:	f000 fd78 	bl	8001c18 <MX_GPIO_Init>
  MX_DMA_Init();
 8001128:	f000 fd4e 	bl	8001bc8 <MX_DMA_Init>
  MX_ADC1_Init();
 800112c:	f000 f920 	bl	8001370 <MX_ADC1_Init>
  MX_ADC3_Init();
 8001130:	f000 fa40 	bl	80015b4 <MX_ADC3_Init>
  MX_DAC1_Init();
 8001134:	f000 fad4 	bl	80016e0 <MX_DAC1_Init>
  MX_I2C1_Init();
 8001138:	f000 fb04 	bl	8001744 <MX_I2C1_Init>
  MX_SPI1_Init();
 800113c:	f000 fb42 	bl	80017c4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001140:	f000 fb98 	bl	8001874 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001144:	f000 fbee 	bl	8001924 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001148:	f000 fcf2 	bl	8001b30 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800114c:	f000 fc7a 	bl	8001a44 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  TIM2->CCR4 = 312;
 8001150:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001154:	f44f 729c 	mov.w	r2, #312	; 0x138
 8001158:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800115a:	210c      	movs	r1, #12
 800115c:	4823      	ldr	r0, [pc, #140]	; (80011ec <main+0x104>)
 800115e:	f00b fb31 	bl	800c7c4 <HAL_TIM_PWM_Start>

//  SYSCFG->PMCR &= ~(1 << 27);
//  SYSCFG->PMCR &= ~(1 << 26);

  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8001162:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001166:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800116a:	4821      	ldr	r0, [pc, #132]	; (80011f0 <main+0x108>)
 800116c:	f002 ff0c 	bl	8003f88 <HAL_ADCEx_Calibration_Start>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <main+0x92>
  {
    /* Calibration Error */
    Error_Handler();
 8001176:	f000 fe35 	bl	8001de4 <Error_Handler>
  }

  if (HAL_ADC_Start_DMA(&hadc1,
 800117a:	220b      	movs	r2, #11
 800117c:	491d      	ldr	r1, [pc, #116]	; (80011f4 <main+0x10c>)
 800117e:	481c      	ldr	r0, [pc, #112]	; (80011f0 <main+0x108>)
 8001180:	f001 fff8 	bl	8003174 <HAL_ADC_Start_DMA>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <main+0xa6>
		  (uint32_t *)ADC1Data,
		  ADC1NumChannels
		  ) != HAL_OK) {
	  Error_Handler();
 800118a:	f000 fe2b 	bl	8001de4 <Error_Handler>
  }

  if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 800118e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001192:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001196:	4818      	ldr	r0, [pc, #96]	; (80011f8 <main+0x110>)
 8001198:	f002 fef6 	bl	8003f88 <HAL_ADCEx_Calibration_Start>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <main+0xbe>
  {
	/* Calibration Error */
	Error_Handler();
 80011a2:	f000 fe1f 	bl	8001de4 <Error_Handler>
  }

  if (HAL_ADC_Start_DMA(&hadc3,
 80011a6:	2204      	movs	r2, #4
 80011a8:	4914      	ldr	r1, [pc, #80]	; (80011fc <main+0x114>)
 80011aa:	4813      	ldr	r0, [pc, #76]	; (80011f8 <main+0x110>)
 80011ac:	f001 ffe2 	bl	8003174 <HAL_ADC_Start_DMA>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <main+0xd2>
		  (uint32_t *)ADC3Data,
		  ADC3NumChannels)
		  != HAL_OK) {
	  Error_Handler();
 80011b6:	f000 fe15 	bl	8001de4 <Error_Handler>
  }


  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 80011ba:	bf00      	nop
 80011bc:	4b10      	ldr	r3, [pc, #64]	; (8001200 <main+0x118>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011ca:	d0f7      	beq.n	80011bc <main+0xd4>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 80011cc:	bf00      	nop
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <main+0x118>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	69db      	ldr	r3, [r3, #28]
 80011d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011dc:	d1f7      	bne.n	80011ce <main+0xe6>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 80011de:	2201      	movs	r2, #1
 80011e0:	4908      	ldr	r1, [pc, #32]	; (8001204 <main+0x11c>)
 80011e2:	4807      	ldr	r0, [pc, #28]	; (8001200 <main+0x118>)
 80011e4:	f00c fd94 	bl	800dd10 <HAL_UART_Receive_IT>
 80011e8:	e7f9      	b.n	80011de <main+0xf6>
 80011ea:	bf00      	nop
 80011ec:	24000430 	.word	0x24000430
 80011f0:	240000bc 	.word	0x240000bc
 80011f4:	24000580 	.word	0x24000580
 80011f8:	24000120 	.word	0x24000120
 80011fc:	240005a0 	.word	0x240005a0
 8001200:	2400047c 	.word	0x2400047c
 8001204:	2400050c 	.word	0x2400050c

08001208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b09c      	sub	sp, #112	; 0x70
 800120c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800120e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001212:	224c      	movs	r2, #76	; 0x4c
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f00f f8b8 	bl	801038c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	2220      	movs	r2, #32
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f00f f8b2 	bl	801038c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001228:	2002      	movs	r0, #2
 800122a:	f007 f8ab 	bl	8008384 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800122e:	2300      	movs	r3, #0
 8001230:	603b      	str	r3, [r7, #0]
 8001232:	4b35      	ldr	r3, [pc, #212]	; (8001308 <SystemClock_Config+0x100>)
 8001234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001236:	4a34      	ldr	r2, [pc, #208]	; (8001308 <SystemClock_Config+0x100>)
 8001238:	f023 0301 	bic.w	r3, r3, #1
 800123c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800123e:	4b32      	ldr	r3, [pc, #200]	; (8001308 <SystemClock_Config+0x100>)
 8001240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	603b      	str	r3, [r7, #0]
 8001248:	4b30      	ldr	r3, [pc, #192]	; (800130c <SystemClock_Config+0x104>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001250:	4a2e      	ldr	r2, [pc, #184]	; (800130c <SystemClock_Config+0x104>)
 8001252:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001256:	6193      	str	r3, [r2, #24]
 8001258:	4b2c      	ldr	r3, [pc, #176]	; (800130c <SystemClock_Config+0x104>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001264:	bf00      	nop
 8001266:	4b29      	ldr	r3, [pc, #164]	; (800130c <SystemClock_Config+0x104>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800126e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001272:	d1f8      	bne.n	8001266 <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8001274:	4b26      	ldr	r3, [pc, #152]	; (8001310 <SystemClock_Config+0x108>)
 8001276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001278:	4a25      	ldr	r2, [pc, #148]	; (8001310 <SystemClock_Config+0x108>)
 800127a:	f023 0303 	bic.w	r3, r3, #3
 800127e:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001280:	2302      	movs	r3, #2
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001284:	2301      	movs	r3, #1
 8001286:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001288:	2340      	movs	r3, #64	; 0x40
 800128a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800128c:	2302      	movs	r3, #2
 800128e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001290:	2300      	movs	r3, #0
 8001292:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001294:	2304      	movs	r3, #4
 8001296:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001298:	230c      	movs	r3, #12
 800129a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 800129c:	2304      	movs	r3, #4
 800129e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80012a0:	2302      	movs	r3, #2
 80012a2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012a4:	2302      	movs	r3, #2
 80012a6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80012a8:	230c      	movs	r3, #12
 80012aa:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012b8:	4618      	mov	r0, r3
 80012ba:	f007 f89d 	bl	80083f8 <HAL_RCC_OscConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80012c4:	f000 fd8e 	bl	8001de4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c8:	233f      	movs	r3, #63	; 0x3f
 80012ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012cc:	2303      	movs	r3, #3
 80012ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012dc:	2340      	movs	r3, #64	; 0x40
 80012de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80012e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80012e6:	2300      	movs	r3, #0
 80012e8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	2101      	movs	r1, #1
 80012ee:	4618      	mov	r0, r3
 80012f0:	f007 fcb0 	bl	8008c54 <HAL_RCC_ClockConfig>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80012fa:	f000 fd73 	bl	8001de4 <Error_Handler>
  }
}
 80012fe:	bf00      	nop
 8001300:	3770      	adds	r7, #112	; 0x70
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	58000400 	.word	0x58000400
 800130c:	58024800 	.word	0x58024800
 8001310:	58024400 	.word	0x58024400

08001314 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b0b0      	sub	sp, #192	; 0xc0
 8001318:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	22bc      	movs	r2, #188	; 0xbc
 800131e:	2100      	movs	r1, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f00f f833 	bl	801038c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001326:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800132a:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 800132c:	2304      	movs	r3, #4
 800132e:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 8001330:	2309      	movs	r3, #9
 8001332:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001334:	2304      	movs	r3, #4
 8001336:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001338:	2302      	movs	r3, #2
 800133a:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800133c:	2302      	movs	r3, #2
 800133e:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001340:	23c0      	movs	r3, #192	; 0xc0
 8001342:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001344:	2320      	movs	r3, #32
 8001346:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 8001348:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800134e:	2300      	movs	r3, #0
 8001350:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	4618      	mov	r0, r3
 8001358:	f008 f808 	bl	800936c <HAL_RCCEx_PeriphCLKConfig>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 8001362:	f000 fd3f 	bl	8001de4 <Error_Handler>
  }
}
 8001366:	bf00      	nop
 8001368:	37c0      	adds	r7, #192	; 0xc0
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001376:	f107 031c 	add.w	r3, r7, #28
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	605a      	str	r2, [r3, #4]
 8001380:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001382:	463b      	mov	r3, r7
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]
 800138c:	60da      	str	r2, [r3, #12]
 800138e:	611a      	str	r2, [r3, #16]
 8001390:	615a      	str	r2, [r3, #20]
 8001392:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001394:	4b7a      	ldr	r3, [pc, #488]	; (8001580 <MX_ADC1_Init+0x210>)
 8001396:	4a7b      	ldr	r2, [pc, #492]	; (8001584 <MX_ADC1_Init+0x214>)
 8001398:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800139a:	4b79      	ldr	r3, [pc, #484]	; (8001580 <MX_ADC1_Init+0x210>)
 800139c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80013a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013a2:	4b77      	ldr	r3, [pc, #476]	; (8001580 <MX_ADC1_Init+0x210>)
 80013a4:	2208      	movs	r2, #8
 80013a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013a8:	4b75      	ldr	r3, [pc, #468]	; (8001580 <MX_ADC1_Init+0x210>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013ae:	4b74      	ldr	r3, [pc, #464]	; (8001580 <MX_ADC1_Init+0x210>)
 80013b0:	2204      	movs	r2, #4
 80013b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013b4:	4b72      	ldr	r3, [pc, #456]	; (8001580 <MX_ADC1_Init+0x210>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013ba:	4b71      	ldr	r3, [pc, #452]	; (8001580 <MX_ADC1_Init+0x210>)
 80013bc:	2201      	movs	r2, #1
 80013be:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 80013c0:	4b6f      	ldr	r3, [pc, #444]	; (8001580 <MX_ADC1_Init+0x210>)
 80013c2:	220b      	movs	r2, #11
 80013c4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013c6:	4b6e      	ldr	r3, [pc, #440]	; (8001580 <MX_ADC1_Init+0x210>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013cc:	4b6c      	ldr	r3, [pc, #432]	; (8001580 <MX_ADC1_Init+0x210>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013d2:	4b6b      	ldr	r3, [pc, #428]	; (8001580 <MX_ADC1_Init+0x210>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80013d8:	4b69      	ldr	r3, [pc, #420]	; (8001580 <MX_ADC1_Init+0x210>)
 80013da:	2203      	movs	r2, #3
 80013dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013de:	4b68      	ldr	r3, [pc, #416]	; (8001580 <MX_ADC1_Init+0x210>)
 80013e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013e4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80013e6:	4b66      	ldr	r3, [pc, #408]	; (8001580 <MX_ADC1_Init+0x210>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80013ec:	4b64      	ldr	r3, [pc, #400]	; (8001580 <MX_ADC1_Init+0x210>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013f4:	4862      	ldr	r0, [pc, #392]	; (8001580 <MX_ADC1_Init+0x210>)
 80013f6:	f001 fd1b 	bl	8002e30 <HAL_ADC_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001400:	f000 fcf0 	bl	8001de4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001404:	2300      	movs	r3, #0
 8001406:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	4619      	mov	r1, r3
 800140e:	485c      	ldr	r0, [pc, #368]	; (8001580 <MX_ADC1_Init+0x210>)
 8001410:	f002 fe1e 	bl	8004050 <HAL_ADCEx_MultiModeConfigChannel>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800141a:	f000 fce3 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800141e:	4b5a      	ldr	r3, [pc, #360]	; (8001588 <MX_ADC1_Init+0x218>)
 8001420:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001422:	2306      	movs	r3, #6
 8001424:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8001426:	2307      	movs	r3, #7
 8001428:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800142a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800142e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001430:	2304      	movs	r3, #4
 8001432:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001438:	2300      	movs	r3, #0
 800143a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800143c:	463b      	mov	r3, r7
 800143e:	4619      	mov	r1, r3
 8001440:	484f      	ldr	r0, [pc, #316]	; (8001580 <MX_ADC1_Init+0x210>)
 8001442:	f001 ff6f 	bl	8003324 <HAL_ADC_ConfigChannel>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 800144c:	f000 fcca 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001450:	4b4e      	ldr	r3, [pc, #312]	; (800158c <MX_ADC1_Init+0x21c>)
 8001452:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001454:	230c      	movs	r3, #12
 8001456:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001458:	463b      	mov	r3, r7
 800145a:	4619      	mov	r1, r3
 800145c:	4848      	ldr	r0, [pc, #288]	; (8001580 <MX_ADC1_Init+0x210>)
 800145e:	f001 ff61 	bl	8003324 <HAL_ADC_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001468:	f000 fcbc 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800146c:	4b48      	ldr	r3, [pc, #288]	; (8001590 <MX_ADC1_Init+0x220>)
 800146e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001470:	2312      	movs	r3, #18
 8001472:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001474:	463b      	mov	r3, r7
 8001476:	4619      	mov	r1, r3
 8001478:	4841      	ldr	r0, [pc, #260]	; (8001580 <MX_ADC1_Init+0x210>)
 800147a:	f001 ff53 	bl	8003324 <HAL_ADC_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8001484:	f000 fcae 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001488:	4b42      	ldr	r3, [pc, #264]	; (8001594 <MX_ADC1_Init+0x224>)
 800148a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800148c:	2318      	movs	r3, #24
 800148e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001490:	463b      	mov	r3, r7
 8001492:	4619      	mov	r1, r3
 8001494:	483a      	ldr	r0, [pc, #232]	; (8001580 <MX_ADC1_Init+0x210>)
 8001496:	f001 ff45 	bl	8003324 <HAL_ADC_ConfigChannel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 80014a0:	f000 fca0 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80014a4:	4b3c      	ldr	r3, [pc, #240]	; (8001598 <MX_ADC1_Init+0x228>)
 80014a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80014a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014ac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ae:	463b      	mov	r3, r7
 80014b0:	4619      	mov	r1, r3
 80014b2:	4833      	ldr	r0, [pc, #204]	; (8001580 <MX_ADC1_Init+0x210>)
 80014b4:	f001 ff36 	bl	8003324 <HAL_ADC_ConfigChannel>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 80014be:	f000 fc91 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80014c2:	4b36      	ldr	r3, [pc, #216]	; (800159c <MX_ADC1_Init+0x22c>)
 80014c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80014c6:	f44f 7383 	mov.w	r3, #262	; 0x106
 80014ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014cc:	463b      	mov	r3, r7
 80014ce:	4619      	mov	r1, r3
 80014d0:	482b      	ldr	r0, [pc, #172]	; (8001580 <MX_ADC1_Init+0x210>)
 80014d2:	f001 ff27 	bl	8003324 <HAL_ADC_ConfigChannel>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80014dc:	f000 fc82 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80014e0:	4b2f      	ldr	r3, [pc, #188]	; (80015a0 <MX_ADC1_Init+0x230>)
 80014e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80014e4:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80014e8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	4619      	mov	r1, r3
 80014ee:	4824      	ldr	r0, [pc, #144]	; (8001580 <MX_ADC1_Init+0x210>)
 80014f0:	f001 ff18 	bl	8003324 <HAL_ADC_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 80014fa:	f000 fc73 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80014fe:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <MX_ADC1_Init+0x234>)
 8001500:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001502:	f44f 7389 	mov.w	r3, #274	; 0x112
 8001506:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001508:	463b      	mov	r3, r7
 800150a:	4619      	mov	r1, r3
 800150c:	481c      	ldr	r0, [pc, #112]	; (8001580 <MX_ADC1_Init+0x210>)
 800150e:	f001 ff09 	bl	8003324 <HAL_ADC_ConfigChannel>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 8001518:	f000 fc64 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800151c:	4b22      	ldr	r3, [pc, #136]	; (80015a8 <MX_ADC1_Init+0x238>)
 800151e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8001520:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001524:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001526:	463b      	mov	r3, r7
 8001528:	4619      	mov	r1, r3
 800152a:	4815      	ldr	r0, [pc, #84]	; (8001580 <MX_ADC1_Init+0x210>)
 800152c:	f001 fefa 	bl	8003324 <HAL_ADC_ConfigChannel>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 8001536:	f000 fc55 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800153a:	4b1c      	ldr	r3, [pc, #112]	; (80015ac <MX_ADC1_Init+0x23c>)
 800153c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800153e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001542:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001544:	463b      	mov	r3, r7
 8001546:	4619      	mov	r1, r3
 8001548:	480d      	ldr	r0, [pc, #52]	; (8001580 <MX_ADC1_Init+0x210>)
 800154a:	f001 feeb 	bl	8003324 <HAL_ADC_ConfigChannel>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_ADC1_Init+0x1e8>
  {
    Error_Handler();
 8001554:	f000 fc46 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8001558:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <MX_ADC1_Init+0x240>)
 800155a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 800155c:	f240 2306 	movw	r3, #518	; 0x206
 8001560:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001562:	463b      	mov	r3, r7
 8001564:	4619      	mov	r1, r3
 8001566:	4806      	ldr	r0, [pc, #24]	; (8001580 <MX_ADC1_Init+0x210>)
 8001568:	f001 fedc 	bl	8003324 <HAL_ADC_ConfigChannel>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_ADC1_Init+0x206>
  {
    Error_Handler();
 8001572:	f000 fc37 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	3728      	adds	r7, #40	; 0x28
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	240000bc 	.word	0x240000bc
 8001584:	40022000 	.word	0x40022000
 8001588:	0c900008 	.word	0x0c900008
 800158c:	10c00010 	.word	0x10c00010
 8001590:	14f00020 	.word	0x14f00020
 8001594:	1d500080 	.word	0x1d500080
 8001598:	21800100 	.word	0x21800100
 800159c:	25b00200 	.word	0x25b00200
 80015a0:	2a000400 	.word	0x2a000400
 80015a4:	2e300800 	.word	0x2e300800
 80015a8:	3ac04000 	.word	0x3ac04000
 80015ac:	3ef08000 	.word	0x3ef08000
 80015b0:	47520000 	.word	0x47520000

080015b4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b088      	sub	sp, #32
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
 80015c8:	615a      	str	r2, [r3, #20]
 80015ca:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80015cc:	4b3f      	ldr	r3, [pc, #252]	; (80016cc <MX_ADC3_Init+0x118>)
 80015ce:	4a40      	ldr	r2, [pc, #256]	; (80016d0 <MX_ADC3_Init+0x11c>)
 80015d0:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80015d2:	4b3e      	ldr	r3, [pc, #248]	; (80016cc <MX_ADC3_Init+0x118>)
 80015d4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80015d8:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80015da:	4b3c      	ldr	r3, [pc, #240]	; (80016cc <MX_ADC3_Init+0x118>)
 80015dc:	2208      	movs	r2, #8
 80015de:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80015e0:	4b3a      	ldr	r3, [pc, #232]	; (80016cc <MX_ADC3_Init+0x118>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015e6:	4b39      	ldr	r3, [pc, #228]	; (80016cc <MX_ADC3_Init+0x118>)
 80015e8:	2204      	movs	r2, #4
 80015ea:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80015ec:	4b37      	ldr	r3, [pc, #220]	; (80016cc <MX_ADC3_Init+0x118>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80015f2:	4b36      	ldr	r3, [pc, #216]	; (80016cc <MX_ADC3_Init+0x118>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 80015f8:	4b34      	ldr	r3, [pc, #208]	; (80016cc <MX_ADC3_Init+0x118>)
 80015fa:	2204      	movs	r2, #4
 80015fc:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80015fe:	4b33      	ldr	r3, [pc, #204]	; (80016cc <MX_ADC3_Init+0x118>)
 8001600:	2200      	movs	r2, #0
 8001602:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001604:	4b31      	ldr	r3, [pc, #196]	; (80016cc <MX_ADC3_Init+0x118>)
 8001606:	2200      	movs	r2, #0
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800160a:	4b30      	ldr	r3, [pc, #192]	; (80016cc <MX_ADC3_Init+0x118>)
 800160c:	2200      	movs	r2, #0
 800160e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8001610:	4b2e      	ldr	r3, [pc, #184]	; (80016cc <MX_ADC3_Init+0x118>)
 8001612:	2203      	movs	r2, #3
 8001614:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001616:	4b2d      	ldr	r3, [pc, #180]	; (80016cc <MX_ADC3_Init+0x118>)
 8001618:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800161c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800161e:	4b2b      	ldr	r3, [pc, #172]	; (80016cc <MX_ADC3_Init+0x118>)
 8001620:	2200      	movs	r2, #0
 8001622:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8001624:	4b29      	ldr	r3, [pc, #164]	; (80016cc <MX_ADC3_Init+0x118>)
 8001626:	2200      	movs	r2, #0
 8001628:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800162c:	4827      	ldr	r0, [pc, #156]	; (80016cc <MX_ADC3_Init+0x118>)
 800162e:	f001 fbff 	bl	8002e30 <HAL_ADC_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_ADC3_Init+0x88>
  {
    Error_Handler();
 8001638:	f000 fbd4 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800163c:	4b25      	ldr	r3, [pc, #148]	; (80016d4 <MX_ADC3_Init+0x120>)
 800163e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001640:	2306      	movs	r3, #6
 8001642:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8001644:	2307      	movs	r3, #7
 8001646:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001648:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800164c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800164e:	2304      	movs	r3, #4
 8001650:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001656:	2300      	movs	r3, #0
 8001658:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	4619      	mov	r1, r3
 800165e:	481b      	ldr	r0, [pc, #108]	; (80016cc <MX_ADC3_Init+0x118>)
 8001660:	f001 fe60 	bl	8003324 <HAL_ADC_ConfigChannel>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_ADC3_Init+0xba>
  {
    Error_Handler();
 800166a:	f000 fbbb 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800166e:	4b1a      	ldr	r3, [pc, #104]	; (80016d8 <MX_ADC3_Init+0x124>)
 8001670:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001672:	230c      	movs	r3, #12
 8001674:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	4619      	mov	r1, r3
 800167a:	4814      	ldr	r0, [pc, #80]	; (80016cc <MX_ADC3_Init+0x118>)
 800167c:	f001 fe52 	bl	8003324 <HAL_ADC_ConfigChannel>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_ADC3_Init+0xd6>
  {
    Error_Handler();
 8001686:	f000 fbad 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800168a:	2301      	movs	r3, #1
 800168c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800168e:	2312      	movs	r3, #18
 8001690:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	4619      	mov	r1, r3
 8001696:	480d      	ldr	r0, [pc, #52]	; (80016cc <MX_ADC3_Init+0x118>)
 8001698:	f001 fe44 	bl	8003324 <HAL_ADC_ConfigChannel>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_ADC3_Init+0xf2>
  {
    Error_Handler();
 80016a2:	f000 fb9f 	bl	8001de4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016a6:	4b0d      	ldr	r3, [pc, #52]	; (80016dc <MX_ADC3_Init+0x128>)
 80016a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80016aa:	2318      	movs	r3, #24
 80016ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80016ae:	1d3b      	adds	r3, r7, #4
 80016b0:	4619      	mov	r1, r3
 80016b2:	4806      	ldr	r0, [pc, #24]	; (80016cc <MX_ADC3_Init+0x118>)
 80016b4:	f001 fe36 	bl	8003324 <HAL_ADC_ConfigChannel>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_ADC3_Init+0x10e>
  {
    Error_Handler();
 80016be:	f000 fb91 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80016c2:	bf00      	nop
 80016c4:	3720      	adds	r7, #32
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	24000120 	.word	0x24000120
 80016d0:	58026000 	.word	0x58026000
 80016d4:	cb840000 	.word	0xcb840000
 80016d8:	cfb80000 	.word	0xcfb80000
 80016dc:	04300002 	.word	0x04300002

080016e0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	2224      	movs	r2, #36	; 0x24
 80016ea:	2100      	movs	r1, #0
 80016ec:	4618      	mov	r0, r3
 80016ee:	f00e fe4d 	bl	801038c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80016f2:	4b12      	ldr	r3, [pc, #72]	; (800173c <MX_DAC1_Init+0x5c>)
 80016f4:	4a12      	ldr	r2, [pc, #72]	; (8001740 <MX_DAC1_Init+0x60>)
 80016f6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80016f8:	4810      	ldr	r0, [pc, #64]	; (800173c <MX_DAC1_Init+0x5c>)
 80016fa:	f002 fe96 	bl	800442a <HAL_DAC_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001704:	f000 fb6e 	bl	8001de4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001708:	2300      	movs	r3, #0
 800170a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800170c:	2300      	movs	r3, #0
 800170e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001714:	2301      	movs	r3, #1
 8001716:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800171c:	1d3b      	adds	r3, r7, #4
 800171e:	2200      	movs	r2, #0
 8001720:	4619      	mov	r1, r3
 8001722:	4806      	ldr	r0, [pc, #24]	; (800173c <MX_DAC1_Init+0x5c>)
 8001724:	f002 ff1a 	bl	800455c <HAL_DAC_ConfigChannel>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800172e:	f000 fb59 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	3728      	adds	r7, #40	; 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	24000274 	.word	0x24000274
 8001740:	40007400 	.word	0x40007400

08001744 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001748:	4b1b      	ldr	r3, [pc, #108]	; (80017b8 <MX_I2C1_Init+0x74>)
 800174a:	4a1c      	ldr	r2, [pc, #112]	; (80017bc <MX_I2C1_Init+0x78>)
 800174c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 800174e:	4b1a      	ldr	r3, [pc, #104]	; (80017b8 <MX_I2C1_Init+0x74>)
 8001750:	4a1b      	ldr	r2, [pc, #108]	; (80017c0 <MX_I2C1_Init+0x7c>)
 8001752:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001754:	4b18      	ldr	r3, [pc, #96]	; (80017b8 <MX_I2C1_Init+0x74>)
 8001756:	2200      	movs	r2, #0
 8001758:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800175a:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <MX_I2C1_Init+0x74>)
 800175c:	2201      	movs	r2, #1
 800175e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001760:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <MX_I2C1_Init+0x74>)
 8001762:	2200      	movs	r2, #0
 8001764:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001766:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <MX_I2C1_Init+0x74>)
 8001768:	2200      	movs	r2, #0
 800176a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800176c:	4b12      	ldr	r3, [pc, #72]	; (80017b8 <MX_I2C1_Init+0x74>)
 800176e:	2200      	movs	r2, #0
 8001770:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001772:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <MX_I2C1_Init+0x74>)
 8001774:	2200      	movs	r2, #0
 8001776:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001778:	4b0f      	ldr	r3, [pc, #60]	; (80017b8 <MX_I2C1_Init+0x74>)
 800177a:	2200      	movs	r2, #0
 800177c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800177e:	480e      	ldr	r0, [pc, #56]	; (80017b8 <MX_I2C1_Init+0x74>)
 8001780:	f006 f83a 	bl	80077f8 <HAL_I2C_Init>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800178a:	f000 fb2b 	bl	8001de4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800178e:	2100      	movs	r1, #0
 8001790:	4809      	ldr	r0, [pc, #36]	; (80017b8 <MX_I2C1_Init+0x74>)
 8001792:	f006 fd23 	bl	80081dc <HAL_I2CEx_ConfigAnalogFilter>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800179c:	f000 fb22 	bl	8001de4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017a0:	2100      	movs	r1, #0
 80017a2:	4805      	ldr	r0, [pc, #20]	; (80017b8 <MX_I2C1_Init+0x74>)
 80017a4:	f006 fd65 	bl	8008272 <HAL_I2CEx_ConfigDigitalFilter>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017ae:	f000 fb19 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	24000288 	.word	0x24000288
 80017bc:	40005400 	.word	0x40005400
 80017c0:	00506682 	.word	0x00506682

080017c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017c8:	4b28      	ldr	r3, [pc, #160]	; (800186c <MX_SPI1_Init+0xa8>)
 80017ca:	4a29      	ldr	r2, [pc, #164]	; (8001870 <MX_SPI1_Init+0xac>)
 80017cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017ce:	4b27      	ldr	r3, [pc, #156]	; (800186c <MX_SPI1_Init+0xa8>)
 80017d0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80017d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80017d6:	4b25      	ldr	r3, [pc, #148]	; (800186c <MX_SPI1_Init+0xa8>)
 80017d8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80017dc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80017de:	4b23      	ldr	r3, [pc, #140]	; (800186c <MX_SPI1_Init+0xa8>)
 80017e0:	220f      	movs	r2, #15
 80017e2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017e4:	4b21      	ldr	r3, [pc, #132]	; (800186c <MX_SPI1_Init+0xa8>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017ea:	4b20      	ldr	r3, [pc, #128]	; (800186c <MX_SPI1_Init+0xa8>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017f0:	4b1e      	ldr	r3, [pc, #120]	; (800186c <MX_SPI1_Init+0xa8>)
 80017f2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80017f6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80017f8:	4b1c      	ldr	r3, [pc, #112]	; (800186c <MX_SPI1_Init+0xa8>)
 80017fa:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 80017fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <MX_SPI1_Init+0xa8>)
 8001802:	2200      	movs	r2, #0
 8001804:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001806:	4b19      	ldr	r3, [pc, #100]	; (800186c <MX_SPI1_Init+0xa8>)
 8001808:	2200      	movs	r2, #0
 800180a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800180c:	4b17      	ldr	r3, [pc, #92]	; (800186c <MX_SPI1_Init+0xa8>)
 800180e:	2200      	movs	r2, #0
 8001810:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001812:	4b16      	ldr	r3, [pc, #88]	; (800186c <MX_SPI1_Init+0xa8>)
 8001814:	2200      	movs	r2, #0
 8001816:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001818:	4b14      	ldr	r3, [pc, #80]	; (800186c <MX_SPI1_Init+0xa8>)
 800181a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800181e:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001820:	4b12      	ldr	r3, [pc, #72]	; (800186c <MX_SPI1_Init+0xa8>)
 8001822:	2200      	movs	r2, #0
 8001824:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001826:	4b11      	ldr	r3, [pc, #68]	; (800186c <MX_SPI1_Init+0xa8>)
 8001828:	2200      	movs	r2, #0
 800182a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800182c:	4b0f      	ldr	r3, [pc, #60]	; (800186c <MX_SPI1_Init+0xa8>)
 800182e:	2200      	movs	r2, #0
 8001830:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001832:	4b0e      	ldr	r3, [pc, #56]	; (800186c <MX_SPI1_Init+0xa8>)
 8001834:	2200      	movs	r2, #0
 8001836:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001838:	4b0c      	ldr	r3, [pc, #48]	; (800186c <MX_SPI1_Init+0xa8>)
 800183a:	2200      	movs	r2, #0
 800183c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800183e:	4b0b      	ldr	r3, [pc, #44]	; (800186c <MX_SPI1_Init+0xa8>)
 8001840:	2200      	movs	r2, #0
 8001842:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001844:	4b09      	ldr	r3, [pc, #36]	; (800186c <MX_SPI1_Init+0xa8>)
 8001846:	2200      	movs	r2, #0
 8001848:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800184a:	4b08      	ldr	r3, [pc, #32]	; (800186c <MX_SPI1_Init+0xa8>)
 800184c:	2200      	movs	r2, #0
 800184e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001850:	4b06      	ldr	r3, [pc, #24]	; (800186c <MX_SPI1_Init+0xa8>)
 8001852:	2200      	movs	r2, #0
 8001854:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001856:	4805      	ldr	r0, [pc, #20]	; (800186c <MX_SPI1_Init+0xa8>)
 8001858:	f009 ff14 	bl	800b684 <HAL_SPI_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8001862:	f000 fabf 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	240002d4 	.word	0x240002d4
 8001870:	40013000 	.word	0x40013000

08001874 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001878:	4b28      	ldr	r3, [pc, #160]	; (800191c <MX_SPI2_Init+0xa8>)
 800187a:	4a29      	ldr	r2, [pc, #164]	; (8001920 <MX_SPI2_Init+0xac>)
 800187c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800187e:	4b27      	ldr	r3, [pc, #156]	; (800191c <MX_SPI2_Init+0xa8>)
 8001880:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001884:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001886:	4b25      	ldr	r3, [pc, #148]	; (800191c <MX_SPI2_Init+0xa8>)
 8001888:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800188c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800188e:	4b23      	ldr	r3, [pc, #140]	; (800191c <MX_SPI2_Init+0xa8>)
 8001890:	220f      	movs	r2, #15
 8001892:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001894:	4b21      	ldr	r3, [pc, #132]	; (800191c <MX_SPI2_Init+0xa8>)
 8001896:	2200      	movs	r2, #0
 8001898:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800189a:	4b20      	ldr	r3, [pc, #128]	; (800191c <MX_SPI2_Init+0xa8>)
 800189c:	2200      	movs	r2, #0
 800189e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80018a0:	4b1e      	ldr	r3, [pc, #120]	; (800191c <MX_SPI2_Init+0xa8>)
 80018a2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018a6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80018a8:	4b1c      	ldr	r3, [pc, #112]	; (800191c <MX_SPI2_Init+0xa8>)
 80018aa:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 80018ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018b0:	4b1a      	ldr	r3, [pc, #104]	; (800191c <MX_SPI2_Init+0xa8>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80018b6:	4b19      	ldr	r3, [pc, #100]	; (800191c <MX_SPI2_Init+0xa8>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <MX_SPI2_Init+0xa8>)
 80018be:	2200      	movs	r2, #0
 80018c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <MX_SPI2_Init+0xa8>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018c8:	4b14      	ldr	r3, [pc, #80]	; (800191c <MX_SPI2_Init+0xa8>)
 80018ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018ce:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <MX_SPI2_Init+0xa8>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <MX_SPI2_Init+0xa8>)
 80018d8:	2200      	movs	r2, #0
 80018da:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	; (800191c <MX_SPI2_Init+0xa8>)
 80018de:	2200      	movs	r2, #0
 80018e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018e2:	4b0e      	ldr	r3, [pc, #56]	; (800191c <MX_SPI2_Init+0xa8>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <MX_SPI2_Init+0xa8>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018ee:	4b0b      	ldr	r3, [pc, #44]	; (800191c <MX_SPI2_Init+0xa8>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018f4:	4b09      	ldr	r3, [pc, #36]	; (800191c <MX_SPI2_Init+0xa8>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018fa:	4b08      	ldr	r3, [pc, #32]	; (800191c <MX_SPI2_Init+0xa8>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <MX_SPI2_Init+0xa8>)
 8001902:	2200      	movs	r2, #0
 8001904:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001906:	4805      	ldr	r0, [pc, #20]	; (800191c <MX_SPI2_Init+0xa8>)
 8001908:	f009 febc 	bl	800b684 <HAL_SPI_Init>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001912:	f000 fa67 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	2400035c 	.word	0x2400035c
 8001920:	40003800 	.word	0x40003800

08001924 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b096      	sub	sp, #88	; 0x58
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800192a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001936:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
 8001944:	611a      	str	r2, [r3, #16]
 8001946:	615a      	str	r2, [r3, #20]
 8001948:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	222c      	movs	r2, #44	; 0x2c
 800194e:	2100      	movs	r1, #0
 8001950:	4618      	mov	r0, r3
 8001952:	f00e fd1b 	bl	801038c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001956:	4b39      	ldr	r3, [pc, #228]	; (8001a3c <MX_TIM1_Init+0x118>)
 8001958:	4a39      	ldr	r2, [pc, #228]	; (8001a40 <MX_TIM1_Init+0x11c>)
 800195a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100 - 1;
 800195c:	4b37      	ldr	r3, [pc, #220]	; (8001a3c <MX_TIM1_Init+0x118>)
 800195e:	2263      	movs	r2, #99	; 0x63
 8001960:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001962:	4b36      	ldr	r3, [pc, #216]	; (8001a3c <MX_TIM1_Init+0x118>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000 - 1;
 8001968:	4b34      	ldr	r3, [pc, #208]	; (8001a3c <MX_TIM1_Init+0x118>)
 800196a:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800196e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001970:	4b32      	ldr	r3, [pc, #200]	; (8001a3c <MX_TIM1_Init+0x118>)
 8001972:	2200      	movs	r2, #0
 8001974:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001976:	4b31      	ldr	r3, [pc, #196]	; (8001a3c <MX_TIM1_Init+0x118>)
 8001978:	2200      	movs	r2, #0
 800197a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197c:	4b2f      	ldr	r3, [pc, #188]	; (8001a3c <MX_TIM1_Init+0x118>)
 800197e:	2200      	movs	r2, #0
 8001980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001982:	482e      	ldr	r0, [pc, #184]	; (8001a3c <MX_TIM1_Init+0x118>)
 8001984:	f00a fec6 	bl	800c714 <HAL_TIM_PWM_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800198e:	f000 fa29 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001992:	2300      	movs	r3, #0
 8001994:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001996:	2300      	movs	r3, #0
 8001998:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199a:	2300      	movs	r3, #0
 800199c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800199e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019a2:	4619      	mov	r1, r3
 80019a4:	4825      	ldr	r0, [pc, #148]	; (8001a3c <MX_TIM1_Init+0x118>)
 80019a6:	f00b ffa3 	bl	800d8f0 <HAL_TIMEx_MasterConfigSynchronization>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80019b0:	f000 fa18 	bl	8001de4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b4:	2360      	movs	r3, #96	; 0x60
 80019b6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 480 - 1;
 80019b8:	f240 13df 	movw	r3, #479	; 0x1df
 80019bc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019be:	2300      	movs	r3, #0
 80019c0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019c2:	2300      	movs	r3, #0
 80019c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019ca:	2300      	movs	r3, #0
 80019cc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019ce:	2300      	movs	r3, #0
 80019d0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019d6:	2200      	movs	r2, #0
 80019d8:	4619      	mov	r1, r3
 80019da:	4818      	ldr	r0, [pc, #96]	; (8001a3c <MX_TIM1_Init+0x118>)
 80019dc:	f00b f920 	bl	800cc20 <HAL_TIM_PWM_ConfigChannel>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80019e6:	f000 f9fd 	bl	8001de4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019f2:	2300      	movs	r3, #0
 80019f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a02:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a10:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4807      	ldr	r0, [pc, #28]	; (8001a3c <MX_TIM1_Init+0x118>)
 8001a20:	f00b fff4 	bl	800da0c <HAL_TIMEx_ConfigBreakDeadTime>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8001a2a:	f000 f9db 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a2e:	4803      	ldr	r0, [pc, #12]	; (8001a3c <MX_TIM1_Init+0x118>)
 8001a30:	f000 fcd4 	bl	80023dc <HAL_TIM_MspPostInit>

}
 8001a34:	bf00      	nop
 8001a36:	3758      	adds	r7, #88	; 0x58
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	240003e4 	.word	0x240003e4
 8001a40:	40010000 	.word	0x40010000

08001a44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08e      	sub	sp, #56	; 0x38
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	605a      	str	r2, [r3, #4]
 8001a54:	609a      	str	r2, [r3, #8]
 8001a56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a58:	f107 031c 	add.w	r3, r7, #28
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a64:	463b      	mov	r3, r7
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
 8001a70:	611a      	str	r2, [r3, #16]
 8001a72:	615a      	str	r2, [r3, #20]
 8001a74:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a76:	4b2d      	ldr	r3, [pc, #180]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001a78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a7c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48 - 1;
 8001a7e:	4b2b      	ldr	r3, [pc, #172]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001a80:	222f      	movs	r2, #47	; 0x2f
 8001a82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a84:	4b29      	ldr	r3, [pc, #164]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125 - 1;
 8001a8a:	4b28      	ldr	r3, [pc, #160]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001a8c:	f640 4234 	movw	r2, #3124	; 0xc34
 8001a90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a92:	4b26      	ldr	r3, [pc, #152]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a98:	4b24      	ldr	r3, [pc, #144]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a9e:	4823      	ldr	r0, [pc, #140]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001aa0:	f00a fba3 	bl	800c1ea <HAL_TIM_Base_Init>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001aaa:	f000 f99b 	bl	8001de4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ab4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ab8:	4619      	mov	r1, r3
 8001aba:	481c      	ldr	r0, [pc, #112]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001abc:	f00b f9c4 	bl	800ce48 <HAL_TIM_ConfigClockSource>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001ac6:	f000 f98d 	bl	8001de4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001aca:	4818      	ldr	r0, [pc, #96]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001acc:	f00a fe22 	bl	800c714 <HAL_TIM_PWM_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001ad6:	f000 f985 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae2:	f107 031c 	add.w	r3, r7, #28
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4810      	ldr	r0, [pc, #64]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001aea:	f00b ff01 	bl	800d8f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001af4:	f000 f976 	bl	8001de4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af8:	2360      	movs	r3, #96	; 0x60
 8001afa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001afc:	2300      	movs	r3, #0
 8001afe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b04:	2300      	movs	r3, #0
 8001b06:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b08:	463b      	mov	r3, r7
 8001b0a:	220c      	movs	r2, #12
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4807      	ldr	r0, [pc, #28]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001b10:	f00b f886 	bl	800cc20 <HAL_TIM_PWM_ConfigChannel>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001b1a:	f000 f963 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b1e:	4803      	ldr	r0, [pc, #12]	; (8001b2c <MX_TIM2_Init+0xe8>)
 8001b20:	f000 fc5c 	bl	80023dc <HAL_TIM_MspPostInit>

}
 8001b24:	bf00      	nop
 8001b26:	3738      	adds	r7, #56	; 0x38
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	24000430 	.word	0x24000430

08001b30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b34:	4b22      	ldr	r3, [pc, #136]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b36:	4a23      	ldr	r2, [pc, #140]	; (8001bc4 <MX_USART1_UART_Init+0x94>)
 8001b38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001b3a:	4b21      	ldr	r3, [pc, #132]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b3c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001b40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b42:	4b1f      	ldr	r3, [pc, #124]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b48:	4b1d      	ldr	r3, [pc, #116]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b4e:	4b1c      	ldr	r3, [pc, #112]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b54:	4b1a      	ldr	r3, [pc, #104]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b56:	220c      	movs	r2, #12
 8001b58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b5a:	4b19      	ldr	r3, [pc, #100]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b60:	4b17      	ldr	r3, [pc, #92]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b66:	4b16      	ldr	r3, [pc, #88]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b6c:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b72:	4b13      	ldr	r3, [pc, #76]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b78:	4811      	ldr	r0, [pc, #68]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b7a:	f00b ffe3 	bl	800db44 <HAL_UART_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001b84:	f000 f92e 	bl	8001de4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b88:	2100      	movs	r1, #0
 8001b8a:	480d      	ldr	r0, [pc, #52]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b8c:	f00e fa77 	bl	801007e <HAL_UARTEx_SetTxFifoThreshold>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001b96:	f000 f925 	bl	8001de4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4808      	ldr	r0, [pc, #32]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001b9e:	f00e faac 	bl	80100fa <HAL_UARTEx_SetRxFifoThreshold>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001ba8:	f000 f91c 	bl	8001de4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001bac:	4804      	ldr	r0, [pc, #16]	; (8001bc0 <MX_USART1_UART_Init+0x90>)
 8001bae:	f00e fa2d 	bl	801000c <HAL_UARTEx_DisableFifoMode>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001bb8:	f000 f914 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	2400047c 	.word	0x2400047c
 8001bc4:	40011000 	.word	0x40011000

08001bc8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bce:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <MX_DMA_Init+0x4c>)
 8001bd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001bd4:	4a0f      	ldr	r2, [pc, #60]	; (8001c14 <MX_DMA_Init+0x4c>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001bde:	4b0d      	ldr	r3, [pc, #52]	; (8001c14 <MX_DMA_Init+0x4c>)
 8001be0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001be4:	f003 0301 	and.w	r3, r3, #1
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001bec:	2200      	movs	r2, #0
 8001bee:	2100      	movs	r1, #0
 8001bf0:	200b      	movs	r0, #11
 8001bf2:	f002 fbe6 	bl	80043c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001bf6:	200b      	movs	r0, #11
 8001bf8:	f002 fbfd 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2100      	movs	r1, #0
 8001c00:	200c      	movs	r0, #12
 8001c02:	f002 fbde 	bl	80043c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001c06:	200c      	movs	r0, #12
 8001c08:	f002 fbf5 	bl	80043f6 <HAL_NVIC_EnableIRQ>

}
 8001c0c:	bf00      	nop
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	58024400 	.word	0x58024400

08001c18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08a      	sub	sp, #40	; 0x28
 8001c1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1e:	f107 0314 	add.w	r3, r7, #20
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	609a      	str	r2, [r3, #8]
 8001c2a:	60da      	str	r2, [r3, #12]
 8001c2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c2e:	4b34      	ldr	r3, [pc, #208]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c34:	4a32      	ldr	r2, [pc, #200]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c36:	f043 0304 	orr.w	r3, r3, #4
 8001c3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c3e:	4b30      	ldr	r3, [pc, #192]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	613b      	str	r3, [r7, #16]
 8001c4a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c4c:	4b2c      	ldr	r3, [pc, #176]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c52:	4a2b      	ldr	r2, [pc, #172]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c5c:	4b28      	ldr	r3, [pc, #160]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6a:	4b25      	ldr	r3, [pc, #148]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c70:	4a23      	ldr	r2, [pc, #140]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c72:	f043 0301 	orr.w	r3, r3, #1
 8001c76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c7a:	4b21      	ldr	r3, [pc, #132]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c88:	4b1d      	ldr	r3, [pc, #116]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c8e:	4a1c      	ldr	r2, [pc, #112]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c90:	f043 0302 	orr.w	r3, r3, #2
 8001c94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c98:	4b19      	ldr	r3, [pc, #100]	; (8001d00 <MX_GPIO_Init+0xe8>)
 8001c9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	607b      	str	r3, [r7, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 8001cac:	4815      	ldr	r0, [pc, #84]	; (8001d04 <MX_GPIO_Init+0xec>)
 8001cae:	f005 fd89 	bl	80077c4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2164      	movs	r1, #100	; 0x64
 8001cb6:	4814      	ldr	r0, [pc, #80]	; (8001d08 <MX_GPIO_Init+0xf0>)
 8001cb8:	f005 fd84 	bl	80077c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001cbc:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 8001cc0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480b      	ldr	r0, [pc, #44]	; (8001d04 <MX_GPIO_Init+0xec>)
 8001cd6:	f005 fbad 	bl	8007434 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001cda:	2364      	movs	r3, #100	; 0x64
 8001cdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cea:	f107 0314 	add.w	r3, r7, #20
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4805      	ldr	r0, [pc, #20]	; (8001d08 <MX_GPIO_Init+0xf0>)
 8001cf2:	f005 fb9f 	bl	8007434 <HAL_GPIO_Init>

}
 8001cf6:	bf00      	nop
 8001cf8:	3728      	adds	r7, #40	; 0x28
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	58024400 	.word	0x58024400
 8001d04:	58020800 	.word	0x58020800
 8001d08:	58020400 	.word	0x58020400

08001d0c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b08b      	sub	sp, #44	; 0x2c
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
	if (hadc == &hadc1) {
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	4a2e      	ldr	r2, [pc, #184]	; (8001dd0 <HAL_ADC_ConvCpltCallback+0xc4>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d125      	bne.n	8001d68 <HAL_ADC_ConvCpltCallback+0x5c>
 8001d1c:	4b2d      	ldr	r3, [pc, #180]	; (8001dd4 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d20:	230b      	movs	r3, #11
 8001d22:	623b      	str	r3, [r7, #32]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8001d24:	6a3b      	ldr	r3, [r7, #32]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	dd48      	ble.n	8001dbc <HAL_ADC_ConvCpltCallback+0xb0>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2c:	f003 021f 	and.w	r2, r3, #31
 8001d30:	6a3b      	ldr	r3, [r7, #32]
 8001d32:	4413      	add	r3, r2
 8001d34:	61fb      	str	r3, [r7, #28]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8001d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d3a:	f3bf 8f4f 	dsb	sy
}
 8001d3e:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001d40:	4a25      	ldr	r2, [pc, #148]	; (8001dd8 <HAL_ADC_ConvCpltCallback+0xcc>)
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	3320      	adds	r3, #32
 8001d4c:	61bb      	str	r3, [r7, #24]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	3b20      	subs	r3, #32
 8001d52:	61fb      	str	r3, [r7, #28]
      } while ( op_size > 0 );
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	dcf2      	bgt.n	8001d40 <HAL_ADC_ConvCpltCallback+0x34>
  __ASM volatile ("dsb 0xF":::"memory");
 8001d5a:	f3bf 8f4f 	dsb	sy
}
 8001d5e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d60:	f3bf 8f6f 	isb	sy
}
 8001d64:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8001d66:	e029      	b.n	8001dbc <HAL_ADC_ConvCpltCallback+0xb0>
		SCB_InvalidateDCache_by_Addr((uint32_t *) &ADC1Data[ADC1NumChannels/2], ADC1NumChannels);
	} else if (hadc == &hadc3) {
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4a1c      	ldr	r2, [pc, #112]	; (8001ddc <HAL_ADC_ConvCpltCallback+0xd0>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d128      	bne.n	8001dc2 <HAL_ADC_ConvCpltCallback+0xb6>
 8001d70:	4b1b      	ldr	r3, [pc, #108]	; (8001de0 <HAL_ADC_ConvCpltCallback+0xd4>)
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	2304      	movs	r3, #4
 8001d76:	613b      	str	r3, [r7, #16]
    if ( dsize > 0 ) { 
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	dd20      	ble.n	8001dc0 <HAL_ADC_ConvCpltCallback+0xb4>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	f003 021f 	and.w	r2, r3, #31
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	4413      	add	r3, r2
 8001d88:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d8e:	f3bf 8f4f 	dsb	sy
}
 8001d92:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001d94:	4a10      	ldr	r2, [pc, #64]	; (8001dd8 <HAL_ADC_ConvCpltCallback+0xcc>)
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	3320      	adds	r3, #32
 8001da0:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	3b20      	subs	r3, #32
 8001da6:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	dcf2      	bgt.n	8001d94 <HAL_ADC_ConvCpltCallback+0x88>
  __ASM volatile ("dsb 0xF":::"memory");
 8001dae:	f3bf 8f4f 	dsb	sy
}
 8001db2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001db4:	f3bf 8f6f 	isb	sy
}
 8001db8:	bf00      	nop
}
 8001dba:	e001      	b.n	8001dc0 <HAL_ADC_ConvCpltCallback+0xb4>
 8001dbc:	bf00      	nop
 8001dbe:	e000      	b.n	8001dc2 <HAL_ADC_ConvCpltCallback+0xb6>
 8001dc0:	bf00      	nop
		SCB_InvalidateDCache_by_Addr((uint32_t *) &ADC3Data[ADC3NumChannels/2], ADC3NumChannels);

	}

}
 8001dc2:	bf00      	nop
 8001dc4:	372c      	adds	r7, #44	; 0x2c
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	240000bc 	.word	0x240000bc
 8001dd4:	2400058a 	.word	0x2400058a
 8001dd8:	e000ed00 	.word	0xe000ed00
 8001ddc:	24000120 	.word	0x24000120
 8001de0:	240005a4 	.word	0x240005a4

08001de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001de8:	b672      	cpsid	i
}
 8001dea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dec:	e7fe      	b.n	8001dec <Error_Handler+0x8>
	...

08001df0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df6:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <HAL_MspInit+0x30>)
 8001df8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001dfc:	4a08      	ldr	r2, [pc, #32]	; (8001e20 <HAL_MspInit+0x30>)
 8001dfe:	f043 0302 	orr.w	r3, r3, #2
 8001e02:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001e06:	4b06      	ldr	r3, [pc, #24]	; (8001e20 <HAL_MspInit+0x30>)
 8001e08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	58024400 	.word	0x58024400

08001e24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08e      	sub	sp, #56	; 0x38
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a7b      	ldr	r2, [pc, #492]	; (8002030 <HAL_ADC_MspInit+0x20c>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	f040 8091 	bne.w	8001f6a <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001e48:	4b7a      	ldr	r3, [pc, #488]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001e4e:	4a79      	ldr	r2, [pc, #484]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e50:	f043 0320 	orr.w	r3, r3, #32
 8001e54:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001e58:	4b76      	ldr	r3, [pc, #472]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e5a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001e5e:	f003 0320 	and.w	r3, r3, #32
 8001e62:	623b      	str	r3, [r7, #32]
 8001e64:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e66:	4b73      	ldr	r3, [pc, #460]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e6c:	4a71      	ldr	r2, [pc, #452]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e6e:	f043 0304 	orr.w	r3, r3, #4
 8001e72:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001e76:	4b6f      	ldr	r3, [pc, #444]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e7c:	f003 0304 	and.w	r3, r3, #4
 8001e80:	61fb      	str	r3, [r7, #28]
 8001e82:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e84:	4b6b      	ldr	r3, [pc, #428]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e8a:	4a6a      	ldr	r2, [pc, #424]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001e94:	4b67      	ldr	r3, [pc, #412]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001e96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	61bb      	str	r3, [r7, #24]
 8001ea0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea2:	4b64      	ldr	r3, [pc, #400]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ea8:	4a62      	ldr	r2, [pc, #392]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001eaa:	f043 0302 	orr.w	r3, r3, #2
 8001eae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001eb2:	4b60      	ldr	r3, [pc, #384]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001ec0:	2333      	movs	r3, #51	; 0x33
 8001ec2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ecc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4859      	ldr	r0, [pc, #356]	; (8002038 <HAL_ADC_MspInit+0x214>)
 8001ed4:	f005 faae 	bl	8007434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 8001ed8:	23ce      	movs	r3, #206	; 0xce
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001edc:	2303      	movs	r3, #3
 8001ede:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4854      	ldr	r0, [pc, #336]	; (800203c <HAL_ADC_MspInit+0x218>)
 8001eec:	f005 faa2 	bl	8007434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001efc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f00:	4619      	mov	r1, r3
 8001f02:	484f      	ldr	r0, [pc, #316]	; (8002040 <HAL_ADC_MspInit+0x21c>)
 8001f04:	f005 fa96 	bl	8007434 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001f08:	4b4e      	ldr	r3, [pc, #312]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f0a:	4a4f      	ldr	r2, [pc, #316]	; (8002048 <HAL_ADC_MspInit+0x224>)
 8001f0c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001f0e:	4b4d      	ldr	r3, [pc, #308]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f10:	2209      	movs	r2, #9
 8001f12:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f14:	4b4b      	ldr	r3, [pc, #300]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f1a:	4b4a      	ldr	r3, [pc, #296]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f20:	4b48      	ldr	r3, [pc, #288]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f26:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f28:	4b46      	ldr	r3, [pc, #280]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f2e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f30:	4b44      	ldr	r3, [pc, #272]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f36:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f38:	4b42      	ldr	r3, [pc, #264]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f3e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f40:	4b40      	ldr	r3, [pc, #256]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f46:	4b3f      	ldr	r3, [pc, #252]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f4c:	483d      	ldr	r0, [pc, #244]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f4e:	f002 fc35 	bl	80047bc <HAL_DMA_Init>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8001f58:	f7ff ff44 	bl	8001de4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a39      	ldr	r2, [pc, #228]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f60:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f62:	4a38      	ldr	r2, [pc, #224]	; (8002044 <HAL_ADC_MspInit+0x220>)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001f68:	e05e      	b.n	8002028 <HAL_ADC_MspInit+0x204>
  else if(hadc->Instance==ADC3)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a37      	ldr	r2, [pc, #220]	; (800204c <HAL_ADC_MspInit+0x228>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d159      	bne.n	8002028 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001f74:	4b2f      	ldr	r3, [pc, #188]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001f76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f7a:	4a2e      	ldr	r2, [pc, #184]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001f7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f80:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f84:	4b2b      	ldr	r3, [pc, #172]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f8e:	613b      	str	r3, [r7, #16]
 8001f90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f92:	4b28      	ldr	r3, [pc, #160]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001f94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f98:	4a26      	ldr	r2, [pc, #152]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001f9a:	f043 0304 	orr.w	r3, r3, #4
 8001f9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001fa2:	4b24      	ldr	r3, [pc, #144]	; (8002034 <HAL_ADC_MspInit+0x210>)
 8001fa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001fa8:	f003 0304 	and.w	r3, r3, #4
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8001fb0:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8001fb4:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001fb8:	f000 fd16 	bl	80029e8 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8001fbc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8001fc0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8001fc4:	f000 fd10 	bl	80029e8 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8001fc8:	4b21      	ldr	r3, [pc, #132]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8001fca:	4a22      	ldr	r2, [pc, #136]	; (8002054 <HAL_ADC_MspInit+0x230>)
 8001fcc:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8001fce:	4b20      	ldr	r3, [pc, #128]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8001fd0:	2273      	movs	r2, #115	; 0x73
 8001fd2:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fd4:	4b1e      	ldr	r3, [pc, #120]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fda:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001fe0:	4b1b      	ldr	r3, [pc, #108]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8001fe2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fe6:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fe8:	4b19      	ldr	r3, [pc, #100]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8001fea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fee:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ff0:	4b17      	ldr	r3, [pc, #92]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8001ff2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ff6:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001ff8:	4b15      	ldr	r3, [pc, #84]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8001ffa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ffe:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002000:	4b13      	ldr	r3, [pc, #76]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8002002:	2200      	movs	r2, #0
 8002004:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002006:	4b12      	ldr	r3, [pc, #72]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8002008:	2200      	movs	r2, #0
 800200a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800200c:	4810      	ldr	r0, [pc, #64]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 800200e:	f002 fbd5 	bl	80047bc <HAL_DMA_Init>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 8002018:	f7ff fee4 	bl	8001de4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a0c      	ldr	r2, [pc, #48]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8002020:	64da      	str	r2, [r3, #76]	; 0x4c
 8002022:	4a0b      	ldr	r2, [pc, #44]	; (8002050 <HAL_ADC_MspInit+0x22c>)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002028:	bf00      	nop
 800202a:	3738      	adds	r7, #56	; 0x38
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40022000 	.word	0x40022000
 8002034:	58024400 	.word	0x58024400
 8002038:	58020800 	.word	0x58020800
 800203c:	58020000 	.word	0x58020000
 8002040:	58020400 	.word	0x58020400
 8002044:	24000184 	.word	0x24000184
 8002048:	40020010 	.word	0x40020010
 800204c:	58026000 	.word	0x58026000
 8002050:	240001fc 	.word	0x240001fc
 8002054:	40020028 	.word	0x40020028

08002058 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b08a      	sub	sp, #40	; 0x28
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a18      	ldr	r2, [pc, #96]	; (80020d8 <HAL_DAC_MspInit+0x80>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d129      	bne.n	80020ce <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800207a:	4b18      	ldr	r3, [pc, #96]	; (80020dc <HAL_DAC_MspInit+0x84>)
 800207c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002080:	4a16      	ldr	r2, [pc, #88]	; (80020dc <HAL_DAC_MspInit+0x84>)
 8002082:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002086:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800208a:	4b14      	ldr	r3, [pc, #80]	; (80020dc <HAL_DAC_MspInit+0x84>)
 800208c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002090:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002098:	4b10      	ldr	r3, [pc, #64]	; (80020dc <HAL_DAC_MspInit+0x84>)
 800209a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800209e:	4a0f      	ldr	r2, [pc, #60]	; (80020dc <HAL_DAC_MspInit+0x84>)
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <HAL_DAC_MspInit+0x84>)
 80020aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020b6:	2310      	movs	r3, #16
 80020b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ba:	2303      	movs	r3, #3
 80020bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c2:	f107 0314 	add.w	r3, r7, #20
 80020c6:	4619      	mov	r1, r3
 80020c8:	4805      	ldr	r0, [pc, #20]	; (80020e0 <HAL_DAC_MspInit+0x88>)
 80020ca:	f005 f9b3 	bl	8007434 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80020ce:	bf00      	nop
 80020d0:	3728      	adds	r7, #40	; 0x28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40007400 	.word	0x40007400
 80020dc:	58024400 	.word	0x58024400
 80020e0:	58020000 	.word	0x58020000

080020e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b0b8      	sub	sp, #224	; 0xe0
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
 80020f4:	605a      	str	r2, [r3, #4]
 80020f6:	609a      	str	r2, [r3, #8]
 80020f8:	60da      	str	r2, [r3, #12]
 80020fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020fc:	f107 0310 	add.w	r3, r7, #16
 8002100:	22bc      	movs	r2, #188	; 0xbc
 8002102:	2100      	movs	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f00e f941 	bl	801038c <memset>
  if(hi2c->Instance==I2C1)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a25      	ldr	r2, [pc, #148]	; (80021a4 <HAL_I2C_MspInit+0xc0>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d142      	bne.n	800219a <HAL_I2C_MspInit+0xb6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002114:	2308      	movs	r3, #8
 8002116:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002118:	2300      	movs	r3, #0
 800211a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800211e:	f107 0310 	add.w	r3, r7, #16
 8002122:	4618      	mov	r0, r3
 8002124:	f007 f922 	bl	800936c <HAL_RCCEx_PeriphCLKConfig>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800212e:	f7ff fe59 	bl	8001de4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002132:	4b1d      	ldr	r3, [pc, #116]	; (80021a8 <HAL_I2C_MspInit+0xc4>)
 8002134:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002138:	4a1b      	ldr	r2, [pc, #108]	; (80021a8 <HAL_I2C_MspInit+0xc4>)
 800213a:	f043 0302 	orr.w	r3, r3, #2
 800213e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002142:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <HAL_I2C_MspInit+0xc4>)
 8002144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002150:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002154:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002158:	2312      	movs	r3, #18
 800215a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002164:	2300      	movs	r3, #0
 8002166:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800216a:	2304      	movs	r3, #4
 800216c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002170:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002174:	4619      	mov	r1, r3
 8002176:	480d      	ldr	r0, [pc, #52]	; (80021ac <HAL_I2C_MspInit+0xc8>)
 8002178:	f005 f95c 	bl	8007434 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800217c:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <HAL_I2C_MspInit+0xc4>)
 800217e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002182:	4a09      	ldr	r2, [pc, #36]	; (80021a8 <HAL_I2C_MspInit+0xc4>)
 8002184:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002188:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_I2C_MspInit+0xc4>)
 800218e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002192:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002196:	60bb      	str	r3, [r7, #8]
 8002198:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800219a:	bf00      	nop
 800219c:	37e0      	adds	r7, #224	; 0xe0
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40005400 	.word	0x40005400
 80021a8:	58024400 	.word	0x58024400
 80021ac:	58020400 	.word	0x58020400

080021b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b0ba      	sub	sp, #232	; 0xe8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	605a      	str	r2, [r3, #4]
 80021c2:	609a      	str	r2, [r3, #8]
 80021c4:	60da      	str	r2, [r3, #12]
 80021c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021c8:	f107 0318 	add.w	r3, r7, #24
 80021cc:	22bc      	movs	r2, #188	; 0xbc
 80021ce:	2100      	movs	r1, #0
 80021d0:	4618      	mov	r0, r3
 80021d2:	f00e f8db 	bl	801038c <memset>
  if(hspi->Instance==SPI1)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a49      	ldr	r2, [pc, #292]	; (8002300 <HAL_SPI_MspInit+0x150>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d142      	bne.n	8002266 <HAL_SPI_MspInit+0xb6>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80021e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021e4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021ea:	f107 0318 	add.w	r3, r7, #24
 80021ee:	4618      	mov	r0, r3
 80021f0:	f007 f8bc 	bl	800936c <HAL_RCCEx_PeriphCLKConfig>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 80021fa:	f7ff fdf3 	bl	8001de4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021fe:	4b41      	ldr	r3, [pc, #260]	; (8002304 <HAL_SPI_MspInit+0x154>)
 8002200:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002204:	4a3f      	ldr	r2, [pc, #252]	; (8002304 <HAL_SPI_MspInit+0x154>)
 8002206:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800220a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800220e:	4b3d      	ldr	r3, [pc, #244]	; (8002304 <HAL_SPI_MspInit+0x154>)
 8002210:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002214:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221c:	4b39      	ldr	r3, [pc, #228]	; (8002304 <HAL_SPI_MspInit+0x154>)
 800221e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002222:	4a38      	ldr	r2, [pc, #224]	; (8002304 <HAL_SPI_MspInit+0x154>)
 8002224:	f043 0302 	orr.w	r3, r3, #2
 8002228:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800222c:	4b35      	ldr	r3, [pc, #212]	; (8002304 <HAL_SPI_MspInit+0x154>)
 800222e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800223a:	2318      	movs	r3, #24
 800223c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002240:	2302      	movs	r3, #2
 8002242:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002252:	2305      	movs	r3, #5
 8002254:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002258:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800225c:	4619      	mov	r1, r3
 800225e:	482a      	ldr	r0, [pc, #168]	; (8002308 <HAL_SPI_MspInit+0x158>)
 8002260:	f005 f8e8 	bl	8007434 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002264:	e047      	b.n	80022f6 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI2)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a28      	ldr	r2, [pc, #160]	; (800230c <HAL_SPI_MspInit+0x15c>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d142      	bne.n	80022f6 <HAL_SPI_MspInit+0x146>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002270:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002274:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002276:	2300      	movs	r3, #0
 8002278:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800227a:	f107 0318 	add.w	r3, r7, #24
 800227e:	4618      	mov	r0, r3
 8002280:	f007 f874 	bl	800936c <HAL_RCCEx_PeriphCLKConfig>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_SPI_MspInit+0xde>
      Error_Handler();
 800228a:	f7ff fdab 	bl	8001de4 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800228e:	4b1d      	ldr	r3, [pc, #116]	; (8002304 <HAL_SPI_MspInit+0x154>)
 8002290:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002294:	4a1b      	ldr	r2, [pc, #108]	; (8002304 <HAL_SPI_MspInit+0x154>)
 8002296:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800229a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800229e:	4b19      	ldr	r3, [pc, #100]	; (8002304 <HAL_SPI_MspInit+0x154>)
 80022a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80022a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ac:	4b15      	ldr	r3, [pc, #84]	; (8002304 <HAL_SPI_MspInit+0x154>)
 80022ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022b2:	4a14      	ldr	r2, [pc, #80]	; (8002304 <HAL_SPI_MspInit+0x154>)
 80022b4:	f043 0302 	orr.w	r3, r3, #2
 80022b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80022bc:	4b11      	ldr	r3, [pc, #68]	; (8002304 <HAL_SPI_MspInit+0x154>)
 80022be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80022ca:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80022ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d2:	2302      	movs	r3, #2
 80022d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022de:	2300      	movs	r3, #0
 80022e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80022e4:	2305      	movs	r3, #5
 80022e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ea:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80022ee:	4619      	mov	r1, r3
 80022f0:	4805      	ldr	r0, [pc, #20]	; (8002308 <HAL_SPI_MspInit+0x158>)
 80022f2:	f005 f89f 	bl	8007434 <HAL_GPIO_Init>
}
 80022f6:	bf00      	nop
 80022f8:	37e8      	adds	r7, #232	; 0xe8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40013000 	.word	0x40013000
 8002304:	58024400 	.word	0x58024400
 8002308:	58020400 	.word	0x58020400
 800230c:	40003800 	.word	0x40003800

08002310 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a1a      	ldr	r2, [pc, #104]	; (8002388 <HAL_TIM_PWM_MspInit+0x78>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d12e      	bne.n	8002380 <HAL_TIM_PWM_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002322:	4b1a      	ldr	r3, [pc, #104]	; (800238c <HAL_TIM_PWM_MspInit+0x7c>)
 8002324:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002328:	4a18      	ldr	r2, [pc, #96]	; (800238c <HAL_TIM_PWM_MspInit+0x7c>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002332:	4b16      	ldr	r3, [pc, #88]	; (800238c <HAL_TIM_PWM_MspInit+0x7c>)
 8002334:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002340:	2200      	movs	r2, #0
 8002342:	2100      	movs	r1, #0
 8002344:	2018      	movs	r0, #24
 8002346:	f002 f83c 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800234a:	2018      	movs	r0, #24
 800234c:	f002 f853 	bl	80043f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002350:	2200      	movs	r2, #0
 8002352:	2100      	movs	r1, #0
 8002354:	2019      	movs	r0, #25
 8002356:	f002 f834 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800235a:	2019      	movs	r0, #25
 800235c:	f002 f84b 	bl	80043f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8002360:	2200      	movs	r2, #0
 8002362:	2100      	movs	r1, #0
 8002364:	201a      	movs	r0, #26
 8002366:	f002 f82c 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 800236a:	201a      	movs	r0, #26
 800236c:	f002 f843 	bl	80043f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002370:	2200      	movs	r2, #0
 8002372:	2100      	movs	r1, #0
 8002374:	201b      	movs	r0, #27
 8002376:	f002 f824 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800237a:	201b      	movs	r0, #27
 800237c:	f002 f83b 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002380:	bf00      	nop
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40010000 	.word	0x40010000
 800238c:	58024400 	.word	0x58024400

08002390 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023a0:	d116      	bne.n	80023d0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023a2:	4b0d      	ldr	r3, [pc, #52]	; (80023d8 <HAL_TIM_Base_MspInit+0x48>)
 80023a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80023a8:	4a0b      	ldr	r2, [pc, #44]	; (80023d8 <HAL_TIM_Base_MspInit+0x48>)
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <HAL_TIM_Base_MspInit+0x48>)
 80023b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 80023c0:	2200      	movs	r2, #0
 80023c2:	2101      	movs	r1, #1
 80023c4:	201c      	movs	r0, #28
 80023c6:	f001 fffc 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023ca:	201c      	movs	r0, #28
 80023cc:	f002 f813 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80023d0:	bf00      	nop
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	58024400 	.word	0x58024400

080023dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08a      	sub	sp, #40	; 0x28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 0314 	add.w	r3, r7, #20
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a26      	ldr	r2, [pc, #152]	; (8002494 <HAL_TIM_MspPostInit+0xb8>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d120      	bne.n	8002440 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fe:	4b26      	ldr	r3, [pc, #152]	; (8002498 <HAL_TIM_MspPostInit+0xbc>)
 8002400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002404:	4a24      	ldr	r2, [pc, #144]	; (8002498 <HAL_TIM_MspPostInit+0xbc>)
 8002406:	f043 0301 	orr.w	r3, r3, #1
 800240a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800240e:	4b22      	ldr	r3, [pc, #136]	; (8002498 <HAL_TIM_MspPostInit+0xbc>)
 8002410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002414:	f003 0301 	and.w	r3, r3, #1
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800241c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002422:	2302      	movs	r3, #2
 8002424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242a:	2300      	movs	r3, #0
 800242c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800242e:	2301      	movs	r3, #1
 8002430:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002432:	f107 0314 	add.w	r3, r7, #20
 8002436:	4619      	mov	r1, r3
 8002438:	4818      	ldr	r0, [pc, #96]	; (800249c <HAL_TIM_MspPostInit+0xc0>)
 800243a:	f004 fffb 	bl	8007434 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800243e:	e024      	b.n	800248a <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM2)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002448:	d11f      	bne.n	800248a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800244a:	4b13      	ldr	r3, [pc, #76]	; (8002498 <HAL_TIM_MspPostInit+0xbc>)
 800244c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002450:	4a11      	ldr	r2, [pc, #68]	; (8002498 <HAL_TIM_MspPostInit+0xbc>)
 8002452:	f043 0302 	orr.w	r3, r3, #2
 8002456:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800245a:	4b0f      	ldr	r3, [pc, #60]	; (8002498 <HAL_TIM_MspPostInit+0xbc>)
 800245c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002468:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800246c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246e:	2302      	movs	r3, #2
 8002470:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002476:	2300      	movs	r3, #0
 8002478:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800247a:	2301      	movs	r3, #1
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247e:	f107 0314 	add.w	r3, r7, #20
 8002482:	4619      	mov	r1, r3
 8002484:	4806      	ldr	r0, [pc, #24]	; (80024a0 <HAL_TIM_MspPostInit+0xc4>)
 8002486:	f004 ffd5 	bl	8007434 <HAL_GPIO_Init>
}
 800248a:	bf00      	nop
 800248c:	3728      	adds	r7, #40	; 0x28
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	40010000 	.word	0x40010000
 8002498:	58024400 	.word	0x58024400
 800249c:	58020000 	.word	0x58020000
 80024a0:	58020400 	.word	0x58020400

080024a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b0b8      	sub	sp, #224	; 0xe0
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024bc:	f107 0310 	add.w	r3, r7, #16
 80024c0:	22bc      	movs	r2, #188	; 0xbc
 80024c2:	2100      	movs	r1, #0
 80024c4:	4618      	mov	r0, r3
 80024c6:	f00d ff61 	bl	801038c <memset>
  if(huart->Instance==USART1)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a29      	ldr	r2, [pc, #164]	; (8002574 <HAL_UART_MspInit+0xd0>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d14a      	bne.n	800256a <HAL_UART_MspInit+0xc6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80024d4:	2301      	movs	r3, #1
 80024d6:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80024d8:	2300      	movs	r3, #0
 80024da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024de:	f107 0310 	add.w	r3, r7, #16
 80024e2:	4618      	mov	r0, r3
 80024e4:	f006 ff42 	bl	800936c <HAL_RCCEx_PeriphCLKConfig>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80024ee:	f7ff fc79 	bl	8001de4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024f2:	4b21      	ldr	r3, [pc, #132]	; (8002578 <HAL_UART_MspInit+0xd4>)
 80024f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80024f8:	4a1f      	ldr	r2, [pc, #124]	; (8002578 <HAL_UART_MspInit+0xd4>)
 80024fa:	f043 0310 	orr.w	r3, r3, #16
 80024fe:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002502:	4b1d      	ldr	r3, [pc, #116]	; (8002578 <HAL_UART_MspInit+0xd4>)
 8002504:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002508:	f003 0310 	and.w	r3, r3, #16
 800250c:	60fb      	str	r3, [r7, #12]
 800250e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002510:	4b19      	ldr	r3, [pc, #100]	; (8002578 <HAL_UART_MspInit+0xd4>)
 8002512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002516:	4a18      	ldr	r2, [pc, #96]	; (8002578 <HAL_UART_MspInit+0xd4>)
 8002518:	f043 0301 	orr.w	r3, r3, #1
 800251c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002520:	4b15      	ldr	r3, [pc, #84]	; (8002578 <HAL_UART_MspInit+0xd4>)
 8002522:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	60bb      	str	r3, [r7, #8]
 800252c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800252e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002532:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002536:	2302      	movs	r3, #2
 8002538:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253c:	2300      	movs	r3, #0
 800253e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002542:	2300      	movs	r3, #0
 8002544:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002548:	2307      	movs	r3, #7
 800254a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002552:	4619      	mov	r1, r3
 8002554:	4809      	ldr	r0, [pc, #36]	; (800257c <HAL_UART_MspInit+0xd8>)
 8002556:	f004 ff6d 	bl	8007434 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2100      	movs	r1, #0
 800255e:	2025      	movs	r0, #37	; 0x25
 8002560:	f001 ff2f 	bl	80043c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002564:	2025      	movs	r0, #37	; 0x25
 8002566:	f001 ff46 	bl	80043f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800256a:	bf00      	nop
 800256c:	37e0      	adds	r7, #224	; 0xe0
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40011000 	.word	0x40011000
 8002578:	58024400 	.word	0x58024400
 800257c:	58020000 	.word	0x58020000

08002580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002584:	e7fe      	b.n	8002584 <NMI_Handler+0x4>

08002586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258a:	e7fe      	b.n	800258a <HardFault_Handler+0x4>

0800258c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002590:	e7fe      	b.n	8002590 <MemManage_Handler+0x4>

08002592 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002596:	e7fe      	b.n	8002596 <BusFault_Handler+0x4>

08002598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800259c:	e7fe      	b.n	800259c <UsageFault_Handler+0x4>

0800259e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800259e:	b480      	push	{r7}
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025cc:	f000 f9ac 	bl	8002928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025d0:	bf00      	nop
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025d8:	4802      	ldr	r0, [pc, #8]	; (80025e4 <DMA1_Stream0_IRQHandler+0x10>)
 80025da:	f003 fc19 	bl	8005e10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	24000184 	.word	0x24000184

080025e8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80025ec:	4802      	ldr	r0, [pc, #8]	; (80025f8 <DMA1_Stream1_IRQHandler+0x10>)
 80025ee:	f003 fc0f 	bl	8005e10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	240001fc 	.word	0x240001fc

080025fc <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002600:	4802      	ldr	r0, [pc, #8]	; (800260c <TIM1_BRK_IRQHandler+0x10>)
 8002602:	f00a f9ed 	bl	800c9e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	240003e4 	.word	0x240003e4

08002610 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002614:	4802      	ldr	r0, [pc, #8]	; (8002620 <TIM1_UP_IRQHandler+0x10>)
 8002616:	f00a f9e3 	bl	800c9e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	240003e4 	.word	0x240003e4

08002624 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002628:	4802      	ldr	r0, [pc, #8]	; (8002634 <TIM1_TRG_COM_IRQHandler+0x10>)
 800262a:	f00a f9d9 	bl	800c9e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	240003e4 	.word	0x240003e4

08002638 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800263c:	4802      	ldr	r0, [pc, #8]	; (8002648 <TIM1_CC_IRQHandler+0x10>)
 800263e:	f00a f9cf 	bl	800c9e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002642:	bf00      	nop
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	240003e4 	.word	0x240003e4

0800264c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002650:	4802      	ldr	r0, [pc, #8]	; (800265c <TIM2_IRQHandler+0x10>)
 8002652:	f00a f9c5 	bl	800c9e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	24000430 	.word	0x24000430

08002660 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002664:	4802      	ldr	r0, [pc, #8]	; (8002670 <USART1_IRQHandler+0x10>)
 8002666:	f00b fba9 	bl	800ddbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	2400047c 	.word	0x2400047c

08002674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800267c:	4a14      	ldr	r2, [pc, #80]	; (80026d0 <_sbrk+0x5c>)
 800267e:	4b15      	ldr	r3, [pc, #84]	; (80026d4 <_sbrk+0x60>)
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002688:	4b13      	ldr	r3, [pc, #76]	; (80026d8 <_sbrk+0x64>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d102      	bne.n	8002696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002690:	4b11      	ldr	r3, [pc, #68]	; (80026d8 <_sbrk+0x64>)
 8002692:	4a12      	ldr	r2, [pc, #72]	; (80026dc <_sbrk+0x68>)
 8002694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002696:	4b10      	ldr	r3, [pc, #64]	; (80026d8 <_sbrk+0x64>)
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4413      	add	r3, r2
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d207      	bcs.n	80026b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a4:	f00d fe8a 	bl	80103bc <__errno>
 80026a8:	4603      	mov	r3, r0
 80026aa:	220c      	movs	r2, #12
 80026ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80026b2:	e009      	b.n	80026c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b4:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <_sbrk+0x64>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ba:	4b07      	ldr	r3, [pc, #28]	; (80026d8 <_sbrk+0x64>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4413      	add	r3, r2
 80026c2:	4a05      	ldr	r2, [pc, #20]	; (80026d8 <_sbrk+0x64>)
 80026c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026c6:	68fb      	ldr	r3, [r7, #12]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	24080000 	.word	0x24080000
 80026d4:	00000400 	.word	0x00000400
 80026d8:	240005c4 	.word	0x240005c4
 80026dc:	24000718 	.word	0x24000718

080026e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80026e4:	4b37      	ldr	r3, [pc, #220]	; (80027c4 <SystemInit+0xe4>)
 80026e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ea:	4a36      	ldr	r2, [pc, #216]	; (80027c4 <SystemInit+0xe4>)
 80026ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80026f4:	4b34      	ldr	r3, [pc, #208]	; (80027c8 <SystemInit+0xe8>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 030f 	and.w	r3, r3, #15
 80026fc:	2b06      	cmp	r3, #6
 80026fe:	d807      	bhi.n	8002710 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002700:	4b31      	ldr	r3, [pc, #196]	; (80027c8 <SystemInit+0xe8>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f023 030f 	bic.w	r3, r3, #15
 8002708:	4a2f      	ldr	r2, [pc, #188]	; (80027c8 <SystemInit+0xe8>)
 800270a:	f043 0307 	orr.w	r3, r3, #7
 800270e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002710:	4b2e      	ldr	r3, [pc, #184]	; (80027cc <SystemInit+0xec>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a2d      	ldr	r2, [pc, #180]	; (80027cc <SystemInit+0xec>)
 8002716:	f043 0301 	orr.w	r3, r3, #1
 800271a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800271c:	4b2b      	ldr	r3, [pc, #172]	; (80027cc <SystemInit+0xec>)
 800271e:	2200      	movs	r2, #0
 8002720:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002722:	4b2a      	ldr	r3, [pc, #168]	; (80027cc <SystemInit+0xec>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	4929      	ldr	r1, [pc, #164]	; (80027cc <SystemInit+0xec>)
 8002728:	4b29      	ldr	r3, [pc, #164]	; (80027d0 <SystemInit+0xf0>)
 800272a:	4013      	ands	r3, r2
 800272c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800272e:	4b26      	ldr	r3, [pc, #152]	; (80027c8 <SystemInit+0xe8>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0308 	and.w	r3, r3, #8
 8002736:	2b00      	cmp	r3, #0
 8002738:	d007      	beq.n	800274a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800273a:	4b23      	ldr	r3, [pc, #140]	; (80027c8 <SystemInit+0xe8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f023 030f 	bic.w	r3, r3, #15
 8002742:	4a21      	ldr	r2, [pc, #132]	; (80027c8 <SystemInit+0xe8>)
 8002744:	f043 0307 	orr.w	r3, r3, #7
 8002748:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800274a:	4b20      	ldr	r3, [pc, #128]	; (80027cc <SystemInit+0xec>)
 800274c:	2200      	movs	r2, #0
 800274e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002750:	4b1e      	ldr	r3, [pc, #120]	; (80027cc <SystemInit+0xec>)
 8002752:	2200      	movs	r2, #0
 8002754:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002756:	4b1d      	ldr	r3, [pc, #116]	; (80027cc <SystemInit+0xec>)
 8002758:	2200      	movs	r2, #0
 800275a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800275c:	4b1b      	ldr	r3, [pc, #108]	; (80027cc <SystemInit+0xec>)
 800275e:	4a1d      	ldr	r2, [pc, #116]	; (80027d4 <SystemInit+0xf4>)
 8002760:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002762:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <SystemInit+0xec>)
 8002764:	4a1c      	ldr	r2, [pc, #112]	; (80027d8 <SystemInit+0xf8>)
 8002766:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002768:	4b18      	ldr	r3, [pc, #96]	; (80027cc <SystemInit+0xec>)
 800276a:	4a1c      	ldr	r2, [pc, #112]	; (80027dc <SystemInit+0xfc>)
 800276c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800276e:	4b17      	ldr	r3, [pc, #92]	; (80027cc <SystemInit+0xec>)
 8002770:	2200      	movs	r2, #0
 8002772:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002774:	4b15      	ldr	r3, [pc, #84]	; (80027cc <SystemInit+0xec>)
 8002776:	4a19      	ldr	r2, [pc, #100]	; (80027dc <SystemInit+0xfc>)
 8002778:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800277a:	4b14      	ldr	r3, [pc, #80]	; (80027cc <SystemInit+0xec>)
 800277c:	2200      	movs	r2, #0
 800277e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002780:	4b12      	ldr	r3, [pc, #72]	; (80027cc <SystemInit+0xec>)
 8002782:	4a16      	ldr	r2, [pc, #88]	; (80027dc <SystemInit+0xfc>)
 8002784:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002786:	4b11      	ldr	r3, [pc, #68]	; (80027cc <SystemInit+0xec>)
 8002788:	2200      	movs	r2, #0
 800278a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800278c:	4b0f      	ldr	r3, [pc, #60]	; (80027cc <SystemInit+0xec>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a0e      	ldr	r2, [pc, #56]	; (80027cc <SystemInit+0xec>)
 8002792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002796:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002798:	4b0c      	ldr	r3, [pc, #48]	; (80027cc <SystemInit+0xec>)
 800279a:	2200      	movs	r2, #0
 800279c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800279e:	4b10      	ldr	r3, [pc, #64]	; (80027e0 <SystemInit+0x100>)
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	4b10      	ldr	r3, [pc, #64]	; (80027e4 <SystemInit+0x104>)
 80027a4:	4013      	ands	r3, r2
 80027a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027aa:	d202      	bcs.n	80027b2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80027ac:	4b0e      	ldr	r3, [pc, #56]	; (80027e8 <SystemInit+0x108>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80027b2:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <SystemInit+0x10c>)
 80027b4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80027b8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80027ba:	bf00      	nop
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	e000ed00 	.word	0xe000ed00
 80027c8:	52002000 	.word	0x52002000
 80027cc:	58024400 	.word	0x58024400
 80027d0:	eaf6ed7f 	.word	0xeaf6ed7f
 80027d4:	02020200 	.word	0x02020200
 80027d8:	01ff0000 	.word	0x01ff0000
 80027dc:	01010280 	.word	0x01010280
 80027e0:	5c001000 	.word	0x5c001000
 80027e4:	ffff0000 	.word	0xffff0000
 80027e8:	51008108 	.word	0x51008108
 80027ec:	52004000 	.word	0x52004000

080027f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80027f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002828 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80027f4:	f7ff ff74 	bl	80026e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027f8:	480c      	ldr	r0, [pc, #48]	; (800282c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027fa:	490d      	ldr	r1, [pc, #52]	; (8002830 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027fc:	4a0d      	ldr	r2, [pc, #52]	; (8002834 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002800:	e002      	b.n	8002808 <LoopCopyDataInit>

08002802 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002802:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002804:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002806:	3304      	adds	r3, #4

08002808 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002808:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800280a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800280c:	d3f9      	bcc.n	8002802 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800280e:	4a0a      	ldr	r2, [pc, #40]	; (8002838 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002810:	4c0a      	ldr	r4, [pc, #40]	; (800283c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002812:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002814:	e001      	b.n	800281a <LoopFillZerobss>

08002816 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002816:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002818:	3204      	adds	r2, #4

0800281a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800281a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800281c:	d3fb      	bcc.n	8002816 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800281e:	f00d fdd3 	bl	80103c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002822:	f7fe fc61 	bl	80010e8 <main>
  bx  lr
 8002826:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002828:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800282c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002830:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 8002834:	08010548 	.word	0x08010548
  ldr r2, =_sbss
 8002838:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 800283c:	24000714 	.word	0x24000714

08002840 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002840:	e7fe      	b.n	8002840 <ADC3_IRQHandler>
	...

08002844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800284a:	2003      	movs	r0, #3
 800284c:	f001 fdae 	bl	80043ac <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002850:	f006 fbb6 	bl	8008fc0 <HAL_RCC_GetSysClockFreq>
 8002854:	4602      	mov	r2, r0
 8002856:	4b15      	ldr	r3, [pc, #84]	; (80028ac <HAL_Init+0x68>)
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	0a1b      	lsrs	r3, r3, #8
 800285c:	f003 030f 	and.w	r3, r3, #15
 8002860:	4913      	ldr	r1, [pc, #76]	; (80028b0 <HAL_Init+0x6c>)
 8002862:	5ccb      	ldrb	r3, [r1, r3]
 8002864:	f003 031f 	and.w	r3, r3, #31
 8002868:	fa22 f303 	lsr.w	r3, r2, r3
 800286c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800286e:	4b0f      	ldr	r3, [pc, #60]	; (80028ac <HAL_Init+0x68>)
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	4a0e      	ldr	r2, [pc, #56]	; (80028b0 <HAL_Init+0x6c>)
 8002878:	5cd3      	ldrb	r3, [r2, r3]
 800287a:	f003 031f 	and.w	r3, r3, #31
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	fa22 f303 	lsr.w	r3, r2, r3
 8002884:	4a0b      	ldr	r2, [pc, #44]	; (80028b4 <HAL_Init+0x70>)
 8002886:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002888:	4a0b      	ldr	r2, [pc, #44]	; (80028b8 <HAL_Init+0x74>)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800288e:	200f      	movs	r0, #15
 8002890:	f000 f814 	bl	80028bc <HAL_InitTick>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e002      	b.n	80028a4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800289e:	f7ff faa7 	bl	8001df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3708      	adds	r7, #8
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	58024400 	.word	0x58024400
 80028b0:	080104f8 	.word	0x080104f8
 80028b4:	24000034 	.word	0x24000034
 80028b8:	24000030 	.word	0x24000030

080028bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80028c4:	4b15      	ldr	r3, [pc, #84]	; (800291c <HAL_InitTick+0x60>)
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d101      	bne.n	80028d0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e021      	b.n	8002914 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80028d0:	4b13      	ldr	r3, [pc, #76]	; (8002920 <HAL_InitTick+0x64>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b11      	ldr	r3, [pc, #68]	; (800291c <HAL_InitTick+0x60>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	4619      	mov	r1, r3
 80028da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028de:	fbb3 f3f1 	udiv	r3, r3, r1
 80028e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e6:	4618      	mov	r0, r3
 80028e8:	f001 fd93 	bl	8004412 <HAL_SYSTICK_Config>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e00e      	b.n	8002914 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b0f      	cmp	r3, #15
 80028fa:	d80a      	bhi.n	8002912 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028fc:	2200      	movs	r2, #0
 80028fe:	6879      	ldr	r1, [r7, #4]
 8002900:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002904:	f001 fd5d 	bl	80043c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002908:	4a06      	ldr	r2, [pc, #24]	; (8002924 <HAL_InitTick+0x68>)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800290e:	2300      	movs	r3, #0
 8002910:	e000      	b.n	8002914 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
}
 8002914:	4618      	mov	r0, r3
 8002916:	3708      	adds	r7, #8
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	2400003c 	.word	0x2400003c
 8002920:	24000030 	.word	0x24000030
 8002924:	24000038 	.word	0x24000038

08002928 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800292c:	4b06      	ldr	r3, [pc, #24]	; (8002948 <HAL_IncTick+0x20>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	461a      	mov	r2, r3
 8002932:	4b06      	ldr	r3, [pc, #24]	; (800294c <HAL_IncTick+0x24>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4413      	add	r3, r2
 8002938:	4a04      	ldr	r2, [pc, #16]	; (800294c <HAL_IncTick+0x24>)
 800293a:	6013      	str	r3, [r2, #0]
}
 800293c:	bf00      	nop
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	2400003c 	.word	0x2400003c
 800294c:	240005c8 	.word	0x240005c8

08002950 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  return uwTick;
 8002954:	4b03      	ldr	r3, [pc, #12]	; (8002964 <HAL_GetTick+0x14>)
 8002956:	681b      	ldr	r3, [r3, #0]
}
 8002958:	4618      	mov	r0, r3
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	240005c8 	.word	0x240005c8

08002968 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002970:	f7ff ffee 	bl	8002950 <HAL_GetTick>
 8002974:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002980:	d005      	beq.n	800298e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002982:	4b0a      	ldr	r3, [pc, #40]	; (80029ac <HAL_Delay+0x44>)
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	461a      	mov	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4413      	add	r3, r2
 800298c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800298e:	bf00      	nop
 8002990:	f7ff ffde 	bl	8002950 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	429a      	cmp	r2, r3
 800299e:	d8f7      	bhi.n	8002990 <HAL_Delay+0x28>
  {
  }
}
 80029a0:	bf00      	nop
 80029a2:	bf00      	nop
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	2400003c 	.word	0x2400003c

080029b0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80029b4:	4b05      	ldr	r3, [pc, #20]	; (80029cc <HAL_SuspendTick+0x1c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a04      	ldr	r2, [pc, #16]	; (80029cc <HAL_SuspendTick+0x1c>)
 80029ba:	f023 0302 	bic.w	r3, r3, #2
 80029be:	6013      	str	r3, [r2, #0]
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	e000e010 	.word	0xe000e010

080029d0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80029d4:	4b03      	ldr	r3, [pc, #12]	; (80029e4 <HAL_GetREVID+0x14>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	0c1b      	lsrs	r3, r3, #16
}
 80029da:	4618      	mov	r0, r3
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	5c001000 	.word	0x5c001000

080029e8 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80029f2:	4b07      	ldr	r3, [pc, #28]	; (8002a10 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	43db      	mvns	r3, r3
 80029fa:	401a      	ands	r2, r3
 80029fc:	4904      	ldr	r1, [pc, #16]	; (8002a10 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	604b      	str	r3, [r1, #4]
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	58000400 	.word	0x58000400

08002a14 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	609a      	str	r2, [r3, #8]
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b083      	sub	sp, #12
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
 8002a42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	609a      	str	r2, [r3, #8]
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b087      	sub	sp, #28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
 8002a88:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3360      	adds	r3, #96	; 0x60
 8002a8e:	461a      	mov	r2, r3
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	430b      	orrs	r3, r1
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002ab0:	bf00      	nop
 8002ab2:	371c      	adds	r7, #28
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 031f 	and.w	r3, r3, #31
 8002ad6:	6879      	ldr	r1, [r7, #4]
 8002ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8002adc:	431a      	orrs	r2, r3
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	611a      	str	r2, [r3, #16]
}
 8002ae2:	bf00      	nop
 8002ae4:	3714      	adds	r7, #20
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b087      	sub	sp, #28
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	60f8      	str	r0, [r7, #12]
 8002af6:	60b9      	str	r1, [r7, #8]
 8002af8:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	3360      	adds	r3, #96	; 0x60
 8002afe:	461a      	mov	r2, r3
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	431a      	orrs	r2, r3
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	601a      	str	r2, [r3, #0]
  }
}
 8002b18:	bf00      	nop
 8002b1a:	371c      	adds	r7, #28
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	370c      	adds	r7, #12
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr

08002b4a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b087      	sub	sp, #28
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	60f8      	str	r0, [r7, #12]
 8002b52:	60b9      	str	r1, [r7, #8]
 8002b54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	3330      	adds	r3, #48	; 0x30
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	0a1b      	lsrs	r3, r3, #8
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	f003 030c 	and.w	r3, r3, #12
 8002b66:	4413      	add	r3, r2
 8002b68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f003 031f 	and.w	r3, r3, #31
 8002b74:	211f      	movs	r1, #31
 8002b76:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	401a      	ands	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	0e9b      	lsrs	r3, r3, #26
 8002b82:	f003 011f 	and.w	r1, r3, #31
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	f003 031f 	and.w	r3, r3, #31
 8002b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b90:	431a      	orrs	r2, r3
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b96:	bf00      	nop
 8002b98:	371c      	adds	r7, #28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
 8002baa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	f023 0203 	bic.w	r2, r3, #3
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	60da      	str	r2, [r3, #12]
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b087      	sub	sp, #28
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	3314      	adds	r3, #20
 8002bd8:	461a      	mov	r2, r3
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	0e5b      	lsrs	r3, r3, #25
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	4413      	add	r3, r2
 8002be6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	0d1b      	lsrs	r3, r3, #20
 8002bf0:	f003 031f 	and.w	r3, r3, #31
 8002bf4:	2107      	movs	r1, #7
 8002bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	401a      	ands	r2, r3
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	0d1b      	lsrs	r3, r3, #20
 8002c02:	f003 031f 	and.w	r3, r3, #31
 8002c06:	6879      	ldr	r1, [r7, #4]
 8002c08:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002c12:	bf00      	nop
 8002c14:	371c      	adds	r7, #28
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
	...

08002c20 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f003 0318 	and.w	r3, r3, #24
 8002c42:	4908      	ldr	r1, [pc, #32]	; (8002c64 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002c44:	40d9      	lsrs	r1, r3
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	400b      	ands	r3, r1
 8002c4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8002c56:	bf00      	nop
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	000fffff 	.word	0x000fffff

08002c68 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 031f 	and.w	r3, r3, #31
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6093      	str	r3, [r2, #8]
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	5fffffc0 	.word	0x5fffffc0

08002ca8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cbc:	d101      	bne.n	8002cc2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e000      	b.n	8002cc4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <LL_ADC_EnableInternalRegulator+0x24>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	6fffffc0 	.word	0x6fffffc0

08002cf8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d0c:	d101      	bne.n	8002d12 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e000      	b.n	8002d14 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <LL_ADC_Enable+0x24>)
 8002d2e:	4013      	ands	r3, r2
 8002d30:	f043 0201 	orr.w	r2, r3, #1
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	7fffffc0 	.word	0x7fffffc0

08002d48 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	4b05      	ldr	r3, [pc, #20]	; (8002d6c <LL_ADC_Disable+0x24>)
 8002d56:	4013      	ands	r3, r2
 8002d58:	f043 0202 	orr.w	r2, r3, #2
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	7fffffc0 	.word	0x7fffffc0

08002d70 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <LL_ADC_IsEnabled+0x18>
 8002d84:	2301      	movs	r3, #1
 8002d86:	e000      	b.n	8002d8a <LL_ADC_IsEnabled+0x1a>
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d101      	bne.n	8002dae <LL_ADC_IsDisableOngoing+0x18>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <LL_ADC_IsDisableOngoing+0x1a>
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <LL_ADC_REG_StartConversion+0x24>)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	f043 0204 	orr.w	r2, r3, #4
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	7fffffc0 	.word	0x7fffffc0

08002de4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d101      	bne.n	8002dfc <LL_ADC_REG_IsConversionOngoing+0x18>
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e000      	b.n	8002dfe <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 0308 	and.w	r3, r3, #8
 8002e1a:	2b08      	cmp	r3, #8
 8002e1c:	d101      	bne.n	8002e22 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e30:	b590      	push	{r4, r7, lr}
 8002e32:	b089      	sub	sp, #36	; 0x24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e18f      	b.n	800316a <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d109      	bne.n	8002e6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f7fe ffe3 	bl	8001e24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff ff19 	bl	8002ca8 <LL_ADC_IsDeepPowerDownEnabled>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d004      	beq.n	8002e86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff feff 	bl	8002c84 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff ff34 	bl	8002cf8 <LL_ADC_IsInternalRegulatorEnabled>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d114      	bne.n	8002ec0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7ff ff18 	bl	8002cd0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ea0:	4b87      	ldr	r3, [pc, #540]	; (80030c0 <HAL_ADC_Init+0x290>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	099b      	lsrs	r3, r3, #6
 8002ea6:	4a87      	ldr	r2, [pc, #540]	; (80030c4 <HAL_ADC_Init+0x294>)
 8002ea8:	fba2 2303 	umull	r2, r3, r2, r3
 8002eac:	099b      	lsrs	r3, r3, #6
 8002eae:	3301      	adds	r3, #1
 8002eb0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002eb2:	e002      	b.n	8002eba <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1f9      	bne.n	8002eb4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff ff17 	bl	8002cf8 <LL_ADC_IsInternalRegulatorEnabled>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10d      	bne.n	8002eec <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed4:	f043 0210 	orr.w	r2, r3, #16
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ee0:	f043 0201 	orr.w	r2, r3, #1
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff ff77 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 8002ef6:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efc:	f003 0310 	and.w	r3, r3, #16
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f040 8129 	bne.w	8003158 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f040 8125 	bne.w	8003158 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f12:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f16:	f043 0202 	orr.w	r2, r3, #2
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7ff ff24 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d136      	bne.n	8002f9c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a65      	ldr	r2, [pc, #404]	; (80030c8 <HAL_ADC_Init+0x298>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d004      	beq.n	8002f42 <HAL_ADC_Init+0x112>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a63      	ldr	r2, [pc, #396]	; (80030cc <HAL_ADC_Init+0x29c>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d10e      	bne.n	8002f60 <HAL_ADC_Init+0x130>
 8002f42:	4861      	ldr	r0, [pc, #388]	; (80030c8 <HAL_ADC_Init+0x298>)
 8002f44:	f7ff ff14 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f48:	4604      	mov	r4, r0
 8002f4a:	4860      	ldr	r0, [pc, #384]	; (80030cc <HAL_ADC_Init+0x29c>)
 8002f4c:	f7ff ff10 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f50:	4603      	mov	r3, r0
 8002f52:	4323      	orrs	r3, r4
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	bf0c      	ite	eq
 8002f58:	2301      	moveq	r3, #1
 8002f5a:	2300      	movne	r3, #0
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	e008      	b.n	8002f72 <HAL_ADC_Init+0x142>
 8002f60:	485b      	ldr	r0, [pc, #364]	; (80030d0 <HAL_ADC_Init+0x2a0>)
 8002f62:	f7ff ff05 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	bf0c      	ite	eq
 8002f6c:	2301      	moveq	r3, #1
 8002f6e:	2300      	movne	r3, #0
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d012      	beq.n	8002f9c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a53      	ldr	r2, [pc, #332]	; (80030c8 <HAL_ADC_Init+0x298>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d004      	beq.n	8002f8a <HAL_ADC_Init+0x15a>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a51      	ldr	r2, [pc, #324]	; (80030cc <HAL_ADC_Init+0x29c>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d101      	bne.n	8002f8e <HAL_ADC_Init+0x15e>
 8002f8a:	4a52      	ldr	r2, [pc, #328]	; (80030d4 <HAL_ADC_Init+0x2a4>)
 8002f8c:	e000      	b.n	8002f90 <HAL_ADC_Init+0x160>
 8002f8e:	4a52      	ldr	r2, [pc, #328]	; (80030d8 <HAL_ADC_Init+0x2a8>)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4619      	mov	r1, r3
 8002f96:	4610      	mov	r0, r2
 8002f98:	f7ff fd3c 	bl	8002a14 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002f9c:	f7ff fd18 	bl	80029d0 <HAL_GetREVID>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	f241 0203 	movw	r2, #4099	; 0x1003
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d914      	bls.n	8002fd4 <HAL_ADC_Init+0x1a4>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	2b10      	cmp	r3, #16
 8002fb0:	d110      	bne.n	8002fd4 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	7d5b      	ldrb	r3, [r3, #21]
 8002fb6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fbc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002fc2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	7f1b      	ldrb	r3, [r3, #28]
 8002fc8:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002fca:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fcc:	f043 030c 	orr.w	r3, r3, #12
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	e00d      	b.n	8002ff0 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	7d5b      	ldrb	r3, [r3, #21]
 8002fd8:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fde:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002fe4:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	7f1b      	ldrb	r3, [r3, #28]
 8002fea:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fec:	4313      	orrs	r3, r2
 8002fee:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	7f1b      	ldrb	r3, [r3, #28]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d106      	bne.n	8003006 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	045b      	lsls	r3, r3, #17
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4313      	orrs	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003012:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4313      	orrs	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68da      	ldr	r2, [r3, #12]
 8003028:	4b2c      	ldr	r3, [pc, #176]	; (80030dc <HAL_ADC_Init+0x2ac>)
 800302a:	4013      	ands	r3, r2
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	69b9      	ldr	r1, [r7, #24]
 8003032:	430b      	orrs	r3, r1
 8003034:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff fed2 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 8003040:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7ff fedf 	bl	8002e0a <LL_ADC_INJ_IsConversionOngoing>
 800304c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d15f      	bne.n	8003114 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d15c      	bne.n	8003114 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	7d1b      	ldrb	r3, [r3, #20]
 800305e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8003064:	4313      	orrs	r3, r2
 8003066:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	4b1c      	ldr	r3, [pc, #112]	; (80030e0 <HAL_ADC_Init+0x2b0>)
 8003070:	4013      	ands	r3, r2
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	69b9      	ldr	r1, [r7, #24]
 8003078:	430b      	orrs	r3, r1
 800307a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003082:	2b01      	cmp	r3, #1
 8003084:	d130      	bne.n	80030e8 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	691a      	ldr	r2, [r3, #16]
 8003092:	4b14      	ldr	r3, [pc, #80]	; (80030e4 <HAL_ADC_Init+0x2b4>)
 8003094:	4013      	ands	r3, r2
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800309a:	3a01      	subs	r2, #1
 800309c:	0411      	lsls	r1, r2, #16
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030a2:	4311      	orrs	r1, r2
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80030a8:	4311      	orrs	r1, r2
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80030ae:	430a      	orrs	r2, r1
 80030b0:	431a      	orrs	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0201 	orr.w	r2, r2, #1
 80030ba:	611a      	str	r2, [r3, #16]
 80030bc:	e01c      	b.n	80030f8 <HAL_ADC_Init+0x2c8>
 80030be:	bf00      	nop
 80030c0:	24000030 	.word	0x24000030
 80030c4:	053e2d63 	.word	0x053e2d63
 80030c8:	40022000 	.word	0x40022000
 80030cc:	40022100 	.word	0x40022100
 80030d0:	58026000 	.word	0x58026000
 80030d4:	40022300 	.word	0x40022300
 80030d8:	58026300 	.word	0x58026300
 80030dc:	fff0c003 	.word	0xfff0c003
 80030e0:	ffffbffc 	.word	0xffffbffc
 80030e4:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	691a      	ldr	r2, [r3, #16]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 0201 	bic.w	r2, r2, #1
 80030f6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 fdd6 	bl	8003cc0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	2b01      	cmp	r3, #1
 800311a:	d10c      	bne.n	8003136 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	f023 010f 	bic.w	r1, r3, #15
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	1e5a      	subs	r2, r3, #1
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	430a      	orrs	r2, r1
 8003132:	631a      	str	r2, [r3, #48]	; 0x30
 8003134:	e007      	b.n	8003146 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 020f 	bic.w	r2, r2, #15
 8003144:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314a:	f023 0303 	bic.w	r3, r3, #3
 800314e:	f043 0201 	orr.w	r2, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	655a      	str	r2, [r3, #84]	; 0x54
 8003156:	e007      	b.n	8003168 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800315c:	f043 0210 	orr.w	r2, r3, #16
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003168:	7ffb      	ldrb	r3, [r7, #31]
}
 800316a:	4618      	mov	r0, r3
 800316c:	3724      	adds	r7, #36	; 0x24
 800316e:	46bd      	mov	sp, r7
 8003170:	bd90      	pop	{r4, r7, pc}
 8003172:	bf00      	nop

08003174 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b086      	sub	sp, #24
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a55      	ldr	r2, [pc, #340]	; (80032dc <HAL_ADC_Start_DMA+0x168>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d004      	beq.n	8003194 <HAL_ADC_Start_DMA+0x20>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a54      	ldr	r2, [pc, #336]	; (80032e0 <HAL_ADC_Start_DMA+0x16c>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d101      	bne.n	8003198 <HAL_ADC_Start_DMA+0x24>
 8003194:	4b53      	ldr	r3, [pc, #332]	; (80032e4 <HAL_ADC_Start_DMA+0x170>)
 8003196:	e000      	b.n	800319a <HAL_ADC_Start_DMA+0x26>
 8003198:	4b53      	ldr	r3, [pc, #332]	; (80032e8 <HAL_ADC_Start_DMA+0x174>)
 800319a:	4618      	mov	r0, r3
 800319c:	f7ff fd64 	bl	8002c68 <LL_ADC_GetMultimode>
 80031a0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff fe1c 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f040 808c 	bne.w	80032cc <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d101      	bne.n	80031c2 <HAL_ADC_Start_DMA+0x4e>
 80031be:	2302      	movs	r3, #2
 80031c0:	e087      	b.n	80032d2 <HAL_ADC_Start_DMA+0x15e>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2201      	movs	r2, #1
 80031c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d005      	beq.n	80031dc <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	2b05      	cmp	r3, #5
 80031d4:	d002      	beq.n	80031dc <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	2b09      	cmp	r3, #9
 80031da:	d170      	bne.n	80032be <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f000 fbf1 	bl	80039c4 <ADC_Enable>
 80031e2:	4603      	mov	r3, r0
 80031e4:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80031e6:	7dfb      	ldrb	r3, [r7, #23]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d163      	bne.n	80032b4 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80031f0:	4b3e      	ldr	r3, [pc, #248]	; (80032ec <HAL_ADC_Start_DMA+0x178>)
 80031f2:	4013      	ands	r3, r2
 80031f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a37      	ldr	r2, [pc, #220]	; (80032e0 <HAL_ADC_Start_DMA+0x16c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d002      	beq.n	800320c <HAL_ADC_Start_DMA+0x98>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	e000      	b.n	800320e <HAL_ADC_Start_DMA+0x9a>
 800320c:	4b33      	ldr	r3, [pc, #204]	; (80032dc <HAL_ADC_Start_DMA+0x168>)
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	6812      	ldr	r2, [r2, #0]
 8003212:	4293      	cmp	r3, r2
 8003214:	d002      	beq.n	800321c <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d105      	bne.n	8003228 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003220:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800322c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d006      	beq.n	8003242 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003238:	f023 0206 	bic.w	r2, r3, #6
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	659a      	str	r2, [r3, #88]	; 0x58
 8003240:	e002      	b.n	8003248 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800324c:	4a28      	ldr	r2, [pc, #160]	; (80032f0 <HAL_ADC_Start_DMA+0x17c>)
 800324e:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003254:	4a27      	ldr	r2, [pc, #156]	; (80032f4 <HAL_ADC_Start_DMA+0x180>)
 8003256:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800325c:	4a26      	ldr	r2, [pc, #152]	; (80032f8 <HAL_ADC_Start_DMA+0x184>)
 800325e:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	221c      	movs	r2, #28
 8003266:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0210 	orr.w	r2, r2, #16
 800327e:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003288:	4619      	mov	r1, r3
 800328a:	4610      	mov	r0, r2
 800328c:	f7ff fc89 	bl	8002ba2 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	3340      	adds	r3, #64	; 0x40
 800329a:	4619      	mov	r1, r3
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f001 fde8 	bl	8004e74 <HAL_DMA_Start_IT>
 80032a4:	4603      	mov	r3, r0
 80032a6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff fd85 	bl	8002dbc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80032b2:	e00d      	b.n	80032d0 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80032bc:	e008      	b.n	80032d0 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80032ca:	e001      	b.n	80032d0 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80032cc:	2302      	movs	r3, #2
 80032ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80032d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	40022000 	.word	0x40022000
 80032e0:	40022100 	.word	0x40022100
 80032e4:	40022300 	.word	0x40022300
 80032e8:	58026300 	.word	0x58026300
 80032ec:	fffff0fe 	.word	0xfffff0fe
 80032f0:	08003b97 	.word	0x08003b97
 80032f4:	08003c6f 	.word	0x08003c6f
 80032f8:	08003c8b 	.word	0x08003c8b

080032fc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003324:	b590      	push	{r4, r7, lr}
 8003326:	b0a1      	sub	sp, #132	; 0x84
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800332e:	2300      	movs	r3, #0
 8003330:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	4a9d      	ldr	r2, [pc, #628]	; (80035b4 <HAL_ADC_ConfigChannel+0x290>)
 800333e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_ADC_ConfigChannel+0x2a>
 800334a:	2302      	movs	r3, #2
 800334c:	e321      	b.n	8003992 <HAL_ADC_ConfigChannel+0x66e>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff fd42 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	f040 8306 	bne.w	8003974 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003370:	2b00      	cmp	r3, #0
 8003372:	d108      	bne.n	8003386 <HAL_ADC_ConfigChannel+0x62>
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	0e9b      	lsrs	r3, r3, #26
 800337a:	f003 031f 	and.w	r3, r3, #31
 800337e:	2201      	movs	r2, #1
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	e016      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x90>
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800338e:	fa93 f3a3 	rbit	r3, r3
 8003392:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003394:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003396:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003398:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 800339e:	2320      	movs	r3, #32
 80033a0:	e003      	b.n	80033aa <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 80033a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033a4:	fab3 f383 	clz	r3, r3
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	f003 031f 	and.w	r3, r3, #31
 80033ae:	2201      	movs	r2, #1
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6812      	ldr	r2, [r2, #0]
 80033b8:	69d1      	ldr	r1, [r2, #28]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	6812      	ldr	r2, [r2, #0]
 80033be:	430b      	orrs	r3, r1
 80033c0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6818      	ldr	r0, [r3, #0]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	6859      	ldr	r1, [r3, #4]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	461a      	mov	r2, r3
 80033d0:	f7ff fbbb 	bl	8002b4a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4618      	mov	r0, r3
 80033da:	f7ff fd03 	bl	8002de4 <LL_ADC_REG_IsConversionOngoing>
 80033de:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fd10 	bl	8002e0a <LL_ADC_INJ_IsConversionOngoing>
 80033ea:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80033ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f040 80b3 	bne.w	800355a <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80033f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f040 80af 	bne.w	800355a <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6818      	ldr	r0, [r3, #0]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	6819      	ldr	r1, [r3, #0]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	461a      	mov	r2, r3
 800340a:	f7ff fbdd 	bl	8002bc8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800340e:	4b6a      	ldr	r3, [pc, #424]	; (80035b8 <HAL_ADC_ConfigChannel+0x294>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003416:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800341a:	d10b      	bne.n	8003434 <HAL_ADC_ConfigChannel+0x110>
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	695a      	ldr	r2, [r3, #20]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	089b      	lsrs	r3, r3, #2
 8003428:	f003 0307 	and.w	r3, r3, #7
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	e01d      	b.n	8003470 <HAL_ADC_ConfigChannel+0x14c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	f003 0310 	and.w	r3, r3, #16
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10b      	bne.n	800345a <HAL_ADC_ConfigChannel+0x136>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	695a      	ldr	r2, [r3, #20]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	089b      	lsrs	r3, r3, #2
 800344e:	f003 0307 	and.w	r3, r3, #7
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	e00a      	b.n	8003470 <HAL_ADC_ConfigChannel+0x14c>
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	695a      	ldr	r2, [r3, #20]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	089b      	lsrs	r3, r3, #2
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	2b04      	cmp	r3, #4
 8003478:	d027      	beq.n	80034ca <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6818      	ldr	r0, [r3, #0]
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	6919      	ldr	r1, [r3, #16]
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003488:	f7ff faf8 	bl	8002a7c <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6818      	ldr	r0, [r3, #0]
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	6919      	ldr	r1, [r3, #16]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	7e5b      	ldrb	r3, [r3, #25]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d102      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x17e>
 800349c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80034a0:	e000      	b.n	80034a4 <HAL_ADC_ConfigChannel+0x180>
 80034a2:	2300      	movs	r3, #0
 80034a4:	461a      	mov	r2, r3
 80034a6:	f7ff fb22 	bl	8002aee <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6818      	ldr	r0, [r3, #0]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	6919      	ldr	r1, [r3, #16]
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	7e1b      	ldrb	r3, [r3, #24]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d102      	bne.n	80034c0 <HAL_ADC_ConfigChannel+0x19c>
 80034ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80034be:	e000      	b.n	80034c2 <HAL_ADC_ConfigChannel+0x19e>
 80034c0:	2300      	movs	r3, #0
 80034c2:	461a      	mov	r2, r3
 80034c4:	f7ff fafa 	bl	8002abc <LL_ADC_SetDataRightShift>
 80034c8:	e047      	b.n	800355a <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	069b      	lsls	r3, r3, #26
 80034da:	429a      	cmp	r2, r3
 80034dc:	d107      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034ec:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	069b      	lsls	r3, r3, #26
 80034fe:	429a      	cmp	r2, r3
 8003500:	d107      	bne.n	8003512 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003510:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003518:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	069b      	lsls	r3, r3, #26
 8003522:	429a      	cmp	r2, r3
 8003524:	d107      	bne.n	8003536 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003534:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800353c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	069b      	lsls	r3, r3, #26
 8003546:	429a      	cmp	r2, r3
 8003548:	d107      	bne.n	800355a <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003558:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff fc06 	bl	8002d70 <LL_ADC_IsEnabled>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	f040 820d 	bne.w	8003986 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	6819      	ldr	r1, [r3, #0]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	461a      	mov	r2, r3
 800357a:	f7ff fb51 	bl	8002c20 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	4a0c      	ldr	r2, [pc, #48]	; (80035b4 <HAL_ADC_ConfigChannel+0x290>)
 8003584:	4293      	cmp	r3, r2
 8003586:	f040 8133 	bne.w	80037f0 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003596:	2b00      	cmp	r3, #0
 8003598:	d110      	bne.n	80035bc <HAL_ADC_ConfigChannel+0x298>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	0e9b      	lsrs	r3, r3, #26
 80035a0:	3301      	adds	r3, #1
 80035a2:	f003 031f 	and.w	r3, r3, #31
 80035a6:	2b09      	cmp	r3, #9
 80035a8:	bf94      	ite	ls
 80035aa:	2301      	movls	r3, #1
 80035ac:	2300      	movhi	r3, #0
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	e01e      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x2cc>
 80035b2:	bf00      	nop
 80035b4:	47ff0000 	.word	0x47ff0000
 80035b8:	5c001000 	.word	0x5c001000
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035c4:	fa93 f3a3 	rbit	r3, r3
 80035c8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80035ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80035ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 80035d4:	2320      	movs	r3, #32
 80035d6:	e003      	b.n	80035e0 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 80035d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035da:	fab3 f383 	clz	r3, r3
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	3301      	adds	r3, #1
 80035e2:	f003 031f 	and.w	r3, r3, #31
 80035e6:	2b09      	cmp	r3, #9
 80035e8:	bf94      	ite	ls
 80035ea:	2301      	movls	r3, #1
 80035ec:	2300      	movhi	r3, #0
 80035ee:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d079      	beq.n	80036e8 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d107      	bne.n	8003610 <HAL_ADC_ConfigChannel+0x2ec>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	0e9b      	lsrs	r3, r3, #26
 8003606:	3301      	adds	r3, #1
 8003608:	069b      	lsls	r3, r3, #26
 800360a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800360e:	e015      	b.n	800363c <HAL_ADC_ConfigChannel+0x318>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003616:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003618:	fa93 f3a3 	rbit	r3, r3
 800361c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800361e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003620:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003622:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8003628:	2320      	movs	r3, #32
 800362a:	e003      	b.n	8003634 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800362c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800362e:	fab3 f383 	clz	r3, r3
 8003632:	b2db      	uxtb	r3, r3
 8003634:	3301      	adds	r3, #1
 8003636:	069b      	lsls	r3, r3, #26
 8003638:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003644:	2b00      	cmp	r3, #0
 8003646:	d109      	bne.n	800365c <HAL_ADC_ConfigChannel+0x338>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	0e9b      	lsrs	r3, r3, #26
 800364e:	3301      	adds	r3, #1
 8003650:	f003 031f 	and.w	r3, r3, #31
 8003654:	2101      	movs	r1, #1
 8003656:	fa01 f303 	lsl.w	r3, r1, r3
 800365a:	e017      	b.n	800368c <HAL_ADC_ConfigChannel+0x368>
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003662:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003664:	fa93 f3a3 	rbit	r3, r3
 8003668:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800366a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800366c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800366e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8003674:	2320      	movs	r3, #32
 8003676:	e003      	b.n	8003680 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8003678:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800367a:	fab3 f383 	clz	r3, r3
 800367e:	b2db      	uxtb	r3, r3
 8003680:	3301      	adds	r3, #1
 8003682:	f003 031f 	and.w	r3, r3, #31
 8003686:	2101      	movs	r1, #1
 8003688:	fa01 f303 	lsl.w	r3, r1, r3
 800368c:	ea42 0103 	orr.w	r1, r2, r3
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10a      	bne.n	80036b2 <HAL_ADC_ConfigChannel+0x38e>
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	0e9b      	lsrs	r3, r3, #26
 80036a2:	3301      	adds	r3, #1
 80036a4:	f003 021f 	and.w	r2, r3, #31
 80036a8:	4613      	mov	r3, r2
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4413      	add	r3, r2
 80036ae:	051b      	lsls	r3, r3, #20
 80036b0:	e018      	b.n	80036e4 <HAL_ADC_ConfigChannel+0x3c0>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036ba:	fa93 f3a3 	rbit	r3, r3
 80036be:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80036c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80036c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80036ca:	2320      	movs	r3, #32
 80036cc:	e003      	b.n	80036d6 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 80036ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d0:	fab3 f383 	clz	r3, r3
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	3301      	adds	r3, #1
 80036d8:	f003 021f 	and.w	r2, r3, #31
 80036dc:	4613      	mov	r3, r2
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	4413      	add	r3, r2
 80036e2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036e4:	430b      	orrs	r3, r1
 80036e6:	e07e      	b.n	80037e6 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d107      	bne.n	8003704 <HAL_ADC_ConfigChannel+0x3e0>
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	0e9b      	lsrs	r3, r3, #26
 80036fa:	3301      	adds	r3, #1
 80036fc:	069b      	lsls	r3, r3, #26
 80036fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003702:	e015      	b.n	8003730 <HAL_ADC_ConfigChannel+0x40c>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800370c:	fa93 f3a3 	rbit	r3, r3
 8003710:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003714:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800371c:	2320      	movs	r3, #32
 800371e:	e003      	b.n	8003728 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003722:	fab3 f383 	clz	r3, r3
 8003726:	b2db      	uxtb	r3, r3
 8003728:	3301      	adds	r3, #1
 800372a:	069b      	lsls	r3, r3, #26
 800372c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003738:	2b00      	cmp	r3, #0
 800373a:	d109      	bne.n	8003750 <HAL_ADC_ConfigChannel+0x42c>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	0e9b      	lsrs	r3, r3, #26
 8003742:	3301      	adds	r3, #1
 8003744:	f003 031f 	and.w	r3, r3, #31
 8003748:	2101      	movs	r1, #1
 800374a:	fa01 f303 	lsl.w	r3, r1, r3
 800374e:	e017      	b.n	8003780 <HAL_ADC_ConfigChannel+0x45c>
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	fa93 f3a3 	rbit	r3, r3
 800375c:	61bb      	str	r3, [r7, #24]
  return result;
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003762:	6a3b      	ldr	r3, [r7, #32]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8003768:	2320      	movs	r3, #32
 800376a:	e003      	b.n	8003774 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 800376c:	6a3b      	ldr	r3, [r7, #32]
 800376e:	fab3 f383 	clz	r3, r3
 8003772:	b2db      	uxtb	r3, r3
 8003774:	3301      	adds	r3, #1
 8003776:	f003 031f 	and.w	r3, r3, #31
 800377a:	2101      	movs	r1, #1
 800377c:	fa01 f303 	lsl.w	r3, r1, r3
 8003780:	ea42 0103 	orr.w	r1, r2, r3
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10d      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x488>
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	0e9b      	lsrs	r3, r3, #26
 8003796:	3301      	adds	r3, #1
 8003798:	f003 021f 	and.w	r2, r3, #31
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	3b1e      	subs	r3, #30
 80037a4:	051b      	lsls	r3, r3, #20
 80037a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80037aa:	e01b      	b.n	80037e4 <HAL_ADC_ConfigChannel+0x4c0>
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	fa93 f3a3 	rbit	r3, r3
 80037b8:	60fb      	str	r3, [r7, #12]
  return result;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80037c4:	2320      	movs	r3, #32
 80037c6:	e003      	b.n	80037d0 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	fab3 f383 	clz	r3, r3
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	3301      	adds	r3, #1
 80037d2:	f003 021f 	and.w	r2, r3, #31
 80037d6:	4613      	mov	r3, r2
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	4413      	add	r3, r2
 80037dc:	3b1e      	subs	r3, #30
 80037de:	051b      	lsls	r3, r3, #20
 80037e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037e4:	430b      	orrs	r3, r1
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	6892      	ldr	r2, [r2, #8]
 80037ea:	4619      	mov	r1, r3
 80037ec:	f7ff f9ec 	bl	8002bc8 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f280 80c6 	bge.w	8003986 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a67      	ldr	r2, [pc, #412]	; (800399c <HAL_ADC_ConfigChannel+0x678>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d004      	beq.n	800380e <HAL_ADC_ConfigChannel+0x4ea>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a65      	ldr	r2, [pc, #404]	; (80039a0 <HAL_ADC_ConfigChannel+0x67c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d101      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x4ee>
 800380e:	4b65      	ldr	r3, [pc, #404]	; (80039a4 <HAL_ADC_ConfigChannel+0x680>)
 8003810:	e000      	b.n	8003814 <HAL_ADC_ConfigChannel+0x4f0>
 8003812:	4b65      	ldr	r3, [pc, #404]	; (80039a8 <HAL_ADC_ConfigChannel+0x684>)
 8003814:	4618      	mov	r0, r3
 8003816:	f7ff f923 	bl	8002a60 <LL_ADC_GetCommonPathInternalCh>
 800381a:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a5e      	ldr	r2, [pc, #376]	; (800399c <HAL_ADC_ConfigChannel+0x678>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d004      	beq.n	8003830 <HAL_ADC_ConfigChannel+0x50c>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a5d      	ldr	r2, [pc, #372]	; (80039a0 <HAL_ADC_ConfigChannel+0x67c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d10e      	bne.n	800384e <HAL_ADC_ConfigChannel+0x52a>
 8003830:	485a      	ldr	r0, [pc, #360]	; (800399c <HAL_ADC_ConfigChannel+0x678>)
 8003832:	f7ff fa9d 	bl	8002d70 <LL_ADC_IsEnabled>
 8003836:	4604      	mov	r4, r0
 8003838:	4859      	ldr	r0, [pc, #356]	; (80039a0 <HAL_ADC_ConfigChannel+0x67c>)
 800383a:	f7ff fa99 	bl	8002d70 <LL_ADC_IsEnabled>
 800383e:	4603      	mov	r3, r0
 8003840:	4323      	orrs	r3, r4
 8003842:	2b00      	cmp	r3, #0
 8003844:	bf0c      	ite	eq
 8003846:	2301      	moveq	r3, #1
 8003848:	2300      	movne	r3, #0
 800384a:	b2db      	uxtb	r3, r3
 800384c:	e008      	b.n	8003860 <HAL_ADC_ConfigChannel+0x53c>
 800384e:	4857      	ldr	r0, [pc, #348]	; (80039ac <HAL_ADC_ConfigChannel+0x688>)
 8003850:	f7ff fa8e 	bl	8002d70 <LL_ADC_IsEnabled>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	bf0c      	ite	eq
 800385a:	2301      	moveq	r3, #1
 800385c:	2300      	movne	r3, #0
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b00      	cmp	r3, #0
 8003862:	d07d      	beq.n	8003960 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a51      	ldr	r2, [pc, #324]	; (80039b0 <HAL_ADC_ConfigChannel+0x68c>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d130      	bne.n	80038d0 <HAL_ADC_ConfigChannel+0x5ac>
 800386e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003870:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d12b      	bne.n	80038d0 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a4b      	ldr	r2, [pc, #300]	; (80039ac <HAL_ADC_ConfigChannel+0x688>)
 800387e:	4293      	cmp	r3, r2
 8003880:	f040 8081 	bne.w	8003986 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a44      	ldr	r2, [pc, #272]	; (800399c <HAL_ADC_ConfigChannel+0x678>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d004      	beq.n	8003898 <HAL_ADC_ConfigChannel+0x574>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a43      	ldr	r2, [pc, #268]	; (80039a0 <HAL_ADC_ConfigChannel+0x67c>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d101      	bne.n	800389c <HAL_ADC_ConfigChannel+0x578>
 8003898:	4a42      	ldr	r2, [pc, #264]	; (80039a4 <HAL_ADC_ConfigChannel+0x680>)
 800389a:	e000      	b.n	800389e <HAL_ADC_ConfigChannel+0x57a>
 800389c:	4a42      	ldr	r2, [pc, #264]	; (80039a8 <HAL_ADC_ConfigChannel+0x684>)
 800389e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038a4:	4619      	mov	r1, r3
 80038a6:	4610      	mov	r0, r2
 80038a8:	f7ff f8c7 	bl	8002a3a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038ac:	4b41      	ldr	r3, [pc, #260]	; (80039b4 <HAL_ADC_ConfigChannel+0x690>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	099b      	lsrs	r3, r3, #6
 80038b2:	4a41      	ldr	r2, [pc, #260]	; (80039b8 <HAL_ADC_ConfigChannel+0x694>)
 80038b4:	fba2 2303 	umull	r2, r3, r2, r3
 80038b8:	099b      	lsrs	r3, r3, #6
 80038ba:	3301      	adds	r3, #1
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80038c0:	e002      	b.n	80038c8 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	3b01      	subs	r3, #1
 80038c6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f9      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038ce:	e05a      	b.n	8003986 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a39      	ldr	r2, [pc, #228]	; (80039bc <HAL_ADC_ConfigChannel+0x698>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d11e      	bne.n	8003918 <HAL_ADC_ConfigChannel+0x5f4>
 80038da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d119      	bne.n	8003918 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a30      	ldr	r2, [pc, #192]	; (80039ac <HAL_ADC_ConfigChannel+0x688>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d14b      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a2a      	ldr	r2, [pc, #168]	; (800399c <HAL_ADC_ConfigChannel+0x678>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d004      	beq.n	8003902 <HAL_ADC_ConfigChannel+0x5de>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a28      	ldr	r2, [pc, #160]	; (80039a0 <HAL_ADC_ConfigChannel+0x67c>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d101      	bne.n	8003906 <HAL_ADC_ConfigChannel+0x5e2>
 8003902:	4a28      	ldr	r2, [pc, #160]	; (80039a4 <HAL_ADC_ConfigChannel+0x680>)
 8003904:	e000      	b.n	8003908 <HAL_ADC_ConfigChannel+0x5e4>
 8003906:	4a28      	ldr	r2, [pc, #160]	; (80039a8 <HAL_ADC_ConfigChannel+0x684>)
 8003908:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800390a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800390e:	4619      	mov	r1, r3
 8003910:	4610      	mov	r0, r2
 8003912:	f7ff f892 	bl	8002a3a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003916:	e036      	b.n	8003986 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a28      	ldr	r2, [pc, #160]	; (80039c0 <HAL_ADC_ConfigChannel+0x69c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d131      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x662>
 8003922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003924:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d12c      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a1e      	ldr	r2, [pc, #120]	; (80039ac <HAL_ADC_ConfigChannel+0x688>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d127      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a18      	ldr	r2, [pc, #96]	; (800399c <HAL_ADC_ConfigChannel+0x678>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d004      	beq.n	800394a <HAL_ADC_ConfigChannel+0x626>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a16      	ldr	r2, [pc, #88]	; (80039a0 <HAL_ADC_ConfigChannel+0x67c>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d101      	bne.n	800394e <HAL_ADC_ConfigChannel+0x62a>
 800394a:	4a16      	ldr	r2, [pc, #88]	; (80039a4 <HAL_ADC_ConfigChannel+0x680>)
 800394c:	e000      	b.n	8003950 <HAL_ADC_ConfigChannel+0x62c>
 800394e:	4a16      	ldr	r2, [pc, #88]	; (80039a8 <HAL_ADC_ConfigChannel+0x684>)
 8003950:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003952:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003956:	4619      	mov	r1, r3
 8003958:	4610      	mov	r0, r2
 800395a:	f7ff f86e 	bl	8002a3a <LL_ADC_SetCommonPathInternalCh>
 800395e:	e012      	b.n	8003986 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003964:	f043 0220 	orr.w	r2, r3, #32
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003972:	e008      	b.n	8003986 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003978:	f043 0220 	orr.w	r2, r3, #32
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800398e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003992:	4618      	mov	r0, r3
 8003994:	3784      	adds	r7, #132	; 0x84
 8003996:	46bd      	mov	sp, r7
 8003998:	bd90      	pop	{r4, r7, pc}
 800399a:	bf00      	nop
 800399c:	40022000 	.word	0x40022000
 80039a0:	40022100 	.word	0x40022100
 80039a4:	40022300 	.word	0x40022300
 80039a8:	58026300 	.word	0x58026300
 80039ac:	58026000 	.word	0x58026000
 80039b0:	cb840000 	.word	0xcb840000
 80039b4:	24000030 	.word	0x24000030
 80039b8:	053e2d63 	.word	0x053e2d63
 80039bc:	c7520000 	.word	0xc7520000
 80039c0:	cfb80000 	.word	0xcfb80000

080039c4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff f9cd 	bl	8002d70 <LL_ADC_IsEnabled>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d16e      	bne.n	8003aba <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689a      	ldr	r2, [r3, #8]
 80039e2:	4b38      	ldr	r3, [pc, #224]	; (8003ac4 <ADC_Enable+0x100>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00d      	beq.n	8003a06 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ee:	f043 0210 	orr.w	r2, r3, #16
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039fa:	f043 0201 	orr.w	r2, r3, #1
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e05a      	b.n	8003abc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7ff f988 	bl	8002d20 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a10:	f7fe ff9e 	bl	8002950 <HAL_GetTick>
 8003a14:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a2b      	ldr	r2, [pc, #172]	; (8003ac8 <ADC_Enable+0x104>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d004      	beq.n	8003a2a <ADC_Enable+0x66>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a29      	ldr	r2, [pc, #164]	; (8003acc <ADC_Enable+0x108>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d101      	bne.n	8003a2e <ADC_Enable+0x6a>
 8003a2a:	4b29      	ldr	r3, [pc, #164]	; (8003ad0 <ADC_Enable+0x10c>)
 8003a2c:	e000      	b.n	8003a30 <ADC_Enable+0x6c>
 8003a2e:	4b29      	ldr	r3, [pc, #164]	; (8003ad4 <ADC_Enable+0x110>)
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff f919 	bl	8002c68 <LL_ADC_GetMultimode>
 8003a36:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a23      	ldr	r2, [pc, #140]	; (8003acc <ADC_Enable+0x108>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d002      	beq.n	8003a48 <ADC_Enable+0x84>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	e000      	b.n	8003a4a <ADC_Enable+0x86>
 8003a48:	4b1f      	ldr	r3, [pc, #124]	; (8003ac8 <ADC_Enable+0x104>)
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6812      	ldr	r2, [r2, #0]
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d02c      	beq.n	8003aac <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d130      	bne.n	8003aba <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a58:	e028      	b.n	8003aac <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff f986 	bl	8002d70 <LL_ADC_IsEnabled>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d104      	bne.n	8003a74 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff f956 	bl	8002d20 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a74:	f7fe ff6c 	bl	8002950 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d914      	bls.n	8003aac <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d00d      	beq.n	8003aac <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a94:	f043 0210 	orr.w	r2, r3, #16
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa0:	f043 0201 	orr.w	r2, r3, #1
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e007      	b.n	8003abc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d1cf      	bne.n	8003a5a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	8000003f 	.word	0x8000003f
 8003ac8:	40022000 	.word	0x40022000
 8003acc:	40022100 	.word	0x40022100
 8003ad0:	40022300 	.word	0x40022300
 8003ad4:	58026300 	.word	0x58026300

08003ad8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7ff f956 	bl	8002d96 <LL_ADC_IsDisableOngoing>
 8003aea:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7ff f93d 	bl	8002d70 <LL_ADC_IsEnabled>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d047      	beq.n	8003b8c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d144      	bne.n	8003b8c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f003 030d 	and.w	r3, r3, #13
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d10c      	bne.n	8003b2a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7ff f917 	bl	8002d48 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2203      	movs	r2, #3
 8003b20:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b22:	f7fe ff15 	bl	8002950 <HAL_GetTick>
 8003b26:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b28:	e029      	b.n	8003b7e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b2e:	f043 0210 	orr.w	r2, r3, #16
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b3a:	f043 0201 	orr.w	r2, r3, #1
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e023      	b.n	8003b8e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b46:	f7fe ff03 	bl	8002950 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d914      	bls.n	8003b7e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00d      	beq.n	8003b7e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b66:	f043 0210 	orr.w	r2, r3, #16
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b72:	f043 0201 	orr.w	r2, r3, #1
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e007      	b.n	8003b8e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1dc      	bne.n	8003b46 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b084      	sub	sp, #16
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d14b      	bne.n	8003c48 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bb4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d021      	beq.n	8003c0e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7fe ffa8 	bl	8002b24 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d032      	beq.n	8003c40 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d12b      	bne.n	8003c40 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d11f      	bne.n	8003c40 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c04:	f043 0201 	orr.w	r2, r3, #1
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	655a      	str	r2, [r3, #84]	; 0x54
 8003c0c:	e018      	b.n	8003c40 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0303 	and.w	r3, r3, #3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d111      	bne.n	8003c40 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d105      	bne.n	8003c40 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c38:	f043 0201 	orr.w	r2, r3, #1
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f7fe f863 	bl	8001d0c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c46:	e00e      	b.n	8003c66 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c4c:	f003 0310 	and.w	r3, r3, #16
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f7ff fb5b 	bl	8003310 <HAL_ADC_ErrorCallback>
}
 8003c5a:	e004      	b.n	8003c66 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	4798      	blx	r3
}
 8003c66:	bf00      	nop
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b084      	sub	sp, #16
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f7ff fb3d 	bl	80032fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b084      	sub	sp, #16
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c96:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c9c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca8:	f043 0204 	orr.w	r2, r3, #4
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f7ff fb2d 	bl	8003310 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cb6:	bf00      	nop
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
	...

08003cc0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a79      	ldr	r2, [pc, #484]	; (8003eb4 <ADC_ConfigureBoostMode+0x1f4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d004      	beq.n	8003cdc <ADC_ConfigureBoostMode+0x1c>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a78      	ldr	r2, [pc, #480]	; (8003eb8 <ADC_ConfigureBoostMode+0x1f8>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d109      	bne.n	8003cf0 <ADC_ConfigureBoostMode+0x30>
 8003cdc:	4b77      	ldr	r3, [pc, #476]	; (8003ebc <ADC_ConfigureBoostMode+0x1fc>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	bf14      	ite	ne
 8003ce8:	2301      	movne	r3, #1
 8003cea:	2300      	moveq	r3, #0
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	e008      	b.n	8003d02 <ADC_ConfigureBoostMode+0x42>
 8003cf0:	4b73      	ldr	r3, [pc, #460]	; (8003ec0 <ADC_ConfigureBoostMode+0x200>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	bf14      	ite	ne
 8003cfc:	2301      	movne	r3, #1
 8003cfe:	2300      	moveq	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d01c      	beq.n	8003d40 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003d06:	f005 fad5 	bl	80092b4 <HAL_RCC_GetHCLKFreq>
 8003d0a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003d14:	d010      	beq.n	8003d38 <ADC_ConfigureBoostMode+0x78>
 8003d16:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003d1a:	d871      	bhi.n	8003e00 <ADC_ConfigureBoostMode+0x140>
 8003d1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d20:	d002      	beq.n	8003d28 <ADC_ConfigureBoostMode+0x68>
 8003d22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d26:	d16b      	bne.n	8003e00 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	0c1b      	lsrs	r3, r3, #16
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d34:	60fb      	str	r3, [r7, #12]
        break;
 8003d36:	e066      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	089b      	lsrs	r3, r3, #2
 8003d3c:	60fb      	str	r3, [r7, #12]
        break;
 8003d3e:	e062      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003d40:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003d44:	f006 fa58 	bl	800a1f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003d48:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003d52:	d051      	beq.n	8003df8 <ADC_ConfigureBoostMode+0x138>
 8003d54:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8003d58:	d854      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003d5a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003d5e:	d047      	beq.n	8003df0 <ADC_ConfigureBoostMode+0x130>
 8003d60:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8003d64:	d84e      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003d66:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003d6a:	d03d      	beq.n	8003de8 <ADC_ConfigureBoostMode+0x128>
 8003d6c:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8003d70:	d848      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003d72:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d76:	d033      	beq.n	8003de0 <ADC_ConfigureBoostMode+0x120>
 8003d78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003d7c:	d842      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003d7e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003d82:	d029      	beq.n	8003dd8 <ADC_ConfigureBoostMode+0x118>
 8003d84:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8003d88:	d83c      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003d8a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003d8e:	d01a      	beq.n	8003dc6 <ADC_ConfigureBoostMode+0x106>
 8003d90:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003d94:	d836      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003d96:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003d9a:	d014      	beq.n	8003dc6 <ADC_ConfigureBoostMode+0x106>
 8003d9c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8003da0:	d830      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003da2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003da6:	d00e      	beq.n	8003dc6 <ADC_ConfigureBoostMode+0x106>
 8003da8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dac:	d82a      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003dae:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003db2:	d008      	beq.n	8003dc6 <ADC_ConfigureBoostMode+0x106>
 8003db4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003db8:	d824      	bhi.n	8003e04 <ADC_ConfigureBoostMode+0x144>
 8003dba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003dbe:	d002      	beq.n	8003dc6 <ADC_ConfigureBoostMode+0x106>
 8003dc0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003dc4:	d11e      	bne.n	8003e04 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	0c9b      	lsrs	r3, r3, #18
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	68fa      	ldr	r2, [r7, #12]
 8003dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd4:	60fb      	str	r3, [r7, #12]
        break;
 8003dd6:	e016      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	091b      	lsrs	r3, r3, #4
 8003ddc:	60fb      	str	r3, [r7, #12]
        break;
 8003dde:	e012      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	095b      	lsrs	r3, r3, #5
 8003de4:	60fb      	str	r3, [r7, #12]
        break;
 8003de6:	e00e      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	099b      	lsrs	r3, r3, #6
 8003dec:	60fb      	str	r3, [r7, #12]
        break;
 8003dee:	e00a      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	09db      	lsrs	r3, r3, #7
 8003df4:	60fb      	str	r3, [r7, #12]
        break;
 8003df6:	e006      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	0a1b      	lsrs	r3, r3, #8
 8003dfc:	60fb      	str	r3, [r7, #12]
        break;
 8003dfe:	e002      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
        break;
 8003e00:	bf00      	nop
 8003e02:	e000      	b.n	8003e06 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8003e04:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003e06:	f7fe fde3 	bl	80029d0 <HAL_GetREVID>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	f241 0203 	movw	r2, #4099	; 0x1003
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d815      	bhi.n	8003e40 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	4a2b      	ldr	r2, [pc, #172]	; (8003ec4 <ADC_ConfigureBoostMode+0x204>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d908      	bls.n	8003e2e <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e2a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003e2c:	e03e      	b.n	8003eac <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e3c:	609a      	str	r2, [r3, #8]
}
 8003e3e:	e035      	b.n	8003eac <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	085b      	lsrs	r3, r3, #1
 8003e44:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	4a1f      	ldr	r2, [pc, #124]	; (8003ec8 <ADC_ConfigureBoostMode+0x208>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d808      	bhi.n	8003e60 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003e5c:	609a      	str	r2, [r3, #8]
}
 8003e5e:	e025      	b.n	8003eac <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	4a1a      	ldr	r2, [pc, #104]	; (8003ecc <ADC_ConfigureBoostMode+0x20c>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d80a      	bhi.n	8003e7e <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e7a:	609a      	str	r2, [r3, #8]
}
 8003e7c:	e016      	b.n	8003eac <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	4a13      	ldr	r2, [pc, #76]	; (8003ed0 <ADC_ConfigureBoostMode+0x210>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d80a      	bhi.n	8003e9c <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e98:	609a      	str	r2, [r3, #8]
}
 8003e9a:	e007      	b.n	8003eac <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689a      	ldr	r2, [r3, #8]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003eaa:	609a      	str	r2, [r3, #8]
}
 8003eac:	bf00      	nop
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40022000 	.word	0x40022000
 8003eb8:	40022100 	.word	0x40022100
 8003ebc:	40022300 	.word	0x40022300
 8003ec0:	58026300 	.word	0x58026300
 8003ec4:	01312d00 	.word	0x01312d00
 8003ec8:	005f5e10 	.word	0x005f5e10
 8003ecc:	00bebc20 	.word	0x00bebc20
 8003ed0:	017d7840 	.word	0x017d7840

08003ed4 <LL_ADC_IsEnabled>:
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d101      	bne.n	8003eec <LL_ADC_IsEnabled+0x18>
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e000      	b.n	8003eee <LL_ADC_IsEnabled+0x1a>
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
	...

08003efc <LL_ADC_StartCalibration>:
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	689a      	ldr	r2, [r3, #8]
 8003f0c:	4b09      	ldr	r3, [pc, #36]	; (8003f34 <LL_ADC_StartCalibration+0x38>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	68ba      	ldr	r2, [r7, #8]
 8003f12:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	609a      	str	r2, [r3, #8]
}
 8003f28:	bf00      	nop
 8003f2a:	3714      	adds	r7, #20
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	3ffeffc0 	.word	0x3ffeffc0

08003f38 <LL_ADC_IsCalibrationOnGoing>:
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f4c:	d101      	bne.n	8003f52 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <LL_ADC_REG_IsConversionOngoing>:
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d101      	bne.n	8003f78 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f74:	2301      	movs	r3, #1
 8003f76:	e000      	b.n	8003f7a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
	...

08003f88 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003f94:	2300      	movs	r3, #0
 8003f96:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d101      	bne.n	8003fa6 <HAL_ADCEx_Calibration_Start+0x1e>
 8003fa2:	2302      	movs	r3, #2
 8003fa4:	e04c      	b.n	8004040 <HAL_ADCEx_Calibration_Start+0xb8>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f7ff fd92 	bl	8003ad8 <ADC_Disable>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003fb8:	7dfb      	ldrb	r3, [r7, #23]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d135      	bne.n	800402a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003fc2:	4b21      	ldr	r3, [pc, #132]	; (8004048 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	f043 0202 	orr.w	r2, r3, #2
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	68b9      	ldr	r1, [r7, #8]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7ff ff90 	bl	8003efc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003fdc:	e014      	b.n	8004008 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	4a19      	ldr	r2, [pc, #100]	; (800404c <HAL_ADCEx_Calibration_Start+0xc4>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d30d      	bcc.n	8004008 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff0:	f023 0312 	bic.w	r3, r3, #18
 8003ff4:	f043 0210 	orr.w	r2, r3, #16
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e01b      	b.n	8004040 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4618      	mov	r0, r3
 800400e:	f7ff ff93 	bl	8003f38 <LL_ADC_IsCalibrationOnGoing>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1e2      	bne.n	8003fde <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800401c:	f023 0303 	bic.w	r3, r3, #3
 8004020:	f043 0201 	orr.w	r2, r3, #1
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	655a      	str	r2, [r3, #84]	; 0x54
 8004028:	e005      	b.n	8004036 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402e:	f043 0210 	orr.w	r2, r3, #16
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800403e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004040:	4618      	mov	r0, r3
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	ffffeefd 	.word	0xffffeefd
 800404c:	25c3f800 	.word	0x25c3f800

08004050 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004050:	b590      	push	{r4, r7, lr}
 8004052:	b09f      	sub	sp, #124	; 0x7c
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800405a:	2300      	movs	r3, #0
 800405c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004066:	2b01      	cmp	r3, #1
 8004068:	d101      	bne.n	800406e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800406a:	2302      	movs	r3, #2
 800406c:	e0be      	b.n	80041ec <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004076:	2300      	movs	r3, #0
 8004078:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800407a:	2300      	movs	r3, #0
 800407c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a5c      	ldr	r2, [pc, #368]	; (80041f4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d102      	bne.n	800408e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004088:	4b5b      	ldr	r3, [pc, #364]	; (80041f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800408a:	60bb      	str	r3, [r7, #8]
 800408c:	e001      	b.n	8004092 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800408e:	2300      	movs	r3, #0
 8004090:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10b      	bne.n	80040b0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800409c:	f043 0220 	orr.w	r2, r3, #32
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e09d      	b.n	80041ec <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff ff54 	bl	8003f60 <LL_ADC_REG_IsConversionOngoing>
 80040b8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f7ff ff4e 	bl	8003f60 <LL_ADC_REG_IsConversionOngoing>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d17f      	bne.n	80041ca <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80040ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d17c      	bne.n	80041ca <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a47      	ldr	r2, [pc, #284]	; (80041f4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d004      	beq.n	80040e4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a46      	ldr	r2, [pc, #280]	; (80041f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d101      	bne.n	80040e8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80040e4:	4b45      	ldr	r3, [pc, #276]	; (80041fc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80040e6:	e000      	b.n	80040ea <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80040e8:	4b45      	ldr	r3, [pc, #276]	; (8004200 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80040ea:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d039      	beq.n	8004168 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80040f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	431a      	orrs	r2, r3
 8004102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004104:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a3a      	ldr	r2, [pc, #232]	; (80041f4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d004      	beq.n	800411a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a38      	ldr	r2, [pc, #224]	; (80041f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d10e      	bne.n	8004138 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800411a:	4836      	ldr	r0, [pc, #216]	; (80041f4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800411c:	f7ff feda 	bl	8003ed4 <LL_ADC_IsEnabled>
 8004120:	4604      	mov	r4, r0
 8004122:	4835      	ldr	r0, [pc, #212]	; (80041f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004124:	f7ff fed6 	bl	8003ed4 <LL_ADC_IsEnabled>
 8004128:	4603      	mov	r3, r0
 800412a:	4323      	orrs	r3, r4
 800412c:	2b00      	cmp	r3, #0
 800412e:	bf0c      	ite	eq
 8004130:	2301      	moveq	r3, #1
 8004132:	2300      	movne	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	e008      	b.n	800414a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004138:	4832      	ldr	r0, [pc, #200]	; (8004204 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800413a:	f7ff fecb 	bl	8003ed4 <LL_ADC_IsEnabled>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	bf0c      	ite	eq
 8004144:	2301      	moveq	r3, #1
 8004146:	2300      	movne	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d047      	beq.n	80041de <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800414e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004150:	689a      	ldr	r2, [r3, #8]
 8004152:	4b2d      	ldr	r3, [pc, #180]	; (8004208 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004154:	4013      	ands	r3, r2
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	6811      	ldr	r1, [r2, #0]
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	6892      	ldr	r2, [r2, #8]
 800415e:	430a      	orrs	r2, r1
 8004160:	431a      	orrs	r2, r3
 8004162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004164:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004166:	e03a      	b.n	80041de <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004168:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004170:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004172:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a1e      	ldr	r2, [pc, #120]	; (80041f4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d004      	beq.n	8004188 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a1d      	ldr	r2, [pc, #116]	; (80041f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d10e      	bne.n	80041a6 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8004188:	481a      	ldr	r0, [pc, #104]	; (80041f4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800418a:	f7ff fea3 	bl	8003ed4 <LL_ADC_IsEnabled>
 800418e:	4604      	mov	r4, r0
 8004190:	4819      	ldr	r0, [pc, #100]	; (80041f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004192:	f7ff fe9f 	bl	8003ed4 <LL_ADC_IsEnabled>
 8004196:	4603      	mov	r3, r0
 8004198:	4323      	orrs	r3, r4
 800419a:	2b00      	cmp	r3, #0
 800419c:	bf0c      	ite	eq
 800419e:	2301      	moveq	r3, #1
 80041a0:	2300      	movne	r3, #0
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	e008      	b.n	80041b8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80041a6:	4817      	ldr	r0, [pc, #92]	; (8004204 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80041a8:	f7ff fe94 	bl	8003ed4 <LL_ADC_IsEnabled>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	bf0c      	ite	eq
 80041b2:	2301      	moveq	r3, #1
 80041b4:	2300      	movne	r3, #0
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d010      	beq.n	80041de <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80041bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041be:	689a      	ldr	r2, [r3, #8]
 80041c0:	4b11      	ldr	r3, [pc, #68]	; (8004208 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80041c2:	4013      	ands	r3, r2
 80041c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041c6:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041c8:	e009      	b.n	80041de <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ce:	f043 0220 	orr.w	r2, r3, #32
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80041dc:	e000      	b.n	80041e0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041de:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80041e8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	377c      	adds	r7, #124	; 0x7c
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd90      	pop	{r4, r7, pc}
 80041f4:	40022000 	.word	0x40022000
 80041f8:	40022100 	.word	0x40022100
 80041fc:	40022300 	.word	0x40022300
 8004200:	58026300 	.word	0x58026300
 8004204:	58026000 	.word	0x58026000
 8004208:	fffff0e0 	.word	0xfffff0e0

0800420c <__NVIC_SetPriorityGrouping>:
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800421c:	4b0b      	ldr	r3, [pc, #44]	; (800424c <__NVIC_SetPriorityGrouping+0x40>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004222:	68ba      	ldr	r2, [r7, #8]
 8004224:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004228:	4013      	ands	r3, r2
 800422a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004234:	4b06      	ldr	r3, [pc, #24]	; (8004250 <__NVIC_SetPriorityGrouping+0x44>)
 8004236:	4313      	orrs	r3, r2
 8004238:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800423a:	4a04      	ldr	r2, [pc, #16]	; (800424c <__NVIC_SetPriorityGrouping+0x40>)
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	60d3      	str	r3, [r2, #12]
}
 8004240:	bf00      	nop
 8004242:	3714      	adds	r7, #20
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	e000ed00 	.word	0xe000ed00
 8004250:	05fa0000 	.word	0x05fa0000

08004254 <__NVIC_GetPriorityGrouping>:
{
 8004254:	b480      	push	{r7}
 8004256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004258:	4b04      	ldr	r3, [pc, #16]	; (800426c <__NVIC_GetPriorityGrouping+0x18>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	0a1b      	lsrs	r3, r3, #8
 800425e:	f003 0307 	and.w	r3, r3, #7
}
 8004262:	4618      	mov	r0, r3
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	e000ed00 	.word	0xe000ed00

08004270 <__NVIC_EnableIRQ>:
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	4603      	mov	r3, r0
 8004278:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800427a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800427e:	2b00      	cmp	r3, #0
 8004280:	db0b      	blt.n	800429a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004282:	88fb      	ldrh	r3, [r7, #6]
 8004284:	f003 021f 	and.w	r2, r3, #31
 8004288:	4907      	ldr	r1, [pc, #28]	; (80042a8 <__NVIC_EnableIRQ+0x38>)
 800428a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800428e:	095b      	lsrs	r3, r3, #5
 8004290:	2001      	movs	r0, #1
 8004292:	fa00 f202 	lsl.w	r2, r0, r2
 8004296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	e000e100 	.word	0xe000e100

080042ac <__NVIC_SetPriority>:
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	4603      	mov	r3, r0
 80042b4:	6039      	str	r1, [r7, #0]
 80042b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80042b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	db0a      	blt.n	80042d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	490c      	ldr	r1, [pc, #48]	; (80042f8 <__NVIC_SetPriority+0x4c>)
 80042c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042ca:	0112      	lsls	r2, r2, #4
 80042cc:	b2d2      	uxtb	r2, r2
 80042ce:	440b      	add	r3, r1
 80042d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80042d4:	e00a      	b.n	80042ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	4908      	ldr	r1, [pc, #32]	; (80042fc <__NVIC_SetPriority+0x50>)
 80042dc:	88fb      	ldrh	r3, [r7, #6]
 80042de:	f003 030f 	and.w	r3, r3, #15
 80042e2:	3b04      	subs	r3, #4
 80042e4:	0112      	lsls	r2, r2, #4
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	440b      	add	r3, r1
 80042ea:	761a      	strb	r2, [r3, #24]
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	e000e100 	.word	0xe000e100
 80042fc:	e000ed00 	.word	0xe000ed00

08004300 <NVIC_EncodePriority>:
{
 8004300:	b480      	push	{r7}
 8004302:	b089      	sub	sp, #36	; 0x24
 8004304:	af00      	add	r7, sp, #0
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	60b9      	str	r1, [r7, #8]
 800430a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f003 0307 	and.w	r3, r3, #7
 8004312:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f1c3 0307 	rsb	r3, r3, #7
 800431a:	2b04      	cmp	r3, #4
 800431c:	bf28      	it	cs
 800431e:	2304      	movcs	r3, #4
 8004320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	3304      	adds	r3, #4
 8004326:	2b06      	cmp	r3, #6
 8004328:	d902      	bls.n	8004330 <NVIC_EncodePriority+0x30>
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	3b03      	subs	r3, #3
 800432e:	e000      	b.n	8004332 <NVIC_EncodePriority+0x32>
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004334:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	43da      	mvns	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	401a      	ands	r2, r3
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004348:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	fa01 f303 	lsl.w	r3, r1, r3
 8004352:	43d9      	mvns	r1, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004358:	4313      	orrs	r3, r2
}
 800435a:	4618      	mov	r0, r3
 800435c:	3724      	adds	r7, #36	; 0x24
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
	...

08004368 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	3b01      	subs	r3, #1
 8004374:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004378:	d301      	bcc.n	800437e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800437a:	2301      	movs	r3, #1
 800437c:	e00f      	b.n	800439e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800437e:	4a0a      	ldr	r2, [pc, #40]	; (80043a8 <SysTick_Config+0x40>)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	3b01      	subs	r3, #1
 8004384:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004386:	210f      	movs	r1, #15
 8004388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800438c:	f7ff ff8e 	bl	80042ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004390:	4b05      	ldr	r3, [pc, #20]	; (80043a8 <SysTick_Config+0x40>)
 8004392:	2200      	movs	r2, #0
 8004394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004396:	4b04      	ldr	r3, [pc, #16]	; (80043a8 <SysTick_Config+0x40>)
 8004398:	2207      	movs	r2, #7
 800439a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	e000e010 	.word	0xe000e010

080043ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f7ff ff29 	bl	800420c <__NVIC_SetPriorityGrouping>
}
 80043ba:	bf00      	nop
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	b086      	sub	sp, #24
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	4603      	mov	r3, r0
 80043ca:	60b9      	str	r1, [r7, #8]
 80043cc:	607a      	str	r2, [r7, #4]
 80043ce:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80043d0:	f7ff ff40 	bl	8004254 <__NVIC_GetPriorityGrouping>
 80043d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	68b9      	ldr	r1, [r7, #8]
 80043da:	6978      	ldr	r0, [r7, #20]
 80043dc:	f7ff ff90 	bl	8004300 <NVIC_EncodePriority>
 80043e0:	4602      	mov	r2, r0
 80043e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80043e6:	4611      	mov	r1, r2
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7ff ff5f 	bl	80042ac <__NVIC_SetPriority>
}
 80043ee:	bf00      	nop
 80043f0:	3718      	adds	r7, #24
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b082      	sub	sp, #8
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	4603      	mov	r3, r0
 80043fe:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004400:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ff33 	bl	8004270 <__NVIC_EnableIRQ>
}
 800440a:	bf00      	nop
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b082      	sub	sp, #8
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f7ff ffa4 	bl	8004368 <SysTick_Config>
 8004420:	4603      	mov	r3, r0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3708      	adds	r7, #8
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b082      	sub	sp, #8
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e014      	b.n	8004466 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	791b      	ldrb	r3, [r3, #4]
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	d105      	bne.n	8004452 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f7fd fe03 	bl	8002058 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2202      	movs	r2, #2
 8004456:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800446e:	b480      	push	{r7}
 8004470:	b083      	sub	sp, #12
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
 8004476:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	795b      	ldrb	r3, [r3, #5]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d101      	bne.n	8004484 <HAL_DAC_Start+0x16>
 8004480:	2302      	movs	r3, #2
 8004482:	e040      	b.n	8004506 <HAL_DAC_Start+0x98>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2202      	movs	r2, #2
 800448e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6819      	ldr	r1, [r3, #0]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	f003 0310 	and.w	r3, r3, #16
 800449c:	2201      	movs	r2, #1
 800449e:	409a      	lsls	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	430a      	orrs	r2, r1
 80044a6:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10f      	bne.n	80044ce <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d11d      	bne.n	80044f8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f042 0201 	orr.w	r2, r2, #1
 80044ca:	605a      	str	r2, [r3, #4]
 80044cc:	e014      	b.n	80044f8 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	f003 0310 	and.w	r3, r3, #16
 80044de:	2102      	movs	r1, #2
 80044e0:	fa01 f303 	lsl.w	r3, r1, r3
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d107      	bne.n	80044f8 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 0202 	orr.w	r2, r2, #2
 80044f6:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr

08004512 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004512:	b480      	push	{r7}
 8004514:	b087      	sub	sp, #28
 8004516:	af00      	add	r7, sp, #0
 8004518:	60f8      	str	r0, [r7, #12]
 800451a:	60b9      	str	r1, [r7, #8]
 800451c:	607a      	str	r2, [r7, #4]
 800451e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004520:	2300      	movs	r3, #0
 8004522:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d105      	bne.n	800453c <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	4413      	add	r3, r2
 8004536:	3308      	adds	r3, #8
 8004538:	617b      	str	r3, [r7, #20]
 800453a:	e004      	b.n	8004546 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800453c:	697a      	ldr	r2, [r7, #20]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4413      	add	r3, r2
 8004542:	3314      	adds	r3, #20
 8004544:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	461a      	mov	r2, r3
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	371c      	adds	r7, #28
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b088      	sub	sp, #32
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	795b      	ldrb	r3, [r3, #5]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <HAL_DAC_ConfigChannel+0x18>
 8004570:	2302      	movs	r3, #2
 8004572:	e11d      	b.n	80047b0 <HAL_DAC_ConfigChannel+0x254>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2201      	movs	r2, #1
 8004578:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2202      	movs	r2, #2
 800457e:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2b04      	cmp	r3, #4
 8004586:	d174      	bne.n	8004672 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004588:	f7fe f9e2 	bl	8002950 <HAL_GetTick>
 800458c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d134      	bne.n	80045fe <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004594:	e011      	b.n	80045ba <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004596:	f7fe f9db 	bl	8002950 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d90a      	bls.n	80045ba <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	f043 0208 	orr.w	r2, r3, #8
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2203      	movs	r2, #3
 80045b4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e0fa      	b.n	80047b0 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045c0:	4b7d      	ldr	r3, [pc, #500]	; (80047b8 <HAL_DAC_ConfigChannel+0x25c>)
 80045c2:	4013      	ands	r3, r2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d1e6      	bne.n	8004596 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 80045c8:	2001      	movs	r0, #1
 80045ca:	f7fe f9cd 	bl	8002968 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	6992      	ldr	r2, [r2, #24]
 80045d6:	641a      	str	r2, [r3, #64]	; 0x40
 80045d8:	e01e      	b.n	8004618 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80045da:	f7fe f9b9 	bl	8002950 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d90a      	bls.n	80045fe <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	691b      	ldr	r3, [r3, #16]
 80045ec:	f043 0208 	orr.w	r2, r3, #8
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2203      	movs	r2, #3
 80045f8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e0d8      	b.n	80047b0 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004604:	2b00      	cmp	r3, #0
 8004606:	dbe8      	blt.n	80045da <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8004608:	2001      	movs	r0, #1
 800460a:	f7fe f9ad 	bl	8002968 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68ba      	ldr	r2, [r7, #8]
 8004614:	6992      	ldr	r2, [r2, #24]
 8004616:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f003 0310 	and.w	r3, r3, #16
 8004624:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004628:	fa01 f303 	lsl.w	r3, r1, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	ea02 0103 	and.w	r1, r2, r3
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	69da      	ldr	r2, [r3, #28]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f003 0310 	and.w	r3, r3, #16
 800463c:	409a      	lsls	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f003 0310 	and.w	r3, r3, #16
 8004652:	21ff      	movs	r1, #255	; 0xff
 8004654:	fa01 f303 	lsl.w	r3, r1, r3
 8004658:	43db      	mvns	r3, r3
 800465a:	ea02 0103 	and.w	r1, r2, r3
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	6a1a      	ldr	r2, [r3, #32]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f003 0310 	and.w	r3, r3, #16
 8004668:	409a      	lsls	r2, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d11d      	bne.n	80046b6 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004680:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f003 0310 	and.w	r3, r3, #16
 8004688:	221f      	movs	r2, #31
 800468a:	fa02 f303 	lsl.w	r3, r2, r3
 800468e:	43db      	mvns	r3, r3
 8004690:	697a      	ldr	r2, [r7, #20]
 8004692:	4013      	ands	r3, r2
 8004694:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f003 0310 	and.w	r3, r3, #16
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	fa02 f303 	lsl.w	r3, r2, r3
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046bc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f003 0310 	and.w	r3, r3, #16
 80046c4:	2207      	movs	r2, #7
 80046c6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ca:	43db      	mvns	r3, r3
 80046cc:	697a      	ldr	r2, [r7, #20]
 80046ce:	4013      	ands	r3, r2
 80046d0:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d102      	bne.n	80046e0 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 80046da:	2300      	movs	r3, #0
 80046dc:	61fb      	str	r3, [r7, #28]
 80046de:	e00f      	b.n	8004700 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d102      	bne.n	80046ee <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80046e8:	2301      	movs	r3, #1
 80046ea:	61fb      	str	r3, [r7, #28]
 80046ec:	e008      	b.n	8004700 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d102      	bne.n	80046fc <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80046f6:	2301      	movs	r3, #1
 80046f8:	61fb      	str	r3, [r7, #28]
 80046fa:	e001      	b.n	8004700 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	4313      	orrs	r3, r2
 800470a:	69fa      	ldr	r2, [r7, #28]
 800470c:	4313      	orrs	r3, r2
 800470e:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f003 0310 	and.w	r3, r3, #16
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	4313      	orrs	r3, r2
 8004720:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6819      	ldr	r1, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f003 0310 	and.w	r3, r3, #16
 8004736:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	43da      	mvns	r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	400a      	ands	r2, r1
 8004746:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f003 0310 	and.w	r3, r3, #16
 8004756:	f640 72fe 	movw	r2, #4094	; 0xffe
 800475a:	fa02 f303 	lsl.w	r3, r2, r3
 800475e:	43db      	mvns	r3, r3
 8004760:	697a      	ldr	r2, [r7, #20]
 8004762:	4013      	ands	r3, r2
 8004764:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f003 0310 	and.w	r3, r3, #16
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	fa02 f303 	lsl.w	r3, r2, r3
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4313      	orrs	r3, r2
 800477c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6819      	ldr	r1, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	22c0      	movs	r2, #192	; 0xc0
 8004794:	fa02 f303 	lsl.w	r3, r2, r3
 8004798:	43da      	mvns	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	400a      	ands	r2, r1
 80047a0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2201      	movs	r2, #1
 80047a6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3720      	adds	r7, #32
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	20008000 	.word	0x20008000

080047bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80047c4:	f7fe f8c4 	bl	8002950 <HAL_GetTick>
 80047c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d101      	bne.n	80047d4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e316      	b.n	8004e02 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a66      	ldr	r2, [pc, #408]	; (8004974 <HAL_DMA_Init+0x1b8>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d04a      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a65      	ldr	r2, [pc, #404]	; (8004978 <HAL_DMA_Init+0x1bc>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d045      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a63      	ldr	r2, [pc, #396]	; (800497c <HAL_DMA_Init+0x1c0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d040      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a62      	ldr	r2, [pc, #392]	; (8004980 <HAL_DMA_Init+0x1c4>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d03b      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a60      	ldr	r2, [pc, #384]	; (8004984 <HAL_DMA_Init+0x1c8>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d036      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a5f      	ldr	r2, [pc, #380]	; (8004988 <HAL_DMA_Init+0x1cc>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d031      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a5d      	ldr	r2, [pc, #372]	; (800498c <HAL_DMA_Init+0x1d0>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d02c      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a5c      	ldr	r2, [pc, #368]	; (8004990 <HAL_DMA_Init+0x1d4>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d027      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a5a      	ldr	r2, [pc, #360]	; (8004994 <HAL_DMA_Init+0x1d8>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d022      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a59      	ldr	r2, [pc, #356]	; (8004998 <HAL_DMA_Init+0x1dc>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d01d      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a57      	ldr	r2, [pc, #348]	; (800499c <HAL_DMA_Init+0x1e0>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d018      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a56      	ldr	r2, [pc, #344]	; (80049a0 <HAL_DMA_Init+0x1e4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d013      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a54      	ldr	r2, [pc, #336]	; (80049a4 <HAL_DMA_Init+0x1e8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00e      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a53      	ldr	r2, [pc, #332]	; (80049a8 <HAL_DMA_Init+0x1ec>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d009      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a51      	ldr	r2, [pc, #324]	; (80049ac <HAL_DMA_Init+0x1f0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d004      	beq.n	8004874 <HAL_DMA_Init+0xb8>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a50      	ldr	r2, [pc, #320]	; (80049b0 <HAL_DMA_Init+0x1f4>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d101      	bne.n	8004878 <HAL_DMA_Init+0xbc>
 8004874:	2301      	movs	r3, #1
 8004876:	e000      	b.n	800487a <HAL_DMA_Init+0xbe>
 8004878:	2300      	movs	r3, #0
 800487a:	2b00      	cmp	r3, #0
 800487c:	f000 813b 	beq.w	8004af6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a37      	ldr	r2, [pc, #220]	; (8004974 <HAL_DMA_Init+0x1b8>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d04a      	beq.n	8004930 <HAL_DMA_Init+0x174>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a36      	ldr	r2, [pc, #216]	; (8004978 <HAL_DMA_Init+0x1bc>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d045      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a34      	ldr	r2, [pc, #208]	; (800497c <HAL_DMA_Init+0x1c0>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d040      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a33      	ldr	r2, [pc, #204]	; (8004980 <HAL_DMA_Init+0x1c4>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d03b      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a31      	ldr	r2, [pc, #196]	; (8004984 <HAL_DMA_Init+0x1c8>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d036      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a30      	ldr	r2, [pc, #192]	; (8004988 <HAL_DMA_Init+0x1cc>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d031      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a2e      	ldr	r2, [pc, #184]	; (800498c <HAL_DMA_Init+0x1d0>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d02c      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a2d      	ldr	r2, [pc, #180]	; (8004990 <HAL_DMA_Init+0x1d4>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d027      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a2b      	ldr	r2, [pc, #172]	; (8004994 <HAL_DMA_Init+0x1d8>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d022      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a2a      	ldr	r2, [pc, #168]	; (8004998 <HAL_DMA_Init+0x1dc>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d01d      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a28      	ldr	r2, [pc, #160]	; (800499c <HAL_DMA_Init+0x1e0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d018      	beq.n	8004930 <HAL_DMA_Init+0x174>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a27      	ldr	r2, [pc, #156]	; (80049a0 <HAL_DMA_Init+0x1e4>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d013      	beq.n	8004930 <HAL_DMA_Init+0x174>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a25      	ldr	r2, [pc, #148]	; (80049a4 <HAL_DMA_Init+0x1e8>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d00e      	beq.n	8004930 <HAL_DMA_Init+0x174>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a24      	ldr	r2, [pc, #144]	; (80049a8 <HAL_DMA_Init+0x1ec>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d009      	beq.n	8004930 <HAL_DMA_Init+0x174>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a22      	ldr	r2, [pc, #136]	; (80049ac <HAL_DMA_Init+0x1f0>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d004      	beq.n	8004930 <HAL_DMA_Init+0x174>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a21      	ldr	r2, [pc, #132]	; (80049b0 <HAL_DMA_Init+0x1f4>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d108      	bne.n	8004942 <HAL_DMA_Init+0x186>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0201 	bic.w	r2, r2, #1
 800493e:	601a      	str	r2, [r3, #0]
 8004940:	e007      	b.n	8004952 <HAL_DMA_Init+0x196>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 0201 	bic.w	r2, r2, #1
 8004950:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004952:	e02f      	b.n	80049b4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004954:	f7fd fffc 	bl	8002950 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b05      	cmp	r3, #5
 8004960:	d928      	bls.n	80049b4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2220      	movs	r2, #32
 8004966:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2203      	movs	r2, #3
 800496c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e246      	b.n	8004e02 <HAL_DMA_Init+0x646>
 8004974:	40020010 	.word	0x40020010
 8004978:	40020028 	.word	0x40020028
 800497c:	40020040 	.word	0x40020040
 8004980:	40020058 	.word	0x40020058
 8004984:	40020070 	.word	0x40020070
 8004988:	40020088 	.word	0x40020088
 800498c:	400200a0 	.word	0x400200a0
 8004990:	400200b8 	.word	0x400200b8
 8004994:	40020410 	.word	0x40020410
 8004998:	40020428 	.word	0x40020428
 800499c:	40020440 	.word	0x40020440
 80049a0:	40020458 	.word	0x40020458
 80049a4:	40020470 	.word	0x40020470
 80049a8:	40020488 	.word	0x40020488
 80049ac:	400204a0 	.word	0x400204a0
 80049b0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1c8      	bne.n	8004954 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	4b83      	ldr	r3, [pc, #524]	; (8004bdc <HAL_DMA_Init+0x420>)
 80049ce:	4013      	ands	r3, r2
 80049d0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80049da:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049e6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049f2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a04:	2b04      	cmp	r3, #4
 8004a06:	d107      	bne.n	8004a18 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a10:	4313      	orrs	r3, r2
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004a18:	4b71      	ldr	r3, [pc, #452]	; (8004be0 <HAL_DMA_Init+0x424>)
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	4b71      	ldr	r3, [pc, #452]	; (8004be4 <HAL_DMA_Init+0x428>)
 8004a1e:	4013      	ands	r3, r2
 8004a20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a24:	d328      	bcc.n	8004a78 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	2b28      	cmp	r3, #40	; 0x28
 8004a2c:	d903      	bls.n	8004a36 <HAL_DMA_Init+0x27a>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2b2e      	cmp	r3, #46	; 0x2e
 8004a34:	d917      	bls.n	8004a66 <HAL_DMA_Init+0x2aa>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	2b3e      	cmp	r3, #62	; 0x3e
 8004a3c:	d903      	bls.n	8004a46 <HAL_DMA_Init+0x28a>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	2b42      	cmp	r3, #66	; 0x42
 8004a44:	d90f      	bls.n	8004a66 <HAL_DMA_Init+0x2aa>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	2b46      	cmp	r3, #70	; 0x46
 8004a4c:	d903      	bls.n	8004a56 <HAL_DMA_Init+0x29a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2b48      	cmp	r3, #72	; 0x48
 8004a54:	d907      	bls.n	8004a66 <HAL_DMA_Init+0x2aa>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	2b4e      	cmp	r3, #78	; 0x4e
 8004a5c:	d905      	bls.n	8004a6a <HAL_DMA_Init+0x2ae>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	2b52      	cmp	r3, #82	; 0x52
 8004a64:	d801      	bhi.n	8004a6a <HAL_DMA_Init+0x2ae>
 8004a66:	2301      	movs	r3, #1
 8004a68:	e000      	b.n	8004a6c <HAL_DMA_Init+0x2b0>
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d003      	beq.n	8004a78 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a76:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f023 0307 	bic.w	r3, r3, #7
 8004a8e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d117      	bne.n	8004ad2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d00e      	beq.n	8004ad2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f002 fb33 	bl	8007120 <DMA_CheckFifoParam>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d008      	beq.n	8004ad2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2240      	movs	r2, #64	; 0x40
 8004ac4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e197      	b.n	8004e02 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f002 fa6e 	bl	8006fbc <DMA_CalcBaseAndBitshift>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ae8:	f003 031f 	and.w	r3, r3, #31
 8004aec:	223f      	movs	r2, #63	; 0x3f
 8004aee:	409a      	lsls	r2, r3
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	609a      	str	r2, [r3, #8]
 8004af4:	e0cd      	b.n	8004c92 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a3b      	ldr	r2, [pc, #236]	; (8004be8 <HAL_DMA_Init+0x42c>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d022      	beq.n	8004b46 <HAL_DMA_Init+0x38a>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a39      	ldr	r2, [pc, #228]	; (8004bec <HAL_DMA_Init+0x430>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d01d      	beq.n	8004b46 <HAL_DMA_Init+0x38a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a38      	ldr	r2, [pc, #224]	; (8004bf0 <HAL_DMA_Init+0x434>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d018      	beq.n	8004b46 <HAL_DMA_Init+0x38a>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a36      	ldr	r2, [pc, #216]	; (8004bf4 <HAL_DMA_Init+0x438>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d013      	beq.n	8004b46 <HAL_DMA_Init+0x38a>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a35      	ldr	r2, [pc, #212]	; (8004bf8 <HAL_DMA_Init+0x43c>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d00e      	beq.n	8004b46 <HAL_DMA_Init+0x38a>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a33      	ldr	r2, [pc, #204]	; (8004bfc <HAL_DMA_Init+0x440>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d009      	beq.n	8004b46 <HAL_DMA_Init+0x38a>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a32      	ldr	r2, [pc, #200]	; (8004c00 <HAL_DMA_Init+0x444>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d004      	beq.n	8004b46 <HAL_DMA_Init+0x38a>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a30      	ldr	r2, [pc, #192]	; (8004c04 <HAL_DMA_Init+0x448>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d101      	bne.n	8004b4a <HAL_DMA_Init+0x38e>
 8004b46:	2301      	movs	r3, #1
 8004b48:	e000      	b.n	8004b4c <HAL_DMA_Init+0x390>
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 8097 	beq.w	8004c80 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a24      	ldr	r2, [pc, #144]	; (8004be8 <HAL_DMA_Init+0x42c>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d021      	beq.n	8004ba0 <HAL_DMA_Init+0x3e4>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a22      	ldr	r2, [pc, #136]	; (8004bec <HAL_DMA_Init+0x430>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d01c      	beq.n	8004ba0 <HAL_DMA_Init+0x3e4>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a21      	ldr	r2, [pc, #132]	; (8004bf0 <HAL_DMA_Init+0x434>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d017      	beq.n	8004ba0 <HAL_DMA_Init+0x3e4>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a1f      	ldr	r2, [pc, #124]	; (8004bf4 <HAL_DMA_Init+0x438>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d012      	beq.n	8004ba0 <HAL_DMA_Init+0x3e4>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a1e      	ldr	r2, [pc, #120]	; (8004bf8 <HAL_DMA_Init+0x43c>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d00d      	beq.n	8004ba0 <HAL_DMA_Init+0x3e4>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a1c      	ldr	r2, [pc, #112]	; (8004bfc <HAL_DMA_Init+0x440>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d008      	beq.n	8004ba0 <HAL_DMA_Init+0x3e4>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a1b      	ldr	r2, [pc, #108]	; (8004c00 <HAL_DMA_Init+0x444>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d003      	beq.n	8004ba0 <HAL_DMA_Init+0x3e4>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a19      	ldr	r2, [pc, #100]	; (8004c04 <HAL_DMA_Init+0x448>)
 8004b9e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	4b13      	ldr	r3, [pc, #76]	; (8004c08 <HAL_DMA_Init+0x44c>)
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	2b40      	cmp	r3, #64	; 0x40
 8004bc6:	d021      	beq.n	8004c0c <HAL_DMA_Init+0x450>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	689b      	ldr	r3, [r3, #8]
 8004bcc:	2b80      	cmp	r3, #128	; 0x80
 8004bce:	d102      	bne.n	8004bd6 <HAL_DMA_Init+0x41a>
 8004bd0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004bd4:	e01b      	b.n	8004c0e <HAL_DMA_Init+0x452>
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	e019      	b.n	8004c0e <HAL_DMA_Init+0x452>
 8004bda:	bf00      	nop
 8004bdc:	fe10803f 	.word	0xfe10803f
 8004be0:	5c001000 	.word	0x5c001000
 8004be4:	ffff0000 	.word	0xffff0000
 8004be8:	58025408 	.word	0x58025408
 8004bec:	5802541c 	.word	0x5802541c
 8004bf0:	58025430 	.word	0x58025430
 8004bf4:	58025444 	.word	0x58025444
 8004bf8:	58025458 	.word	0x58025458
 8004bfc:	5802546c 	.word	0x5802546c
 8004c00:	58025480 	.word	0x58025480
 8004c04:	58025494 	.word	0x58025494
 8004c08:	fffe000f 	.word	0xfffe000f
 8004c0c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	68d2      	ldr	r2, [r2, #12]
 8004c12:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004c14:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004c1c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004c24:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004c2c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004c34:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a1b      	ldr	r3, [r3, #32]
 8004c3a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004c3c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004c3e:	697a      	ldr	r2, [r7, #20]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	697a      	ldr	r2, [r7, #20]
 8004c4a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	461a      	mov	r2, r3
 8004c52:	4b6e      	ldr	r3, [pc, #440]	; (8004e0c <HAL_DMA_Init+0x650>)
 8004c54:	4413      	add	r3, r2
 8004c56:	4a6e      	ldr	r2, [pc, #440]	; (8004e10 <HAL_DMA_Init+0x654>)
 8004c58:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5c:	091b      	lsrs	r3, r3, #4
 8004c5e:	009a      	lsls	r2, r3, #2
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f002 f9a9 	bl	8006fbc <DMA_CalcBaseAndBitshift>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c72:	f003 031f 	and.w	r3, r3, #31
 8004c76:	2201      	movs	r2, #1
 8004c78:	409a      	lsls	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	605a      	str	r2, [r3, #4]
 8004c7e:	e008      	b.n	8004c92 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2240      	movs	r2, #64	; 0x40
 8004c84:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2203      	movs	r2, #3
 8004c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e0b7      	b.n	8004e02 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a5f      	ldr	r2, [pc, #380]	; (8004e14 <HAL_DMA_Init+0x658>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d072      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a5d      	ldr	r2, [pc, #372]	; (8004e18 <HAL_DMA_Init+0x65c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d06d      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a5c      	ldr	r2, [pc, #368]	; (8004e1c <HAL_DMA_Init+0x660>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d068      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a5a      	ldr	r2, [pc, #360]	; (8004e20 <HAL_DMA_Init+0x664>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d063      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a59      	ldr	r2, [pc, #356]	; (8004e24 <HAL_DMA_Init+0x668>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d05e      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a57      	ldr	r2, [pc, #348]	; (8004e28 <HAL_DMA_Init+0x66c>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d059      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a56      	ldr	r2, [pc, #344]	; (8004e2c <HAL_DMA_Init+0x670>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d054      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a54      	ldr	r2, [pc, #336]	; (8004e30 <HAL_DMA_Init+0x674>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d04f      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a53      	ldr	r2, [pc, #332]	; (8004e34 <HAL_DMA_Init+0x678>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d04a      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a51      	ldr	r2, [pc, #324]	; (8004e38 <HAL_DMA_Init+0x67c>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d045      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a50      	ldr	r2, [pc, #320]	; (8004e3c <HAL_DMA_Init+0x680>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d040      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a4e      	ldr	r2, [pc, #312]	; (8004e40 <HAL_DMA_Init+0x684>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d03b      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a4d      	ldr	r2, [pc, #308]	; (8004e44 <HAL_DMA_Init+0x688>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d036      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a4b      	ldr	r2, [pc, #300]	; (8004e48 <HAL_DMA_Init+0x68c>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d031      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a4a      	ldr	r2, [pc, #296]	; (8004e4c <HAL_DMA_Init+0x690>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d02c      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a48      	ldr	r2, [pc, #288]	; (8004e50 <HAL_DMA_Init+0x694>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d027      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a47      	ldr	r2, [pc, #284]	; (8004e54 <HAL_DMA_Init+0x698>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d022      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a45      	ldr	r2, [pc, #276]	; (8004e58 <HAL_DMA_Init+0x69c>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d01d      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a44      	ldr	r2, [pc, #272]	; (8004e5c <HAL_DMA_Init+0x6a0>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d018      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a42      	ldr	r2, [pc, #264]	; (8004e60 <HAL_DMA_Init+0x6a4>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d013      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a41      	ldr	r2, [pc, #260]	; (8004e64 <HAL_DMA_Init+0x6a8>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d00e      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a3f      	ldr	r2, [pc, #252]	; (8004e68 <HAL_DMA_Init+0x6ac>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d009      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a3e      	ldr	r2, [pc, #248]	; (8004e6c <HAL_DMA_Init+0x6b0>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d004      	beq.n	8004d82 <HAL_DMA_Init+0x5c6>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a3c      	ldr	r2, [pc, #240]	; (8004e70 <HAL_DMA_Init+0x6b4>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d101      	bne.n	8004d86 <HAL_DMA_Init+0x5ca>
 8004d82:	2301      	movs	r3, #1
 8004d84:	e000      	b.n	8004d88 <HAL_DMA_Init+0x5cc>
 8004d86:	2300      	movs	r3, #0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d032      	beq.n	8004df2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f002 fa43 	bl	8007218 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	2b80      	cmp	r3, #128	; 0x80
 8004d98:	d102      	bne.n	8004da0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685a      	ldr	r2, [r3, #4]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da8:	b2d2      	uxtb	r2, r2
 8004daa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004db4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d010      	beq.n	8004de0 <HAL_DMA_Init+0x624>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	2b08      	cmp	r3, #8
 8004dc4:	d80c      	bhi.n	8004de0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f002 fac0 	bl	800734c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004ddc:	605a      	str	r2, [r3, #4]
 8004dde:	e008      	b.n	8004df2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3718      	adds	r7, #24
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	a7fdabf8 	.word	0xa7fdabf8
 8004e10:	cccccccd 	.word	0xcccccccd
 8004e14:	40020010 	.word	0x40020010
 8004e18:	40020028 	.word	0x40020028
 8004e1c:	40020040 	.word	0x40020040
 8004e20:	40020058 	.word	0x40020058
 8004e24:	40020070 	.word	0x40020070
 8004e28:	40020088 	.word	0x40020088
 8004e2c:	400200a0 	.word	0x400200a0
 8004e30:	400200b8 	.word	0x400200b8
 8004e34:	40020410 	.word	0x40020410
 8004e38:	40020428 	.word	0x40020428
 8004e3c:	40020440 	.word	0x40020440
 8004e40:	40020458 	.word	0x40020458
 8004e44:	40020470 	.word	0x40020470
 8004e48:	40020488 	.word	0x40020488
 8004e4c:	400204a0 	.word	0x400204a0
 8004e50:	400204b8 	.word	0x400204b8
 8004e54:	58025408 	.word	0x58025408
 8004e58:	5802541c 	.word	0x5802541c
 8004e5c:	58025430 	.word	0x58025430
 8004e60:	58025444 	.word	0x58025444
 8004e64:	58025458 	.word	0x58025458
 8004e68:	5802546c 	.word	0x5802546c
 8004e6c:	58025480 	.word	0x58025480
 8004e70:	58025494 	.word	0x58025494

08004e74 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
 8004e80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e82:	2300      	movs	r3, #0
 8004e84:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d101      	bne.n	8004e90 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e226      	b.n	80052de <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d101      	bne.n	8004e9e <HAL_DMA_Start_IT+0x2a>
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	e21f      	b.n	80052de <HAL_DMA_Start_IT+0x46a>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	f040 820a 	bne.w	80052c8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a68      	ldr	r2, [pc, #416]	; (8005068 <HAL_DMA_Start_IT+0x1f4>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d04a      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a66      	ldr	r2, [pc, #408]	; (800506c <HAL_DMA_Start_IT+0x1f8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d045      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a65      	ldr	r2, [pc, #404]	; (8005070 <HAL_DMA_Start_IT+0x1fc>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d040      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a63      	ldr	r2, [pc, #396]	; (8005074 <HAL_DMA_Start_IT+0x200>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d03b      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a62      	ldr	r2, [pc, #392]	; (8005078 <HAL_DMA_Start_IT+0x204>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d036      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a60      	ldr	r2, [pc, #384]	; (800507c <HAL_DMA_Start_IT+0x208>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d031      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a5f      	ldr	r2, [pc, #380]	; (8005080 <HAL_DMA_Start_IT+0x20c>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d02c      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a5d      	ldr	r2, [pc, #372]	; (8005084 <HAL_DMA_Start_IT+0x210>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d027      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a5c      	ldr	r2, [pc, #368]	; (8005088 <HAL_DMA_Start_IT+0x214>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d022      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a5a      	ldr	r2, [pc, #360]	; (800508c <HAL_DMA_Start_IT+0x218>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d01d      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a59      	ldr	r2, [pc, #356]	; (8005090 <HAL_DMA_Start_IT+0x21c>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d018      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a57      	ldr	r2, [pc, #348]	; (8005094 <HAL_DMA_Start_IT+0x220>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d013      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a56      	ldr	r2, [pc, #344]	; (8005098 <HAL_DMA_Start_IT+0x224>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d00e      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a54      	ldr	r2, [pc, #336]	; (800509c <HAL_DMA_Start_IT+0x228>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d009      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a53      	ldr	r2, [pc, #332]	; (80050a0 <HAL_DMA_Start_IT+0x22c>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d004      	beq.n	8004f62 <HAL_DMA_Start_IT+0xee>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a51      	ldr	r2, [pc, #324]	; (80050a4 <HAL_DMA_Start_IT+0x230>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d108      	bne.n	8004f74 <HAL_DMA_Start_IT+0x100>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 0201 	bic.w	r2, r2, #1
 8004f70:	601a      	str	r2, [r3, #0]
 8004f72:	e007      	b.n	8004f84 <HAL_DMA_Start_IT+0x110>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 0201 	bic.w	r2, r2, #1
 8004f82:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	68b9      	ldr	r1, [r7, #8]
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f001 fe6a 	bl	8006c64 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a34      	ldr	r2, [pc, #208]	; (8005068 <HAL_DMA_Start_IT+0x1f4>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d04a      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a33      	ldr	r2, [pc, #204]	; (800506c <HAL_DMA_Start_IT+0x1f8>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d045      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a31      	ldr	r2, [pc, #196]	; (8005070 <HAL_DMA_Start_IT+0x1fc>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d040      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a30      	ldr	r2, [pc, #192]	; (8005074 <HAL_DMA_Start_IT+0x200>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d03b      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a2e      	ldr	r2, [pc, #184]	; (8005078 <HAL_DMA_Start_IT+0x204>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d036      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a2d      	ldr	r2, [pc, #180]	; (800507c <HAL_DMA_Start_IT+0x208>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d031      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a2b      	ldr	r2, [pc, #172]	; (8005080 <HAL_DMA_Start_IT+0x20c>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d02c      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a2a      	ldr	r2, [pc, #168]	; (8005084 <HAL_DMA_Start_IT+0x210>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d027      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a28      	ldr	r2, [pc, #160]	; (8005088 <HAL_DMA_Start_IT+0x214>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d022      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a27      	ldr	r2, [pc, #156]	; (800508c <HAL_DMA_Start_IT+0x218>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d01d      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a25      	ldr	r2, [pc, #148]	; (8005090 <HAL_DMA_Start_IT+0x21c>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d018      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a24      	ldr	r2, [pc, #144]	; (8005094 <HAL_DMA_Start_IT+0x220>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d013      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a22      	ldr	r2, [pc, #136]	; (8005098 <HAL_DMA_Start_IT+0x224>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d00e      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a21      	ldr	r2, [pc, #132]	; (800509c <HAL_DMA_Start_IT+0x228>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d009      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a1f      	ldr	r2, [pc, #124]	; (80050a0 <HAL_DMA_Start_IT+0x22c>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d004      	beq.n	8005030 <HAL_DMA_Start_IT+0x1bc>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a1e      	ldr	r2, [pc, #120]	; (80050a4 <HAL_DMA_Start_IT+0x230>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d101      	bne.n	8005034 <HAL_DMA_Start_IT+0x1c0>
 8005030:	2301      	movs	r3, #1
 8005032:	e000      	b.n	8005036 <HAL_DMA_Start_IT+0x1c2>
 8005034:	2300      	movs	r3, #0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d036      	beq.n	80050a8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f023 021e 	bic.w	r2, r3, #30
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0216 	orr.w	r2, r2, #22
 800504c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	2b00      	cmp	r3, #0
 8005054:	d03e      	beq.n	80050d4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f042 0208 	orr.w	r2, r2, #8
 8005064:	601a      	str	r2, [r3, #0]
 8005066:	e035      	b.n	80050d4 <HAL_DMA_Start_IT+0x260>
 8005068:	40020010 	.word	0x40020010
 800506c:	40020028 	.word	0x40020028
 8005070:	40020040 	.word	0x40020040
 8005074:	40020058 	.word	0x40020058
 8005078:	40020070 	.word	0x40020070
 800507c:	40020088 	.word	0x40020088
 8005080:	400200a0 	.word	0x400200a0
 8005084:	400200b8 	.word	0x400200b8
 8005088:	40020410 	.word	0x40020410
 800508c:	40020428 	.word	0x40020428
 8005090:	40020440 	.word	0x40020440
 8005094:	40020458 	.word	0x40020458
 8005098:	40020470 	.word	0x40020470
 800509c:	40020488 	.word	0x40020488
 80050a0:	400204a0 	.word	0x400204a0
 80050a4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f023 020e 	bic.w	r2, r3, #14
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f042 020a 	orr.w	r2, r2, #10
 80050ba:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d007      	beq.n	80050d4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f042 0204 	orr.w	r2, r2, #4
 80050d2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a83      	ldr	r2, [pc, #524]	; (80052e8 <HAL_DMA_Start_IT+0x474>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d072      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a82      	ldr	r2, [pc, #520]	; (80052ec <HAL_DMA_Start_IT+0x478>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d06d      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a80      	ldr	r2, [pc, #512]	; (80052f0 <HAL_DMA_Start_IT+0x47c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d068      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a7f      	ldr	r2, [pc, #508]	; (80052f4 <HAL_DMA_Start_IT+0x480>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d063      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a7d      	ldr	r2, [pc, #500]	; (80052f8 <HAL_DMA_Start_IT+0x484>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d05e      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a7c      	ldr	r2, [pc, #496]	; (80052fc <HAL_DMA_Start_IT+0x488>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d059      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a7a      	ldr	r2, [pc, #488]	; (8005300 <HAL_DMA_Start_IT+0x48c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d054      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a79      	ldr	r2, [pc, #484]	; (8005304 <HAL_DMA_Start_IT+0x490>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d04f      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a77      	ldr	r2, [pc, #476]	; (8005308 <HAL_DMA_Start_IT+0x494>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d04a      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a76      	ldr	r2, [pc, #472]	; (800530c <HAL_DMA_Start_IT+0x498>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d045      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a74      	ldr	r2, [pc, #464]	; (8005310 <HAL_DMA_Start_IT+0x49c>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d040      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a73      	ldr	r2, [pc, #460]	; (8005314 <HAL_DMA_Start_IT+0x4a0>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d03b      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a71      	ldr	r2, [pc, #452]	; (8005318 <HAL_DMA_Start_IT+0x4a4>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d036      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a70      	ldr	r2, [pc, #448]	; (800531c <HAL_DMA_Start_IT+0x4a8>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d031      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a6e      	ldr	r2, [pc, #440]	; (8005320 <HAL_DMA_Start_IT+0x4ac>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d02c      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a6d      	ldr	r2, [pc, #436]	; (8005324 <HAL_DMA_Start_IT+0x4b0>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d027      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a6b      	ldr	r2, [pc, #428]	; (8005328 <HAL_DMA_Start_IT+0x4b4>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d022      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a6a      	ldr	r2, [pc, #424]	; (800532c <HAL_DMA_Start_IT+0x4b8>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d01d      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a68      	ldr	r2, [pc, #416]	; (8005330 <HAL_DMA_Start_IT+0x4bc>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d018      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a67      	ldr	r2, [pc, #412]	; (8005334 <HAL_DMA_Start_IT+0x4c0>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d013      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a65      	ldr	r2, [pc, #404]	; (8005338 <HAL_DMA_Start_IT+0x4c4>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d00e      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a64      	ldr	r2, [pc, #400]	; (800533c <HAL_DMA_Start_IT+0x4c8>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d009      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a62      	ldr	r2, [pc, #392]	; (8005340 <HAL_DMA_Start_IT+0x4cc>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d004      	beq.n	80051c4 <HAL_DMA_Start_IT+0x350>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a61      	ldr	r2, [pc, #388]	; (8005344 <HAL_DMA_Start_IT+0x4d0>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d101      	bne.n	80051c8 <HAL_DMA_Start_IT+0x354>
 80051c4:	2301      	movs	r3, #1
 80051c6:	e000      	b.n	80051ca <HAL_DMA_Start_IT+0x356>
 80051c8:	2300      	movs	r3, #0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d01a      	beq.n	8005204 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d007      	beq.n	80051ec <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051ea:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d007      	beq.n	8005204 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005202:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a37      	ldr	r2, [pc, #220]	; (80052e8 <HAL_DMA_Start_IT+0x474>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d04a      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a36      	ldr	r2, [pc, #216]	; (80052ec <HAL_DMA_Start_IT+0x478>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d045      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a34      	ldr	r2, [pc, #208]	; (80052f0 <HAL_DMA_Start_IT+0x47c>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d040      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a33      	ldr	r2, [pc, #204]	; (80052f4 <HAL_DMA_Start_IT+0x480>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d03b      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a31      	ldr	r2, [pc, #196]	; (80052f8 <HAL_DMA_Start_IT+0x484>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d036      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a30      	ldr	r2, [pc, #192]	; (80052fc <HAL_DMA_Start_IT+0x488>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d031      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a2e      	ldr	r2, [pc, #184]	; (8005300 <HAL_DMA_Start_IT+0x48c>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d02c      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a2d      	ldr	r2, [pc, #180]	; (8005304 <HAL_DMA_Start_IT+0x490>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d027      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a2b      	ldr	r2, [pc, #172]	; (8005308 <HAL_DMA_Start_IT+0x494>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d022      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a2a      	ldr	r2, [pc, #168]	; (800530c <HAL_DMA_Start_IT+0x498>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d01d      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a28      	ldr	r2, [pc, #160]	; (8005310 <HAL_DMA_Start_IT+0x49c>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d018      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a27      	ldr	r2, [pc, #156]	; (8005314 <HAL_DMA_Start_IT+0x4a0>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d013      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a25      	ldr	r2, [pc, #148]	; (8005318 <HAL_DMA_Start_IT+0x4a4>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d00e      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a24      	ldr	r2, [pc, #144]	; (800531c <HAL_DMA_Start_IT+0x4a8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d009      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a22      	ldr	r2, [pc, #136]	; (8005320 <HAL_DMA_Start_IT+0x4ac>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d004      	beq.n	80052a4 <HAL_DMA_Start_IT+0x430>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a21      	ldr	r2, [pc, #132]	; (8005324 <HAL_DMA_Start_IT+0x4b0>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d108      	bne.n	80052b6 <HAL_DMA_Start_IT+0x442>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0201 	orr.w	r2, r2, #1
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	e012      	b.n	80052dc <HAL_DMA_Start_IT+0x468>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f042 0201 	orr.w	r2, r2, #1
 80052c4:	601a      	str	r2, [r3, #0]
 80052c6:	e009      	b.n	80052dc <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052ce:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80052dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	40020010 	.word	0x40020010
 80052ec:	40020028 	.word	0x40020028
 80052f0:	40020040 	.word	0x40020040
 80052f4:	40020058 	.word	0x40020058
 80052f8:	40020070 	.word	0x40020070
 80052fc:	40020088 	.word	0x40020088
 8005300:	400200a0 	.word	0x400200a0
 8005304:	400200b8 	.word	0x400200b8
 8005308:	40020410 	.word	0x40020410
 800530c:	40020428 	.word	0x40020428
 8005310:	40020440 	.word	0x40020440
 8005314:	40020458 	.word	0x40020458
 8005318:	40020470 	.word	0x40020470
 800531c:	40020488 	.word	0x40020488
 8005320:	400204a0 	.word	0x400204a0
 8005324:	400204b8 	.word	0x400204b8
 8005328:	58025408 	.word	0x58025408
 800532c:	5802541c 	.word	0x5802541c
 8005330:	58025430 	.word	0x58025430
 8005334:	58025444 	.word	0x58025444
 8005338:	58025458 	.word	0x58025458
 800533c:	5802546c 	.word	0x5802546c
 8005340:	58025480 	.word	0x58025480
 8005344:	58025494 	.word	0x58025494

08005348 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005350:	f7fd fafe 	bl	8002950 <HAL_GetTick>
 8005354:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e2dc      	b.n	800591a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005366:	b2db      	uxtb	r3, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d008      	beq.n	800537e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2280      	movs	r2, #128	; 0x80
 8005370:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e2cd      	b.n	800591a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a76      	ldr	r2, [pc, #472]	; (800555c <HAL_DMA_Abort+0x214>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d04a      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a74      	ldr	r2, [pc, #464]	; (8005560 <HAL_DMA_Abort+0x218>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d045      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a73      	ldr	r2, [pc, #460]	; (8005564 <HAL_DMA_Abort+0x21c>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d040      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a71      	ldr	r2, [pc, #452]	; (8005568 <HAL_DMA_Abort+0x220>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d03b      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a70      	ldr	r2, [pc, #448]	; (800556c <HAL_DMA_Abort+0x224>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d036      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a6e      	ldr	r2, [pc, #440]	; (8005570 <HAL_DMA_Abort+0x228>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d031      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a6d      	ldr	r2, [pc, #436]	; (8005574 <HAL_DMA_Abort+0x22c>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d02c      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a6b      	ldr	r2, [pc, #428]	; (8005578 <HAL_DMA_Abort+0x230>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d027      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a6a      	ldr	r2, [pc, #424]	; (800557c <HAL_DMA_Abort+0x234>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d022      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a68      	ldr	r2, [pc, #416]	; (8005580 <HAL_DMA_Abort+0x238>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d01d      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a67      	ldr	r2, [pc, #412]	; (8005584 <HAL_DMA_Abort+0x23c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d018      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a65      	ldr	r2, [pc, #404]	; (8005588 <HAL_DMA_Abort+0x240>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d013      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a64      	ldr	r2, [pc, #400]	; (800558c <HAL_DMA_Abort+0x244>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00e      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a62      	ldr	r2, [pc, #392]	; (8005590 <HAL_DMA_Abort+0x248>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d009      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a61      	ldr	r2, [pc, #388]	; (8005594 <HAL_DMA_Abort+0x24c>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d004      	beq.n	800541e <HAL_DMA_Abort+0xd6>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a5f      	ldr	r2, [pc, #380]	; (8005598 <HAL_DMA_Abort+0x250>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d101      	bne.n	8005422 <HAL_DMA_Abort+0xda>
 800541e:	2301      	movs	r3, #1
 8005420:	e000      	b.n	8005424 <HAL_DMA_Abort+0xdc>
 8005422:	2300      	movs	r3, #0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d013      	beq.n	8005450 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 021e 	bic.w	r2, r2, #30
 8005436:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	695a      	ldr	r2, [r3, #20]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005446:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	617b      	str	r3, [r7, #20]
 800544e:	e00a      	b.n	8005466 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 020e 	bic.w	r2, r2, #14
 800545e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a3c      	ldr	r2, [pc, #240]	; (800555c <HAL_DMA_Abort+0x214>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d072      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a3a      	ldr	r2, [pc, #232]	; (8005560 <HAL_DMA_Abort+0x218>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d06d      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a39      	ldr	r2, [pc, #228]	; (8005564 <HAL_DMA_Abort+0x21c>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d068      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a37      	ldr	r2, [pc, #220]	; (8005568 <HAL_DMA_Abort+0x220>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d063      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a36      	ldr	r2, [pc, #216]	; (800556c <HAL_DMA_Abort+0x224>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d05e      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a34      	ldr	r2, [pc, #208]	; (8005570 <HAL_DMA_Abort+0x228>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d059      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a33      	ldr	r2, [pc, #204]	; (8005574 <HAL_DMA_Abort+0x22c>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d054      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a31      	ldr	r2, [pc, #196]	; (8005578 <HAL_DMA_Abort+0x230>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d04f      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a30      	ldr	r2, [pc, #192]	; (800557c <HAL_DMA_Abort+0x234>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d04a      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a2e      	ldr	r2, [pc, #184]	; (8005580 <HAL_DMA_Abort+0x238>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d045      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a2d      	ldr	r2, [pc, #180]	; (8005584 <HAL_DMA_Abort+0x23c>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d040      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a2b      	ldr	r2, [pc, #172]	; (8005588 <HAL_DMA_Abort+0x240>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d03b      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a2a      	ldr	r2, [pc, #168]	; (800558c <HAL_DMA_Abort+0x244>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d036      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a28      	ldr	r2, [pc, #160]	; (8005590 <HAL_DMA_Abort+0x248>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d031      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a27      	ldr	r2, [pc, #156]	; (8005594 <HAL_DMA_Abort+0x24c>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d02c      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a25      	ldr	r2, [pc, #148]	; (8005598 <HAL_DMA_Abort+0x250>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d027      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a24      	ldr	r2, [pc, #144]	; (800559c <HAL_DMA_Abort+0x254>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d022      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a22      	ldr	r2, [pc, #136]	; (80055a0 <HAL_DMA_Abort+0x258>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d01d      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a21      	ldr	r2, [pc, #132]	; (80055a4 <HAL_DMA_Abort+0x25c>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d018      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a1f      	ldr	r2, [pc, #124]	; (80055a8 <HAL_DMA_Abort+0x260>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d013      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a1e      	ldr	r2, [pc, #120]	; (80055ac <HAL_DMA_Abort+0x264>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00e      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a1c      	ldr	r2, [pc, #112]	; (80055b0 <HAL_DMA_Abort+0x268>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d009      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a1b      	ldr	r2, [pc, #108]	; (80055b4 <HAL_DMA_Abort+0x26c>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d004      	beq.n	8005556 <HAL_DMA_Abort+0x20e>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a19      	ldr	r2, [pc, #100]	; (80055b8 <HAL_DMA_Abort+0x270>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d132      	bne.n	80055bc <HAL_DMA_Abort+0x274>
 8005556:	2301      	movs	r3, #1
 8005558:	e031      	b.n	80055be <HAL_DMA_Abort+0x276>
 800555a:	bf00      	nop
 800555c:	40020010 	.word	0x40020010
 8005560:	40020028 	.word	0x40020028
 8005564:	40020040 	.word	0x40020040
 8005568:	40020058 	.word	0x40020058
 800556c:	40020070 	.word	0x40020070
 8005570:	40020088 	.word	0x40020088
 8005574:	400200a0 	.word	0x400200a0
 8005578:	400200b8 	.word	0x400200b8
 800557c:	40020410 	.word	0x40020410
 8005580:	40020428 	.word	0x40020428
 8005584:	40020440 	.word	0x40020440
 8005588:	40020458 	.word	0x40020458
 800558c:	40020470 	.word	0x40020470
 8005590:	40020488 	.word	0x40020488
 8005594:	400204a0 	.word	0x400204a0
 8005598:	400204b8 	.word	0x400204b8
 800559c:	58025408 	.word	0x58025408
 80055a0:	5802541c 	.word	0x5802541c
 80055a4:	58025430 	.word	0x58025430
 80055a8:	58025444 	.word	0x58025444
 80055ac:	58025458 	.word	0x58025458
 80055b0:	5802546c 	.word	0x5802546c
 80055b4:	58025480 	.word	0x58025480
 80055b8:	58025494 	.word	0x58025494
 80055bc:	2300      	movs	r3, #0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d007      	beq.n	80055d2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a6d      	ldr	r2, [pc, #436]	; (800578c <HAL_DMA_Abort+0x444>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d04a      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a6b      	ldr	r2, [pc, #428]	; (8005790 <HAL_DMA_Abort+0x448>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d045      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a6a      	ldr	r2, [pc, #424]	; (8005794 <HAL_DMA_Abort+0x44c>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d040      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a68      	ldr	r2, [pc, #416]	; (8005798 <HAL_DMA_Abort+0x450>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d03b      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a67      	ldr	r2, [pc, #412]	; (800579c <HAL_DMA_Abort+0x454>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d036      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a65      	ldr	r2, [pc, #404]	; (80057a0 <HAL_DMA_Abort+0x458>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d031      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a64      	ldr	r2, [pc, #400]	; (80057a4 <HAL_DMA_Abort+0x45c>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d02c      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a62      	ldr	r2, [pc, #392]	; (80057a8 <HAL_DMA_Abort+0x460>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d027      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a61      	ldr	r2, [pc, #388]	; (80057ac <HAL_DMA_Abort+0x464>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d022      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a5f      	ldr	r2, [pc, #380]	; (80057b0 <HAL_DMA_Abort+0x468>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d01d      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a5e      	ldr	r2, [pc, #376]	; (80057b4 <HAL_DMA_Abort+0x46c>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d018      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a5c      	ldr	r2, [pc, #368]	; (80057b8 <HAL_DMA_Abort+0x470>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d013      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a5b      	ldr	r2, [pc, #364]	; (80057bc <HAL_DMA_Abort+0x474>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d00e      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a59      	ldr	r2, [pc, #356]	; (80057c0 <HAL_DMA_Abort+0x478>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d009      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a58      	ldr	r2, [pc, #352]	; (80057c4 <HAL_DMA_Abort+0x47c>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d004      	beq.n	8005672 <HAL_DMA_Abort+0x32a>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a56      	ldr	r2, [pc, #344]	; (80057c8 <HAL_DMA_Abort+0x480>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d108      	bne.n	8005684 <HAL_DMA_Abort+0x33c>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f022 0201 	bic.w	r2, r2, #1
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	e007      	b.n	8005694 <HAL_DMA_Abort+0x34c>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005694:	e013      	b.n	80056be <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005696:	f7fd f95b 	bl	8002950 <HAL_GetTick>
 800569a:	4602      	mov	r2, r0
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	1ad3      	subs	r3, r2, r3
 80056a0:	2b05      	cmp	r3, #5
 80056a2:	d90c      	bls.n	80056be <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2220      	movs	r2, #32
 80056a8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2203      	movs	r2, #3
 80056ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e12d      	b.n	800591a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0301 	and.w	r3, r3, #1
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1e5      	bne.n	8005696 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a2f      	ldr	r2, [pc, #188]	; (800578c <HAL_DMA_Abort+0x444>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d04a      	beq.n	800576a <HAL_DMA_Abort+0x422>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a2d      	ldr	r2, [pc, #180]	; (8005790 <HAL_DMA_Abort+0x448>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d045      	beq.n	800576a <HAL_DMA_Abort+0x422>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a2c      	ldr	r2, [pc, #176]	; (8005794 <HAL_DMA_Abort+0x44c>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d040      	beq.n	800576a <HAL_DMA_Abort+0x422>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a2a      	ldr	r2, [pc, #168]	; (8005798 <HAL_DMA_Abort+0x450>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d03b      	beq.n	800576a <HAL_DMA_Abort+0x422>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a29      	ldr	r2, [pc, #164]	; (800579c <HAL_DMA_Abort+0x454>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d036      	beq.n	800576a <HAL_DMA_Abort+0x422>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a27      	ldr	r2, [pc, #156]	; (80057a0 <HAL_DMA_Abort+0x458>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d031      	beq.n	800576a <HAL_DMA_Abort+0x422>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a26      	ldr	r2, [pc, #152]	; (80057a4 <HAL_DMA_Abort+0x45c>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d02c      	beq.n	800576a <HAL_DMA_Abort+0x422>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a24      	ldr	r2, [pc, #144]	; (80057a8 <HAL_DMA_Abort+0x460>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d027      	beq.n	800576a <HAL_DMA_Abort+0x422>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a23      	ldr	r2, [pc, #140]	; (80057ac <HAL_DMA_Abort+0x464>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d022      	beq.n	800576a <HAL_DMA_Abort+0x422>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a21      	ldr	r2, [pc, #132]	; (80057b0 <HAL_DMA_Abort+0x468>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d01d      	beq.n	800576a <HAL_DMA_Abort+0x422>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a20      	ldr	r2, [pc, #128]	; (80057b4 <HAL_DMA_Abort+0x46c>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d018      	beq.n	800576a <HAL_DMA_Abort+0x422>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a1e      	ldr	r2, [pc, #120]	; (80057b8 <HAL_DMA_Abort+0x470>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d013      	beq.n	800576a <HAL_DMA_Abort+0x422>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a1d      	ldr	r2, [pc, #116]	; (80057bc <HAL_DMA_Abort+0x474>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d00e      	beq.n	800576a <HAL_DMA_Abort+0x422>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a1b      	ldr	r2, [pc, #108]	; (80057c0 <HAL_DMA_Abort+0x478>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d009      	beq.n	800576a <HAL_DMA_Abort+0x422>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a1a      	ldr	r2, [pc, #104]	; (80057c4 <HAL_DMA_Abort+0x47c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d004      	beq.n	800576a <HAL_DMA_Abort+0x422>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a18      	ldr	r2, [pc, #96]	; (80057c8 <HAL_DMA_Abort+0x480>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d101      	bne.n	800576e <HAL_DMA_Abort+0x426>
 800576a:	2301      	movs	r3, #1
 800576c:	e000      	b.n	8005770 <HAL_DMA_Abort+0x428>
 800576e:	2300      	movs	r3, #0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d02b      	beq.n	80057cc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005778:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800577e:	f003 031f 	and.w	r3, r3, #31
 8005782:	223f      	movs	r2, #63	; 0x3f
 8005784:	409a      	lsls	r2, r3
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	609a      	str	r2, [r3, #8]
 800578a:	e02a      	b.n	80057e2 <HAL_DMA_Abort+0x49a>
 800578c:	40020010 	.word	0x40020010
 8005790:	40020028 	.word	0x40020028
 8005794:	40020040 	.word	0x40020040
 8005798:	40020058 	.word	0x40020058
 800579c:	40020070 	.word	0x40020070
 80057a0:	40020088 	.word	0x40020088
 80057a4:	400200a0 	.word	0x400200a0
 80057a8:	400200b8 	.word	0x400200b8
 80057ac:	40020410 	.word	0x40020410
 80057b0:	40020428 	.word	0x40020428
 80057b4:	40020440 	.word	0x40020440
 80057b8:	40020458 	.word	0x40020458
 80057bc:	40020470 	.word	0x40020470
 80057c0:	40020488 	.word	0x40020488
 80057c4:	400204a0 	.word	0x400204a0
 80057c8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057d0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057d6:	f003 031f 	and.w	r3, r3, #31
 80057da:	2201      	movs	r2, #1
 80057dc:	409a      	lsls	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a4f      	ldr	r2, [pc, #316]	; (8005924 <HAL_DMA_Abort+0x5dc>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d072      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a4d      	ldr	r2, [pc, #308]	; (8005928 <HAL_DMA_Abort+0x5e0>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d06d      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a4c      	ldr	r2, [pc, #304]	; (800592c <HAL_DMA_Abort+0x5e4>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d068      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a4a      	ldr	r2, [pc, #296]	; (8005930 <HAL_DMA_Abort+0x5e8>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d063      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a49      	ldr	r2, [pc, #292]	; (8005934 <HAL_DMA_Abort+0x5ec>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d05e      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a47      	ldr	r2, [pc, #284]	; (8005938 <HAL_DMA_Abort+0x5f0>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d059      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a46      	ldr	r2, [pc, #280]	; (800593c <HAL_DMA_Abort+0x5f4>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d054      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a44      	ldr	r2, [pc, #272]	; (8005940 <HAL_DMA_Abort+0x5f8>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d04f      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a43      	ldr	r2, [pc, #268]	; (8005944 <HAL_DMA_Abort+0x5fc>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d04a      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a41      	ldr	r2, [pc, #260]	; (8005948 <HAL_DMA_Abort+0x600>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d045      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a40      	ldr	r2, [pc, #256]	; (800594c <HAL_DMA_Abort+0x604>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d040      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a3e      	ldr	r2, [pc, #248]	; (8005950 <HAL_DMA_Abort+0x608>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d03b      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a3d      	ldr	r2, [pc, #244]	; (8005954 <HAL_DMA_Abort+0x60c>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d036      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a3b      	ldr	r2, [pc, #236]	; (8005958 <HAL_DMA_Abort+0x610>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d031      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a3a      	ldr	r2, [pc, #232]	; (800595c <HAL_DMA_Abort+0x614>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d02c      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a38      	ldr	r2, [pc, #224]	; (8005960 <HAL_DMA_Abort+0x618>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d027      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a37      	ldr	r2, [pc, #220]	; (8005964 <HAL_DMA_Abort+0x61c>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d022      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a35      	ldr	r2, [pc, #212]	; (8005968 <HAL_DMA_Abort+0x620>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d01d      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a34      	ldr	r2, [pc, #208]	; (800596c <HAL_DMA_Abort+0x624>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d018      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a32      	ldr	r2, [pc, #200]	; (8005970 <HAL_DMA_Abort+0x628>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d013      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a31      	ldr	r2, [pc, #196]	; (8005974 <HAL_DMA_Abort+0x62c>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d00e      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a2f      	ldr	r2, [pc, #188]	; (8005978 <HAL_DMA_Abort+0x630>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d009      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a2e      	ldr	r2, [pc, #184]	; (800597c <HAL_DMA_Abort+0x634>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d004      	beq.n	80058d2 <HAL_DMA_Abort+0x58a>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a2c      	ldr	r2, [pc, #176]	; (8005980 <HAL_DMA_Abort+0x638>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d101      	bne.n	80058d6 <HAL_DMA_Abort+0x58e>
 80058d2:	2301      	movs	r3, #1
 80058d4:	e000      	b.n	80058d8 <HAL_DMA_Abort+0x590>
 80058d6:	2300      	movs	r3, #0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d015      	beq.n	8005908 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80058e4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00c      	beq.n	8005908 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058fc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005906:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3718      	adds	r7, #24
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	40020010 	.word	0x40020010
 8005928:	40020028 	.word	0x40020028
 800592c:	40020040 	.word	0x40020040
 8005930:	40020058 	.word	0x40020058
 8005934:	40020070 	.word	0x40020070
 8005938:	40020088 	.word	0x40020088
 800593c:	400200a0 	.word	0x400200a0
 8005940:	400200b8 	.word	0x400200b8
 8005944:	40020410 	.word	0x40020410
 8005948:	40020428 	.word	0x40020428
 800594c:	40020440 	.word	0x40020440
 8005950:	40020458 	.word	0x40020458
 8005954:	40020470 	.word	0x40020470
 8005958:	40020488 	.word	0x40020488
 800595c:	400204a0 	.word	0x400204a0
 8005960:	400204b8 	.word	0x400204b8
 8005964:	58025408 	.word	0x58025408
 8005968:	5802541c 	.word	0x5802541c
 800596c:	58025430 	.word	0x58025430
 8005970:	58025444 	.word	0x58025444
 8005974:	58025458 	.word	0x58025458
 8005978:	5802546c 	.word	0x5802546c
 800597c:	58025480 	.word	0x58025480
 8005980:	58025494 	.word	0x58025494

08005984 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e237      	b.n	8005e06 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d004      	beq.n	80059ac <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2280      	movs	r2, #128	; 0x80
 80059a6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e22c      	b.n	8005e06 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a5c      	ldr	r2, [pc, #368]	; (8005b24 <HAL_DMA_Abort_IT+0x1a0>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d04a      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a5b      	ldr	r2, [pc, #364]	; (8005b28 <HAL_DMA_Abort_IT+0x1a4>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d045      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a59      	ldr	r2, [pc, #356]	; (8005b2c <HAL_DMA_Abort_IT+0x1a8>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d040      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a58      	ldr	r2, [pc, #352]	; (8005b30 <HAL_DMA_Abort_IT+0x1ac>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d03b      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a56      	ldr	r2, [pc, #344]	; (8005b34 <HAL_DMA_Abort_IT+0x1b0>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d036      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a55      	ldr	r2, [pc, #340]	; (8005b38 <HAL_DMA_Abort_IT+0x1b4>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d031      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a53      	ldr	r2, [pc, #332]	; (8005b3c <HAL_DMA_Abort_IT+0x1b8>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d02c      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a52      	ldr	r2, [pc, #328]	; (8005b40 <HAL_DMA_Abort_IT+0x1bc>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d027      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a50      	ldr	r2, [pc, #320]	; (8005b44 <HAL_DMA_Abort_IT+0x1c0>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d022      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a4f      	ldr	r2, [pc, #316]	; (8005b48 <HAL_DMA_Abort_IT+0x1c4>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d01d      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a4d      	ldr	r2, [pc, #308]	; (8005b4c <HAL_DMA_Abort_IT+0x1c8>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d018      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a4c      	ldr	r2, [pc, #304]	; (8005b50 <HAL_DMA_Abort_IT+0x1cc>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d013      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a4a      	ldr	r2, [pc, #296]	; (8005b54 <HAL_DMA_Abort_IT+0x1d0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d00e      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a49      	ldr	r2, [pc, #292]	; (8005b58 <HAL_DMA_Abort_IT+0x1d4>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d009      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a47      	ldr	r2, [pc, #284]	; (8005b5c <HAL_DMA_Abort_IT+0x1d8>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d004      	beq.n	8005a4c <HAL_DMA_Abort_IT+0xc8>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a46      	ldr	r2, [pc, #280]	; (8005b60 <HAL_DMA_Abort_IT+0x1dc>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d101      	bne.n	8005a50 <HAL_DMA_Abort_IT+0xcc>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e000      	b.n	8005a52 <HAL_DMA_Abort_IT+0xce>
 8005a50:	2300      	movs	r3, #0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f000 8086 	beq.w	8005b64 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2204      	movs	r2, #4
 8005a5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a2f      	ldr	r2, [pc, #188]	; (8005b24 <HAL_DMA_Abort_IT+0x1a0>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d04a      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a2e      	ldr	r2, [pc, #184]	; (8005b28 <HAL_DMA_Abort_IT+0x1a4>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d045      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a2c      	ldr	r2, [pc, #176]	; (8005b2c <HAL_DMA_Abort_IT+0x1a8>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d040      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a2b      	ldr	r2, [pc, #172]	; (8005b30 <HAL_DMA_Abort_IT+0x1ac>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d03b      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a29      	ldr	r2, [pc, #164]	; (8005b34 <HAL_DMA_Abort_IT+0x1b0>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d036      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a28      	ldr	r2, [pc, #160]	; (8005b38 <HAL_DMA_Abort_IT+0x1b4>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d031      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a26      	ldr	r2, [pc, #152]	; (8005b3c <HAL_DMA_Abort_IT+0x1b8>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d02c      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a25      	ldr	r2, [pc, #148]	; (8005b40 <HAL_DMA_Abort_IT+0x1bc>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d027      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a23      	ldr	r2, [pc, #140]	; (8005b44 <HAL_DMA_Abort_IT+0x1c0>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d022      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a22      	ldr	r2, [pc, #136]	; (8005b48 <HAL_DMA_Abort_IT+0x1c4>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d01d      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a20      	ldr	r2, [pc, #128]	; (8005b4c <HAL_DMA_Abort_IT+0x1c8>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d018      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a1f      	ldr	r2, [pc, #124]	; (8005b50 <HAL_DMA_Abort_IT+0x1cc>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d013      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a1d      	ldr	r2, [pc, #116]	; (8005b54 <HAL_DMA_Abort_IT+0x1d0>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d00e      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a1c      	ldr	r2, [pc, #112]	; (8005b58 <HAL_DMA_Abort_IT+0x1d4>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d009      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a1a      	ldr	r2, [pc, #104]	; (8005b5c <HAL_DMA_Abort_IT+0x1d8>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d004      	beq.n	8005b00 <HAL_DMA_Abort_IT+0x17c>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a19      	ldr	r2, [pc, #100]	; (8005b60 <HAL_DMA_Abort_IT+0x1dc>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d108      	bne.n	8005b12 <HAL_DMA_Abort_IT+0x18e>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f022 0201 	bic.w	r2, r2, #1
 8005b0e:	601a      	str	r2, [r3, #0]
 8005b10:	e178      	b.n	8005e04 <HAL_DMA_Abort_IT+0x480>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f022 0201 	bic.w	r2, r2, #1
 8005b20:	601a      	str	r2, [r3, #0]
 8005b22:	e16f      	b.n	8005e04 <HAL_DMA_Abort_IT+0x480>
 8005b24:	40020010 	.word	0x40020010
 8005b28:	40020028 	.word	0x40020028
 8005b2c:	40020040 	.word	0x40020040
 8005b30:	40020058 	.word	0x40020058
 8005b34:	40020070 	.word	0x40020070
 8005b38:	40020088 	.word	0x40020088
 8005b3c:	400200a0 	.word	0x400200a0
 8005b40:	400200b8 	.word	0x400200b8
 8005b44:	40020410 	.word	0x40020410
 8005b48:	40020428 	.word	0x40020428
 8005b4c:	40020440 	.word	0x40020440
 8005b50:	40020458 	.word	0x40020458
 8005b54:	40020470 	.word	0x40020470
 8005b58:	40020488 	.word	0x40020488
 8005b5c:	400204a0 	.word	0x400204a0
 8005b60:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f022 020e 	bic.w	r2, r2, #14
 8005b72:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a6c      	ldr	r2, [pc, #432]	; (8005d2c <HAL_DMA_Abort_IT+0x3a8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d04a      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a6b      	ldr	r2, [pc, #428]	; (8005d30 <HAL_DMA_Abort_IT+0x3ac>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d045      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a69      	ldr	r2, [pc, #420]	; (8005d34 <HAL_DMA_Abort_IT+0x3b0>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d040      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a68      	ldr	r2, [pc, #416]	; (8005d38 <HAL_DMA_Abort_IT+0x3b4>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d03b      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a66      	ldr	r2, [pc, #408]	; (8005d3c <HAL_DMA_Abort_IT+0x3b8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d036      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a65      	ldr	r2, [pc, #404]	; (8005d40 <HAL_DMA_Abort_IT+0x3bc>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d031      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a63      	ldr	r2, [pc, #396]	; (8005d44 <HAL_DMA_Abort_IT+0x3c0>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d02c      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a62      	ldr	r2, [pc, #392]	; (8005d48 <HAL_DMA_Abort_IT+0x3c4>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d027      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a60      	ldr	r2, [pc, #384]	; (8005d4c <HAL_DMA_Abort_IT+0x3c8>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d022      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a5f      	ldr	r2, [pc, #380]	; (8005d50 <HAL_DMA_Abort_IT+0x3cc>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d01d      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a5d      	ldr	r2, [pc, #372]	; (8005d54 <HAL_DMA_Abort_IT+0x3d0>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d018      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a5c      	ldr	r2, [pc, #368]	; (8005d58 <HAL_DMA_Abort_IT+0x3d4>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d013      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a5a      	ldr	r2, [pc, #360]	; (8005d5c <HAL_DMA_Abort_IT+0x3d8>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d00e      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a59      	ldr	r2, [pc, #356]	; (8005d60 <HAL_DMA_Abort_IT+0x3dc>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d009      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a57      	ldr	r2, [pc, #348]	; (8005d64 <HAL_DMA_Abort_IT+0x3e0>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d004      	beq.n	8005c14 <HAL_DMA_Abort_IT+0x290>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a56      	ldr	r2, [pc, #344]	; (8005d68 <HAL_DMA_Abort_IT+0x3e4>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d108      	bne.n	8005c26 <HAL_DMA_Abort_IT+0x2a2>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 0201 	bic.w	r2, r2, #1
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	e007      	b.n	8005c36 <HAL_DMA_Abort_IT+0x2b2>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f022 0201 	bic.w	r2, r2, #1
 8005c34:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a3c      	ldr	r2, [pc, #240]	; (8005d2c <HAL_DMA_Abort_IT+0x3a8>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d072      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a3a      	ldr	r2, [pc, #232]	; (8005d30 <HAL_DMA_Abort_IT+0x3ac>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d06d      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a39      	ldr	r2, [pc, #228]	; (8005d34 <HAL_DMA_Abort_IT+0x3b0>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d068      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a37      	ldr	r2, [pc, #220]	; (8005d38 <HAL_DMA_Abort_IT+0x3b4>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d063      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a36      	ldr	r2, [pc, #216]	; (8005d3c <HAL_DMA_Abort_IT+0x3b8>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d05e      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a34      	ldr	r2, [pc, #208]	; (8005d40 <HAL_DMA_Abort_IT+0x3bc>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d059      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a33      	ldr	r2, [pc, #204]	; (8005d44 <HAL_DMA_Abort_IT+0x3c0>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d054      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a31      	ldr	r2, [pc, #196]	; (8005d48 <HAL_DMA_Abort_IT+0x3c4>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d04f      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a30      	ldr	r2, [pc, #192]	; (8005d4c <HAL_DMA_Abort_IT+0x3c8>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d04a      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a2e      	ldr	r2, [pc, #184]	; (8005d50 <HAL_DMA_Abort_IT+0x3cc>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d045      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a2d      	ldr	r2, [pc, #180]	; (8005d54 <HAL_DMA_Abort_IT+0x3d0>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d040      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a2b      	ldr	r2, [pc, #172]	; (8005d58 <HAL_DMA_Abort_IT+0x3d4>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d03b      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a2a      	ldr	r2, [pc, #168]	; (8005d5c <HAL_DMA_Abort_IT+0x3d8>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d036      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a28      	ldr	r2, [pc, #160]	; (8005d60 <HAL_DMA_Abort_IT+0x3dc>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d031      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a27      	ldr	r2, [pc, #156]	; (8005d64 <HAL_DMA_Abort_IT+0x3e0>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d02c      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a25      	ldr	r2, [pc, #148]	; (8005d68 <HAL_DMA_Abort_IT+0x3e4>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d027      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a24      	ldr	r2, [pc, #144]	; (8005d6c <HAL_DMA_Abort_IT+0x3e8>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d022      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a22      	ldr	r2, [pc, #136]	; (8005d70 <HAL_DMA_Abort_IT+0x3ec>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d01d      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a21      	ldr	r2, [pc, #132]	; (8005d74 <HAL_DMA_Abort_IT+0x3f0>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d018      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a1f      	ldr	r2, [pc, #124]	; (8005d78 <HAL_DMA_Abort_IT+0x3f4>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d013      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a1e      	ldr	r2, [pc, #120]	; (8005d7c <HAL_DMA_Abort_IT+0x3f8>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d00e      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a1c      	ldr	r2, [pc, #112]	; (8005d80 <HAL_DMA_Abort_IT+0x3fc>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d009      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a1b      	ldr	r2, [pc, #108]	; (8005d84 <HAL_DMA_Abort_IT+0x400>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d004      	beq.n	8005d26 <HAL_DMA_Abort_IT+0x3a2>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a19      	ldr	r2, [pc, #100]	; (8005d88 <HAL_DMA_Abort_IT+0x404>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d132      	bne.n	8005d8c <HAL_DMA_Abort_IT+0x408>
 8005d26:	2301      	movs	r3, #1
 8005d28:	e031      	b.n	8005d8e <HAL_DMA_Abort_IT+0x40a>
 8005d2a:	bf00      	nop
 8005d2c:	40020010 	.word	0x40020010
 8005d30:	40020028 	.word	0x40020028
 8005d34:	40020040 	.word	0x40020040
 8005d38:	40020058 	.word	0x40020058
 8005d3c:	40020070 	.word	0x40020070
 8005d40:	40020088 	.word	0x40020088
 8005d44:	400200a0 	.word	0x400200a0
 8005d48:	400200b8 	.word	0x400200b8
 8005d4c:	40020410 	.word	0x40020410
 8005d50:	40020428 	.word	0x40020428
 8005d54:	40020440 	.word	0x40020440
 8005d58:	40020458 	.word	0x40020458
 8005d5c:	40020470 	.word	0x40020470
 8005d60:	40020488 	.word	0x40020488
 8005d64:	400204a0 	.word	0x400204a0
 8005d68:	400204b8 	.word	0x400204b8
 8005d6c:	58025408 	.word	0x58025408
 8005d70:	5802541c 	.word	0x5802541c
 8005d74:	58025430 	.word	0x58025430
 8005d78:	58025444 	.word	0x58025444
 8005d7c:	58025458 	.word	0x58025458
 8005d80:	5802546c 	.word	0x5802546c
 8005d84:	58025480 	.word	0x58025480
 8005d88:	58025494 	.word	0x58025494
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d028      	beq.n	8005de4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005da0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005da6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dac:	f003 031f 	and.w	r3, r3, #31
 8005db0:	2201      	movs	r2, #1
 8005db2:	409a      	lsls	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005dc0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00c      	beq.n	8005de4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dd8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005de2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d003      	beq.n	8005e04 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3710      	adds	r7, #16
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop

08005e10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b08a      	sub	sp, #40	; 0x28
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e1c:	4b67      	ldr	r3, [pc, #412]	; (8005fbc <HAL_DMA_IRQHandler+0x1ac>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a67      	ldr	r2, [pc, #412]	; (8005fc0 <HAL_DMA_IRQHandler+0x1b0>)
 8005e22:	fba2 2303 	umull	r2, r3, r2, r3
 8005e26:	0a9b      	lsrs	r3, r3, #10
 8005e28:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e2e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e34:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005e36:	6a3b      	ldr	r3, [r7, #32]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a5f      	ldr	r2, [pc, #380]	; (8005fc4 <HAL_DMA_IRQHandler+0x1b4>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d04a      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a5d      	ldr	r2, [pc, #372]	; (8005fc8 <HAL_DMA_IRQHandler+0x1b8>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d045      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a5c      	ldr	r2, [pc, #368]	; (8005fcc <HAL_DMA_IRQHandler+0x1bc>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d040      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a5a      	ldr	r2, [pc, #360]	; (8005fd0 <HAL_DMA_IRQHandler+0x1c0>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d03b      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a59      	ldr	r2, [pc, #356]	; (8005fd4 <HAL_DMA_IRQHandler+0x1c4>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d036      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a57      	ldr	r2, [pc, #348]	; (8005fd8 <HAL_DMA_IRQHandler+0x1c8>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d031      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a56      	ldr	r2, [pc, #344]	; (8005fdc <HAL_DMA_IRQHandler+0x1cc>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d02c      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a54      	ldr	r2, [pc, #336]	; (8005fe0 <HAL_DMA_IRQHandler+0x1d0>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d027      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a53      	ldr	r2, [pc, #332]	; (8005fe4 <HAL_DMA_IRQHandler+0x1d4>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d022      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a51      	ldr	r2, [pc, #324]	; (8005fe8 <HAL_DMA_IRQHandler+0x1d8>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d01d      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a50      	ldr	r2, [pc, #320]	; (8005fec <HAL_DMA_IRQHandler+0x1dc>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d018      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a4e      	ldr	r2, [pc, #312]	; (8005ff0 <HAL_DMA_IRQHandler+0x1e0>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d013      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a4d      	ldr	r2, [pc, #308]	; (8005ff4 <HAL_DMA_IRQHandler+0x1e4>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d00e      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a4b      	ldr	r2, [pc, #300]	; (8005ff8 <HAL_DMA_IRQHandler+0x1e8>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d009      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a4a      	ldr	r2, [pc, #296]	; (8005ffc <HAL_DMA_IRQHandler+0x1ec>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d004      	beq.n	8005ee2 <HAL_DMA_IRQHandler+0xd2>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a48      	ldr	r2, [pc, #288]	; (8006000 <HAL_DMA_IRQHandler+0x1f0>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d101      	bne.n	8005ee6 <HAL_DMA_IRQHandler+0xd6>
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e000      	b.n	8005ee8 <HAL_DMA_IRQHandler+0xd8>
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f000 842b 	beq.w	8006744 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ef2:	f003 031f 	and.w	r3, r3, #31
 8005ef6:	2208      	movs	r2, #8
 8005ef8:	409a      	lsls	r2, r3
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	4013      	ands	r3, r2
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 80a2 	beq.w	8006048 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a2e      	ldr	r2, [pc, #184]	; (8005fc4 <HAL_DMA_IRQHandler+0x1b4>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d04a      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a2d      	ldr	r2, [pc, #180]	; (8005fc8 <HAL_DMA_IRQHandler+0x1b8>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d045      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a2b      	ldr	r2, [pc, #172]	; (8005fcc <HAL_DMA_IRQHandler+0x1bc>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d040      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a2a      	ldr	r2, [pc, #168]	; (8005fd0 <HAL_DMA_IRQHandler+0x1c0>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d03b      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a28      	ldr	r2, [pc, #160]	; (8005fd4 <HAL_DMA_IRQHandler+0x1c4>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d036      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a27      	ldr	r2, [pc, #156]	; (8005fd8 <HAL_DMA_IRQHandler+0x1c8>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d031      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a25      	ldr	r2, [pc, #148]	; (8005fdc <HAL_DMA_IRQHandler+0x1cc>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d02c      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a24      	ldr	r2, [pc, #144]	; (8005fe0 <HAL_DMA_IRQHandler+0x1d0>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d027      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a22      	ldr	r2, [pc, #136]	; (8005fe4 <HAL_DMA_IRQHandler+0x1d4>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d022      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a21      	ldr	r2, [pc, #132]	; (8005fe8 <HAL_DMA_IRQHandler+0x1d8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d01d      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a1f      	ldr	r2, [pc, #124]	; (8005fec <HAL_DMA_IRQHandler+0x1dc>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d018      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a1e      	ldr	r2, [pc, #120]	; (8005ff0 <HAL_DMA_IRQHandler+0x1e0>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d013      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a1c      	ldr	r2, [pc, #112]	; (8005ff4 <HAL_DMA_IRQHandler+0x1e4>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d00e      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a1b      	ldr	r2, [pc, #108]	; (8005ff8 <HAL_DMA_IRQHandler+0x1e8>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d009      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a19      	ldr	r2, [pc, #100]	; (8005ffc <HAL_DMA_IRQHandler+0x1ec>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x194>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a18      	ldr	r2, [pc, #96]	; (8006000 <HAL_DMA_IRQHandler+0x1f0>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d12f      	bne.n	8006004 <HAL_DMA_IRQHandler+0x1f4>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0304 	and.w	r3, r3, #4
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	bf14      	ite	ne
 8005fb2:	2301      	movne	r3, #1
 8005fb4:	2300      	moveq	r3, #0
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	e02e      	b.n	8006018 <HAL_DMA_IRQHandler+0x208>
 8005fba:	bf00      	nop
 8005fbc:	24000030 	.word	0x24000030
 8005fc0:	1b4e81b5 	.word	0x1b4e81b5
 8005fc4:	40020010 	.word	0x40020010
 8005fc8:	40020028 	.word	0x40020028
 8005fcc:	40020040 	.word	0x40020040
 8005fd0:	40020058 	.word	0x40020058
 8005fd4:	40020070 	.word	0x40020070
 8005fd8:	40020088 	.word	0x40020088
 8005fdc:	400200a0 	.word	0x400200a0
 8005fe0:	400200b8 	.word	0x400200b8
 8005fe4:	40020410 	.word	0x40020410
 8005fe8:	40020428 	.word	0x40020428
 8005fec:	40020440 	.word	0x40020440
 8005ff0:	40020458 	.word	0x40020458
 8005ff4:	40020470 	.word	0x40020470
 8005ff8:	40020488 	.word	0x40020488
 8005ffc:	400204a0 	.word	0x400204a0
 8006000:	400204b8 	.word	0x400204b8
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0308 	and.w	r3, r3, #8
 800600e:	2b00      	cmp	r3, #0
 8006010:	bf14      	ite	ne
 8006012:	2301      	movne	r3, #1
 8006014:	2300      	moveq	r3, #0
 8006016:	b2db      	uxtb	r3, r3
 8006018:	2b00      	cmp	r3, #0
 800601a:	d015      	beq.n	8006048 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f022 0204 	bic.w	r2, r2, #4
 800602a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006030:	f003 031f 	and.w	r3, r3, #31
 8006034:	2208      	movs	r2, #8
 8006036:	409a      	lsls	r2, r3
 8006038:	6a3b      	ldr	r3, [r7, #32]
 800603a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006040:	f043 0201 	orr.w	r2, r3, #1
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800604c:	f003 031f 	and.w	r3, r3, #31
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	fa22 f303 	lsr.w	r3, r2, r3
 8006056:	f003 0301 	and.w	r3, r3, #1
 800605a:	2b00      	cmp	r3, #0
 800605c:	d06e      	beq.n	800613c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a69      	ldr	r2, [pc, #420]	; (8006208 <HAL_DMA_IRQHandler+0x3f8>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d04a      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a67      	ldr	r2, [pc, #412]	; (800620c <HAL_DMA_IRQHandler+0x3fc>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d045      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a66      	ldr	r2, [pc, #408]	; (8006210 <HAL_DMA_IRQHandler+0x400>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d040      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a64      	ldr	r2, [pc, #400]	; (8006214 <HAL_DMA_IRQHandler+0x404>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d03b      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a63      	ldr	r2, [pc, #396]	; (8006218 <HAL_DMA_IRQHandler+0x408>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d036      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a61      	ldr	r2, [pc, #388]	; (800621c <HAL_DMA_IRQHandler+0x40c>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d031      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a60      	ldr	r2, [pc, #384]	; (8006220 <HAL_DMA_IRQHandler+0x410>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d02c      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a5e      	ldr	r2, [pc, #376]	; (8006224 <HAL_DMA_IRQHandler+0x414>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d027      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a5d      	ldr	r2, [pc, #372]	; (8006228 <HAL_DMA_IRQHandler+0x418>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d022      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a5b      	ldr	r2, [pc, #364]	; (800622c <HAL_DMA_IRQHandler+0x41c>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d01d      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a5a      	ldr	r2, [pc, #360]	; (8006230 <HAL_DMA_IRQHandler+0x420>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d018      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a58      	ldr	r2, [pc, #352]	; (8006234 <HAL_DMA_IRQHandler+0x424>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d013      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a57      	ldr	r2, [pc, #348]	; (8006238 <HAL_DMA_IRQHandler+0x428>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d00e      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a55      	ldr	r2, [pc, #340]	; (800623c <HAL_DMA_IRQHandler+0x42c>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d009      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a54      	ldr	r2, [pc, #336]	; (8006240 <HAL_DMA_IRQHandler+0x430>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d004      	beq.n	80060fe <HAL_DMA_IRQHandler+0x2ee>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a52      	ldr	r2, [pc, #328]	; (8006244 <HAL_DMA_IRQHandler+0x434>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d10a      	bne.n	8006114 <HAL_DMA_IRQHandler+0x304>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006108:	2b00      	cmp	r3, #0
 800610a:	bf14      	ite	ne
 800610c:	2301      	movne	r3, #1
 800610e:	2300      	moveq	r3, #0
 8006110:	b2db      	uxtb	r3, r3
 8006112:	e003      	b.n	800611c <HAL_DMA_IRQHandler+0x30c>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2300      	movs	r3, #0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00d      	beq.n	800613c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006124:	f003 031f 	and.w	r3, r3, #31
 8006128:	2201      	movs	r2, #1
 800612a:	409a      	lsls	r2, r3
 800612c:	6a3b      	ldr	r3, [r7, #32]
 800612e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006134:	f043 0202 	orr.w	r2, r3, #2
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006140:	f003 031f 	and.w	r3, r3, #31
 8006144:	2204      	movs	r2, #4
 8006146:	409a      	lsls	r2, r3
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	4013      	ands	r3, r2
 800614c:	2b00      	cmp	r3, #0
 800614e:	f000 808f 	beq.w	8006270 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a2c      	ldr	r2, [pc, #176]	; (8006208 <HAL_DMA_IRQHandler+0x3f8>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d04a      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a2a      	ldr	r2, [pc, #168]	; (800620c <HAL_DMA_IRQHandler+0x3fc>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d045      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a29      	ldr	r2, [pc, #164]	; (8006210 <HAL_DMA_IRQHandler+0x400>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d040      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a27      	ldr	r2, [pc, #156]	; (8006214 <HAL_DMA_IRQHandler+0x404>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d03b      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a26      	ldr	r2, [pc, #152]	; (8006218 <HAL_DMA_IRQHandler+0x408>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d036      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a24      	ldr	r2, [pc, #144]	; (800621c <HAL_DMA_IRQHandler+0x40c>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d031      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a23      	ldr	r2, [pc, #140]	; (8006220 <HAL_DMA_IRQHandler+0x410>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d02c      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a21      	ldr	r2, [pc, #132]	; (8006224 <HAL_DMA_IRQHandler+0x414>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d027      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a20      	ldr	r2, [pc, #128]	; (8006228 <HAL_DMA_IRQHandler+0x418>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d022      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a1e      	ldr	r2, [pc, #120]	; (800622c <HAL_DMA_IRQHandler+0x41c>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d01d      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a1d      	ldr	r2, [pc, #116]	; (8006230 <HAL_DMA_IRQHandler+0x420>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d018      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a1b      	ldr	r2, [pc, #108]	; (8006234 <HAL_DMA_IRQHandler+0x424>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d013      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a1a      	ldr	r2, [pc, #104]	; (8006238 <HAL_DMA_IRQHandler+0x428>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d00e      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a18      	ldr	r2, [pc, #96]	; (800623c <HAL_DMA_IRQHandler+0x42c>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d009      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a17      	ldr	r2, [pc, #92]	; (8006240 <HAL_DMA_IRQHandler+0x430>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d004      	beq.n	80061f2 <HAL_DMA_IRQHandler+0x3e2>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a15      	ldr	r2, [pc, #84]	; (8006244 <HAL_DMA_IRQHandler+0x434>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d12a      	bne.n	8006248 <HAL_DMA_IRQHandler+0x438>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0302 	and.w	r3, r3, #2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	bf14      	ite	ne
 8006200:	2301      	movne	r3, #1
 8006202:	2300      	moveq	r3, #0
 8006204:	b2db      	uxtb	r3, r3
 8006206:	e023      	b.n	8006250 <HAL_DMA_IRQHandler+0x440>
 8006208:	40020010 	.word	0x40020010
 800620c:	40020028 	.word	0x40020028
 8006210:	40020040 	.word	0x40020040
 8006214:	40020058 	.word	0x40020058
 8006218:	40020070 	.word	0x40020070
 800621c:	40020088 	.word	0x40020088
 8006220:	400200a0 	.word	0x400200a0
 8006224:	400200b8 	.word	0x400200b8
 8006228:	40020410 	.word	0x40020410
 800622c:	40020428 	.word	0x40020428
 8006230:	40020440 	.word	0x40020440
 8006234:	40020458 	.word	0x40020458
 8006238:	40020470 	.word	0x40020470
 800623c:	40020488 	.word	0x40020488
 8006240:	400204a0 	.word	0x400204a0
 8006244:	400204b8 	.word	0x400204b8
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2300      	movs	r3, #0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00d      	beq.n	8006270 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006258:	f003 031f 	and.w	r3, r3, #31
 800625c:	2204      	movs	r2, #4
 800625e:	409a      	lsls	r2, r3
 8006260:	6a3b      	ldr	r3, [r7, #32]
 8006262:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006268:	f043 0204 	orr.w	r2, r3, #4
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006274:	f003 031f 	and.w	r3, r3, #31
 8006278:	2210      	movs	r2, #16
 800627a:	409a      	lsls	r2, r3
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	4013      	ands	r3, r2
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 80a6 	beq.w	80063d2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a85      	ldr	r2, [pc, #532]	; (80064a0 <HAL_DMA_IRQHandler+0x690>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d04a      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a83      	ldr	r2, [pc, #524]	; (80064a4 <HAL_DMA_IRQHandler+0x694>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d045      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a82      	ldr	r2, [pc, #520]	; (80064a8 <HAL_DMA_IRQHandler+0x698>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d040      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a80      	ldr	r2, [pc, #512]	; (80064ac <HAL_DMA_IRQHandler+0x69c>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d03b      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a7f      	ldr	r2, [pc, #508]	; (80064b0 <HAL_DMA_IRQHandler+0x6a0>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d036      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a7d      	ldr	r2, [pc, #500]	; (80064b4 <HAL_DMA_IRQHandler+0x6a4>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d031      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a7c      	ldr	r2, [pc, #496]	; (80064b8 <HAL_DMA_IRQHandler+0x6a8>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d02c      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a7a      	ldr	r2, [pc, #488]	; (80064bc <HAL_DMA_IRQHandler+0x6ac>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d027      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a79      	ldr	r2, [pc, #484]	; (80064c0 <HAL_DMA_IRQHandler+0x6b0>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d022      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a77      	ldr	r2, [pc, #476]	; (80064c4 <HAL_DMA_IRQHandler+0x6b4>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d01d      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a76      	ldr	r2, [pc, #472]	; (80064c8 <HAL_DMA_IRQHandler+0x6b8>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d018      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a74      	ldr	r2, [pc, #464]	; (80064cc <HAL_DMA_IRQHandler+0x6bc>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d013      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a73      	ldr	r2, [pc, #460]	; (80064d0 <HAL_DMA_IRQHandler+0x6c0>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d00e      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a71      	ldr	r2, [pc, #452]	; (80064d4 <HAL_DMA_IRQHandler+0x6c4>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d009      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a70      	ldr	r2, [pc, #448]	; (80064d8 <HAL_DMA_IRQHandler+0x6c8>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d004      	beq.n	8006326 <HAL_DMA_IRQHandler+0x516>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a6e      	ldr	r2, [pc, #440]	; (80064dc <HAL_DMA_IRQHandler+0x6cc>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d10a      	bne.n	800633c <HAL_DMA_IRQHandler+0x52c>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0308 	and.w	r3, r3, #8
 8006330:	2b00      	cmp	r3, #0
 8006332:	bf14      	ite	ne
 8006334:	2301      	movne	r3, #1
 8006336:	2300      	moveq	r3, #0
 8006338:	b2db      	uxtb	r3, r3
 800633a:	e009      	b.n	8006350 <HAL_DMA_IRQHandler+0x540>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0304 	and.w	r3, r3, #4
 8006346:	2b00      	cmp	r3, #0
 8006348:	bf14      	ite	ne
 800634a:	2301      	movne	r3, #1
 800634c:	2300      	moveq	r3, #0
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b00      	cmp	r3, #0
 8006352:	d03e      	beq.n	80063d2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006358:	f003 031f 	and.w	r3, r3, #31
 800635c:	2210      	movs	r2, #16
 800635e:	409a      	lsls	r2, r3
 8006360:	6a3b      	ldr	r3, [r7, #32]
 8006362:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d018      	beq.n	80063a4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800637c:	2b00      	cmp	r3, #0
 800637e:	d108      	bne.n	8006392 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006384:	2b00      	cmp	r3, #0
 8006386:	d024      	beq.n	80063d2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	4798      	blx	r3
 8006390:	e01f      	b.n	80063d2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006396:	2b00      	cmp	r3, #0
 8006398:	d01b      	beq.n	80063d2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	4798      	blx	r3
 80063a2:	e016      	b.n	80063d2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d107      	bne.n	80063c2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f022 0208 	bic.w	r2, r2, #8
 80063c0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d003      	beq.n	80063d2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063d6:	f003 031f 	and.w	r3, r3, #31
 80063da:	2220      	movs	r2, #32
 80063dc:	409a      	lsls	r2, r3
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	4013      	ands	r3, r2
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f000 8110 	beq.w	8006608 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a2c      	ldr	r2, [pc, #176]	; (80064a0 <HAL_DMA_IRQHandler+0x690>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d04a      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a2b      	ldr	r2, [pc, #172]	; (80064a4 <HAL_DMA_IRQHandler+0x694>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d045      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a29      	ldr	r2, [pc, #164]	; (80064a8 <HAL_DMA_IRQHandler+0x698>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d040      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a28      	ldr	r2, [pc, #160]	; (80064ac <HAL_DMA_IRQHandler+0x69c>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d03b      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a26      	ldr	r2, [pc, #152]	; (80064b0 <HAL_DMA_IRQHandler+0x6a0>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d036      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a25      	ldr	r2, [pc, #148]	; (80064b4 <HAL_DMA_IRQHandler+0x6a4>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d031      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a23      	ldr	r2, [pc, #140]	; (80064b8 <HAL_DMA_IRQHandler+0x6a8>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d02c      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a22      	ldr	r2, [pc, #136]	; (80064bc <HAL_DMA_IRQHandler+0x6ac>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d027      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a20      	ldr	r2, [pc, #128]	; (80064c0 <HAL_DMA_IRQHandler+0x6b0>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d022      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a1f      	ldr	r2, [pc, #124]	; (80064c4 <HAL_DMA_IRQHandler+0x6b4>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d01d      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a1d      	ldr	r2, [pc, #116]	; (80064c8 <HAL_DMA_IRQHandler+0x6b8>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d018      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a1c      	ldr	r2, [pc, #112]	; (80064cc <HAL_DMA_IRQHandler+0x6bc>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d013      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a1a      	ldr	r2, [pc, #104]	; (80064d0 <HAL_DMA_IRQHandler+0x6c0>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d00e      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a19      	ldr	r2, [pc, #100]	; (80064d4 <HAL_DMA_IRQHandler+0x6c4>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d009      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a17      	ldr	r2, [pc, #92]	; (80064d8 <HAL_DMA_IRQHandler+0x6c8>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d004      	beq.n	8006488 <HAL_DMA_IRQHandler+0x678>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a16      	ldr	r2, [pc, #88]	; (80064dc <HAL_DMA_IRQHandler+0x6cc>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d12b      	bne.n	80064e0 <HAL_DMA_IRQHandler+0x6d0>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0310 	and.w	r3, r3, #16
 8006492:	2b00      	cmp	r3, #0
 8006494:	bf14      	ite	ne
 8006496:	2301      	movne	r3, #1
 8006498:	2300      	moveq	r3, #0
 800649a:	b2db      	uxtb	r3, r3
 800649c:	e02a      	b.n	80064f4 <HAL_DMA_IRQHandler+0x6e4>
 800649e:	bf00      	nop
 80064a0:	40020010 	.word	0x40020010
 80064a4:	40020028 	.word	0x40020028
 80064a8:	40020040 	.word	0x40020040
 80064ac:	40020058 	.word	0x40020058
 80064b0:	40020070 	.word	0x40020070
 80064b4:	40020088 	.word	0x40020088
 80064b8:	400200a0 	.word	0x400200a0
 80064bc:	400200b8 	.word	0x400200b8
 80064c0:	40020410 	.word	0x40020410
 80064c4:	40020428 	.word	0x40020428
 80064c8:	40020440 	.word	0x40020440
 80064cc:	40020458 	.word	0x40020458
 80064d0:	40020470 	.word	0x40020470
 80064d4:	40020488 	.word	0x40020488
 80064d8:	400204a0 	.word	0x400204a0
 80064dc:	400204b8 	.word	0x400204b8
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	bf14      	ite	ne
 80064ee:	2301      	movne	r3, #1
 80064f0:	2300      	moveq	r3, #0
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 8087 	beq.w	8006608 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064fe:	f003 031f 	and.w	r3, r3, #31
 8006502:	2220      	movs	r2, #32
 8006504:	409a      	lsls	r2, r3
 8006506:	6a3b      	ldr	r3, [r7, #32]
 8006508:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2b04      	cmp	r3, #4
 8006514:	d139      	bne.n	800658a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f022 0216 	bic.w	r2, r2, #22
 8006524:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	695a      	ldr	r2, [r3, #20]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006534:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800653a:	2b00      	cmp	r3, #0
 800653c:	d103      	bne.n	8006546 <HAL_DMA_IRQHandler+0x736>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006542:	2b00      	cmp	r3, #0
 8006544:	d007      	beq.n	8006556 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0208 	bic.w	r2, r2, #8
 8006554:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800655a:	f003 031f 	and.w	r3, r3, #31
 800655e:	223f      	movs	r2, #63	; 0x3f
 8006560:	409a      	lsls	r2, r3
 8006562:	6a3b      	ldr	r3, [r7, #32]
 8006564:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2201      	movs	r2, #1
 800656a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800657a:	2b00      	cmp	r3, #0
 800657c:	f000 834a 	beq.w	8006c14 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	4798      	blx	r3
          }
          return;
 8006588:	e344      	b.n	8006c14 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006594:	2b00      	cmp	r3, #0
 8006596:	d018      	beq.n	80065ca <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d108      	bne.n	80065b8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d02c      	beq.n	8006608 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	4798      	blx	r3
 80065b6:	e027      	b.n	8006608 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d023      	beq.n	8006608 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	4798      	blx	r3
 80065c8:	e01e      	b.n	8006608 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10f      	bne.n	80065f8 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f022 0210 	bic.w	r2, r2, #16
 80065e6:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d003      	beq.n	8006608 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 8306 	beq.w	8006c1e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	f000 8088 	beq.w	8006730 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2204      	movs	r2, #4
 8006624:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a7a      	ldr	r2, [pc, #488]	; (8006818 <HAL_DMA_IRQHandler+0xa08>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d04a      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a79      	ldr	r2, [pc, #484]	; (800681c <HAL_DMA_IRQHandler+0xa0c>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d045      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a77      	ldr	r2, [pc, #476]	; (8006820 <HAL_DMA_IRQHandler+0xa10>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d040      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a76      	ldr	r2, [pc, #472]	; (8006824 <HAL_DMA_IRQHandler+0xa14>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d03b      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a74      	ldr	r2, [pc, #464]	; (8006828 <HAL_DMA_IRQHandler+0xa18>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d036      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a73      	ldr	r2, [pc, #460]	; (800682c <HAL_DMA_IRQHandler+0xa1c>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d031      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a71      	ldr	r2, [pc, #452]	; (8006830 <HAL_DMA_IRQHandler+0xa20>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d02c      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a70      	ldr	r2, [pc, #448]	; (8006834 <HAL_DMA_IRQHandler+0xa24>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d027      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a6e      	ldr	r2, [pc, #440]	; (8006838 <HAL_DMA_IRQHandler+0xa28>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d022      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a6d      	ldr	r2, [pc, #436]	; (800683c <HAL_DMA_IRQHandler+0xa2c>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d01d      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a6b      	ldr	r2, [pc, #428]	; (8006840 <HAL_DMA_IRQHandler+0xa30>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d018      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a6a      	ldr	r2, [pc, #424]	; (8006844 <HAL_DMA_IRQHandler+0xa34>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d013      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a68      	ldr	r2, [pc, #416]	; (8006848 <HAL_DMA_IRQHandler+0xa38>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d00e      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a67      	ldr	r2, [pc, #412]	; (800684c <HAL_DMA_IRQHandler+0xa3c>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d009      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a65      	ldr	r2, [pc, #404]	; (8006850 <HAL_DMA_IRQHandler+0xa40>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d004      	beq.n	80066c8 <HAL_DMA_IRQHandler+0x8b8>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a64      	ldr	r2, [pc, #400]	; (8006854 <HAL_DMA_IRQHandler+0xa44>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d108      	bne.n	80066da <HAL_DMA_IRQHandler+0x8ca>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f022 0201 	bic.w	r2, r2, #1
 80066d6:	601a      	str	r2, [r3, #0]
 80066d8:	e007      	b.n	80066ea <HAL_DMA_IRQHandler+0x8da>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 0201 	bic.w	r2, r2, #1
 80066e8:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	3301      	adds	r3, #1
 80066ee:	60fb      	str	r3, [r7, #12]
 80066f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d307      	bcc.n	8006706 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0301 	and.w	r3, r3, #1
 8006700:	2b00      	cmp	r3, #0
 8006702:	d1f2      	bne.n	80066ea <HAL_DMA_IRQHandler+0x8da>
 8006704:	e000      	b.n	8006708 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006706:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0301 	and.w	r3, r3, #1
 8006712:	2b00      	cmp	r3, #0
 8006714:	d004      	beq.n	8006720 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2203      	movs	r2, #3
 800671a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800671e:	e003      	b.n	8006728 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006734:	2b00      	cmp	r3, #0
 8006736:	f000 8272 	beq.w	8006c1e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	4798      	blx	r3
 8006742:	e26c      	b.n	8006c1e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a43      	ldr	r2, [pc, #268]	; (8006858 <HAL_DMA_IRQHandler+0xa48>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d022      	beq.n	8006794 <HAL_DMA_IRQHandler+0x984>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a42      	ldr	r2, [pc, #264]	; (800685c <HAL_DMA_IRQHandler+0xa4c>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d01d      	beq.n	8006794 <HAL_DMA_IRQHandler+0x984>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a40      	ldr	r2, [pc, #256]	; (8006860 <HAL_DMA_IRQHandler+0xa50>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d018      	beq.n	8006794 <HAL_DMA_IRQHandler+0x984>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a3f      	ldr	r2, [pc, #252]	; (8006864 <HAL_DMA_IRQHandler+0xa54>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d013      	beq.n	8006794 <HAL_DMA_IRQHandler+0x984>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a3d      	ldr	r2, [pc, #244]	; (8006868 <HAL_DMA_IRQHandler+0xa58>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d00e      	beq.n	8006794 <HAL_DMA_IRQHandler+0x984>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a3c      	ldr	r2, [pc, #240]	; (800686c <HAL_DMA_IRQHandler+0xa5c>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d009      	beq.n	8006794 <HAL_DMA_IRQHandler+0x984>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a3a      	ldr	r2, [pc, #232]	; (8006870 <HAL_DMA_IRQHandler+0xa60>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d004      	beq.n	8006794 <HAL_DMA_IRQHandler+0x984>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a39      	ldr	r2, [pc, #228]	; (8006874 <HAL_DMA_IRQHandler+0xa64>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d101      	bne.n	8006798 <HAL_DMA_IRQHandler+0x988>
 8006794:	2301      	movs	r3, #1
 8006796:	e000      	b.n	800679a <HAL_DMA_IRQHandler+0x98a>
 8006798:	2300      	movs	r3, #0
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 823f 	beq.w	8006c1e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067ac:	f003 031f 	and.w	r3, r3, #31
 80067b0:	2204      	movs	r2, #4
 80067b2:	409a      	lsls	r2, r3
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	4013      	ands	r3, r2
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f000 80cd 	beq.w	8006958 <HAL_DMA_IRQHandler+0xb48>
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	f003 0304 	and.w	r3, r3, #4
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f000 80c7 	beq.w	8006958 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067ce:	f003 031f 	and.w	r3, r3, #31
 80067d2:	2204      	movs	r2, #4
 80067d4:	409a      	lsls	r2, r3
 80067d6:	69fb      	ldr	r3, [r7, #28]
 80067d8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d049      	beq.n	8006878 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d109      	bne.n	8006802 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 8210 	beq.w	8006c18 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006800:	e20a      	b.n	8006c18 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 8206 	beq.w	8006c18 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006814:	e200      	b.n	8006c18 <HAL_DMA_IRQHandler+0xe08>
 8006816:	bf00      	nop
 8006818:	40020010 	.word	0x40020010
 800681c:	40020028 	.word	0x40020028
 8006820:	40020040 	.word	0x40020040
 8006824:	40020058 	.word	0x40020058
 8006828:	40020070 	.word	0x40020070
 800682c:	40020088 	.word	0x40020088
 8006830:	400200a0 	.word	0x400200a0
 8006834:	400200b8 	.word	0x400200b8
 8006838:	40020410 	.word	0x40020410
 800683c:	40020428 	.word	0x40020428
 8006840:	40020440 	.word	0x40020440
 8006844:	40020458 	.word	0x40020458
 8006848:	40020470 	.word	0x40020470
 800684c:	40020488 	.word	0x40020488
 8006850:	400204a0 	.word	0x400204a0
 8006854:	400204b8 	.word	0x400204b8
 8006858:	58025408 	.word	0x58025408
 800685c:	5802541c 	.word	0x5802541c
 8006860:	58025430 	.word	0x58025430
 8006864:	58025444 	.word	0x58025444
 8006868:	58025458 	.word	0x58025458
 800686c:	5802546c 	.word	0x5802546c
 8006870:	58025480 	.word	0x58025480
 8006874:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	f003 0320 	and.w	r3, r3, #32
 800687e:	2b00      	cmp	r3, #0
 8006880:	d160      	bne.n	8006944 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a7f      	ldr	r2, [pc, #508]	; (8006a84 <HAL_DMA_IRQHandler+0xc74>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d04a      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a7d      	ldr	r2, [pc, #500]	; (8006a88 <HAL_DMA_IRQHandler+0xc78>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d045      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a7c      	ldr	r2, [pc, #496]	; (8006a8c <HAL_DMA_IRQHandler+0xc7c>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d040      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a7a      	ldr	r2, [pc, #488]	; (8006a90 <HAL_DMA_IRQHandler+0xc80>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d03b      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a79      	ldr	r2, [pc, #484]	; (8006a94 <HAL_DMA_IRQHandler+0xc84>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d036      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a77      	ldr	r2, [pc, #476]	; (8006a98 <HAL_DMA_IRQHandler+0xc88>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d031      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a76      	ldr	r2, [pc, #472]	; (8006a9c <HAL_DMA_IRQHandler+0xc8c>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d02c      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a74      	ldr	r2, [pc, #464]	; (8006aa0 <HAL_DMA_IRQHandler+0xc90>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d027      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a73      	ldr	r2, [pc, #460]	; (8006aa4 <HAL_DMA_IRQHandler+0xc94>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d022      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a71      	ldr	r2, [pc, #452]	; (8006aa8 <HAL_DMA_IRQHandler+0xc98>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d01d      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a70      	ldr	r2, [pc, #448]	; (8006aac <HAL_DMA_IRQHandler+0xc9c>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d018      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a6e      	ldr	r2, [pc, #440]	; (8006ab0 <HAL_DMA_IRQHandler+0xca0>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d013      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a6d      	ldr	r2, [pc, #436]	; (8006ab4 <HAL_DMA_IRQHandler+0xca4>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d00e      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a6b      	ldr	r2, [pc, #428]	; (8006ab8 <HAL_DMA_IRQHandler+0xca8>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d009      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a6a      	ldr	r2, [pc, #424]	; (8006abc <HAL_DMA_IRQHandler+0xcac>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d004      	beq.n	8006922 <HAL_DMA_IRQHandler+0xb12>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a68      	ldr	r2, [pc, #416]	; (8006ac0 <HAL_DMA_IRQHandler+0xcb0>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d108      	bne.n	8006934 <HAL_DMA_IRQHandler+0xb24>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f022 0208 	bic.w	r2, r2, #8
 8006930:	601a      	str	r2, [r3, #0]
 8006932:	e007      	b.n	8006944 <HAL_DMA_IRQHandler+0xb34>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f022 0204 	bic.w	r2, r2, #4
 8006942:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006948:	2b00      	cmp	r3, #0
 800694a:	f000 8165 	beq.w	8006c18 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006956:	e15f      	b.n	8006c18 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800695c:	f003 031f 	and.w	r3, r3, #31
 8006960:	2202      	movs	r2, #2
 8006962:	409a      	lsls	r2, r3
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	4013      	ands	r3, r2
 8006968:	2b00      	cmp	r3, #0
 800696a:	f000 80c5 	beq.w	8006af8 <HAL_DMA_IRQHandler+0xce8>
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 80bf 	beq.w	8006af8 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800697e:	f003 031f 	and.w	r3, r3, #31
 8006982:	2202      	movs	r2, #2
 8006984:	409a      	lsls	r2, r3
 8006986:	69fb      	ldr	r3, [r7, #28]
 8006988:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006990:	2b00      	cmp	r3, #0
 8006992:	d018      	beq.n	80069c6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d109      	bne.n	80069b2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f000 813a 	beq.w	8006c1c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069b0:	e134      	b.n	8006c1c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	f000 8130 	beq.w	8006c1c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069c4:	e12a      	b.n	8006c1c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	f003 0320 	and.w	r3, r3, #32
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f040 8089 	bne.w	8006ae4 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a2b      	ldr	r2, [pc, #172]	; (8006a84 <HAL_DMA_IRQHandler+0xc74>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d04a      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a29      	ldr	r2, [pc, #164]	; (8006a88 <HAL_DMA_IRQHandler+0xc78>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d045      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a28      	ldr	r2, [pc, #160]	; (8006a8c <HAL_DMA_IRQHandler+0xc7c>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d040      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a26      	ldr	r2, [pc, #152]	; (8006a90 <HAL_DMA_IRQHandler+0xc80>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d03b      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a25      	ldr	r2, [pc, #148]	; (8006a94 <HAL_DMA_IRQHandler+0xc84>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d036      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a23      	ldr	r2, [pc, #140]	; (8006a98 <HAL_DMA_IRQHandler+0xc88>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d031      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a22      	ldr	r2, [pc, #136]	; (8006a9c <HAL_DMA_IRQHandler+0xc8c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d02c      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a20      	ldr	r2, [pc, #128]	; (8006aa0 <HAL_DMA_IRQHandler+0xc90>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d027      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a1f      	ldr	r2, [pc, #124]	; (8006aa4 <HAL_DMA_IRQHandler+0xc94>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d022      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a1d      	ldr	r2, [pc, #116]	; (8006aa8 <HAL_DMA_IRQHandler+0xc98>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d01d      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a1c      	ldr	r2, [pc, #112]	; (8006aac <HAL_DMA_IRQHandler+0xc9c>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d018      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a1a      	ldr	r2, [pc, #104]	; (8006ab0 <HAL_DMA_IRQHandler+0xca0>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d013      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a19      	ldr	r2, [pc, #100]	; (8006ab4 <HAL_DMA_IRQHandler+0xca4>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d00e      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a17      	ldr	r2, [pc, #92]	; (8006ab8 <HAL_DMA_IRQHandler+0xca8>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d009      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a16      	ldr	r2, [pc, #88]	; (8006abc <HAL_DMA_IRQHandler+0xcac>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d004      	beq.n	8006a72 <HAL_DMA_IRQHandler+0xc62>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a14      	ldr	r2, [pc, #80]	; (8006ac0 <HAL_DMA_IRQHandler+0xcb0>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d128      	bne.n	8006ac4 <HAL_DMA_IRQHandler+0xcb4>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f022 0214 	bic.w	r2, r2, #20
 8006a80:	601a      	str	r2, [r3, #0]
 8006a82:	e027      	b.n	8006ad4 <HAL_DMA_IRQHandler+0xcc4>
 8006a84:	40020010 	.word	0x40020010
 8006a88:	40020028 	.word	0x40020028
 8006a8c:	40020040 	.word	0x40020040
 8006a90:	40020058 	.word	0x40020058
 8006a94:	40020070 	.word	0x40020070
 8006a98:	40020088 	.word	0x40020088
 8006a9c:	400200a0 	.word	0x400200a0
 8006aa0:	400200b8 	.word	0x400200b8
 8006aa4:	40020410 	.word	0x40020410
 8006aa8:	40020428 	.word	0x40020428
 8006aac:	40020440 	.word	0x40020440
 8006ab0:	40020458 	.word	0x40020458
 8006ab4:	40020470 	.word	0x40020470
 8006ab8:	40020488 	.word	0x40020488
 8006abc:	400204a0 	.word	0x400204a0
 8006ac0:	400204b8 	.word	0x400204b8
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f022 020a 	bic.w	r2, r2, #10
 8006ad2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 8097 	beq.w	8006c1c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006af6:	e091      	b.n	8006c1c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006afc:	f003 031f 	and.w	r3, r3, #31
 8006b00:	2208      	movs	r2, #8
 8006b02:	409a      	lsls	r2, r3
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	4013      	ands	r3, r2
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 8088 	beq.w	8006c1e <HAL_DMA_IRQHandler+0xe0e>
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f003 0308 	and.w	r3, r3, #8
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	f000 8082 	beq.w	8006c1e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a41      	ldr	r2, [pc, #260]	; (8006c24 <HAL_DMA_IRQHandler+0xe14>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d04a      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a3f      	ldr	r2, [pc, #252]	; (8006c28 <HAL_DMA_IRQHandler+0xe18>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d045      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a3e      	ldr	r2, [pc, #248]	; (8006c2c <HAL_DMA_IRQHandler+0xe1c>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d040      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a3c      	ldr	r2, [pc, #240]	; (8006c30 <HAL_DMA_IRQHandler+0xe20>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d03b      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a3b      	ldr	r2, [pc, #236]	; (8006c34 <HAL_DMA_IRQHandler+0xe24>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d036      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a39      	ldr	r2, [pc, #228]	; (8006c38 <HAL_DMA_IRQHandler+0xe28>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d031      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a38      	ldr	r2, [pc, #224]	; (8006c3c <HAL_DMA_IRQHandler+0xe2c>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d02c      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a36      	ldr	r2, [pc, #216]	; (8006c40 <HAL_DMA_IRQHandler+0xe30>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d027      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a35      	ldr	r2, [pc, #212]	; (8006c44 <HAL_DMA_IRQHandler+0xe34>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d022      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a33      	ldr	r2, [pc, #204]	; (8006c48 <HAL_DMA_IRQHandler+0xe38>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d01d      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a32      	ldr	r2, [pc, #200]	; (8006c4c <HAL_DMA_IRQHandler+0xe3c>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d018      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a30      	ldr	r2, [pc, #192]	; (8006c50 <HAL_DMA_IRQHandler+0xe40>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d013      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a2f      	ldr	r2, [pc, #188]	; (8006c54 <HAL_DMA_IRQHandler+0xe44>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d00e      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a2d      	ldr	r2, [pc, #180]	; (8006c58 <HAL_DMA_IRQHandler+0xe48>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d009      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a2c      	ldr	r2, [pc, #176]	; (8006c5c <HAL_DMA_IRQHandler+0xe4c>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d004      	beq.n	8006bba <HAL_DMA_IRQHandler+0xdaa>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a2a      	ldr	r2, [pc, #168]	; (8006c60 <HAL_DMA_IRQHandler+0xe50>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d108      	bne.n	8006bcc <HAL_DMA_IRQHandler+0xdbc>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f022 021c 	bic.w	r2, r2, #28
 8006bc8:	601a      	str	r2, [r3, #0]
 8006bca:	e007      	b.n	8006bdc <HAL_DMA_IRQHandler+0xdcc>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 020e 	bic.w	r2, r2, #14
 8006bda:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006be0:	f003 031f 	and.w	r3, r3, #31
 8006be4:	2201      	movs	r2, #1
 8006be6:	409a      	lsls	r2, r3
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d009      	beq.n	8006c1e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	4798      	blx	r3
 8006c12:	e004      	b.n	8006c1e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006c14:	bf00      	nop
 8006c16:	e002      	b.n	8006c1e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c18:	bf00      	nop
 8006c1a:	e000      	b.n	8006c1e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c1c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006c1e:	3728      	adds	r7, #40	; 0x28
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	40020010 	.word	0x40020010
 8006c28:	40020028 	.word	0x40020028
 8006c2c:	40020040 	.word	0x40020040
 8006c30:	40020058 	.word	0x40020058
 8006c34:	40020070 	.word	0x40020070
 8006c38:	40020088 	.word	0x40020088
 8006c3c:	400200a0 	.word	0x400200a0
 8006c40:	400200b8 	.word	0x400200b8
 8006c44:	40020410 	.word	0x40020410
 8006c48:	40020428 	.word	0x40020428
 8006c4c:	40020440 	.word	0x40020440
 8006c50:	40020458 	.word	0x40020458
 8006c54:	40020470 	.word	0x40020470
 8006c58:	40020488 	.word	0x40020488
 8006c5c:	400204a0 	.word	0x400204a0
 8006c60:	400204b8 	.word	0x400204b8

08006c64 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b087      	sub	sp, #28
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	60f8      	str	r0, [r7, #12]
 8006c6c:	60b9      	str	r1, [r7, #8]
 8006c6e:	607a      	str	r2, [r7, #4]
 8006c70:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c76:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c7c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a7f      	ldr	r2, [pc, #508]	; (8006e80 <DMA_SetConfig+0x21c>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d072      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a7d      	ldr	r2, [pc, #500]	; (8006e84 <DMA_SetConfig+0x220>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d06d      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a7c      	ldr	r2, [pc, #496]	; (8006e88 <DMA_SetConfig+0x224>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d068      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a7a      	ldr	r2, [pc, #488]	; (8006e8c <DMA_SetConfig+0x228>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d063      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a79      	ldr	r2, [pc, #484]	; (8006e90 <DMA_SetConfig+0x22c>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d05e      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a77      	ldr	r2, [pc, #476]	; (8006e94 <DMA_SetConfig+0x230>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d059      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a76      	ldr	r2, [pc, #472]	; (8006e98 <DMA_SetConfig+0x234>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d054      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	4a74      	ldr	r2, [pc, #464]	; (8006e9c <DMA_SetConfig+0x238>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d04f      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a73      	ldr	r2, [pc, #460]	; (8006ea0 <DMA_SetConfig+0x23c>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d04a      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a71      	ldr	r2, [pc, #452]	; (8006ea4 <DMA_SetConfig+0x240>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d045      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a70      	ldr	r2, [pc, #448]	; (8006ea8 <DMA_SetConfig+0x244>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d040      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a6e      	ldr	r2, [pc, #440]	; (8006eac <DMA_SetConfig+0x248>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d03b      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a6d      	ldr	r2, [pc, #436]	; (8006eb0 <DMA_SetConfig+0x24c>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d036      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a6b      	ldr	r2, [pc, #428]	; (8006eb4 <DMA_SetConfig+0x250>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d031      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a6a      	ldr	r2, [pc, #424]	; (8006eb8 <DMA_SetConfig+0x254>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d02c      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a68      	ldr	r2, [pc, #416]	; (8006ebc <DMA_SetConfig+0x258>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d027      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a67      	ldr	r2, [pc, #412]	; (8006ec0 <DMA_SetConfig+0x25c>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d022      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a65      	ldr	r2, [pc, #404]	; (8006ec4 <DMA_SetConfig+0x260>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d01d      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a64      	ldr	r2, [pc, #400]	; (8006ec8 <DMA_SetConfig+0x264>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d018      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a62      	ldr	r2, [pc, #392]	; (8006ecc <DMA_SetConfig+0x268>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d013      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a61      	ldr	r2, [pc, #388]	; (8006ed0 <DMA_SetConfig+0x26c>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d00e      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a5f      	ldr	r2, [pc, #380]	; (8006ed4 <DMA_SetConfig+0x270>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d009      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a5e      	ldr	r2, [pc, #376]	; (8006ed8 <DMA_SetConfig+0x274>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d004      	beq.n	8006d6e <DMA_SetConfig+0x10a>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a5c      	ldr	r2, [pc, #368]	; (8006edc <DMA_SetConfig+0x278>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d101      	bne.n	8006d72 <DMA_SetConfig+0x10e>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e000      	b.n	8006d74 <DMA_SetConfig+0x110>
 8006d72:	2300      	movs	r3, #0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00d      	beq.n	8006d94 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006d80:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d004      	beq.n	8006d94 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006d92:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a39      	ldr	r2, [pc, #228]	; (8006e80 <DMA_SetConfig+0x21c>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d04a      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a38      	ldr	r2, [pc, #224]	; (8006e84 <DMA_SetConfig+0x220>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d045      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a36      	ldr	r2, [pc, #216]	; (8006e88 <DMA_SetConfig+0x224>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d040      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a35      	ldr	r2, [pc, #212]	; (8006e8c <DMA_SetConfig+0x228>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d03b      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a33      	ldr	r2, [pc, #204]	; (8006e90 <DMA_SetConfig+0x22c>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d036      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a32      	ldr	r2, [pc, #200]	; (8006e94 <DMA_SetConfig+0x230>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d031      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a30      	ldr	r2, [pc, #192]	; (8006e98 <DMA_SetConfig+0x234>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d02c      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a2f      	ldr	r2, [pc, #188]	; (8006e9c <DMA_SetConfig+0x238>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d027      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a2d      	ldr	r2, [pc, #180]	; (8006ea0 <DMA_SetConfig+0x23c>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d022      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a2c      	ldr	r2, [pc, #176]	; (8006ea4 <DMA_SetConfig+0x240>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d01d      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a2a      	ldr	r2, [pc, #168]	; (8006ea8 <DMA_SetConfig+0x244>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d018      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a29      	ldr	r2, [pc, #164]	; (8006eac <DMA_SetConfig+0x248>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d013      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a27      	ldr	r2, [pc, #156]	; (8006eb0 <DMA_SetConfig+0x24c>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d00e      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a26      	ldr	r2, [pc, #152]	; (8006eb4 <DMA_SetConfig+0x250>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d009      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a24      	ldr	r2, [pc, #144]	; (8006eb8 <DMA_SetConfig+0x254>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d004      	beq.n	8006e34 <DMA_SetConfig+0x1d0>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a23      	ldr	r2, [pc, #140]	; (8006ebc <DMA_SetConfig+0x258>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d101      	bne.n	8006e38 <DMA_SetConfig+0x1d4>
 8006e34:	2301      	movs	r3, #1
 8006e36:	e000      	b.n	8006e3a <DMA_SetConfig+0x1d6>
 8006e38:	2300      	movs	r3, #0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d059      	beq.n	8006ef2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e42:	f003 031f 	and.w	r3, r3, #31
 8006e46:	223f      	movs	r2, #63	; 0x3f
 8006e48:	409a      	lsls	r2, r3
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006e5c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	683a      	ldr	r2, [r7, #0]
 8006e64:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	2b40      	cmp	r3, #64	; 0x40
 8006e6c:	d138      	bne.n	8006ee0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006e7e:	e086      	b.n	8006f8e <DMA_SetConfig+0x32a>
 8006e80:	40020010 	.word	0x40020010
 8006e84:	40020028 	.word	0x40020028
 8006e88:	40020040 	.word	0x40020040
 8006e8c:	40020058 	.word	0x40020058
 8006e90:	40020070 	.word	0x40020070
 8006e94:	40020088 	.word	0x40020088
 8006e98:	400200a0 	.word	0x400200a0
 8006e9c:	400200b8 	.word	0x400200b8
 8006ea0:	40020410 	.word	0x40020410
 8006ea4:	40020428 	.word	0x40020428
 8006ea8:	40020440 	.word	0x40020440
 8006eac:	40020458 	.word	0x40020458
 8006eb0:	40020470 	.word	0x40020470
 8006eb4:	40020488 	.word	0x40020488
 8006eb8:	400204a0 	.word	0x400204a0
 8006ebc:	400204b8 	.word	0x400204b8
 8006ec0:	58025408 	.word	0x58025408
 8006ec4:	5802541c 	.word	0x5802541c
 8006ec8:	58025430 	.word	0x58025430
 8006ecc:	58025444 	.word	0x58025444
 8006ed0:	58025458 	.word	0x58025458
 8006ed4:	5802546c 	.word	0x5802546c
 8006ed8:	58025480 	.word	0x58025480
 8006edc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68ba      	ldr	r2, [r7, #8]
 8006ee6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	60da      	str	r2, [r3, #12]
}
 8006ef0:	e04d      	b.n	8006f8e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a29      	ldr	r2, [pc, #164]	; (8006f9c <DMA_SetConfig+0x338>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d022      	beq.n	8006f42 <DMA_SetConfig+0x2de>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a27      	ldr	r2, [pc, #156]	; (8006fa0 <DMA_SetConfig+0x33c>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d01d      	beq.n	8006f42 <DMA_SetConfig+0x2de>
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a26      	ldr	r2, [pc, #152]	; (8006fa4 <DMA_SetConfig+0x340>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d018      	beq.n	8006f42 <DMA_SetConfig+0x2de>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a24      	ldr	r2, [pc, #144]	; (8006fa8 <DMA_SetConfig+0x344>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d013      	beq.n	8006f42 <DMA_SetConfig+0x2de>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a23      	ldr	r2, [pc, #140]	; (8006fac <DMA_SetConfig+0x348>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d00e      	beq.n	8006f42 <DMA_SetConfig+0x2de>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a21      	ldr	r2, [pc, #132]	; (8006fb0 <DMA_SetConfig+0x34c>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d009      	beq.n	8006f42 <DMA_SetConfig+0x2de>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a20      	ldr	r2, [pc, #128]	; (8006fb4 <DMA_SetConfig+0x350>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d004      	beq.n	8006f42 <DMA_SetConfig+0x2de>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a1e      	ldr	r2, [pc, #120]	; (8006fb8 <DMA_SetConfig+0x354>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d101      	bne.n	8006f46 <DMA_SetConfig+0x2e2>
 8006f42:	2301      	movs	r3, #1
 8006f44:	e000      	b.n	8006f48 <DMA_SetConfig+0x2e4>
 8006f46:	2300      	movs	r3, #0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d020      	beq.n	8006f8e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f50:	f003 031f 	and.w	r3, r3, #31
 8006f54:	2201      	movs	r2, #1
 8006f56:	409a      	lsls	r2, r3
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	683a      	ldr	r2, [r7, #0]
 8006f62:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	2b40      	cmp	r3, #64	; 0x40
 8006f6a:	d108      	bne.n	8006f7e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	687a      	ldr	r2, [r7, #4]
 8006f72:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	60da      	str	r2, [r3, #12]
}
 8006f7c:	e007      	b.n	8006f8e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	687a      	ldr	r2, [r7, #4]
 8006f8c:	60da      	str	r2, [r3, #12]
}
 8006f8e:	bf00      	nop
 8006f90:	371c      	adds	r7, #28
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop
 8006f9c:	58025408 	.word	0x58025408
 8006fa0:	5802541c 	.word	0x5802541c
 8006fa4:	58025430 	.word	0x58025430
 8006fa8:	58025444 	.word	0x58025444
 8006fac:	58025458 	.word	0x58025458
 8006fb0:	5802546c 	.word	0x5802546c
 8006fb4:	58025480 	.word	0x58025480
 8006fb8:	58025494 	.word	0x58025494

08006fbc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a42      	ldr	r2, [pc, #264]	; (80070d4 <DMA_CalcBaseAndBitshift+0x118>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d04a      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a41      	ldr	r2, [pc, #260]	; (80070d8 <DMA_CalcBaseAndBitshift+0x11c>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d045      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a3f      	ldr	r2, [pc, #252]	; (80070dc <DMA_CalcBaseAndBitshift+0x120>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d040      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a3e      	ldr	r2, [pc, #248]	; (80070e0 <DMA_CalcBaseAndBitshift+0x124>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d03b      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a3c      	ldr	r2, [pc, #240]	; (80070e4 <DMA_CalcBaseAndBitshift+0x128>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d036      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a3b      	ldr	r2, [pc, #236]	; (80070e8 <DMA_CalcBaseAndBitshift+0x12c>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d031      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a39      	ldr	r2, [pc, #228]	; (80070ec <DMA_CalcBaseAndBitshift+0x130>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d02c      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a38      	ldr	r2, [pc, #224]	; (80070f0 <DMA_CalcBaseAndBitshift+0x134>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d027      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a36      	ldr	r2, [pc, #216]	; (80070f4 <DMA_CalcBaseAndBitshift+0x138>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d022      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a35      	ldr	r2, [pc, #212]	; (80070f8 <DMA_CalcBaseAndBitshift+0x13c>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d01d      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a33      	ldr	r2, [pc, #204]	; (80070fc <DMA_CalcBaseAndBitshift+0x140>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d018      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a32      	ldr	r2, [pc, #200]	; (8007100 <DMA_CalcBaseAndBitshift+0x144>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d013      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a30      	ldr	r2, [pc, #192]	; (8007104 <DMA_CalcBaseAndBitshift+0x148>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d00e      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a2f      	ldr	r2, [pc, #188]	; (8007108 <DMA_CalcBaseAndBitshift+0x14c>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d009      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a2d      	ldr	r2, [pc, #180]	; (800710c <DMA_CalcBaseAndBitshift+0x150>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d004      	beq.n	8007064 <DMA_CalcBaseAndBitshift+0xa8>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a2c      	ldr	r2, [pc, #176]	; (8007110 <DMA_CalcBaseAndBitshift+0x154>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d101      	bne.n	8007068 <DMA_CalcBaseAndBitshift+0xac>
 8007064:	2301      	movs	r3, #1
 8007066:	e000      	b.n	800706a <DMA_CalcBaseAndBitshift+0xae>
 8007068:	2300      	movs	r3, #0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d024      	beq.n	80070b8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	b2db      	uxtb	r3, r3
 8007074:	3b10      	subs	r3, #16
 8007076:	4a27      	ldr	r2, [pc, #156]	; (8007114 <DMA_CalcBaseAndBitshift+0x158>)
 8007078:	fba2 2303 	umull	r2, r3, r2, r3
 800707c:	091b      	lsrs	r3, r3, #4
 800707e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f003 0307 	and.w	r3, r3, #7
 8007086:	4a24      	ldr	r2, [pc, #144]	; (8007118 <DMA_CalcBaseAndBitshift+0x15c>)
 8007088:	5cd3      	ldrb	r3, [r2, r3]
 800708a:	461a      	mov	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2b03      	cmp	r3, #3
 8007094:	d908      	bls.n	80070a8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	461a      	mov	r2, r3
 800709c:	4b1f      	ldr	r3, [pc, #124]	; (800711c <DMA_CalcBaseAndBitshift+0x160>)
 800709e:	4013      	ands	r3, r2
 80070a0:	1d1a      	adds	r2, r3, #4
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	659a      	str	r2, [r3, #88]	; 0x58
 80070a6:	e00d      	b.n	80070c4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	461a      	mov	r2, r3
 80070ae:	4b1b      	ldr	r3, [pc, #108]	; (800711c <DMA_CalcBaseAndBitshift+0x160>)
 80070b0:	4013      	ands	r3, r2
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	6593      	str	r3, [r2, #88]	; 0x58
 80070b6:	e005      	b.n	80070c4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3714      	adds	r7, #20
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr
 80070d4:	40020010 	.word	0x40020010
 80070d8:	40020028 	.word	0x40020028
 80070dc:	40020040 	.word	0x40020040
 80070e0:	40020058 	.word	0x40020058
 80070e4:	40020070 	.word	0x40020070
 80070e8:	40020088 	.word	0x40020088
 80070ec:	400200a0 	.word	0x400200a0
 80070f0:	400200b8 	.word	0x400200b8
 80070f4:	40020410 	.word	0x40020410
 80070f8:	40020428 	.word	0x40020428
 80070fc:	40020440 	.word	0x40020440
 8007100:	40020458 	.word	0x40020458
 8007104:	40020470 	.word	0x40020470
 8007108:	40020488 	.word	0x40020488
 800710c:	400204a0 	.word	0x400204a0
 8007110:	400204b8 	.word	0x400204b8
 8007114:	aaaaaaab 	.word	0xaaaaaaab
 8007118:	08010508 	.word	0x08010508
 800711c:	fffffc00 	.word	0xfffffc00

08007120 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007120:	b480      	push	{r7}
 8007122:	b085      	sub	sp, #20
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007128:	2300      	movs	r3, #0
 800712a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	699b      	ldr	r3, [r3, #24]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d120      	bne.n	8007176 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007138:	2b03      	cmp	r3, #3
 800713a:	d858      	bhi.n	80071ee <DMA_CheckFifoParam+0xce>
 800713c:	a201      	add	r2, pc, #4	; (adr r2, 8007144 <DMA_CheckFifoParam+0x24>)
 800713e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007142:	bf00      	nop
 8007144:	08007155 	.word	0x08007155
 8007148:	08007167 	.word	0x08007167
 800714c:	08007155 	.word	0x08007155
 8007150:	080071ef 	.word	0x080071ef
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007158:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800715c:	2b00      	cmp	r3, #0
 800715e:	d048      	beq.n	80071f2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007164:	e045      	b.n	80071f2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800716a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800716e:	d142      	bne.n	80071f6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007174:	e03f      	b.n	80071f6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	699b      	ldr	r3, [r3, #24]
 800717a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800717e:	d123      	bne.n	80071c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007184:	2b03      	cmp	r3, #3
 8007186:	d838      	bhi.n	80071fa <DMA_CheckFifoParam+0xda>
 8007188:	a201      	add	r2, pc, #4	; (adr r2, 8007190 <DMA_CheckFifoParam+0x70>)
 800718a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800718e:	bf00      	nop
 8007190:	080071a1 	.word	0x080071a1
 8007194:	080071a7 	.word	0x080071a7
 8007198:	080071a1 	.word	0x080071a1
 800719c:	080071b9 	.word	0x080071b9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	73fb      	strb	r3, [r7, #15]
        break;
 80071a4:	e030      	b.n	8007208 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d025      	beq.n	80071fe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80071b6:	e022      	b.n	80071fe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80071c0:	d11f      	bne.n	8007202 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80071c6:	e01c      	b.n	8007202 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d902      	bls.n	80071d6 <DMA_CheckFifoParam+0xb6>
 80071d0:	2b03      	cmp	r3, #3
 80071d2:	d003      	beq.n	80071dc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80071d4:	e018      	b.n	8007208 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	73fb      	strb	r3, [r7, #15]
        break;
 80071da:	e015      	b.n	8007208 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d00e      	beq.n	8007206 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	73fb      	strb	r3, [r7, #15]
    break;
 80071ec:	e00b      	b.n	8007206 <DMA_CheckFifoParam+0xe6>
        break;
 80071ee:	bf00      	nop
 80071f0:	e00a      	b.n	8007208 <DMA_CheckFifoParam+0xe8>
        break;
 80071f2:	bf00      	nop
 80071f4:	e008      	b.n	8007208 <DMA_CheckFifoParam+0xe8>
        break;
 80071f6:	bf00      	nop
 80071f8:	e006      	b.n	8007208 <DMA_CheckFifoParam+0xe8>
        break;
 80071fa:	bf00      	nop
 80071fc:	e004      	b.n	8007208 <DMA_CheckFifoParam+0xe8>
        break;
 80071fe:	bf00      	nop
 8007200:	e002      	b.n	8007208 <DMA_CheckFifoParam+0xe8>
        break;
 8007202:	bf00      	nop
 8007204:	e000      	b.n	8007208 <DMA_CheckFifoParam+0xe8>
    break;
 8007206:	bf00      	nop
    }
  }

  return status;
 8007208:	7bfb      	ldrb	r3, [r7, #15]
}
 800720a:	4618      	mov	r0, r3
 800720c:	3714      	adds	r7, #20
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr
 8007216:	bf00      	nop

08007218 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007218:	b480      	push	{r7}
 800721a:	b085      	sub	sp, #20
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a38      	ldr	r2, [pc, #224]	; (800730c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d022      	beq.n	8007276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a36      	ldr	r2, [pc, #216]	; (8007310 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d01d      	beq.n	8007276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a35      	ldr	r2, [pc, #212]	; (8007314 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d018      	beq.n	8007276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a33      	ldr	r2, [pc, #204]	; (8007318 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d013      	beq.n	8007276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a32      	ldr	r2, [pc, #200]	; (800731c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d00e      	beq.n	8007276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a30      	ldr	r2, [pc, #192]	; (8007320 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d009      	beq.n	8007276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a2f      	ldr	r2, [pc, #188]	; (8007324 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d004      	beq.n	8007276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a2d      	ldr	r2, [pc, #180]	; (8007328 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d101      	bne.n	800727a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007276:	2301      	movs	r3, #1
 8007278:	e000      	b.n	800727c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800727a:	2300      	movs	r3, #0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d01a      	beq.n	80072b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	b2db      	uxtb	r3, r3
 8007286:	3b08      	subs	r3, #8
 8007288:	4a28      	ldr	r2, [pc, #160]	; (800732c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800728a:	fba2 2303 	umull	r2, r3, r2, r3
 800728e:	091b      	lsrs	r3, r3, #4
 8007290:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007292:	68fa      	ldr	r2, [r7, #12]
 8007294:	4b26      	ldr	r3, [pc, #152]	; (8007330 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007296:	4413      	add	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	461a      	mov	r2, r3
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a24      	ldr	r2, [pc, #144]	; (8007334 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80072a4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f003 031f 	and.w	r3, r3, #31
 80072ac:	2201      	movs	r2, #1
 80072ae:	409a      	lsls	r2, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80072b4:	e024      	b.n	8007300 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	3b10      	subs	r3, #16
 80072be:	4a1e      	ldr	r2, [pc, #120]	; (8007338 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80072c0:	fba2 2303 	umull	r2, r3, r2, r3
 80072c4:	091b      	lsrs	r3, r3, #4
 80072c6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	4a1c      	ldr	r2, [pc, #112]	; (800733c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d806      	bhi.n	80072de <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	4a1b      	ldr	r2, [pc, #108]	; (8007340 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d902      	bls.n	80072de <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	3308      	adds	r3, #8
 80072dc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80072de:	68fa      	ldr	r2, [r7, #12]
 80072e0:	4b18      	ldr	r3, [pc, #96]	; (8007344 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80072e2:	4413      	add	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	461a      	mov	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a16      	ldr	r2, [pc, #88]	; (8007348 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80072f0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f003 031f 	and.w	r3, r3, #31
 80072f8:	2201      	movs	r2, #1
 80072fa:	409a      	lsls	r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007300:	bf00      	nop
 8007302:	3714      	adds	r7, #20
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr
 800730c:	58025408 	.word	0x58025408
 8007310:	5802541c 	.word	0x5802541c
 8007314:	58025430 	.word	0x58025430
 8007318:	58025444 	.word	0x58025444
 800731c:	58025458 	.word	0x58025458
 8007320:	5802546c 	.word	0x5802546c
 8007324:	58025480 	.word	0x58025480
 8007328:	58025494 	.word	0x58025494
 800732c:	cccccccd 	.word	0xcccccccd
 8007330:	16009600 	.word	0x16009600
 8007334:	58025880 	.word	0x58025880
 8007338:	aaaaaaab 	.word	0xaaaaaaab
 800733c:	400204b8 	.word	0x400204b8
 8007340:	4002040f 	.word	0x4002040f
 8007344:	10008200 	.word	0x10008200
 8007348:	40020880 	.word	0x40020880

0800734c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	b2db      	uxtb	r3, r3
 800735a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d04a      	beq.n	80073f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2b08      	cmp	r3, #8
 8007366:	d847      	bhi.n	80073f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a25      	ldr	r2, [pc, #148]	; (8007404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d022      	beq.n	80073b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a24      	ldr	r2, [pc, #144]	; (8007408 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d01d      	beq.n	80073b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a22      	ldr	r2, [pc, #136]	; (800740c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d018      	beq.n	80073b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a21      	ldr	r2, [pc, #132]	; (8007410 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d013      	beq.n	80073b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a1f      	ldr	r2, [pc, #124]	; (8007414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d00e      	beq.n	80073b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a1e      	ldr	r2, [pc, #120]	; (8007418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d009      	beq.n	80073b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a1c      	ldr	r2, [pc, #112]	; (800741c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d004      	beq.n	80073b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a1b      	ldr	r2, [pc, #108]	; (8007420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d101      	bne.n	80073bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80073b8:	2301      	movs	r3, #1
 80073ba:	e000      	b.n	80073be <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80073bc:	2300      	movs	r3, #0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00a      	beq.n	80073d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	4b17      	ldr	r3, [pc, #92]	; (8007424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80073c6:	4413      	add	r3, r2
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	461a      	mov	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a15      	ldr	r2, [pc, #84]	; (8007428 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80073d4:	671a      	str	r2, [r3, #112]	; 0x70
 80073d6:	e009      	b.n	80073ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	4b14      	ldr	r3, [pc, #80]	; (800742c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80073dc:	4413      	add	r3, r2
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	461a      	mov	r2, r3
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a11      	ldr	r2, [pc, #68]	; (8007430 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80073ea:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	3b01      	subs	r3, #1
 80073f0:	2201      	movs	r2, #1
 80073f2:	409a      	lsls	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80073f8:	bf00      	nop
 80073fa:	3714      	adds	r7, #20
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	58025408 	.word	0x58025408
 8007408:	5802541c 	.word	0x5802541c
 800740c:	58025430 	.word	0x58025430
 8007410:	58025444 	.word	0x58025444
 8007414:	58025458 	.word	0x58025458
 8007418:	5802546c 	.word	0x5802546c
 800741c:	58025480 	.word	0x58025480
 8007420:	58025494 	.word	0x58025494
 8007424:	1600963f 	.word	0x1600963f
 8007428:	58025940 	.word	0x58025940
 800742c:	1000823f 	.word	0x1000823f
 8007430:	40020940 	.word	0x40020940

08007434 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007434:	b480      	push	{r7}
 8007436:	b089      	sub	sp, #36	; 0x24
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800743e:	2300      	movs	r3, #0
 8007440:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007442:	4b89      	ldr	r3, [pc, #548]	; (8007668 <HAL_GPIO_Init+0x234>)
 8007444:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007446:	e194      	b.n	8007772 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	2101      	movs	r1, #1
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	fa01 f303 	lsl.w	r3, r1, r3
 8007454:	4013      	ands	r3, r2
 8007456:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	2b00      	cmp	r3, #0
 800745c:	f000 8186 	beq.w	800776c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f003 0303 	and.w	r3, r3, #3
 8007468:	2b01      	cmp	r3, #1
 800746a:	d005      	beq.n	8007478 <HAL_GPIO_Init+0x44>
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f003 0303 	and.w	r3, r3, #3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d130      	bne.n	80074da <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	005b      	lsls	r3, r3, #1
 8007482:	2203      	movs	r2, #3
 8007484:	fa02 f303 	lsl.w	r3, r2, r3
 8007488:	43db      	mvns	r3, r3
 800748a:	69ba      	ldr	r2, [r7, #24]
 800748c:	4013      	ands	r3, r2
 800748e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	68da      	ldr	r2, [r3, #12]
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	005b      	lsls	r3, r3, #1
 8007498:	fa02 f303 	lsl.w	r3, r2, r3
 800749c:	69ba      	ldr	r2, [r7, #24]
 800749e:	4313      	orrs	r3, r2
 80074a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	69ba      	ldr	r2, [r7, #24]
 80074a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80074ae:	2201      	movs	r2, #1
 80074b0:	69fb      	ldr	r3, [r7, #28]
 80074b2:	fa02 f303 	lsl.w	r3, r2, r3
 80074b6:	43db      	mvns	r3, r3
 80074b8:	69ba      	ldr	r2, [r7, #24]
 80074ba:	4013      	ands	r3, r2
 80074bc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	091b      	lsrs	r3, r3, #4
 80074c4:	f003 0201 	and.w	r2, r3, #1
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	fa02 f303 	lsl.w	r3, r2, r3
 80074ce:	69ba      	ldr	r2, [r7, #24]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	69ba      	ldr	r2, [r7, #24]
 80074d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	f003 0303 	and.w	r3, r3, #3
 80074e2:	2b03      	cmp	r3, #3
 80074e4:	d017      	beq.n	8007516 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	68db      	ldr	r3, [r3, #12]
 80074ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	005b      	lsls	r3, r3, #1
 80074f0:	2203      	movs	r2, #3
 80074f2:	fa02 f303 	lsl.w	r3, r2, r3
 80074f6:	43db      	mvns	r3, r3
 80074f8:	69ba      	ldr	r2, [r7, #24]
 80074fa:	4013      	ands	r3, r2
 80074fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	689a      	ldr	r2, [r3, #8]
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	005b      	lsls	r3, r3, #1
 8007506:	fa02 f303 	lsl.w	r3, r2, r3
 800750a:	69ba      	ldr	r2, [r7, #24]
 800750c:	4313      	orrs	r3, r2
 800750e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	69ba      	ldr	r2, [r7, #24]
 8007514:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	f003 0303 	and.w	r3, r3, #3
 800751e:	2b02      	cmp	r3, #2
 8007520:	d123      	bne.n	800756a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	08da      	lsrs	r2, r3, #3
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	3208      	adds	r2, #8
 800752a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800752e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007530:	69fb      	ldr	r3, [r7, #28]
 8007532:	f003 0307 	and.w	r3, r3, #7
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	220f      	movs	r2, #15
 800753a:	fa02 f303 	lsl.w	r3, r2, r3
 800753e:	43db      	mvns	r3, r3
 8007540:	69ba      	ldr	r2, [r7, #24]
 8007542:	4013      	ands	r3, r2
 8007544:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	691a      	ldr	r2, [r3, #16]
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	f003 0307 	and.w	r3, r3, #7
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	fa02 f303 	lsl.w	r3, r2, r3
 8007556:	69ba      	ldr	r2, [r7, #24]
 8007558:	4313      	orrs	r3, r2
 800755a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	08da      	lsrs	r2, r3, #3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	3208      	adds	r2, #8
 8007564:	69b9      	ldr	r1, [r7, #24]
 8007566:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	005b      	lsls	r3, r3, #1
 8007574:	2203      	movs	r2, #3
 8007576:	fa02 f303 	lsl.w	r3, r2, r3
 800757a:	43db      	mvns	r3, r3
 800757c:	69ba      	ldr	r2, [r7, #24]
 800757e:	4013      	ands	r3, r2
 8007580:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	f003 0203 	and.w	r2, r3, #3
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	005b      	lsls	r3, r3, #1
 800758e:	fa02 f303 	lsl.w	r3, r2, r3
 8007592:	69ba      	ldr	r2, [r7, #24]
 8007594:	4313      	orrs	r3, r2
 8007596:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	69ba      	ldr	r2, [r7, #24]
 800759c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	f000 80e0 	beq.w	800776c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075ac:	4b2f      	ldr	r3, [pc, #188]	; (800766c <HAL_GPIO_Init+0x238>)
 80075ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80075b2:	4a2e      	ldr	r2, [pc, #184]	; (800766c <HAL_GPIO_Init+0x238>)
 80075b4:	f043 0302 	orr.w	r3, r3, #2
 80075b8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80075bc:	4b2b      	ldr	r3, [pc, #172]	; (800766c <HAL_GPIO_Init+0x238>)
 80075be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80075c2:	f003 0302 	and.w	r3, r3, #2
 80075c6:	60fb      	str	r3, [r7, #12]
 80075c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80075ca:	4a29      	ldr	r2, [pc, #164]	; (8007670 <HAL_GPIO_Init+0x23c>)
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	089b      	lsrs	r3, r3, #2
 80075d0:	3302      	adds	r3, #2
 80075d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	f003 0303 	and.w	r3, r3, #3
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	220f      	movs	r2, #15
 80075e2:	fa02 f303 	lsl.w	r3, r2, r3
 80075e6:	43db      	mvns	r3, r3
 80075e8:	69ba      	ldr	r2, [r7, #24]
 80075ea:	4013      	ands	r3, r2
 80075ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a20      	ldr	r2, [pc, #128]	; (8007674 <HAL_GPIO_Init+0x240>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d052      	beq.n	800769c <HAL_GPIO_Init+0x268>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	4a1f      	ldr	r2, [pc, #124]	; (8007678 <HAL_GPIO_Init+0x244>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d031      	beq.n	8007662 <HAL_GPIO_Init+0x22e>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a1e      	ldr	r2, [pc, #120]	; (800767c <HAL_GPIO_Init+0x248>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d02b      	beq.n	800765e <HAL_GPIO_Init+0x22a>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a1d      	ldr	r2, [pc, #116]	; (8007680 <HAL_GPIO_Init+0x24c>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d025      	beq.n	800765a <HAL_GPIO_Init+0x226>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a1c      	ldr	r2, [pc, #112]	; (8007684 <HAL_GPIO_Init+0x250>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d01f      	beq.n	8007656 <HAL_GPIO_Init+0x222>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a1b      	ldr	r2, [pc, #108]	; (8007688 <HAL_GPIO_Init+0x254>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d019      	beq.n	8007652 <HAL_GPIO_Init+0x21e>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a1a      	ldr	r2, [pc, #104]	; (800768c <HAL_GPIO_Init+0x258>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d013      	beq.n	800764e <HAL_GPIO_Init+0x21a>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a19      	ldr	r2, [pc, #100]	; (8007690 <HAL_GPIO_Init+0x25c>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d00d      	beq.n	800764a <HAL_GPIO_Init+0x216>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a18      	ldr	r2, [pc, #96]	; (8007694 <HAL_GPIO_Init+0x260>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d007      	beq.n	8007646 <HAL_GPIO_Init+0x212>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a17      	ldr	r2, [pc, #92]	; (8007698 <HAL_GPIO_Init+0x264>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d101      	bne.n	8007642 <HAL_GPIO_Init+0x20e>
 800763e:	2309      	movs	r3, #9
 8007640:	e02d      	b.n	800769e <HAL_GPIO_Init+0x26a>
 8007642:	230a      	movs	r3, #10
 8007644:	e02b      	b.n	800769e <HAL_GPIO_Init+0x26a>
 8007646:	2308      	movs	r3, #8
 8007648:	e029      	b.n	800769e <HAL_GPIO_Init+0x26a>
 800764a:	2307      	movs	r3, #7
 800764c:	e027      	b.n	800769e <HAL_GPIO_Init+0x26a>
 800764e:	2306      	movs	r3, #6
 8007650:	e025      	b.n	800769e <HAL_GPIO_Init+0x26a>
 8007652:	2305      	movs	r3, #5
 8007654:	e023      	b.n	800769e <HAL_GPIO_Init+0x26a>
 8007656:	2304      	movs	r3, #4
 8007658:	e021      	b.n	800769e <HAL_GPIO_Init+0x26a>
 800765a:	2303      	movs	r3, #3
 800765c:	e01f      	b.n	800769e <HAL_GPIO_Init+0x26a>
 800765e:	2302      	movs	r3, #2
 8007660:	e01d      	b.n	800769e <HAL_GPIO_Init+0x26a>
 8007662:	2301      	movs	r3, #1
 8007664:	e01b      	b.n	800769e <HAL_GPIO_Init+0x26a>
 8007666:	bf00      	nop
 8007668:	58000080 	.word	0x58000080
 800766c:	58024400 	.word	0x58024400
 8007670:	58000400 	.word	0x58000400
 8007674:	58020000 	.word	0x58020000
 8007678:	58020400 	.word	0x58020400
 800767c:	58020800 	.word	0x58020800
 8007680:	58020c00 	.word	0x58020c00
 8007684:	58021000 	.word	0x58021000
 8007688:	58021400 	.word	0x58021400
 800768c:	58021800 	.word	0x58021800
 8007690:	58021c00 	.word	0x58021c00
 8007694:	58022000 	.word	0x58022000
 8007698:	58022400 	.word	0x58022400
 800769c:	2300      	movs	r3, #0
 800769e:	69fa      	ldr	r2, [r7, #28]
 80076a0:	f002 0203 	and.w	r2, r2, #3
 80076a4:	0092      	lsls	r2, r2, #2
 80076a6:	4093      	lsls	r3, r2
 80076a8:	69ba      	ldr	r2, [r7, #24]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80076ae:	4938      	ldr	r1, [pc, #224]	; (8007790 <HAL_GPIO_Init+0x35c>)
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	089b      	lsrs	r3, r3, #2
 80076b4:	3302      	adds	r3, #2
 80076b6:	69ba      	ldr	r2, [r7, #24]
 80076b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80076bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	43db      	mvns	r3, r3
 80076c8:	69ba      	ldr	r2, [r7, #24]
 80076ca:	4013      	ands	r3, r2
 80076cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80076da:	69ba      	ldr	r2, [r7, #24]
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	4313      	orrs	r3, r2
 80076e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80076e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80076ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	43db      	mvns	r3, r3
 80076f6:	69ba      	ldr	r2, [r7, #24]
 80076f8:	4013      	ands	r3, r2
 80076fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007704:	2b00      	cmp	r3, #0
 8007706:	d003      	beq.n	8007710 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007708:	69ba      	ldr	r2, [r7, #24]
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	4313      	orrs	r3, r2
 800770e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007710:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	43db      	mvns	r3, r3
 8007722:	69ba      	ldr	r2, [r7, #24]
 8007724:	4013      	ands	r3, r2
 8007726:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007730:	2b00      	cmp	r3, #0
 8007732:	d003      	beq.n	800773c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007734:	69ba      	ldr	r2, [r7, #24]
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	4313      	orrs	r3, r2
 800773a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	69ba      	ldr	r2, [r7, #24]
 8007740:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	43db      	mvns	r3, r3
 800774c:	69ba      	ldr	r2, [r7, #24]
 800774e:	4013      	ands	r3, r2
 8007750:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d003      	beq.n	8007766 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800775e:	69ba      	ldr	r2, [r7, #24]
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	4313      	orrs	r3, r2
 8007764:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	69ba      	ldr	r2, [r7, #24]
 800776a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	3301      	adds	r3, #1
 8007770:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	69fb      	ldr	r3, [r7, #28]
 8007778:	fa22 f303 	lsr.w	r3, r2, r3
 800777c:	2b00      	cmp	r3, #0
 800777e:	f47f ae63 	bne.w	8007448 <HAL_GPIO_Init+0x14>
  }
}
 8007782:	bf00      	nop
 8007784:	bf00      	nop
 8007786:	3724      	adds	r7, #36	; 0x24
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	58000400 	.word	0x58000400

08007794 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	460b      	mov	r3, r1
 800779e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	691a      	ldr	r2, [r3, #16]
 80077a4:	887b      	ldrh	r3, [r7, #2]
 80077a6:	4013      	ands	r3, r2
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d002      	beq.n	80077b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80077ac:	2301      	movs	r3, #1
 80077ae:	73fb      	strb	r3, [r7, #15]
 80077b0:	e001      	b.n	80077b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80077b2:	2300      	movs	r3, #0
 80077b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	460b      	mov	r3, r1
 80077ce:	807b      	strh	r3, [r7, #2]
 80077d0:	4613      	mov	r3, r2
 80077d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80077d4:	787b      	ldrb	r3, [r7, #1]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d003      	beq.n	80077e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80077da:	887a      	ldrh	r2, [r7, #2]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80077e0:	e003      	b.n	80077ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80077e2:	887b      	ldrh	r3, [r7, #2]
 80077e4:	041a      	lsls	r2, r3, #16
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	619a      	str	r2, [r3, #24]
}
 80077ea:	bf00      	nop
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
	...

080077f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d101      	bne.n	800780a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e07f      	b.n	800790a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	d106      	bne.n	8007824 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7fa fc60 	bl	80020e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2224      	movs	r2, #36	; 0x24
 8007828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0201 	bic.w	r2, r2, #1
 800783a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007848:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689a      	ldr	r2, [r3, #8]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007858:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d107      	bne.n	8007872 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	689a      	ldr	r2, [r3, #8]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800786e:	609a      	str	r2, [r3, #8]
 8007870:	e006      	b.n	8007880 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	689a      	ldr	r2, [r3, #8]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800787e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	2b02      	cmp	r3, #2
 8007886:	d104      	bne.n	8007892 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007890:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	6859      	ldr	r1, [r3, #4]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	4b1d      	ldr	r3, [pc, #116]	; (8007914 <HAL_I2C_Init+0x11c>)
 800789e:	430b      	orrs	r3, r1
 80078a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	68da      	ldr	r2, [r3, #12]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80078b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	691a      	ldr	r2, [r3, #16]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	695b      	ldr	r3, [r3, #20]
 80078ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	699b      	ldr	r3, [r3, #24]
 80078c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	430a      	orrs	r2, r1
 80078ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	69d9      	ldr	r1, [r3, #28]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a1a      	ldr	r2, [r3, #32]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	430a      	orrs	r2, r1
 80078da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f042 0201 	orr.w	r2, r2, #1
 80078ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2220      	movs	r2, #32
 80078f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	3708      	adds	r7, #8
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	02008000 	.word	0x02008000

08007918 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b088      	sub	sp, #32
 800791c:	af02      	add	r7, sp, #8
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	607a      	str	r2, [r7, #4]
 8007922:	461a      	mov	r2, r3
 8007924:	460b      	mov	r3, r1
 8007926:	817b      	strh	r3, [r7, #10]
 8007928:	4613      	mov	r3, r2
 800792a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007932:	b2db      	uxtb	r3, r3
 8007934:	2b20      	cmp	r3, #32
 8007936:	f040 80da 	bne.w	8007aee <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007940:	2b01      	cmp	r3, #1
 8007942:	d101      	bne.n	8007948 <HAL_I2C_Master_Transmit+0x30>
 8007944:	2302      	movs	r3, #2
 8007946:	e0d3      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007950:	f7fa fffe 	bl	8002950 <HAL_GetTick>
 8007954:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	9300      	str	r3, [sp, #0]
 800795a:	2319      	movs	r3, #25
 800795c:	2201      	movs	r2, #1
 800795e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007962:	68f8      	ldr	r0, [r7, #12]
 8007964:	f000 f9e6 	bl	8007d34 <I2C_WaitOnFlagUntilTimeout>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d001      	beq.n	8007972 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e0be      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2221      	movs	r2, #33	; 0x21
 8007976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2210      	movs	r2, #16
 800797e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	893a      	ldrh	r2, [r7, #8]
 8007992:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800799e:	b29b      	uxth	r3, r3
 80079a0:	2bff      	cmp	r3, #255	; 0xff
 80079a2:	d90e      	bls.n	80079c2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	22ff      	movs	r2, #255	; 0xff
 80079a8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ae:	b2da      	uxtb	r2, r3
 80079b0:	8979      	ldrh	r1, [r7, #10]
 80079b2:	4b51      	ldr	r3, [pc, #324]	; (8007af8 <HAL_I2C_Master_Transmit+0x1e0>)
 80079b4:	9300      	str	r3, [sp, #0]
 80079b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	f000 fbdc 	bl	8008178 <I2C_TransferConfig>
 80079c0:	e06c      	b.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079c6:	b29a      	uxth	r2, r3
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079d0:	b2da      	uxtb	r2, r3
 80079d2:	8979      	ldrh	r1, [r7, #10]
 80079d4:	4b48      	ldr	r3, [pc, #288]	; (8007af8 <HAL_I2C_Master_Transmit+0x1e0>)
 80079d6:	9300      	str	r3, [sp, #0]
 80079d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 fbcb 	bl	8008178 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80079e2:	e05b      	b.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079e4:	697a      	ldr	r2, [r7, #20]
 80079e6:	6a39      	ldr	r1, [r7, #32]
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f000 f9e3 	bl	8007db4 <I2C_WaitOnTXISFlagUntilTimeout>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d001      	beq.n	80079f8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e07b      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fc:	781a      	ldrb	r2, [r3, #0]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a08:	1c5a      	adds	r2, r3, #1
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	3b01      	subs	r3, #1
 8007a16:	b29a      	uxth	r2, r3
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a20:	3b01      	subs	r3, #1
 8007a22:	b29a      	uxth	r2, r3
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d034      	beq.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d130      	bne.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	9300      	str	r3, [sp, #0]
 8007a3e:	6a3b      	ldr	r3, [r7, #32]
 8007a40:	2200      	movs	r2, #0
 8007a42:	2180      	movs	r1, #128	; 0x80
 8007a44:	68f8      	ldr	r0, [r7, #12]
 8007a46:	f000 f975 	bl	8007d34 <I2C_WaitOnFlagUntilTimeout>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d001      	beq.n	8007a54 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	e04d      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	2bff      	cmp	r3, #255	; 0xff
 8007a5c:	d90e      	bls.n	8007a7c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	22ff      	movs	r2, #255	; 0xff
 8007a62:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a68:	b2da      	uxtb	r2, r3
 8007a6a:	8979      	ldrh	r1, [r7, #10]
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	9300      	str	r3, [sp, #0]
 8007a70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 fb7f 	bl	8008178 <I2C_TransferConfig>
 8007a7a:	e00f      	b.n	8007a9c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a80:	b29a      	uxth	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a8a:	b2da      	uxtb	r2, r3
 8007a8c:	8979      	ldrh	r1, [r7, #10]
 8007a8e:	2300      	movs	r3, #0
 8007a90:	9300      	str	r3, [sp, #0]
 8007a92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007a96:	68f8      	ldr	r0, [r7, #12]
 8007a98:	f000 fb6e 	bl	8008178 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d19e      	bne.n	80079e4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007aa6:	697a      	ldr	r2, [r7, #20]
 8007aa8:	6a39      	ldr	r1, [r7, #32]
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f000 f9c2 	bl	8007e34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d001      	beq.n	8007aba <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	e01a      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	6859      	ldr	r1, [r3, #4]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	4b0b      	ldr	r3, [pc, #44]	; (8007afc <HAL_I2C_Master_Transmit+0x1e4>)
 8007ace:	400b      	ands	r3, r1
 8007ad0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2220      	movs	r2, #32
 8007ad6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007aea:	2300      	movs	r3, #0
 8007aec:	e000      	b.n	8007af0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8007aee:	2302      	movs	r3, #2
  }
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3718      	adds	r7, #24
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}
 8007af8:	80002000 	.word	0x80002000
 8007afc:	fe00e800 	.word	0xfe00e800

08007b00 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b088      	sub	sp, #32
 8007b04:	af02      	add	r7, sp, #8
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	607a      	str	r2, [r7, #4]
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	817b      	strh	r3, [r7, #10]
 8007b10:	4613      	mov	r3, r2
 8007b12:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	2b20      	cmp	r3, #32
 8007b1e:	f040 80db 	bne.w	8007cd8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	d101      	bne.n	8007b30 <HAL_I2C_Master_Receive+0x30>
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	e0d4      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007b38:	f7fa ff0a 	bl	8002950 <HAL_GetTick>
 8007b3c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	2319      	movs	r3, #25
 8007b44:	2201      	movs	r2, #1
 8007b46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f000 f8f2 	bl	8007d34 <I2C_WaitOnFlagUntilTimeout>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e0bf      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2222      	movs	r2, #34	; 0x22
 8007b5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2210      	movs	r2, #16
 8007b66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	893a      	ldrh	r2, [r7, #8]
 8007b7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b86:	b29b      	uxth	r3, r3
 8007b88:	2bff      	cmp	r3, #255	; 0xff
 8007b8a:	d90e      	bls.n	8007baa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	22ff      	movs	r2, #255	; 0xff
 8007b90:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	8979      	ldrh	r1, [r7, #10]
 8007b9a:	4b52      	ldr	r3, [pc, #328]	; (8007ce4 <HAL_I2C_Master_Receive+0x1e4>)
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f000 fae8 	bl	8008178 <I2C_TransferConfig>
 8007ba8:	e06d      	b.n	8007c86 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bae:	b29a      	uxth	r2, r3
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bb8:	b2da      	uxtb	r2, r3
 8007bba:	8979      	ldrh	r1, [r7, #10]
 8007bbc:	4b49      	ldr	r3, [pc, #292]	; (8007ce4 <HAL_I2C_Master_Receive+0x1e4>)
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007bc4:	68f8      	ldr	r0, [r7, #12]
 8007bc6:	f000 fad7 	bl	8008178 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007bca:	e05c      	b.n	8007c86 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	6a39      	ldr	r1, [r7, #32]
 8007bd0:	68f8      	ldr	r0, [r7, #12]
 8007bd2:	f000 f96b 	bl	8007eac <I2C_WaitOnRXNEFlagUntilTimeout>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d001      	beq.n	8007be0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	e07c      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bea:	b2d2      	uxtb	r2, r2
 8007bec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf2:	1c5a      	adds	r2, r3, #1
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	b29a      	uxth	r2, r3
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d034      	beq.n	8007c86 <HAL_I2C_Master_Receive+0x186>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d130      	bne.n	8007c86 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	6a3b      	ldr	r3, [r7, #32]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	2180      	movs	r1, #128	; 0x80
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f000 f880 	bl	8007d34 <I2C_WaitOnFlagUntilTimeout>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d001      	beq.n	8007c3e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e04d      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	2bff      	cmp	r3, #255	; 0xff
 8007c46:	d90e      	bls.n	8007c66 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	22ff      	movs	r2, #255	; 0xff
 8007c4c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c52:	b2da      	uxtb	r2, r3
 8007c54:	8979      	ldrh	r1, [r7, #10]
 8007c56:	2300      	movs	r3, #0
 8007c58:	9300      	str	r3, [sp, #0]
 8007c5a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f000 fa8a 	bl	8008178 <I2C_TransferConfig>
 8007c64:	e00f      	b.n	8007c86 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c6a:	b29a      	uxth	r2, r3
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	8979      	ldrh	r1, [r7, #10]
 8007c78:	2300      	movs	r3, #0
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c80:	68f8      	ldr	r0, [r7, #12]
 8007c82:	f000 fa79 	bl	8008178 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d19d      	bne.n	8007bcc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c90:	697a      	ldr	r2, [r7, #20]
 8007c92:	6a39      	ldr	r1, [r7, #32]
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f000 f8cd 	bl	8007e34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d001      	beq.n	8007ca4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	e01a      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2220      	movs	r2, #32
 8007caa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	6859      	ldr	r1, [r3, #4]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	4b0c      	ldr	r3, [pc, #48]	; (8007ce8 <HAL_I2C_Master_Receive+0x1e8>)
 8007cb8:	400b      	ands	r3, r1
 8007cba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2220      	movs	r2, #32
 8007cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e000      	b.n	8007cda <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007cd8:	2302      	movs	r3, #2
  }
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3718      	adds	r7, #24
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	80002400 	.word	0x80002400
 8007ce8:	fe00e800 	.word	0xfe00e800

08007cec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	699b      	ldr	r3, [r3, #24]
 8007cfa:	f003 0302 	and.w	r3, r3, #2
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d103      	bne.n	8007d0a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2200      	movs	r2, #0
 8007d08:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	699b      	ldr	r3, [r3, #24]
 8007d10:	f003 0301 	and.w	r3, r3, #1
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d007      	beq.n	8007d28 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	699a      	ldr	r2, [r3, #24]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f042 0201 	orr.w	r2, r2, #1
 8007d26:	619a      	str	r2, [r3, #24]
  }
}
 8007d28:	bf00      	nop
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	603b      	str	r3, [r7, #0]
 8007d40:	4613      	mov	r3, r2
 8007d42:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d44:	e022      	b.n	8007d8c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d4c:	d01e      	beq.n	8007d8c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d4e:	f7fa fdff 	bl	8002950 <HAL_GetTick>
 8007d52:	4602      	mov	r2, r0
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	1ad3      	subs	r3, r2, r3
 8007d58:	683a      	ldr	r2, [r7, #0]
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d302      	bcc.n	8007d64 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d113      	bne.n	8007d8c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d68:	f043 0220 	orr.w	r2, r3, #32
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2220      	movs	r2, #32
 8007d74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2200      	movs	r2, #0
 8007d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e00f      	b.n	8007dac <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	699a      	ldr	r2, [r3, #24]
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	4013      	ands	r3, r2
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	bf0c      	ite	eq
 8007d9c:	2301      	moveq	r3, #1
 8007d9e:	2300      	movne	r3, #0
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	461a      	mov	r2, r3
 8007da4:	79fb      	ldrb	r3, [r7, #7]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d0cd      	beq.n	8007d46 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3710      	adds	r7, #16
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	60f8      	str	r0, [r7, #12]
 8007dbc:	60b9      	str	r1, [r7, #8]
 8007dbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007dc0:	e02c      	b.n	8007e1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	68b9      	ldr	r1, [r7, #8]
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f000 f8ea 	bl	8007fa0 <I2C_IsErrorOccurred>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	e02a      	b.n	8007e2c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ddc:	d01e      	beq.n	8007e1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dde:	f7fa fdb7 	bl	8002950 <HAL_GetTick>
 8007de2:	4602      	mov	r2, r0
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	1ad3      	subs	r3, r2, r3
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d302      	bcc.n	8007df4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d113      	bne.n	8007e1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007df8:	f043 0220 	orr.w	r2, r3, #32
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	2220      	movs	r2, #32
 8007e04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e007      	b.n	8007e2c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	699b      	ldr	r3, [r3, #24]
 8007e22:	f003 0302 	and.w	r3, r3, #2
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d1cb      	bne.n	8007dc2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007e2a:	2300      	movs	r3, #0
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3710      	adds	r7, #16
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	60b9      	str	r1, [r7, #8]
 8007e3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e40:	e028      	b.n	8007e94 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	68b9      	ldr	r1, [r7, #8]
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f000 f8aa 	bl	8007fa0 <I2C_IsErrorOccurred>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d001      	beq.n	8007e56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	e026      	b.n	8007ea4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e56:	f7fa fd7b 	bl	8002950 <HAL_GetTick>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d302      	bcc.n	8007e6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d113      	bne.n	8007e94 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e70:	f043 0220 	orr.w	r2, r3, #32
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2220      	movs	r2, #32
 8007e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e007      	b.n	8007ea4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	f003 0320 	and.w	r3, r3, #32
 8007e9e:	2b20      	cmp	r3, #32
 8007ea0:	d1cf      	bne.n	8007e42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007ea2:	2300      	movs	r3, #0
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3710      	adds	r7, #16
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	60b9      	str	r1, [r7, #8]
 8007eb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007eb8:	e064      	b.n	8007f84 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	68b9      	ldr	r1, [r7, #8]
 8007ebe:	68f8      	ldr	r0, [r7, #12]
 8007ec0:	f000 f86e 	bl	8007fa0 <I2C_IsErrorOccurred>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d001      	beq.n	8007ece <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e062      	b.n	8007f94 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	699b      	ldr	r3, [r3, #24]
 8007ed4:	f003 0320 	and.w	r3, r3, #32
 8007ed8:	2b20      	cmp	r3, #32
 8007eda:	d138      	bne.n	8007f4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	699b      	ldr	r3, [r3, #24]
 8007ee2:	f003 0304 	and.w	r3, r3, #4
 8007ee6:	2b04      	cmp	r3, #4
 8007ee8:	d105      	bne.n	8007ef6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d001      	beq.n	8007ef6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e04e      	b.n	8007f94 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	699b      	ldr	r3, [r3, #24]
 8007efc:	f003 0310 	and.w	r3, r3, #16
 8007f00:	2b10      	cmp	r3, #16
 8007f02:	d107      	bne.n	8007f14 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2210      	movs	r2, #16
 8007f0a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2204      	movs	r2, #4
 8007f10:	645a      	str	r2, [r3, #68]	; 0x44
 8007f12:	e002      	b.n	8007f1a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	6859      	ldr	r1, [r3, #4]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	4b1b      	ldr	r3, [pc, #108]	; (8007f9c <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8007f2e:	400b      	ands	r3, r1
 8007f30:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2220      	movs	r2, #32
 8007f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2200      	movs	r2, #0
 8007f46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e022      	b.n	8007f94 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f4e:	f7fa fcff 	bl	8002950 <HAL_GetTick>
 8007f52:	4602      	mov	r2, r0
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	68ba      	ldr	r2, [r7, #8]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d302      	bcc.n	8007f64 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d10f      	bne.n	8007f84 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f68:	f043 0220 	orr.w	r2, r3, #32
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2220      	movs	r2, #32
 8007f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007f80:	2301      	movs	r3, #1
 8007f82:	e007      	b.n	8007f94 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	699b      	ldr	r3, [r3, #24]
 8007f8a:	f003 0304 	and.w	r3, r3, #4
 8007f8e:	2b04      	cmp	r3, #4
 8007f90:	d193      	bne.n	8007eba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3710      	adds	r7, #16
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	fe00e800 	.word	0xfe00e800

08007fa0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b08a      	sub	sp, #40	; 0x28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fac:	2300      	movs	r3, #0
 8007fae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	699b      	ldr	r3, [r3, #24]
 8007fb8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	f003 0310 	and.w	r3, r3, #16
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d075      	beq.n	80080b8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2210      	movs	r2, #16
 8007fd2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007fd4:	e056      	b.n	8008084 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fdc:	d052      	beq.n	8008084 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007fde:	f7fa fcb7 	bl	8002950 <HAL_GetTick>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	1ad3      	subs	r3, r2, r3
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d302      	bcc.n	8007ff4 <I2C_IsErrorOccurred+0x54>
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d147      	bne.n	8008084 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ffe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008006:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	699b      	ldr	r3, [r3, #24]
 800800e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008012:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008016:	d12e      	bne.n	8008076 <I2C_IsErrorOccurred+0xd6>
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800801e:	d02a      	beq.n	8008076 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8008020:	7cfb      	ldrb	r3, [r7, #19]
 8008022:	2b20      	cmp	r3, #32
 8008024:	d027      	beq.n	8008076 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	685a      	ldr	r2, [r3, #4]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008034:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8008036:	f7fa fc8b 	bl	8002950 <HAL_GetTick>
 800803a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800803c:	e01b      	b.n	8008076 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800803e:	f7fa fc87 	bl	8002950 <HAL_GetTick>
 8008042:	4602      	mov	r2, r0
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	1ad3      	subs	r3, r2, r3
 8008048:	2b19      	cmp	r3, #25
 800804a:	d914      	bls.n	8008076 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008050:	f043 0220 	orr.w	r2, r3, #32
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2220      	movs	r2, #32
 800805c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2200      	movs	r2, #0
 8008064:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2200      	movs	r2, #0
 800806c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	699b      	ldr	r3, [r3, #24]
 800807c:	f003 0320 	and.w	r3, r3, #32
 8008080:	2b20      	cmp	r3, #32
 8008082:	d1dc      	bne.n	800803e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	699b      	ldr	r3, [r3, #24]
 800808a:	f003 0320 	and.w	r3, r3, #32
 800808e:	2b20      	cmp	r3, #32
 8008090:	d003      	beq.n	800809a <I2C_IsErrorOccurred+0xfa>
 8008092:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008096:	2b00      	cmp	r3, #0
 8008098:	d09d      	beq.n	8007fd6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800809a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d103      	bne.n	80080aa <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2220      	movs	r2, #32
 80080a8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80080aa:	6a3b      	ldr	r3, [r7, #32]
 80080ac:	f043 0304 	orr.w	r3, r3, #4
 80080b0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	699b      	ldr	r3, [r3, #24]
 80080be:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00b      	beq.n	80080e2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80080ca:	6a3b      	ldr	r3, [r7, #32]
 80080cc:	f043 0301 	orr.w	r3, r3, #1
 80080d0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80080da:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00b      	beq.n	8008104 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	f043 0308 	orr.w	r3, r3, #8
 80080f2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80080fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00b      	beq.n	8008126 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800810e:	6a3b      	ldr	r3, [r7, #32]
 8008110:	f043 0302 	orr.w	r3, r3, #2
 8008114:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800811e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8008126:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800812a:	2b00      	cmp	r3, #0
 800812c:	d01c      	beq.n	8008168 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800812e:	68f8      	ldr	r0, [r7, #12]
 8008130:	f7ff fddc 	bl	8007cec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	6859      	ldr	r1, [r3, #4]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	4b0d      	ldr	r3, [pc, #52]	; (8008174 <I2C_IsErrorOccurred+0x1d4>)
 8008140:	400b      	ands	r3, r1
 8008142:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008148:	6a3b      	ldr	r3, [r7, #32]
 800814a:	431a      	orrs	r2, r3
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2220      	movs	r2, #32
 8008154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2200      	movs	r2, #0
 800815c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008168:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800816c:	4618      	mov	r0, r3
 800816e:	3728      	adds	r7, #40	; 0x28
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}
 8008174:	fe00e800 	.word	0xfe00e800

08008178 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008178:	b480      	push	{r7}
 800817a:	b087      	sub	sp, #28
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	607b      	str	r3, [r7, #4]
 8008182:	460b      	mov	r3, r1
 8008184:	817b      	strh	r3, [r7, #10]
 8008186:	4613      	mov	r3, r2
 8008188:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800818a:	897b      	ldrh	r3, [r7, #10]
 800818c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008190:	7a7b      	ldrb	r3, [r7, #9]
 8008192:	041b      	lsls	r3, r3, #16
 8008194:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008198:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800819e:	6a3b      	ldr	r3, [r7, #32]
 80081a0:	4313      	orrs	r3, r2
 80081a2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081a6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	6a3b      	ldr	r3, [r7, #32]
 80081b0:	0d5b      	lsrs	r3, r3, #21
 80081b2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80081b6:	4b08      	ldr	r3, [pc, #32]	; (80081d8 <I2C_TransferConfig+0x60>)
 80081b8:	430b      	orrs	r3, r1
 80081ba:	43db      	mvns	r3, r3
 80081bc:	ea02 0103 	and.w	r1, r2, r3
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	697a      	ldr	r2, [r7, #20]
 80081c6:	430a      	orrs	r2, r1
 80081c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80081ca:	bf00      	nop
 80081cc:	371c      	adds	r7, #28
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop
 80081d8:	03ff63ff 	.word	0x03ff63ff

080081dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80081dc:	b480      	push	{r7}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	2b20      	cmp	r3, #32
 80081f0:	d138      	bne.n	8008264 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d101      	bne.n	8008200 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80081fc:	2302      	movs	r3, #2
 80081fe:	e032      	b.n	8008266 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2224      	movs	r2, #36	; 0x24
 800820c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f022 0201 	bic.w	r2, r2, #1
 800821e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800822e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	6819      	ldr	r1, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	683a      	ldr	r2, [r7, #0]
 800823c:	430a      	orrs	r2, r1
 800823e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	681a      	ldr	r2, [r3, #0]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f042 0201 	orr.w	r2, r2, #1
 800824e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2220      	movs	r2, #32
 8008254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008260:	2300      	movs	r3, #0
 8008262:	e000      	b.n	8008266 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008264:	2302      	movs	r3, #2
  }
}
 8008266:	4618      	mov	r0, r3
 8008268:	370c      	adds	r7, #12
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr

08008272 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008272:	b480      	push	{r7}
 8008274:	b085      	sub	sp, #20
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
 800827a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008282:	b2db      	uxtb	r3, r3
 8008284:	2b20      	cmp	r3, #32
 8008286:	d139      	bne.n	80082fc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800828e:	2b01      	cmp	r3, #1
 8008290:	d101      	bne.n	8008296 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008292:	2302      	movs	r3, #2
 8008294:	e033      	b.n	80082fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2201      	movs	r2, #1
 800829a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2224      	movs	r2, #36	; 0x24
 80082a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f022 0201 	bic.w	r2, r2, #1
 80082b4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80082c4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	021b      	lsls	r3, r3, #8
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f042 0201 	orr.w	r2, r2, #1
 80082e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2220      	movs	r2, #32
 80082ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80082f8:	2300      	movs	r3, #0
 80082fa:	e000      	b.n	80082fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80082fc:	2302      	movs	r3, #2
  }
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3714      	adds	r7, #20
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr
	...

0800830c <HAL_PWR_EnterSTOPMode>:
  *         is waking up. By keeping the internal regulator ON during STOP mode,
  *         the consumption is higher although the startup time is reduced.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry)
{
 800830c:	b480      	push	{r7}
 800830e:	b083      	sub	sp, #12
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	460b      	mov	r3, r1
 8008316:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8008318:	4b18      	ldr	r3, [pc, #96]	; (800837c <HAL_PWR_EnterSTOPMode+0x70>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f023 0201 	bic.w	r2, r3, #1
 8008320:	4916      	ldr	r1, [pc, #88]	; (800837c <HAL_PWR_EnterSTOPMode+0x70>)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	4313      	orrs	r3, r2
 8008326:	600b      	str	r3, [r1, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 8008328:	4b14      	ldr	r3, [pc, #80]	; (800837c <HAL_PWR_EnterSTOPMode+0x70>)
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	4a13      	ldr	r2, [pc, #76]	; (800837c <HAL_PWR_EnterSTOPMode+0x70>)
 800832e:	f023 0305 	bic.w	r3, r3, #5
 8008332:	6113      	str	r3, [r2, #16]

#if defined (PWR_CPUCR_PDDS_D2)
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 8008334:	4b11      	ldr	r3, [pc, #68]	; (800837c <HAL_PWR_EnterSTOPMode+0x70>)
 8008336:	691b      	ldr	r3, [r3, #16]
 8008338:	4a10      	ldr	r2, [pc, #64]	; (800837c <HAL_PWR_EnterSTOPMode+0x70>)
 800833a:	f023 0302 	bic.w	r3, r3, #2
 800833e:	6113      	str	r3, [r2, #16]
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008340:	4b0f      	ldr	r3, [pc, #60]	; (8008380 <HAL_PWR_EnterSTOPMode+0x74>)
 8008342:	691b      	ldr	r3, [r3, #16]
 8008344:	4a0e      	ldr	r2, [pc, #56]	; (8008380 <HAL_PWR_EnterSTOPMode+0x74>)
 8008346:	f043 0304 	orr.w	r3, r3, #4
 800834a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800834c:	f3bf 8f4f 	dsb	sy
}
 8008350:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008352:	f3bf 8f6f 	isb	sy
}
 8008356:	bf00      	nop
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8008358:	78fb      	ldrb	r3, [r7, #3]
 800835a:	2b01      	cmp	r3, #1
 800835c:	d101      	bne.n	8008362 <HAL_PWR_EnterSTOPMode+0x56>
  {
    /* Request Wait For Interrupt */
    __WFI ();
 800835e:	bf30      	wfi
 8008360:	e000      	b.n	8008364 <HAL_PWR_EnterSTOPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 8008362:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8008364:	4b06      	ldr	r3, [pc, #24]	; (8008380 <HAL_PWR_EnterSTOPMode+0x74>)
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	4a05      	ldr	r2, [pc, #20]	; (8008380 <HAL_PWR_EnterSTOPMode+0x74>)
 800836a:	f023 0304 	bic.w	r3, r3, #4
 800836e:	6113      	str	r3, [r2, #16]
}
 8008370:	bf00      	nop
 8008372:	370c      	adds	r7, #12
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr
 800837c:	58024800 	.word	0x58024800
 8008380:	e000ed00 	.word	0xe000ed00

08008384 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b084      	sub	sp, #16
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800838c:	4b19      	ldr	r3, [pc, #100]	; (80083f4 <HAL_PWREx_ConfigSupply+0x70>)
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	f003 0304 	and.w	r3, r3, #4
 8008394:	2b04      	cmp	r3, #4
 8008396:	d00a      	beq.n	80083ae <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008398:	4b16      	ldr	r3, [pc, #88]	; (80083f4 <HAL_PWREx_ConfigSupply+0x70>)
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	f003 0307 	and.w	r3, r3, #7
 80083a0:	687a      	ldr	r2, [r7, #4]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d001      	beq.n	80083aa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e01f      	b.n	80083ea <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80083aa:	2300      	movs	r3, #0
 80083ac:	e01d      	b.n	80083ea <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80083ae:	4b11      	ldr	r3, [pc, #68]	; (80083f4 <HAL_PWREx_ConfigSupply+0x70>)
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	f023 0207 	bic.w	r2, r3, #7
 80083b6:	490f      	ldr	r1, [pc, #60]	; (80083f4 <HAL_PWREx_ConfigSupply+0x70>)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80083be:	f7fa fac7 	bl	8002950 <HAL_GetTick>
 80083c2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80083c4:	e009      	b.n	80083da <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80083c6:	f7fa fac3 	bl	8002950 <HAL_GetTick>
 80083ca:	4602      	mov	r2, r0
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	1ad3      	subs	r3, r2, r3
 80083d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083d4:	d901      	bls.n	80083da <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	e007      	b.n	80083ea <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80083da:	4b06      	ldr	r3, [pc, #24]	; (80083f4 <HAL_PWREx_ConfigSupply+0x70>)
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80083e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083e6:	d1ee      	bne.n	80083c6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80083e8:	2300      	movs	r3, #0
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	bf00      	nop
 80083f4:	58024800 	.word	0x58024800

080083f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b08c      	sub	sp, #48	; 0x30
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d102      	bne.n	800840c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	f000 bc1d 	b.w	8008c46 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f003 0301 	and.w	r3, r3, #1
 8008414:	2b00      	cmp	r3, #0
 8008416:	f000 8087 	beq.w	8008528 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800841a:	4b99      	ldr	r3, [pc, #612]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008422:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008424:	4b96      	ldr	r3, [pc, #600]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008428:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800842a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800842c:	2b10      	cmp	r3, #16
 800842e:	d007      	beq.n	8008440 <HAL_RCC_OscConfig+0x48>
 8008430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008432:	2b18      	cmp	r3, #24
 8008434:	d110      	bne.n	8008458 <HAL_RCC_OscConfig+0x60>
 8008436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008438:	f003 0303 	and.w	r3, r3, #3
 800843c:	2b02      	cmp	r3, #2
 800843e:	d10b      	bne.n	8008458 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008440:	4b8f      	ldr	r3, [pc, #572]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008448:	2b00      	cmp	r3, #0
 800844a:	d06c      	beq.n	8008526 <HAL_RCC_OscConfig+0x12e>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d168      	bne.n	8008526 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	e3f6      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008460:	d106      	bne.n	8008470 <HAL_RCC_OscConfig+0x78>
 8008462:	4b87      	ldr	r3, [pc, #540]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a86      	ldr	r2, [pc, #536]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800846c:	6013      	str	r3, [r2, #0]
 800846e:	e02e      	b.n	80084ce <HAL_RCC_OscConfig+0xd6>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d10c      	bne.n	8008492 <HAL_RCC_OscConfig+0x9a>
 8008478:	4b81      	ldr	r3, [pc, #516]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a80      	ldr	r2, [pc, #512]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800847e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008482:	6013      	str	r3, [r2, #0]
 8008484:	4b7e      	ldr	r3, [pc, #504]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a7d      	ldr	r2, [pc, #500]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800848a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800848e:	6013      	str	r3, [r2, #0]
 8008490:	e01d      	b.n	80084ce <HAL_RCC_OscConfig+0xd6>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800849a:	d10c      	bne.n	80084b6 <HAL_RCC_OscConfig+0xbe>
 800849c:	4b78      	ldr	r3, [pc, #480]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a77      	ldr	r2, [pc, #476]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80084a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80084a6:	6013      	str	r3, [r2, #0]
 80084a8:	4b75      	ldr	r3, [pc, #468]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a74      	ldr	r2, [pc, #464]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80084ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084b2:	6013      	str	r3, [r2, #0]
 80084b4:	e00b      	b.n	80084ce <HAL_RCC_OscConfig+0xd6>
 80084b6:	4b72      	ldr	r3, [pc, #456]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a71      	ldr	r2, [pc, #452]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80084bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084c0:	6013      	str	r3, [r2, #0]
 80084c2:	4b6f      	ldr	r3, [pc, #444]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a6e      	ldr	r2, [pc, #440]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80084c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084cc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d013      	beq.n	80084fe <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084d6:	f7fa fa3b 	bl	8002950 <HAL_GetTick>
 80084da:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80084dc:	e008      	b.n	80084f0 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084de:	f7fa fa37 	bl	8002950 <HAL_GetTick>
 80084e2:	4602      	mov	r2, r0
 80084e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084e6:	1ad3      	subs	r3, r2, r3
 80084e8:	2b64      	cmp	r3, #100	; 0x64
 80084ea:	d901      	bls.n	80084f0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80084ec:	2303      	movs	r3, #3
 80084ee:	e3aa      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80084f0:	4b63      	ldr	r3, [pc, #396]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d0f0      	beq.n	80084de <HAL_RCC_OscConfig+0xe6>
 80084fc:	e014      	b.n	8008528 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084fe:	f7fa fa27 	bl	8002950 <HAL_GetTick>
 8008502:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008504:	e008      	b.n	8008518 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008506:	f7fa fa23 	bl	8002950 <HAL_GetTick>
 800850a:	4602      	mov	r2, r0
 800850c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850e:	1ad3      	subs	r3, r2, r3
 8008510:	2b64      	cmp	r3, #100	; 0x64
 8008512:	d901      	bls.n	8008518 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8008514:	2303      	movs	r3, #3
 8008516:	e396      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008518:	4b59      	ldr	r3, [pc, #356]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008520:	2b00      	cmp	r3, #0
 8008522:	d1f0      	bne.n	8008506 <HAL_RCC_OscConfig+0x10e>
 8008524:	e000      	b.n	8008528 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008526:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 0302 	and.w	r3, r3, #2
 8008530:	2b00      	cmp	r3, #0
 8008532:	f000 80cb 	beq.w	80086cc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008536:	4b52      	ldr	r3, [pc, #328]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800853e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008540:	4b4f      	ldr	r3, [pc, #316]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008544:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008546:	6a3b      	ldr	r3, [r7, #32]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d007      	beq.n	800855c <HAL_RCC_OscConfig+0x164>
 800854c:	6a3b      	ldr	r3, [r7, #32]
 800854e:	2b18      	cmp	r3, #24
 8008550:	d156      	bne.n	8008600 <HAL_RCC_OscConfig+0x208>
 8008552:	69fb      	ldr	r3, [r7, #28]
 8008554:	f003 0303 	and.w	r3, r3, #3
 8008558:	2b00      	cmp	r3, #0
 800855a:	d151      	bne.n	8008600 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800855c:	4b48      	ldr	r3, [pc, #288]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f003 0304 	and.w	r3, r3, #4
 8008564:	2b00      	cmp	r3, #0
 8008566:	d005      	beq.n	8008574 <HAL_RCC_OscConfig+0x17c>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	68db      	ldr	r3, [r3, #12]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d101      	bne.n	8008574 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e368      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008574:	4b42      	ldr	r3, [pc, #264]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f023 0219 	bic.w	r2, r3, #25
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	493f      	ldr	r1, [pc, #252]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008582:	4313      	orrs	r3, r2
 8008584:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008586:	f7fa f9e3 	bl	8002950 <HAL_GetTick>
 800858a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800858c:	e008      	b.n	80085a0 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800858e:	f7fa f9df 	bl	8002950 <HAL_GetTick>
 8008592:	4602      	mov	r2, r0
 8008594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008596:	1ad3      	subs	r3, r2, r3
 8008598:	2b02      	cmp	r3, #2
 800859a:	d901      	bls.n	80085a0 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 800859c:	2303      	movs	r3, #3
 800859e:	e352      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80085a0:	4b37      	ldr	r3, [pc, #220]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f003 0304 	and.w	r3, r3, #4
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d0f0      	beq.n	800858e <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085ac:	f7fa fa10 	bl	80029d0 <HAL_GetREVID>
 80085b0:	4603      	mov	r3, r0
 80085b2:	f241 0203 	movw	r2, #4099	; 0x1003
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d817      	bhi.n	80085ea <HAL_RCC_OscConfig+0x1f2>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	691b      	ldr	r3, [r3, #16]
 80085be:	2b40      	cmp	r3, #64	; 0x40
 80085c0:	d108      	bne.n	80085d4 <HAL_RCC_OscConfig+0x1dc>
 80085c2:	4b2f      	ldr	r3, [pc, #188]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80085ca:	4a2d      	ldr	r2, [pc, #180]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80085cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80085d0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085d2:	e07b      	b.n	80086cc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085d4:	4b2a      	ldr	r3, [pc, #168]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	691b      	ldr	r3, [r3, #16]
 80085e0:	031b      	lsls	r3, r3, #12
 80085e2:	4927      	ldr	r1, [pc, #156]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80085e4:	4313      	orrs	r3, r2
 80085e6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085e8:	e070      	b.n	80086cc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085ea:	4b25      	ldr	r3, [pc, #148]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	061b      	lsls	r3, r3, #24
 80085f8:	4921      	ldr	r1, [pc, #132]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 80085fa:	4313      	orrs	r3, r2
 80085fc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085fe:	e065      	b.n	80086cc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d048      	beq.n	800869a <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008608:	4b1d      	ldr	r3, [pc, #116]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f023 0219 	bic.w	r2, r3, #25
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	68db      	ldr	r3, [r3, #12]
 8008614:	491a      	ldr	r1, [pc, #104]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008616:	4313      	orrs	r3, r2
 8008618:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800861a:	f7fa f999 	bl	8002950 <HAL_GetTick>
 800861e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008620:	e008      	b.n	8008634 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008622:	f7fa f995 	bl	8002950 <HAL_GetTick>
 8008626:	4602      	mov	r2, r0
 8008628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800862a:	1ad3      	subs	r3, r2, r3
 800862c:	2b02      	cmp	r3, #2
 800862e:	d901      	bls.n	8008634 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8008630:	2303      	movs	r3, #3
 8008632:	e308      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008634:	4b12      	ldr	r3, [pc, #72]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f003 0304 	and.w	r3, r3, #4
 800863c:	2b00      	cmp	r3, #0
 800863e:	d0f0      	beq.n	8008622 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008640:	f7fa f9c6 	bl	80029d0 <HAL_GetREVID>
 8008644:	4603      	mov	r3, r0
 8008646:	f241 0203 	movw	r2, #4099	; 0x1003
 800864a:	4293      	cmp	r3, r2
 800864c:	d81a      	bhi.n	8008684 <HAL_RCC_OscConfig+0x28c>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	2b40      	cmp	r3, #64	; 0x40
 8008654:	d108      	bne.n	8008668 <HAL_RCC_OscConfig+0x270>
 8008656:	4b0a      	ldr	r3, [pc, #40]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800865e:	4a08      	ldr	r2, [pc, #32]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008664:	6053      	str	r3, [r2, #4]
 8008666:	e031      	b.n	80086cc <HAL_RCC_OscConfig+0x2d4>
 8008668:	4b05      	ldr	r3, [pc, #20]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	691b      	ldr	r3, [r3, #16]
 8008674:	031b      	lsls	r3, r3, #12
 8008676:	4902      	ldr	r1, [pc, #8]	; (8008680 <HAL_RCC_OscConfig+0x288>)
 8008678:	4313      	orrs	r3, r2
 800867a:	604b      	str	r3, [r1, #4]
 800867c:	e026      	b.n	80086cc <HAL_RCC_OscConfig+0x2d4>
 800867e:	bf00      	nop
 8008680:	58024400 	.word	0x58024400
 8008684:	4b9a      	ldr	r3, [pc, #616]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	691b      	ldr	r3, [r3, #16]
 8008690:	061b      	lsls	r3, r3, #24
 8008692:	4997      	ldr	r1, [pc, #604]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008694:	4313      	orrs	r3, r2
 8008696:	604b      	str	r3, [r1, #4]
 8008698:	e018      	b.n	80086cc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800869a:	4b95      	ldr	r3, [pc, #596]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a94      	ldr	r2, [pc, #592]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80086a0:	f023 0301 	bic.w	r3, r3, #1
 80086a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a6:	f7fa f953 	bl	8002950 <HAL_GetTick>
 80086aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80086ac:	e008      	b.n	80086c0 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80086ae:	f7fa f94f 	bl	8002950 <HAL_GetTick>
 80086b2:	4602      	mov	r2, r0
 80086b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b6:	1ad3      	subs	r3, r2, r3
 80086b8:	2b02      	cmp	r3, #2
 80086ba:	d901      	bls.n	80086c0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80086bc:	2303      	movs	r3, #3
 80086be:	e2c2      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80086c0:	4b8b      	ldr	r3, [pc, #556]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f003 0304 	and.w	r3, r3, #4
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d1f0      	bne.n	80086ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f003 0310 	and.w	r3, r3, #16
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 80a9 	beq.w	800882c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80086da:	4b85      	ldr	r3, [pc, #532]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80086dc:	691b      	ldr	r3, [r3, #16]
 80086de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80086e2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80086e4:	4b82      	ldr	r3, [pc, #520]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80086e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086e8:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80086ea:	69bb      	ldr	r3, [r7, #24]
 80086ec:	2b08      	cmp	r3, #8
 80086ee:	d007      	beq.n	8008700 <HAL_RCC_OscConfig+0x308>
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	2b18      	cmp	r3, #24
 80086f4:	d13a      	bne.n	800876c <HAL_RCC_OscConfig+0x374>
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	f003 0303 	and.w	r3, r3, #3
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d135      	bne.n	800876c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008700:	4b7b      	ldr	r3, [pc, #492]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008708:	2b00      	cmp	r3, #0
 800870a:	d005      	beq.n	8008718 <HAL_RCC_OscConfig+0x320>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	69db      	ldr	r3, [r3, #28]
 8008710:	2b80      	cmp	r3, #128	; 0x80
 8008712:	d001      	beq.n	8008718 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008714:	2301      	movs	r3, #1
 8008716:	e296      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008718:	f7fa f95a 	bl	80029d0 <HAL_GetREVID>
 800871c:	4603      	mov	r3, r0
 800871e:	f241 0203 	movw	r2, #4099	; 0x1003
 8008722:	4293      	cmp	r3, r2
 8008724:	d817      	bhi.n	8008756 <HAL_RCC_OscConfig+0x35e>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6a1b      	ldr	r3, [r3, #32]
 800872a:	2b20      	cmp	r3, #32
 800872c:	d108      	bne.n	8008740 <HAL_RCC_OscConfig+0x348>
 800872e:	4b70      	ldr	r3, [pc, #448]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8008736:	4a6e      	ldr	r2, [pc, #440]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008738:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800873c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800873e:	e075      	b.n	800882c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008740:	4b6b      	ldr	r3, [pc, #428]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6a1b      	ldr	r3, [r3, #32]
 800874c:	069b      	lsls	r3, r3, #26
 800874e:	4968      	ldr	r1, [pc, #416]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008750:	4313      	orrs	r3, r2
 8008752:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008754:	e06a      	b.n	800882c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008756:	4b66      	ldr	r3, [pc, #408]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008758:	68db      	ldr	r3, [r3, #12]
 800875a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a1b      	ldr	r3, [r3, #32]
 8008762:	061b      	lsls	r3, r3, #24
 8008764:	4962      	ldr	r1, [pc, #392]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008766:	4313      	orrs	r3, r2
 8008768:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800876a:	e05f      	b.n	800882c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	69db      	ldr	r3, [r3, #28]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d042      	beq.n	80087fa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8008774:	4b5e      	ldr	r3, [pc, #376]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a5d      	ldr	r2, [pc, #372]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 800877a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800877e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008780:	f7fa f8e6 	bl	8002950 <HAL_GetTick>
 8008784:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008786:	e008      	b.n	800879a <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008788:	f7fa f8e2 	bl	8002950 <HAL_GetTick>
 800878c:	4602      	mov	r2, r0
 800878e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008790:	1ad3      	subs	r3, r2, r3
 8008792:	2b02      	cmp	r3, #2
 8008794:	d901      	bls.n	800879a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008796:	2303      	movs	r3, #3
 8008798:	e255      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800879a:	4b55      	ldr	r3, [pc, #340]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d0f0      	beq.n	8008788 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80087a6:	f7fa f913 	bl	80029d0 <HAL_GetREVID>
 80087aa:	4603      	mov	r3, r0
 80087ac:	f241 0203 	movw	r2, #4099	; 0x1003
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d817      	bhi.n	80087e4 <HAL_RCC_OscConfig+0x3ec>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a1b      	ldr	r3, [r3, #32]
 80087b8:	2b20      	cmp	r3, #32
 80087ba:	d108      	bne.n	80087ce <HAL_RCC_OscConfig+0x3d6>
 80087bc:	4b4c      	ldr	r3, [pc, #304]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80087c4:	4a4a      	ldr	r2, [pc, #296]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80087c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80087ca:	6053      	str	r3, [r2, #4]
 80087cc:	e02e      	b.n	800882c <HAL_RCC_OscConfig+0x434>
 80087ce:	4b48      	ldr	r3, [pc, #288]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6a1b      	ldr	r3, [r3, #32]
 80087da:	069b      	lsls	r3, r3, #26
 80087dc:	4944      	ldr	r1, [pc, #272]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80087de:	4313      	orrs	r3, r2
 80087e0:	604b      	str	r3, [r1, #4]
 80087e2:	e023      	b.n	800882c <HAL_RCC_OscConfig+0x434>
 80087e4:	4b42      	ldr	r3, [pc, #264]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80087e6:	68db      	ldr	r3, [r3, #12]
 80087e8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6a1b      	ldr	r3, [r3, #32]
 80087f0:	061b      	lsls	r3, r3, #24
 80087f2:	493f      	ldr	r1, [pc, #252]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80087f4:	4313      	orrs	r3, r2
 80087f6:	60cb      	str	r3, [r1, #12]
 80087f8:	e018      	b.n	800882c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80087fa:	4b3d      	ldr	r3, [pc, #244]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a3c      	ldr	r2, [pc, #240]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008800:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008806:	f7fa f8a3 	bl	8002950 <HAL_GetTick>
 800880a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800880c:	e008      	b.n	8008820 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800880e:	f7fa f89f 	bl	8002950 <HAL_GetTick>
 8008812:	4602      	mov	r2, r0
 8008814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	2b02      	cmp	r3, #2
 800881a:	d901      	bls.n	8008820 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800881c:	2303      	movs	r3, #3
 800881e:	e212      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008820:	4b33      	ldr	r3, [pc, #204]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1f0      	bne.n	800880e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 0308 	and.w	r3, r3, #8
 8008834:	2b00      	cmp	r3, #0
 8008836:	d036      	beq.n	80088a6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	695b      	ldr	r3, [r3, #20]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d019      	beq.n	8008874 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008840:	4b2b      	ldr	r3, [pc, #172]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008842:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008844:	4a2a      	ldr	r2, [pc, #168]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008846:	f043 0301 	orr.w	r3, r3, #1
 800884a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800884c:	f7fa f880 	bl	8002950 <HAL_GetTick>
 8008850:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008852:	e008      	b.n	8008866 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008854:	f7fa f87c 	bl	8002950 <HAL_GetTick>
 8008858:	4602      	mov	r2, r0
 800885a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885c:	1ad3      	subs	r3, r2, r3
 800885e:	2b02      	cmp	r3, #2
 8008860:	d901      	bls.n	8008866 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e1ef      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008866:	4b22      	ldr	r3, [pc, #136]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008868:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800886a:	f003 0302 	and.w	r3, r3, #2
 800886e:	2b00      	cmp	r3, #0
 8008870:	d0f0      	beq.n	8008854 <HAL_RCC_OscConfig+0x45c>
 8008872:	e018      	b.n	80088a6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008874:	4b1e      	ldr	r3, [pc, #120]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 8008876:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008878:	4a1d      	ldr	r2, [pc, #116]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 800887a:	f023 0301 	bic.w	r3, r3, #1
 800887e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008880:	f7fa f866 	bl	8002950 <HAL_GetTick>
 8008884:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008886:	e008      	b.n	800889a <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008888:	f7fa f862 	bl	8002950 <HAL_GetTick>
 800888c:	4602      	mov	r2, r0
 800888e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008890:	1ad3      	subs	r3, r2, r3
 8008892:	2b02      	cmp	r3, #2
 8008894:	d901      	bls.n	800889a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008896:	2303      	movs	r3, #3
 8008898:	e1d5      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800889a:	4b15      	ldr	r3, [pc, #84]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 800889c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d1f0      	bne.n	8008888 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 0320 	and.w	r3, r3, #32
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d039      	beq.n	8008926 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	699b      	ldr	r3, [r3, #24]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d01c      	beq.n	80088f4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80088ba:	4b0d      	ldr	r3, [pc, #52]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a0c      	ldr	r2, [pc, #48]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80088c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80088c4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80088c6:	f7fa f843 	bl	8002950 <HAL_GetTick>
 80088ca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80088cc:	e008      	b.n	80088e0 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80088ce:	f7fa f83f 	bl	8002950 <HAL_GetTick>
 80088d2:	4602      	mov	r2, r0
 80088d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d6:	1ad3      	subs	r3, r2, r3
 80088d8:	2b02      	cmp	r3, #2
 80088da:	d901      	bls.n	80088e0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80088dc:	2303      	movs	r3, #3
 80088de:	e1b2      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80088e0:	4b03      	ldr	r3, [pc, #12]	; (80088f0 <HAL_RCC_OscConfig+0x4f8>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d0f0      	beq.n	80088ce <HAL_RCC_OscConfig+0x4d6>
 80088ec:	e01b      	b.n	8008926 <HAL_RCC_OscConfig+0x52e>
 80088ee:	bf00      	nop
 80088f0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80088f4:	4b9b      	ldr	r3, [pc, #620]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a9a      	ldr	r2, [pc, #616]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80088fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088fe:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008900:	f7fa f826 	bl	8002950 <HAL_GetTick>
 8008904:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008906:	e008      	b.n	800891a <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008908:	f7fa f822 	bl	8002950 <HAL_GetTick>
 800890c:	4602      	mov	r2, r0
 800890e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	2b02      	cmp	r3, #2
 8008914:	d901      	bls.n	800891a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008916:	2303      	movs	r3, #3
 8008918:	e195      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800891a:	4b92      	ldr	r3, [pc, #584]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1f0      	bne.n	8008908 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f003 0304 	and.w	r3, r3, #4
 800892e:	2b00      	cmp	r3, #0
 8008930:	f000 8081 	beq.w	8008a36 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008934:	4b8c      	ldr	r3, [pc, #560]	; (8008b68 <HAL_RCC_OscConfig+0x770>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a8b      	ldr	r2, [pc, #556]	; (8008b68 <HAL_RCC_OscConfig+0x770>)
 800893a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800893e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008940:	f7fa f806 	bl	8002950 <HAL_GetTick>
 8008944:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008946:	e008      	b.n	800895a <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008948:	f7fa f802 	bl	8002950 <HAL_GetTick>
 800894c:	4602      	mov	r2, r0
 800894e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008950:	1ad3      	subs	r3, r2, r3
 8008952:	2b64      	cmp	r3, #100	; 0x64
 8008954:	d901      	bls.n	800895a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008956:	2303      	movs	r3, #3
 8008958:	e175      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800895a:	4b83      	ldr	r3, [pc, #524]	; (8008b68 <HAL_RCC_OscConfig+0x770>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008962:	2b00      	cmp	r3, #0
 8008964:	d0f0      	beq.n	8008948 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	2b01      	cmp	r3, #1
 800896c:	d106      	bne.n	800897c <HAL_RCC_OscConfig+0x584>
 800896e:	4b7d      	ldr	r3, [pc, #500]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008972:	4a7c      	ldr	r2, [pc, #496]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008974:	f043 0301 	orr.w	r3, r3, #1
 8008978:	6713      	str	r3, [r2, #112]	; 0x70
 800897a:	e02d      	b.n	80089d8 <HAL_RCC_OscConfig+0x5e0>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10c      	bne.n	800899e <HAL_RCC_OscConfig+0x5a6>
 8008984:	4b77      	ldr	r3, [pc, #476]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008988:	4a76      	ldr	r2, [pc, #472]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 800898a:	f023 0301 	bic.w	r3, r3, #1
 800898e:	6713      	str	r3, [r2, #112]	; 0x70
 8008990:	4b74      	ldr	r3, [pc, #464]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008994:	4a73      	ldr	r2, [pc, #460]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008996:	f023 0304 	bic.w	r3, r3, #4
 800899a:	6713      	str	r3, [r2, #112]	; 0x70
 800899c:	e01c      	b.n	80089d8 <HAL_RCC_OscConfig+0x5e0>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	2b05      	cmp	r3, #5
 80089a4:	d10c      	bne.n	80089c0 <HAL_RCC_OscConfig+0x5c8>
 80089a6:	4b6f      	ldr	r3, [pc, #444]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80089a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089aa:	4a6e      	ldr	r2, [pc, #440]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80089ac:	f043 0304 	orr.w	r3, r3, #4
 80089b0:	6713      	str	r3, [r2, #112]	; 0x70
 80089b2:	4b6c      	ldr	r3, [pc, #432]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80089b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089b6:	4a6b      	ldr	r2, [pc, #428]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80089b8:	f043 0301 	orr.w	r3, r3, #1
 80089bc:	6713      	str	r3, [r2, #112]	; 0x70
 80089be:	e00b      	b.n	80089d8 <HAL_RCC_OscConfig+0x5e0>
 80089c0:	4b68      	ldr	r3, [pc, #416]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80089c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089c4:	4a67      	ldr	r2, [pc, #412]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80089c6:	f023 0301 	bic.w	r3, r3, #1
 80089ca:	6713      	str	r3, [r2, #112]	; 0x70
 80089cc:	4b65      	ldr	r3, [pc, #404]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80089ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089d0:	4a64      	ldr	r2, [pc, #400]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 80089d2:	f023 0304 	bic.w	r3, r3, #4
 80089d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d015      	beq.n	8008a0c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089e0:	f7f9 ffb6 	bl	8002950 <HAL_GetTick>
 80089e4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80089e6:	e00a      	b.n	80089fe <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80089e8:	f7f9 ffb2 	bl	8002950 <HAL_GetTick>
 80089ec:	4602      	mov	r2, r0
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d901      	bls.n	80089fe <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80089fa:	2303      	movs	r3, #3
 80089fc:	e123      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80089fe:	4b59      	ldr	r3, [pc, #356]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a02:	f003 0302 	and.w	r3, r3, #2
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d0ee      	beq.n	80089e8 <HAL_RCC_OscConfig+0x5f0>
 8008a0a:	e014      	b.n	8008a36 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a0c:	f7f9 ffa0 	bl	8002950 <HAL_GetTick>
 8008a10:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008a12:	e00a      	b.n	8008a2a <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008a14:	f7f9 ff9c 	bl	8002950 <HAL_GetTick>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1c:	1ad3      	subs	r3, r2, r3
 8008a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d901      	bls.n	8008a2a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008a26:	2303      	movs	r3, #3
 8008a28:	e10d      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008a2a:	4b4e      	ldr	r3, [pc, #312]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a2e:	f003 0302 	and.w	r3, r3, #2
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d1ee      	bne.n	8008a14 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	f000 8102 	beq.w	8008c44 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008a40:	4b48      	ldr	r3, [pc, #288]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008a42:	691b      	ldr	r3, [r3, #16]
 8008a44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a48:	2b18      	cmp	r3, #24
 8008a4a:	f000 80bd 	beq.w	8008bc8 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a52:	2b02      	cmp	r3, #2
 8008a54:	f040 809e 	bne.w	8008b94 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a58:	4b42      	ldr	r3, [pc, #264]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a41      	ldr	r2, [pc, #260]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008a5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008a62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a64:	f7f9 ff74 	bl	8002950 <HAL_GetTick>
 8008a68:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a6a:	e008      	b.n	8008a7e <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008a6c:	f7f9 ff70 	bl	8002950 <HAL_GetTick>
 8008a70:	4602      	mov	r2, r0
 8008a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a74:	1ad3      	subs	r3, r2, r3
 8008a76:	2b02      	cmp	r3, #2
 8008a78:	d901      	bls.n	8008a7e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8008a7a:	2303      	movs	r3, #3
 8008a7c:	e0e3      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a7e:	4b39      	ldr	r3, [pc, #228]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1f0      	bne.n	8008a6c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008a8a:	4b36      	ldr	r3, [pc, #216]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008a8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a8e:	4b37      	ldr	r3, [pc, #220]	; (8008b6c <HAL_RCC_OscConfig+0x774>)
 8008a90:	4013      	ands	r3, r2
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8008a96:	687a      	ldr	r2, [r7, #4]
 8008a98:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008a9a:	0112      	lsls	r2, r2, #4
 8008a9c:	430a      	orrs	r2, r1
 8008a9e:	4931      	ldr	r1, [pc, #196]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	628b      	str	r3, [r1, #40]	; 0x28
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aa8:	3b01      	subs	r3, #1
 8008aaa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	025b      	lsls	r3, r3, #9
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	431a      	orrs	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008abe:	3b01      	subs	r3, #1
 8008ac0:	041b      	lsls	r3, r3, #16
 8008ac2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008ac6:	431a      	orrs	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008acc:	3b01      	subs	r3, #1
 8008ace:	061b      	lsls	r3, r3, #24
 8008ad0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008ad4:	4923      	ldr	r1, [pc, #140]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8008ada:	4b22      	ldr	r3, [pc, #136]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ade:	4a21      	ldr	r2, [pc, #132]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008ae0:	f023 0301 	bic.w	r3, r3, #1
 8008ae4:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008ae6:	4b1f      	ldr	r3, [pc, #124]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008ae8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008aea:	4b21      	ldr	r3, [pc, #132]	; (8008b70 <HAL_RCC_OscConfig+0x778>)
 8008aec:	4013      	ands	r3, r2
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008af2:	00d2      	lsls	r2, r2, #3
 8008af4:	491b      	ldr	r1, [pc, #108]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008af6:	4313      	orrs	r3, r2
 8008af8:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008afa:	4b1a      	ldr	r3, [pc, #104]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008afe:	f023 020c 	bic.w	r2, r3, #12
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b06:	4917      	ldr	r1, [pc, #92]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008b0c:	4b15      	ldr	r3, [pc, #84]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b10:	f023 0202 	bic.w	r2, r3, #2
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b18:	4912      	ldr	r1, [pc, #72]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008b1e:	4b11      	ldr	r3, [pc, #68]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b22:	4a10      	ldr	r2, [pc, #64]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008b28:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b2a:	4b0e      	ldr	r3, [pc, #56]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b2e:	4a0d      	ldr	r2, [pc, #52]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008b34:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008b36:	4b0b      	ldr	r3, [pc, #44]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b3a:	4a0a      	ldr	r2, [pc, #40]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008b40:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8008b42:	4b08      	ldr	r3, [pc, #32]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b46:	4a07      	ldr	r2, [pc, #28]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b48:	f043 0301 	orr.w	r3, r3, #1
 8008b4c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008b4e:	4b05      	ldr	r3, [pc, #20]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a04      	ldr	r2, [pc, #16]	; (8008b64 <HAL_RCC_OscConfig+0x76c>)
 8008b54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b5a:	f7f9 fef9 	bl	8002950 <HAL_GetTick>
 8008b5e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008b60:	e011      	b.n	8008b86 <HAL_RCC_OscConfig+0x78e>
 8008b62:	bf00      	nop
 8008b64:	58024400 	.word	0x58024400
 8008b68:	58024800 	.word	0x58024800
 8008b6c:	fffffc0c 	.word	0xfffffc0c
 8008b70:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b74:	f7f9 feec 	bl	8002950 <HAL_GetTick>
 8008b78:	4602      	mov	r2, r0
 8008b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b7c:	1ad3      	subs	r3, r2, r3
 8008b7e:	2b02      	cmp	r3, #2
 8008b80:	d901      	bls.n	8008b86 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8008b82:	2303      	movs	r3, #3
 8008b84:	e05f      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008b86:	4b32      	ldr	r3, [pc, #200]	; (8008c50 <HAL_RCC_OscConfig+0x858>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d0f0      	beq.n	8008b74 <HAL_RCC_OscConfig+0x77c>
 8008b92:	e057      	b.n	8008c44 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b94:	4b2e      	ldr	r3, [pc, #184]	; (8008c50 <HAL_RCC_OscConfig+0x858>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a2d      	ldr	r2, [pc, #180]	; (8008c50 <HAL_RCC_OscConfig+0x858>)
 8008b9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ba0:	f7f9 fed6 	bl	8002950 <HAL_GetTick>
 8008ba4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008ba6:	e008      	b.n	8008bba <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ba8:	f7f9 fed2 	bl	8002950 <HAL_GetTick>
 8008bac:	4602      	mov	r2, r0
 8008bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb0:	1ad3      	subs	r3, r2, r3
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d901      	bls.n	8008bba <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008bb6:	2303      	movs	r3, #3
 8008bb8:	e045      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008bba:	4b25      	ldr	r3, [pc, #148]	; (8008c50 <HAL_RCC_OscConfig+0x858>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d1f0      	bne.n	8008ba8 <HAL_RCC_OscConfig+0x7b0>
 8008bc6:	e03d      	b.n	8008c44 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008bc8:	4b21      	ldr	r3, [pc, #132]	; (8008c50 <HAL_RCC_OscConfig+0x858>)
 8008bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bcc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008bce:	4b20      	ldr	r3, [pc, #128]	; (8008c50 <HAL_RCC_OscConfig+0x858>)
 8008bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bd2:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d031      	beq.n	8008c40 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	f003 0203 	and.w	r2, r3, #3
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008be6:	429a      	cmp	r2, r3
 8008be8:	d12a      	bne.n	8008c40 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	091b      	lsrs	r3, r3, #4
 8008bee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	d122      	bne.n	8008c40 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c04:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d11a      	bne.n	8008c40 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	0a5b      	lsrs	r3, r3, #9
 8008c0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c16:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d111      	bne.n	8008c40 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	0c1b      	lsrs	r3, r3, #16
 8008c20:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c28:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d108      	bne.n	8008c40 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	0e1b      	lsrs	r3, r3, #24
 8008c32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c3a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d001      	beq.n	8008c44 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	e000      	b.n	8008c46 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8008c44:	2300      	movs	r3, #0
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3730      	adds	r7, #48	; 0x30
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	58024400 	.word	0x58024400

08008c54 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b086      	sub	sp, #24
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d101      	bne.n	8008c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c64:	2301      	movs	r3, #1
 8008c66:	e19c      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008c68:	4b8a      	ldr	r3, [pc, #552]	; (8008e94 <HAL_RCC_ClockConfig+0x240>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f003 030f 	and.w	r3, r3, #15
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d910      	bls.n	8008c98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c76:	4b87      	ldr	r3, [pc, #540]	; (8008e94 <HAL_RCC_ClockConfig+0x240>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f023 020f 	bic.w	r2, r3, #15
 8008c7e:	4985      	ldr	r1, [pc, #532]	; (8008e94 <HAL_RCC_ClockConfig+0x240>)
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	4313      	orrs	r3, r2
 8008c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c86:	4b83      	ldr	r3, [pc, #524]	; (8008e94 <HAL_RCC_ClockConfig+0x240>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 030f 	and.w	r3, r3, #15
 8008c8e:	683a      	ldr	r2, [r7, #0]
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d001      	beq.n	8008c98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	e184      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 0304 	and.w	r3, r3, #4
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d010      	beq.n	8008cc6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	691a      	ldr	r2, [r3, #16]
 8008ca8:	4b7b      	ldr	r3, [pc, #492]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008caa:	699b      	ldr	r3, [r3, #24]
 8008cac:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d908      	bls.n	8008cc6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008cb4:	4b78      	ldr	r3, [pc, #480]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008cb6:	699b      	ldr	r3, [r3, #24]
 8008cb8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	4975      	ldr	r1, [pc, #468]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f003 0308 	and.w	r3, r3, #8
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d010      	beq.n	8008cf4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	695a      	ldr	r2, [r3, #20]
 8008cd6:	4b70      	ldr	r3, [pc, #448]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008cd8:	69db      	ldr	r3, [r3, #28]
 8008cda:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d908      	bls.n	8008cf4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008ce2:	4b6d      	ldr	r3, [pc, #436]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008ce4:	69db      	ldr	r3, [r3, #28]
 8008ce6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	695b      	ldr	r3, [r3, #20]
 8008cee:	496a      	ldr	r1, [pc, #424]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0310 	and.w	r3, r3, #16
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d010      	beq.n	8008d22 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	699a      	ldr	r2, [r3, #24]
 8008d04:	4b64      	ldr	r3, [pc, #400]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d06:	69db      	ldr	r3, [r3, #28]
 8008d08:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d908      	bls.n	8008d22 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008d10:	4b61      	ldr	r3, [pc, #388]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d12:	69db      	ldr	r3, [r3, #28]
 8008d14:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	699b      	ldr	r3, [r3, #24]
 8008d1c:	495e      	ldr	r1, [pc, #376]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f003 0320 	and.w	r3, r3, #32
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d010      	beq.n	8008d50 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	69da      	ldr	r2, [r3, #28]
 8008d32:	4b59      	ldr	r3, [pc, #356]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d34:	6a1b      	ldr	r3, [r3, #32]
 8008d36:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d908      	bls.n	8008d50 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008d3e:	4b56      	ldr	r3, [pc, #344]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	69db      	ldr	r3, [r3, #28]
 8008d4a:	4953      	ldr	r1, [pc, #332]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 0302 	and.w	r3, r3, #2
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d010      	beq.n	8008d7e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	68da      	ldr	r2, [r3, #12]
 8008d60:	4b4d      	ldr	r3, [pc, #308]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d62:	699b      	ldr	r3, [r3, #24]
 8008d64:	f003 030f 	and.w	r3, r3, #15
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d908      	bls.n	8008d7e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d6c:	4b4a      	ldr	r3, [pc, #296]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d6e:	699b      	ldr	r3, [r3, #24]
 8008d70:	f023 020f 	bic.w	r2, r3, #15
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	4947      	ldr	r1, [pc, #284]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 0301 	and.w	r3, r3, #1
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d055      	beq.n	8008e36 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008d8a:	4b43      	ldr	r3, [pc, #268]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d8c:	699b      	ldr	r3, [r3, #24]
 8008d8e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	4940      	ldr	r1, [pc, #256]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d107      	bne.n	8008db4 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008da4:	4b3c      	ldr	r3, [pc, #240]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d121      	bne.n	8008df4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008db0:	2301      	movs	r3, #1
 8008db2:	e0f6      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	2b03      	cmp	r3, #3
 8008dba:	d107      	bne.n	8008dcc <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008dbc:	4b36      	ldr	r3, [pc, #216]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d115      	bne.n	8008df4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e0ea      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d107      	bne.n	8008de4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008dd4:	4b30      	ldr	r3, [pc, #192]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d109      	bne.n	8008df4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008de0:	2301      	movs	r3, #1
 8008de2:	e0de      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008de4:	4b2c      	ldr	r3, [pc, #176]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f003 0304 	and.w	r3, r3, #4
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d101      	bne.n	8008df4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	e0d6      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008df4:	4b28      	ldr	r3, [pc, #160]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008df6:	691b      	ldr	r3, [r3, #16]
 8008df8:	f023 0207 	bic.w	r2, r3, #7
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	4925      	ldr	r1, [pc, #148]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008e02:	4313      	orrs	r3, r2
 8008e04:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e06:	f7f9 fda3 	bl	8002950 <HAL_GetTick>
 8008e0a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e0c:	e00a      	b.n	8008e24 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e0e:	f7f9 fd9f 	bl	8002950 <HAL_GetTick>
 8008e12:	4602      	mov	r2, r0
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	1ad3      	subs	r3, r2, r3
 8008e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d901      	bls.n	8008e24 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8008e20:	2303      	movs	r3, #3
 8008e22:	e0be      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008e24:	4b1c      	ldr	r3, [pc, #112]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008e26:	691b      	ldr	r3, [r3, #16]
 8008e28:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	00db      	lsls	r3, r3, #3
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d1eb      	bne.n	8008e0e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 0302 	and.w	r3, r3, #2
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d010      	beq.n	8008e64 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68da      	ldr	r2, [r3, #12]
 8008e46:	4b14      	ldr	r3, [pc, #80]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008e48:	699b      	ldr	r3, [r3, #24]
 8008e4a:	f003 030f 	and.w	r3, r3, #15
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d208      	bcs.n	8008e64 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e52:	4b11      	ldr	r3, [pc, #68]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008e54:	699b      	ldr	r3, [r3, #24]
 8008e56:	f023 020f 	bic.w	r2, r3, #15
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	68db      	ldr	r3, [r3, #12]
 8008e5e:	490e      	ldr	r1, [pc, #56]	; (8008e98 <HAL_RCC_ClockConfig+0x244>)
 8008e60:	4313      	orrs	r3, r2
 8008e62:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008e64:	4b0b      	ldr	r3, [pc, #44]	; (8008e94 <HAL_RCC_ClockConfig+0x240>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f003 030f 	and.w	r3, r3, #15
 8008e6c:	683a      	ldr	r2, [r7, #0]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d214      	bcs.n	8008e9c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e72:	4b08      	ldr	r3, [pc, #32]	; (8008e94 <HAL_RCC_ClockConfig+0x240>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f023 020f 	bic.w	r2, r3, #15
 8008e7a:	4906      	ldr	r1, [pc, #24]	; (8008e94 <HAL_RCC_ClockConfig+0x240>)
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e82:	4b04      	ldr	r3, [pc, #16]	; (8008e94 <HAL_RCC_ClockConfig+0x240>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f003 030f 	and.w	r3, r3, #15
 8008e8a:	683a      	ldr	r2, [r7, #0]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d005      	beq.n	8008e9c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	e086      	b.n	8008fa2 <HAL_RCC_ClockConfig+0x34e>
 8008e94:	52002000 	.word	0x52002000
 8008e98:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 0304 	and.w	r3, r3, #4
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d010      	beq.n	8008eca <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	691a      	ldr	r2, [r3, #16]
 8008eac:	4b3f      	ldr	r3, [pc, #252]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008eae:	699b      	ldr	r3, [r3, #24]
 8008eb0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d208      	bcs.n	8008eca <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008eb8:	4b3c      	ldr	r3, [pc, #240]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008eba:	699b      	ldr	r3, [r3, #24]
 8008ebc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	4939      	ldr	r1, [pc, #228]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f003 0308 	and.w	r3, r3, #8
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d010      	beq.n	8008ef8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	695a      	ldr	r2, [r3, #20]
 8008eda:	4b34      	ldr	r3, [pc, #208]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008edc:	69db      	ldr	r3, [r3, #28]
 8008ede:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d208      	bcs.n	8008ef8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008ee6:	4b31      	ldr	r3, [pc, #196]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008ee8:	69db      	ldr	r3, [r3, #28]
 8008eea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	695b      	ldr	r3, [r3, #20]
 8008ef2:	492e      	ldr	r1, [pc, #184]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0310 	and.w	r3, r3, #16
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d010      	beq.n	8008f26 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	699a      	ldr	r2, [r3, #24]
 8008f08:	4b28      	ldr	r3, [pc, #160]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008f0a:	69db      	ldr	r3, [r3, #28]
 8008f0c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d208      	bcs.n	8008f26 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008f14:	4b25      	ldr	r3, [pc, #148]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008f16:	69db      	ldr	r3, [r3, #28]
 8008f18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	699b      	ldr	r3, [r3, #24]
 8008f20:	4922      	ldr	r1, [pc, #136]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f003 0320 	and.w	r3, r3, #32
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d010      	beq.n	8008f54 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	69da      	ldr	r2, [r3, #28]
 8008f36:	4b1d      	ldr	r3, [pc, #116]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008f38:	6a1b      	ldr	r3, [r3, #32]
 8008f3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	d208      	bcs.n	8008f54 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008f42:	4b1a      	ldr	r3, [pc, #104]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008f44:	6a1b      	ldr	r3, [r3, #32]
 8008f46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	69db      	ldr	r3, [r3, #28]
 8008f4e:	4917      	ldr	r1, [pc, #92]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008f50:	4313      	orrs	r3, r2
 8008f52:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008f54:	f000 f834 	bl	8008fc0 <HAL_RCC_GetSysClockFreq>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	4b14      	ldr	r3, [pc, #80]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008f5c:	699b      	ldr	r3, [r3, #24]
 8008f5e:	0a1b      	lsrs	r3, r3, #8
 8008f60:	f003 030f 	and.w	r3, r3, #15
 8008f64:	4912      	ldr	r1, [pc, #72]	; (8008fb0 <HAL_RCC_ClockConfig+0x35c>)
 8008f66:	5ccb      	ldrb	r3, [r1, r3]
 8008f68:	f003 031f 	and.w	r3, r3, #31
 8008f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f70:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008f72:	4b0e      	ldr	r3, [pc, #56]	; (8008fac <HAL_RCC_ClockConfig+0x358>)
 8008f74:	699b      	ldr	r3, [r3, #24]
 8008f76:	f003 030f 	and.w	r3, r3, #15
 8008f7a:	4a0d      	ldr	r2, [pc, #52]	; (8008fb0 <HAL_RCC_ClockConfig+0x35c>)
 8008f7c:	5cd3      	ldrb	r3, [r2, r3]
 8008f7e:	f003 031f 	and.w	r3, r3, #31
 8008f82:	693a      	ldr	r2, [r7, #16]
 8008f84:	fa22 f303 	lsr.w	r3, r2, r3
 8008f88:	4a0a      	ldr	r2, [pc, #40]	; (8008fb4 <HAL_RCC_ClockConfig+0x360>)
 8008f8a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008f8c:	4a0a      	ldr	r2, [pc, #40]	; (8008fb8 <HAL_RCC_ClockConfig+0x364>)
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8008f92:	4b0a      	ldr	r3, [pc, #40]	; (8008fbc <HAL_RCC_ClockConfig+0x368>)
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	4618      	mov	r0, r3
 8008f98:	f7f9 fc90 	bl	80028bc <HAL_InitTick>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3718      	adds	r7, #24
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	58024400 	.word	0x58024400
 8008fb0:	080104f8 	.word	0x080104f8
 8008fb4:	24000034 	.word	0x24000034
 8008fb8:	24000030 	.word	0x24000030
 8008fbc:	24000038 	.word	0x24000038

08008fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b089      	sub	sp, #36	; 0x24
 8008fc4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008fc6:	4bb3      	ldr	r3, [pc, #716]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fc8:	691b      	ldr	r3, [r3, #16]
 8008fca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008fce:	2b18      	cmp	r3, #24
 8008fd0:	f200 8155 	bhi.w	800927e <HAL_RCC_GetSysClockFreq+0x2be>
 8008fd4:	a201      	add	r2, pc, #4	; (adr r2, 8008fdc <HAL_RCC_GetSysClockFreq+0x1c>)
 8008fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fda:	bf00      	nop
 8008fdc:	08009041 	.word	0x08009041
 8008fe0:	0800927f 	.word	0x0800927f
 8008fe4:	0800927f 	.word	0x0800927f
 8008fe8:	0800927f 	.word	0x0800927f
 8008fec:	0800927f 	.word	0x0800927f
 8008ff0:	0800927f 	.word	0x0800927f
 8008ff4:	0800927f 	.word	0x0800927f
 8008ff8:	0800927f 	.word	0x0800927f
 8008ffc:	08009067 	.word	0x08009067
 8009000:	0800927f 	.word	0x0800927f
 8009004:	0800927f 	.word	0x0800927f
 8009008:	0800927f 	.word	0x0800927f
 800900c:	0800927f 	.word	0x0800927f
 8009010:	0800927f 	.word	0x0800927f
 8009014:	0800927f 	.word	0x0800927f
 8009018:	0800927f 	.word	0x0800927f
 800901c:	0800906d 	.word	0x0800906d
 8009020:	0800927f 	.word	0x0800927f
 8009024:	0800927f 	.word	0x0800927f
 8009028:	0800927f 	.word	0x0800927f
 800902c:	0800927f 	.word	0x0800927f
 8009030:	0800927f 	.word	0x0800927f
 8009034:	0800927f 	.word	0x0800927f
 8009038:	0800927f 	.word	0x0800927f
 800903c:	08009073 	.word	0x08009073
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009040:	4b94      	ldr	r3, [pc, #592]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 0320 	and.w	r3, r3, #32
 8009048:	2b00      	cmp	r3, #0
 800904a:	d009      	beq.n	8009060 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800904c:	4b91      	ldr	r3, [pc, #580]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	08db      	lsrs	r3, r3, #3
 8009052:	f003 0303 	and.w	r3, r3, #3
 8009056:	4a90      	ldr	r2, [pc, #576]	; (8009298 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009058:	fa22 f303 	lsr.w	r3, r2, r3
 800905c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800905e:	e111      	b.n	8009284 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009060:	4b8d      	ldr	r3, [pc, #564]	; (8009298 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009062:	61bb      	str	r3, [r7, #24]
    break;
 8009064:	e10e      	b.n	8009284 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8009066:	4b8d      	ldr	r3, [pc, #564]	; (800929c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009068:	61bb      	str	r3, [r7, #24]
    break;
 800906a:	e10b      	b.n	8009284 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800906c:	4b8c      	ldr	r3, [pc, #560]	; (80092a0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800906e:	61bb      	str	r3, [r7, #24]
    break;
 8009070:	e108      	b.n	8009284 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009072:	4b88      	ldr	r3, [pc, #544]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009076:	f003 0303 	and.w	r3, r3, #3
 800907a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800907c:	4b85      	ldr	r3, [pc, #532]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800907e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009080:	091b      	lsrs	r3, r3, #4
 8009082:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009086:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009088:	4b82      	ldr	r3, [pc, #520]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800908a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800908c:	f003 0301 	and.w	r3, r3, #1
 8009090:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8009092:	4b80      	ldr	r3, [pc, #512]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009096:	08db      	lsrs	r3, r3, #3
 8009098:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	fb02 f303 	mul.w	r3, r2, r3
 80090a2:	ee07 3a90 	vmov	s15, r3
 80090a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090aa:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	f000 80e1 	beq.w	8009278 <HAL_RCC_GetSysClockFreq+0x2b8>
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	2b02      	cmp	r3, #2
 80090ba:	f000 8083 	beq.w	80091c4 <HAL_RCC_GetSysClockFreq+0x204>
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	2b02      	cmp	r3, #2
 80090c2:	f200 80a1 	bhi.w	8009208 <HAL_RCC_GetSysClockFreq+0x248>
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d003      	beq.n	80090d4 <HAL_RCC_GetSysClockFreq+0x114>
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d056      	beq.n	8009180 <HAL_RCC_GetSysClockFreq+0x1c0>
 80090d2:	e099      	b.n	8009208 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80090d4:	4b6f      	ldr	r3, [pc, #444]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f003 0320 	and.w	r3, r3, #32
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d02d      	beq.n	800913c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80090e0:	4b6c      	ldr	r3, [pc, #432]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	08db      	lsrs	r3, r3, #3
 80090e6:	f003 0303 	and.w	r3, r3, #3
 80090ea:	4a6b      	ldr	r2, [pc, #428]	; (8009298 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80090ec:	fa22 f303 	lsr.w	r3, r2, r3
 80090f0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	ee07 3a90 	vmov	s15, r3
 80090f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	ee07 3a90 	vmov	s15, r3
 8009102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800910a:	4b62      	ldr	r3, [pc, #392]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800910c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800910e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009112:	ee07 3a90 	vmov	s15, r3
 8009116:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800911a:	ed97 6a02 	vldr	s12, [r7, #8]
 800911e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80092a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009122:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009126:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800912a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800912e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009136:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800913a:	e087      	b.n	800924c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	ee07 3a90 	vmov	s15, r3
 8009142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009146:	eddf 6a58 	vldr	s13, [pc, #352]	; 80092a8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800914a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800914e:	4b51      	ldr	r3, [pc, #324]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009156:	ee07 3a90 	vmov	s15, r3
 800915a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800915e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009162:	eddf 5a50 	vldr	s11, [pc, #320]	; 80092a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800916a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800916e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800917a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800917e:	e065      	b.n	800924c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	ee07 3a90 	vmov	s15, r3
 8009186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800918a:	eddf 6a48 	vldr	s13, [pc, #288]	; 80092ac <HAL_RCC_GetSysClockFreq+0x2ec>
 800918e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009192:	4b40      	ldr	r3, [pc, #256]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800919a:	ee07 3a90 	vmov	s15, r3
 800919e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80091a6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80092a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80091aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80091b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091c2:	e043      	b.n	800924c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	ee07 3a90 	vmov	s15, r3
 80091ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ce:	eddf 6a38 	vldr	s13, [pc, #224]	; 80092b0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80091d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091d6:	4b2f      	ldr	r3, [pc, #188]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091de:	ee07 3a90 	vmov	s15, r3
 80091e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80091ea:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80092a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80091ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80091fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009202:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009206:	e021      	b.n	800924c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	ee07 3a90 	vmov	s15, r3
 800920e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009212:	eddf 6a26 	vldr	s13, [pc, #152]	; 80092ac <HAL_RCC_GetSysClockFreq+0x2ec>
 8009216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800921a:	4b1e      	ldr	r3, [pc, #120]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800921c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800921e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009222:	ee07 3a90 	vmov	s15, r3
 8009226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800922a:	ed97 6a02 	vldr	s12, [r7, #8]
 800922e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80092a4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800923a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800923e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009246:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800924a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800924c:	4b11      	ldr	r3, [pc, #68]	; (8009294 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800924e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009250:	0a5b      	lsrs	r3, r3, #9
 8009252:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009256:	3301      	adds	r3, #1
 8009258:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	ee07 3a90 	vmov	s15, r3
 8009260:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009264:	edd7 6a07 	vldr	s13, [r7, #28]
 8009268:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800926c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009270:	ee17 3a90 	vmov	r3, s15
 8009274:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8009276:	e005      	b.n	8009284 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8009278:	2300      	movs	r3, #0
 800927a:	61bb      	str	r3, [r7, #24]
    break;
 800927c:	e002      	b.n	8009284 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800927e:	4b07      	ldr	r3, [pc, #28]	; (800929c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009280:	61bb      	str	r3, [r7, #24]
    break;
 8009282:	bf00      	nop
  }

  return sysclockfreq;
 8009284:	69bb      	ldr	r3, [r7, #24]
}
 8009286:	4618      	mov	r0, r3
 8009288:	3724      	adds	r7, #36	; 0x24
 800928a:	46bd      	mov	sp, r7
 800928c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009290:	4770      	bx	lr
 8009292:	bf00      	nop
 8009294:	58024400 	.word	0x58024400
 8009298:	03d09000 	.word	0x03d09000
 800929c:	003d0900 	.word	0x003d0900
 80092a0:	017d7840 	.word	0x017d7840
 80092a4:	46000000 	.word	0x46000000
 80092a8:	4c742400 	.word	0x4c742400
 80092ac:	4a742400 	.word	0x4a742400
 80092b0:	4bbebc20 	.word	0x4bbebc20

080092b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b082      	sub	sp, #8
 80092b8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80092ba:	f7ff fe81 	bl	8008fc0 <HAL_RCC_GetSysClockFreq>
 80092be:	4602      	mov	r2, r0
 80092c0:	4b10      	ldr	r3, [pc, #64]	; (8009304 <HAL_RCC_GetHCLKFreq+0x50>)
 80092c2:	699b      	ldr	r3, [r3, #24]
 80092c4:	0a1b      	lsrs	r3, r3, #8
 80092c6:	f003 030f 	and.w	r3, r3, #15
 80092ca:	490f      	ldr	r1, [pc, #60]	; (8009308 <HAL_RCC_GetHCLKFreq+0x54>)
 80092cc:	5ccb      	ldrb	r3, [r1, r3]
 80092ce:	f003 031f 	and.w	r3, r3, #31
 80092d2:	fa22 f303 	lsr.w	r3, r2, r3
 80092d6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80092d8:	4b0a      	ldr	r3, [pc, #40]	; (8009304 <HAL_RCC_GetHCLKFreq+0x50>)
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	f003 030f 	and.w	r3, r3, #15
 80092e0:	4a09      	ldr	r2, [pc, #36]	; (8009308 <HAL_RCC_GetHCLKFreq+0x54>)
 80092e2:	5cd3      	ldrb	r3, [r2, r3]
 80092e4:	f003 031f 	and.w	r3, r3, #31
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	fa22 f303 	lsr.w	r3, r2, r3
 80092ee:	4a07      	ldr	r2, [pc, #28]	; (800930c <HAL_RCC_GetHCLKFreq+0x58>)
 80092f0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80092f2:	4a07      	ldr	r2, [pc, #28]	; (8009310 <HAL_RCC_GetHCLKFreq+0x5c>)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80092f8:	4b04      	ldr	r3, [pc, #16]	; (800930c <HAL_RCC_GetHCLKFreq+0x58>)
 80092fa:	681b      	ldr	r3, [r3, #0]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3708      	adds	r7, #8
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}
 8009304:	58024400 	.word	0x58024400
 8009308:	080104f8 	.word	0x080104f8
 800930c:	24000034 	.word	0x24000034
 8009310:	24000030 	.word	0x24000030

08009314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009318:	f7ff ffcc 	bl	80092b4 <HAL_RCC_GetHCLKFreq>
 800931c:	4602      	mov	r2, r0
 800931e:	4b06      	ldr	r3, [pc, #24]	; (8009338 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009320:	69db      	ldr	r3, [r3, #28]
 8009322:	091b      	lsrs	r3, r3, #4
 8009324:	f003 0307 	and.w	r3, r3, #7
 8009328:	4904      	ldr	r1, [pc, #16]	; (800933c <HAL_RCC_GetPCLK1Freq+0x28>)
 800932a:	5ccb      	ldrb	r3, [r1, r3]
 800932c:	f003 031f 	and.w	r3, r3, #31
 8009330:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009334:	4618      	mov	r0, r3
 8009336:	bd80      	pop	{r7, pc}
 8009338:	58024400 	.word	0x58024400
 800933c:	080104f8 	.word	0x080104f8

08009340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8009344:	f7ff ffb6 	bl	80092b4 <HAL_RCC_GetHCLKFreq>
 8009348:	4602      	mov	r2, r0
 800934a:	4b06      	ldr	r3, [pc, #24]	; (8009364 <HAL_RCC_GetPCLK2Freq+0x24>)
 800934c:	69db      	ldr	r3, [r3, #28]
 800934e:	0a1b      	lsrs	r3, r3, #8
 8009350:	f003 0307 	and.w	r3, r3, #7
 8009354:	4904      	ldr	r1, [pc, #16]	; (8009368 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009356:	5ccb      	ldrb	r3, [r1, r3]
 8009358:	f003 031f 	and.w	r3, r3, #31
 800935c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8009360:	4618      	mov	r0, r3
 8009362:	bd80      	pop	{r7, pc}
 8009364:	58024400 	.word	0x58024400
 8009368:	080104f8 	.word	0x080104f8

0800936c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b086      	sub	sp, #24
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009374:	2300      	movs	r3, #0
 8009376:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009378:	2300      	movs	r3, #0
 800937a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009384:	2b00      	cmp	r3, #0
 8009386:	d03f      	beq.n	8009408 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800938c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009390:	d02a      	beq.n	80093e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8009392:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009396:	d824      	bhi.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009398:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800939c:	d018      	beq.n	80093d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800939e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80093a2:	d81e      	bhi.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d003      	beq.n	80093b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80093a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80093ac:	d007      	beq.n	80093be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80093ae:	e018      	b.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093b0:	4ba3      	ldr	r3, [pc, #652]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80093b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093b4:	4aa2      	ldr	r2, [pc, #648]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80093b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80093ba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80093bc:	e015      	b.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	3304      	adds	r3, #4
 80093c2:	2102      	movs	r1, #2
 80093c4:	4618      	mov	r0, r3
 80093c6:	f001 fff9 	bl	800b3bc <RCCEx_PLL2_Config>
 80093ca:	4603      	mov	r3, r0
 80093cc:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80093ce:	e00c      	b.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	3324      	adds	r3, #36	; 0x24
 80093d4:	2102      	movs	r1, #2
 80093d6:	4618      	mov	r0, r3
 80093d8:	f002 f8a2 	bl	800b520 <RCCEx_PLL3_Config>
 80093dc:	4603      	mov	r3, r0
 80093de:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80093e0:	e003      	b.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80093e2:	2301      	movs	r3, #1
 80093e4:	75fb      	strb	r3, [r7, #23]
      break;
 80093e6:	e000      	b.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80093e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80093ea:	7dfb      	ldrb	r3, [r7, #23]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d109      	bne.n	8009404 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80093f0:	4b93      	ldr	r3, [pc, #588]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80093f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093fc:	4990      	ldr	r1, [pc, #576]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80093fe:	4313      	orrs	r3, r2
 8009400:	650b      	str	r3, [r1, #80]	; 0x50
 8009402:	e001      	b.n	8009408 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009404:	7dfb      	ldrb	r3, [r7, #23]
 8009406:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009410:	2b00      	cmp	r3, #0
 8009412:	d03d      	beq.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009418:	2b04      	cmp	r3, #4
 800941a:	d826      	bhi.n	800946a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800941c:	a201      	add	r2, pc, #4	; (adr r2, 8009424 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800941e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009422:	bf00      	nop
 8009424:	08009439 	.word	0x08009439
 8009428:	08009447 	.word	0x08009447
 800942c:	08009459 	.word	0x08009459
 8009430:	08009471 	.word	0x08009471
 8009434:	08009471 	.word	0x08009471
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009438:	4b81      	ldr	r3, [pc, #516]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800943a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800943c:	4a80      	ldr	r2, [pc, #512]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800943e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009442:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009444:	e015      	b.n	8009472 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	3304      	adds	r3, #4
 800944a:	2100      	movs	r1, #0
 800944c:	4618      	mov	r0, r3
 800944e:	f001 ffb5 	bl	800b3bc <RCCEx_PLL2_Config>
 8009452:	4603      	mov	r3, r0
 8009454:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009456:	e00c      	b.n	8009472 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	3324      	adds	r3, #36	; 0x24
 800945c:	2100      	movs	r1, #0
 800945e:	4618      	mov	r0, r3
 8009460:	f002 f85e 	bl	800b520 <RCCEx_PLL3_Config>
 8009464:	4603      	mov	r3, r0
 8009466:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009468:	e003      	b.n	8009472 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	75fb      	strb	r3, [r7, #23]
      break;
 800946e:	e000      	b.n	8009472 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8009470:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009472:	7dfb      	ldrb	r3, [r7, #23]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d109      	bne.n	800948c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009478:	4b71      	ldr	r3, [pc, #452]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800947a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800947c:	f023 0207 	bic.w	r2, r3, #7
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009484:	496e      	ldr	r1, [pc, #440]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8009486:	4313      	orrs	r3, r2
 8009488:	650b      	str	r3, [r1, #80]	; 0x50
 800948a:	e001      	b.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800948c:	7dfb      	ldrb	r3, [r7, #23]
 800948e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009498:	2b00      	cmp	r3, #0
 800949a:	d042      	beq.n	8009522 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094a4:	d02b      	beq.n	80094fe <HAL_RCCEx_PeriphCLKConfig+0x192>
 80094a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094aa:	d825      	bhi.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80094ac:	2bc0      	cmp	r3, #192	; 0xc0
 80094ae:	d028      	beq.n	8009502 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80094b0:	2bc0      	cmp	r3, #192	; 0xc0
 80094b2:	d821      	bhi.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80094b4:	2b80      	cmp	r3, #128	; 0x80
 80094b6:	d016      	beq.n	80094e6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80094b8:	2b80      	cmp	r3, #128	; 0x80
 80094ba:	d81d      	bhi.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d002      	beq.n	80094c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80094c0:	2b40      	cmp	r3, #64	; 0x40
 80094c2:	d007      	beq.n	80094d4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80094c4:	e018      	b.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094c6:	4b5e      	ldr	r3, [pc, #376]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80094c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ca:	4a5d      	ldr	r2, [pc, #372]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80094cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80094d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80094d2:	e017      	b.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	3304      	adds	r3, #4
 80094d8:	2100      	movs	r1, #0
 80094da:	4618      	mov	r0, r3
 80094dc:	f001 ff6e 	bl	800b3bc <RCCEx_PLL2_Config>
 80094e0:	4603      	mov	r3, r0
 80094e2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80094e4:	e00e      	b.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	3324      	adds	r3, #36	; 0x24
 80094ea:	2100      	movs	r1, #0
 80094ec:	4618      	mov	r0, r3
 80094ee:	f002 f817 	bl	800b520 <RCCEx_PLL3_Config>
 80094f2:	4603      	mov	r3, r0
 80094f4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80094f6:	e005      	b.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80094f8:	2301      	movs	r3, #1
 80094fa:	75fb      	strb	r3, [r7, #23]
      break;
 80094fc:	e002      	b.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80094fe:	bf00      	nop
 8009500:	e000      	b.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8009502:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009504:	7dfb      	ldrb	r3, [r7, #23]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d109      	bne.n	800951e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800950a:	4b4d      	ldr	r3, [pc, #308]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800950c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800950e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009516:	494a      	ldr	r1, [pc, #296]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8009518:	4313      	orrs	r3, r2
 800951a:	650b      	str	r3, [r1, #80]	; 0x50
 800951c:	e001      	b.n	8009522 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800951e:	7dfb      	ldrb	r3, [r7, #23]
 8009520:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800952a:	2b00      	cmp	r3, #0
 800952c:	d049      	beq.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8009534:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009538:	d030      	beq.n	800959c <HAL_RCCEx_PeriphCLKConfig+0x230>
 800953a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800953e:	d82a      	bhi.n	8009596 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8009540:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009544:	d02c      	beq.n	80095a0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8009546:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800954a:	d824      	bhi.n	8009596 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800954c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009550:	d018      	beq.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8009552:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009556:	d81e      	bhi.n	8009596 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8009558:	2b00      	cmp	r3, #0
 800955a:	d003      	beq.n	8009564 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800955c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009560:	d007      	beq.n	8009572 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8009562:	e018      	b.n	8009596 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009564:	4b36      	ldr	r3, [pc, #216]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8009566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009568:	4a35      	ldr	r2, [pc, #212]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800956a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800956e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009570:	e017      	b.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	3304      	adds	r3, #4
 8009576:	2100      	movs	r1, #0
 8009578:	4618      	mov	r0, r3
 800957a:	f001 ff1f 	bl	800b3bc <RCCEx_PLL2_Config>
 800957e:	4603      	mov	r3, r0
 8009580:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009582:	e00e      	b.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	3324      	adds	r3, #36	; 0x24
 8009588:	2100      	movs	r1, #0
 800958a:	4618      	mov	r0, r3
 800958c:	f001 ffc8 	bl	800b520 <RCCEx_PLL3_Config>
 8009590:	4603      	mov	r3, r0
 8009592:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009594:	e005      	b.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8009596:	2301      	movs	r3, #1
 8009598:	75fb      	strb	r3, [r7, #23]
      break;
 800959a:	e002      	b.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800959c:	bf00      	nop
 800959e:	e000      	b.n	80095a2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80095a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80095a2:	7dfb      	ldrb	r3, [r7, #23]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d10a      	bne.n	80095be <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80095a8:	4b25      	ldr	r3, [pc, #148]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80095aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095ac:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80095b6:	4922      	ldr	r1, [pc, #136]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80095b8:	4313      	orrs	r3, r2
 80095ba:	658b      	str	r3, [r1, #88]	; 0x58
 80095bc:	e001      	b.n	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095be:	7dfb      	ldrb	r3, [r7, #23]
 80095c0:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d04b      	beq.n	8009666 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80095d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80095d8:	d030      	beq.n	800963c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80095da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80095de:	d82a      	bhi.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80095e0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80095e4:	d02e      	beq.n	8009644 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 80095e6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80095ea:	d824      	bhi.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80095ec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095f0:	d018      	beq.n	8009624 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80095f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80095f6:	d81e      	bhi.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d003      	beq.n	8009604 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80095fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009600:	d007      	beq.n	8009612 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8009602:	e018      	b.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009604:	4b0e      	ldr	r3, [pc, #56]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8009606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009608:	4a0d      	ldr	r2, [pc, #52]	; (8009640 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800960a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800960e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009610:	e019      	b.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	3304      	adds	r3, #4
 8009616:	2100      	movs	r1, #0
 8009618:	4618      	mov	r0, r3
 800961a:	f001 fecf 	bl	800b3bc <RCCEx_PLL2_Config>
 800961e:	4603      	mov	r3, r0
 8009620:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8009622:	e010      	b.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	3324      	adds	r3, #36	; 0x24
 8009628:	2100      	movs	r1, #0
 800962a:	4618      	mov	r0, r3
 800962c:	f001 ff78 	bl	800b520 <RCCEx_PLL3_Config>
 8009630:	4603      	mov	r3, r0
 8009632:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009634:	e007      	b.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	75fb      	strb	r3, [r7, #23]
      break;
 800963a:	e004      	b.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 800963c:	bf00      	nop
 800963e:	e002      	b.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8009640:	58024400 	.word	0x58024400
      break;
 8009644:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009646:	7dfb      	ldrb	r3, [r7, #23]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d10a      	bne.n	8009662 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800964c:	4b99      	ldr	r3, [pc, #612]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800964e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009650:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800965a:	4996      	ldr	r1, [pc, #600]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800965c:	4313      	orrs	r3, r2
 800965e:	658b      	str	r3, [r1, #88]	; 0x58
 8009660:	e001      	b.n	8009666 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009662:	7dfb      	ldrb	r3, [r7, #23]
 8009664:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800966e:	2b00      	cmp	r3, #0
 8009670:	d032      	beq.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009676:	2b30      	cmp	r3, #48	; 0x30
 8009678:	d01c      	beq.n	80096b4 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800967a:	2b30      	cmp	r3, #48	; 0x30
 800967c:	d817      	bhi.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x342>
 800967e:	2b20      	cmp	r3, #32
 8009680:	d00c      	beq.n	800969c <HAL_RCCEx_PeriphCLKConfig+0x330>
 8009682:	2b20      	cmp	r3, #32
 8009684:	d813      	bhi.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x342>
 8009686:	2b00      	cmp	r3, #0
 8009688:	d016      	beq.n	80096b8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800968a:	2b10      	cmp	r3, #16
 800968c:	d10f      	bne.n	80096ae <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800968e:	4b89      	ldr	r3, [pc, #548]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009692:	4a88      	ldr	r2, [pc, #544]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8009694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009698:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800969a:	e00e      	b.n	80096ba <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	3304      	adds	r3, #4
 80096a0:	2102      	movs	r1, #2
 80096a2:	4618      	mov	r0, r3
 80096a4:	f001 fe8a 	bl	800b3bc <RCCEx_PLL2_Config>
 80096a8:	4603      	mov	r3, r0
 80096aa:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80096ac:	e005      	b.n	80096ba <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80096ae:	2301      	movs	r3, #1
 80096b0:	75fb      	strb	r3, [r7, #23]
      break;
 80096b2:	e002      	b.n	80096ba <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80096b4:	bf00      	nop
 80096b6:	e000      	b.n	80096ba <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 80096b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80096ba:	7dfb      	ldrb	r3, [r7, #23]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d109      	bne.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80096c0:	4b7c      	ldr	r3, [pc, #496]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80096c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096c4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80096cc:	4979      	ldr	r1, [pc, #484]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80096ce:	4313      	orrs	r3, r2
 80096d0:	64cb      	str	r3, [r1, #76]	; 0x4c
 80096d2:	e001      	b.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096d4:	7dfb      	ldrb	r3, [r7, #23]
 80096d6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d047      	beq.n	8009774 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096ec:	d030      	beq.n	8009750 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80096ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096f2:	d82a      	bhi.n	800974a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80096f4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80096f8:	d02c      	beq.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80096fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80096fe:	d824      	bhi.n	800974a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8009700:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009704:	d018      	beq.n	8009738 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8009706:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800970a:	d81e      	bhi.n	800974a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800970c:	2b00      	cmp	r3, #0
 800970e:	d003      	beq.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8009710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009714:	d007      	beq.n	8009726 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8009716:	e018      	b.n	800974a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009718:	4b66      	ldr	r3, [pc, #408]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800971a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800971c:	4a65      	ldr	r2, [pc, #404]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800971e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009722:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009724:	e017      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	3304      	adds	r3, #4
 800972a:	2100      	movs	r1, #0
 800972c:	4618      	mov	r0, r3
 800972e:	f001 fe45 	bl	800b3bc <RCCEx_PLL2_Config>
 8009732:	4603      	mov	r3, r0
 8009734:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009736:	e00e      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	3324      	adds	r3, #36	; 0x24
 800973c:	2100      	movs	r1, #0
 800973e:	4618      	mov	r0, r3
 8009740:	f001 feee 	bl	800b520 <RCCEx_PLL3_Config>
 8009744:	4603      	mov	r3, r0
 8009746:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8009748:	e005      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800974a:	2301      	movs	r3, #1
 800974c:	75fb      	strb	r3, [r7, #23]
      break;
 800974e:	e002      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8009750:	bf00      	nop
 8009752:	e000      	b.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8009754:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009756:	7dfb      	ldrb	r3, [r7, #23]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d109      	bne.n	8009770 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800975c:	4b55      	ldr	r3, [pc, #340]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800975e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009760:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009768:	4952      	ldr	r1, [pc, #328]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800976a:	4313      	orrs	r3, r2
 800976c:	650b      	str	r3, [r1, #80]	; 0x50
 800976e:	e001      	b.n	8009774 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009770:	7dfb      	ldrb	r3, [r7, #23]
 8009772:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800977c:	2b00      	cmp	r3, #0
 800977e:	d049      	beq.n	8009814 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009784:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009788:	d02e      	beq.n	80097e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800978a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800978e:	d828      	bhi.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8009790:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009794:	d02a      	beq.n	80097ec <HAL_RCCEx_PeriphCLKConfig+0x480>
 8009796:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800979a:	d822      	bhi.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 800979c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80097a0:	d026      	beq.n	80097f0 <HAL_RCCEx_PeriphCLKConfig+0x484>
 80097a2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80097a6:	d81c      	bhi.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80097a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80097ac:	d010      	beq.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x464>
 80097ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80097b2:	d816      	bhi.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x476>
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d01d      	beq.n	80097f4 <HAL_RCCEx_PeriphCLKConfig+0x488>
 80097b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097bc:	d111      	bne.n	80097e2 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	3304      	adds	r3, #4
 80097c2:	2101      	movs	r1, #1
 80097c4:	4618      	mov	r0, r3
 80097c6:	f001 fdf9 	bl	800b3bc <RCCEx_PLL2_Config>
 80097ca:	4603      	mov	r3, r0
 80097cc:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80097ce:	e012      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	3324      	adds	r3, #36	; 0x24
 80097d4:	2101      	movs	r1, #1
 80097d6:	4618      	mov	r0, r3
 80097d8:	f001 fea2 	bl	800b520 <RCCEx_PLL3_Config>
 80097dc:	4603      	mov	r3, r0
 80097de:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80097e0:	e009      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80097e2:	2301      	movs	r3, #1
 80097e4:	75fb      	strb	r3, [r7, #23]
      break;
 80097e6:	e006      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80097e8:	bf00      	nop
 80097ea:	e004      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80097ec:	bf00      	nop
 80097ee:	e002      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80097f0:	bf00      	nop
 80097f2:	e000      	b.n	80097f6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80097f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80097f6:	7dfb      	ldrb	r3, [r7, #23]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d109      	bne.n	8009810 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80097fc:	4b2d      	ldr	r3, [pc, #180]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80097fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009800:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009808:	492a      	ldr	r1, [pc, #168]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800980a:	4313      	orrs	r3, r2
 800980c:	650b      	str	r3, [r1, #80]	; 0x50
 800980e:	e001      	b.n	8009814 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009810:	7dfb      	ldrb	r3, [r7, #23]
 8009812:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800981c:	2b00      	cmp	r3, #0
 800981e:	d04d      	beq.n	80098bc <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009826:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800982a:	d02e      	beq.n	800988a <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800982c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009830:	d828      	bhi.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8009832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009836:	d02a      	beq.n	800988e <HAL_RCCEx_PeriphCLKConfig+0x522>
 8009838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800983c:	d822      	bhi.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800983e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009842:	d026      	beq.n	8009892 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8009844:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009848:	d81c      	bhi.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800984a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800984e:	d010      	beq.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8009850:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009854:	d816      	bhi.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8009856:	2b00      	cmp	r3, #0
 8009858:	d01d      	beq.n	8009896 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800985a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800985e:	d111      	bne.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	3304      	adds	r3, #4
 8009864:	2101      	movs	r1, #1
 8009866:	4618      	mov	r0, r3
 8009868:	f001 fda8 	bl	800b3bc <RCCEx_PLL2_Config>
 800986c:	4603      	mov	r3, r0
 800986e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8009870:	e012      	b.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	3324      	adds	r3, #36	; 0x24
 8009876:	2101      	movs	r1, #1
 8009878:	4618      	mov	r0, r3
 800987a:	f001 fe51 	bl	800b520 <RCCEx_PLL3_Config>
 800987e:	4603      	mov	r3, r0
 8009880:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8009882:	e009      	b.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8009884:	2301      	movs	r3, #1
 8009886:	75fb      	strb	r3, [r7, #23]
      break;
 8009888:	e006      	b.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800988a:	bf00      	nop
 800988c:	e004      	b.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800988e:	bf00      	nop
 8009890:	e002      	b.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8009892:	bf00      	nop
 8009894:	e000      	b.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8009896:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009898:	7dfb      	ldrb	r3, [r7, #23]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d10c      	bne.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800989e:	4b05      	ldr	r3, [pc, #20]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80098a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098a2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80098ac:	4901      	ldr	r1, [pc, #4]	; (80098b4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80098ae:	4313      	orrs	r3, r2
 80098b0:	658b      	str	r3, [r1, #88]	; 0x58
 80098b2:	e003      	b.n	80098bc <HAL_RCCEx_PeriphCLKConfig+0x550>
 80098b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098b8:	7dfb      	ldrb	r3, [r7, #23]
 80098ba:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d02f      	beq.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098d0:	d00e      	beq.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80098d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098d6:	d814      	bhi.n	8009902 <HAL_RCCEx_PeriphCLKConfig+0x596>
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d015      	beq.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 80098dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80098e0:	d10f      	bne.n	8009902 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098e2:	4baf      	ldr	r3, [pc, #700]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80098e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098e6:	4aae      	ldr	r2, [pc, #696]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80098e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80098ec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80098ee:	e00c      	b.n	800990a <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	3304      	adds	r3, #4
 80098f4:	2101      	movs	r1, #1
 80098f6:	4618      	mov	r0, r3
 80098f8:	f001 fd60 	bl	800b3bc <RCCEx_PLL2_Config>
 80098fc:	4603      	mov	r3, r0
 80098fe:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009900:	e003      	b.n	800990a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009902:	2301      	movs	r3, #1
 8009904:	75fb      	strb	r3, [r7, #23]
      break;
 8009906:	e000      	b.n	800990a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8009908:	bf00      	nop
    }

    if(ret == HAL_OK)
 800990a:	7dfb      	ldrb	r3, [r7, #23]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d109      	bne.n	8009924 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009910:	4ba3      	ldr	r3, [pc, #652]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009914:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800991c:	49a0      	ldr	r1, [pc, #640]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800991e:	4313      	orrs	r3, r2
 8009920:	650b      	str	r3, [r1, #80]	; 0x50
 8009922:	e001      	b.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009924:	7dfb      	ldrb	r3, [r7, #23]
 8009926:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009930:	2b00      	cmp	r3, #0
 8009932:	d032      	beq.n	800999a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009938:	2b03      	cmp	r3, #3
 800993a:	d81b      	bhi.n	8009974 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800993c:	a201      	add	r2, pc, #4	; (adr r2, 8009944 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800993e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009942:	bf00      	nop
 8009944:	0800997b 	.word	0x0800997b
 8009948:	08009955 	.word	0x08009955
 800994c:	08009963 	.word	0x08009963
 8009950:	0800997b 	.word	0x0800997b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009954:	4b92      	ldr	r3, [pc, #584]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009958:	4a91      	ldr	r2, [pc, #580]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800995a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800995e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009960:	e00c      	b.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	3304      	adds	r3, #4
 8009966:	2102      	movs	r1, #2
 8009968:	4618      	mov	r0, r3
 800996a:	f001 fd27 	bl	800b3bc <RCCEx_PLL2_Config>
 800996e:	4603      	mov	r3, r0
 8009970:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8009972:	e003      	b.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009974:	2301      	movs	r3, #1
 8009976:	75fb      	strb	r3, [r7, #23]
      break;
 8009978:	e000      	b.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800997a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800997c:	7dfb      	ldrb	r3, [r7, #23]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d109      	bne.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009982:	4b87      	ldr	r3, [pc, #540]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009986:	f023 0203 	bic.w	r2, r3, #3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800998e:	4984      	ldr	r1, [pc, #528]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009990:	4313      	orrs	r3, r2
 8009992:	64cb      	str	r3, [r1, #76]	; 0x4c
 8009994:	e001      	b.n	800999a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009996:	7dfb      	ldrb	r3, [r7, #23]
 8009998:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	f000 8086 	beq.w	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80099a8:	4b7e      	ldr	r3, [pc, #504]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a7d      	ldr	r2, [pc, #500]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80099ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099b2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80099b4:	f7f8 ffcc 	bl	8002950 <HAL_GetTick>
 80099b8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80099ba:	e009      	b.n	80099d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80099bc:	f7f8 ffc8 	bl	8002950 <HAL_GetTick>
 80099c0:	4602      	mov	r2, r0
 80099c2:	693b      	ldr	r3, [r7, #16]
 80099c4:	1ad3      	subs	r3, r2, r3
 80099c6:	2b64      	cmp	r3, #100	; 0x64
 80099c8:	d902      	bls.n	80099d0 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80099ca:	2303      	movs	r3, #3
 80099cc:	75fb      	strb	r3, [r7, #23]
        break;
 80099ce:	e005      	b.n	80099dc <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80099d0:	4b74      	ldr	r3, [pc, #464]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d0ef      	beq.n	80099bc <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80099dc:	7dfb      	ldrb	r3, [r7, #23]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d166      	bne.n	8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80099e2:	4b6f      	ldr	r3, [pc, #444]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80099e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80099ec:	4053      	eors	r3, r2
 80099ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d013      	beq.n	8009a1e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80099f6:	4b6a      	ldr	r3, [pc, #424]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80099f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099fe:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009a00:	4b67      	ldr	r3, [pc, #412]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a04:	4a66      	ldr	r2, [pc, #408]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a0a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009a0c:	4b64      	ldr	r3, [pc, #400]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a10:	4a63      	ldr	r2, [pc, #396]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a16:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009a18:	4a61      	ldr	r2, [pc, #388]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009a24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a28:	d115      	bne.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a2a:	f7f8 ff91 	bl	8002950 <HAL_GetTick>
 8009a2e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009a30:	e00b      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a32:	f7f8 ff8d 	bl	8002950 <HAL_GetTick>
 8009a36:	4602      	mov	r2, r0
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	1ad3      	subs	r3, r2, r3
 8009a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d902      	bls.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8009a44:	2303      	movs	r3, #3
 8009a46:	75fb      	strb	r3, [r7, #23]
            break;
 8009a48:	e005      	b.n	8009a56 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009a4a:	4b55      	ldr	r3, [pc, #340]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009a4e:	f003 0302 	and.w	r3, r3, #2
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d0ed      	beq.n	8009a32 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8009a56:	7dfb      	ldrb	r3, [r7, #23]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d126      	bne.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009a62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a6a:	d10d      	bne.n	8009a88 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8009a6c:	4b4c      	ldr	r3, [pc, #304]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009a7a:	0919      	lsrs	r1, r3, #4
 8009a7c:	4b4a      	ldr	r3, [pc, #296]	; (8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8009a7e:	400b      	ands	r3, r1
 8009a80:	4947      	ldr	r1, [pc, #284]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a82:	4313      	orrs	r3, r2
 8009a84:	610b      	str	r3, [r1, #16]
 8009a86:	e005      	b.n	8009a94 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8009a88:	4b45      	ldr	r3, [pc, #276]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a8a:	691b      	ldr	r3, [r3, #16]
 8009a8c:	4a44      	ldr	r2, [pc, #272]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a8e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009a92:	6113      	str	r3, [r2, #16]
 8009a94:	4b42      	ldr	r3, [pc, #264]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009a96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009a9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009aa2:	493f      	ldr	r1, [pc, #252]	; (8009ba0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	670b      	str	r3, [r1, #112]	; 0x70
 8009aa8:	e004      	b.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009aaa:	7dfb      	ldrb	r3, [r7, #23]
 8009aac:	75bb      	strb	r3, [r7, #22]
 8009aae:	e001      	b.n	8009ab4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ab0:	7dfb      	ldrb	r3, [r7, #23]
 8009ab2:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f003 0301 	and.w	r3, r3, #1
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	f000 8085 	beq.w	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009ac6:	2b28      	cmp	r3, #40	; 0x28
 8009ac8:	d866      	bhi.n	8009b98 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8009aca:	a201      	add	r2, pc, #4	; (adr r2, 8009ad0 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8009acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad0:	08009bad 	.word	0x08009bad
 8009ad4:	08009b99 	.word	0x08009b99
 8009ad8:	08009b99 	.word	0x08009b99
 8009adc:	08009b99 	.word	0x08009b99
 8009ae0:	08009b99 	.word	0x08009b99
 8009ae4:	08009b99 	.word	0x08009b99
 8009ae8:	08009b99 	.word	0x08009b99
 8009aec:	08009b99 	.word	0x08009b99
 8009af0:	08009b75 	.word	0x08009b75
 8009af4:	08009b99 	.word	0x08009b99
 8009af8:	08009b99 	.word	0x08009b99
 8009afc:	08009b99 	.word	0x08009b99
 8009b00:	08009b99 	.word	0x08009b99
 8009b04:	08009b99 	.word	0x08009b99
 8009b08:	08009b99 	.word	0x08009b99
 8009b0c:	08009b99 	.word	0x08009b99
 8009b10:	08009b87 	.word	0x08009b87
 8009b14:	08009b99 	.word	0x08009b99
 8009b18:	08009b99 	.word	0x08009b99
 8009b1c:	08009b99 	.word	0x08009b99
 8009b20:	08009b99 	.word	0x08009b99
 8009b24:	08009b99 	.word	0x08009b99
 8009b28:	08009b99 	.word	0x08009b99
 8009b2c:	08009b99 	.word	0x08009b99
 8009b30:	08009bad 	.word	0x08009bad
 8009b34:	08009b99 	.word	0x08009b99
 8009b38:	08009b99 	.word	0x08009b99
 8009b3c:	08009b99 	.word	0x08009b99
 8009b40:	08009b99 	.word	0x08009b99
 8009b44:	08009b99 	.word	0x08009b99
 8009b48:	08009b99 	.word	0x08009b99
 8009b4c:	08009b99 	.word	0x08009b99
 8009b50:	08009bad 	.word	0x08009bad
 8009b54:	08009b99 	.word	0x08009b99
 8009b58:	08009b99 	.word	0x08009b99
 8009b5c:	08009b99 	.word	0x08009b99
 8009b60:	08009b99 	.word	0x08009b99
 8009b64:	08009b99 	.word	0x08009b99
 8009b68:	08009b99 	.word	0x08009b99
 8009b6c:	08009b99 	.word	0x08009b99
 8009b70:	08009bad 	.word	0x08009bad
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	3304      	adds	r3, #4
 8009b78:	2101      	movs	r1, #1
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f001 fc1e 	bl	800b3bc <RCCEx_PLL2_Config>
 8009b80:	4603      	mov	r3, r0
 8009b82:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009b84:	e013      	b.n	8009bae <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	3324      	adds	r3, #36	; 0x24
 8009b8a:	2101      	movs	r1, #1
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f001 fcc7 	bl	800b520 <RCCEx_PLL3_Config>
 8009b92:	4603      	mov	r3, r0
 8009b94:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009b96:	e00a      	b.n	8009bae <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	75fb      	strb	r3, [r7, #23]
      break;
 8009b9c:	e007      	b.n	8009bae <HAL_RCCEx_PeriphCLKConfig+0x842>
 8009b9e:	bf00      	nop
 8009ba0:	58024400 	.word	0x58024400
 8009ba4:	58024800 	.word	0x58024800
 8009ba8:	00ffffcf 	.word	0x00ffffcf
      break;
 8009bac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009bae:	7dfb      	ldrb	r3, [r7, #23]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d109      	bne.n	8009bc8 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009bb4:	4b96      	ldr	r3, [pc, #600]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009bb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bb8:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009bc0:	4993      	ldr	r1, [pc, #588]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	654b      	str	r3, [r1, #84]	; 0x54
 8009bc6:	e001      	b.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bc8:	7dfb      	ldrb	r3, [r7, #23]
 8009bca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f003 0302 	and.w	r3, r3, #2
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d038      	beq.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bdc:	2b05      	cmp	r3, #5
 8009bde:	d821      	bhi.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8009be0:	a201      	add	r2, pc, #4	; (adr r2, 8009be8 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8009be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be6:	bf00      	nop
 8009be8:	08009c2b 	.word	0x08009c2b
 8009bec:	08009c01 	.word	0x08009c01
 8009bf0:	08009c13 	.word	0x08009c13
 8009bf4:	08009c2b 	.word	0x08009c2b
 8009bf8:	08009c2b 	.word	0x08009c2b
 8009bfc:	08009c2b 	.word	0x08009c2b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	3304      	adds	r3, #4
 8009c04:	2101      	movs	r1, #1
 8009c06:	4618      	mov	r0, r3
 8009c08:	f001 fbd8 	bl	800b3bc <RCCEx_PLL2_Config>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009c10:	e00c      	b.n	8009c2c <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	3324      	adds	r3, #36	; 0x24
 8009c16:	2101      	movs	r1, #1
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f001 fc81 	bl	800b520 <RCCEx_PLL3_Config>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009c22:	e003      	b.n	8009c2c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009c24:	2301      	movs	r3, #1
 8009c26:	75fb      	strb	r3, [r7, #23]
      break;
 8009c28:	e000      	b.n	8009c2c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8009c2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009c2c:	7dfb      	ldrb	r3, [r7, #23]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d109      	bne.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009c32:	4b77      	ldr	r3, [pc, #476]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c36:	f023 0207 	bic.w	r2, r3, #7
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c3e:	4974      	ldr	r1, [pc, #464]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009c40:	4313      	orrs	r3, r2
 8009c42:	654b      	str	r3, [r1, #84]	; 0x54
 8009c44:	e001      	b.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c46:	7dfb      	ldrb	r3, [r7, #23]
 8009c48:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f003 0304 	and.w	r3, r3, #4
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d03a      	beq.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c5c:	2b05      	cmp	r3, #5
 8009c5e:	d821      	bhi.n	8009ca4 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8009c60:	a201      	add	r2, pc, #4	; (adr r2, 8009c68 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8009c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c66:	bf00      	nop
 8009c68:	08009cab 	.word	0x08009cab
 8009c6c:	08009c81 	.word	0x08009c81
 8009c70:	08009c93 	.word	0x08009c93
 8009c74:	08009cab 	.word	0x08009cab
 8009c78:	08009cab 	.word	0x08009cab
 8009c7c:	08009cab 	.word	0x08009cab
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	3304      	adds	r3, #4
 8009c84:	2101      	movs	r1, #1
 8009c86:	4618      	mov	r0, r3
 8009c88:	f001 fb98 	bl	800b3bc <RCCEx_PLL2_Config>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009c90:	e00c      	b.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	3324      	adds	r3, #36	; 0x24
 8009c96:	2101      	movs	r1, #1
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f001 fc41 	bl	800b520 <RCCEx_PLL3_Config>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009ca2:	e003      	b.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ca8:	e000      	b.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8009caa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009cac:	7dfb      	ldrb	r3, [r7, #23]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d10a      	bne.n	8009cc8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009cb2:	4b57      	ldr	r3, [pc, #348]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cb6:	f023 0207 	bic.w	r2, r3, #7
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cc0:	4953      	ldr	r1, [pc, #332]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	658b      	str	r3, [r1, #88]	; 0x58
 8009cc6:	e001      	b.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cc8:	7dfb      	ldrb	r3, [r7, #23]
 8009cca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f003 0320 	and.w	r3, r3, #32
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d04b      	beq.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cde:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ce2:	d02e      	beq.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8009ce4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ce8:	d828      	bhi.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8009cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cee:	d02a      	beq.n	8009d46 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8009cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cf4:	d822      	bhi.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8009cf6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009cfa:	d026      	beq.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8009cfc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009d00:	d81c      	bhi.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8009d02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d06:	d010      	beq.n	8009d2a <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8009d08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d0c:	d816      	bhi.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d01d      	beq.n	8009d4e <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8009d12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009d16:	d111      	bne.n	8009d3c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	3304      	adds	r3, #4
 8009d1c:	2100      	movs	r1, #0
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f001 fb4c 	bl	800b3bc <RCCEx_PLL2_Config>
 8009d24:	4603      	mov	r3, r0
 8009d26:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8009d28:	e012      	b.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	3324      	adds	r3, #36	; 0x24
 8009d2e:	2102      	movs	r1, #2
 8009d30:	4618      	mov	r0, r3
 8009d32:	f001 fbf5 	bl	800b520 <RCCEx_PLL3_Config>
 8009d36:	4603      	mov	r3, r0
 8009d38:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8009d3a:	e009      	b.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	75fb      	strb	r3, [r7, #23]
      break;
 8009d40:	e006      	b.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8009d42:	bf00      	nop
 8009d44:	e004      	b.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8009d46:	bf00      	nop
 8009d48:	e002      	b.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8009d4a:	bf00      	nop
 8009d4c:	e000      	b.n	8009d50 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8009d4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009d50:	7dfb      	ldrb	r3, [r7, #23]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d10a      	bne.n	8009d6c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009d56:	4b2e      	ldr	r3, [pc, #184]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d5a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d64:	492a      	ldr	r1, [pc, #168]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009d66:	4313      	orrs	r3, r2
 8009d68:	654b      	str	r3, [r1, #84]	; 0x54
 8009d6a:	e001      	b.n	8009d70 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d6c:	7dfb      	ldrb	r3, [r7, #23]
 8009d6e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d04d      	beq.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009d82:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009d86:	d02e      	beq.n	8009de6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8009d88:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009d8c:	d828      	bhi.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8009d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d92:	d02a      	beq.n	8009dea <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8009d94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d98:	d822      	bhi.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8009d9a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009d9e:	d026      	beq.n	8009dee <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8009da0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009da4:	d81c      	bhi.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8009da6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009daa:	d010      	beq.n	8009dce <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8009dac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009db0:	d816      	bhi.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d01d      	beq.n	8009df2 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8009db6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dba:	d111      	bne.n	8009de0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	3304      	adds	r3, #4
 8009dc0:	2100      	movs	r1, #0
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f001 fafa 	bl	800b3bc <RCCEx_PLL2_Config>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8009dcc:	e012      	b.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	3324      	adds	r3, #36	; 0x24
 8009dd2:	2102      	movs	r1, #2
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f001 fba3 	bl	800b520 <RCCEx_PLL3_Config>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8009dde:	e009      	b.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009de0:	2301      	movs	r3, #1
 8009de2:	75fb      	strb	r3, [r7, #23]
      break;
 8009de4:	e006      	b.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8009de6:	bf00      	nop
 8009de8:	e004      	b.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8009dea:	bf00      	nop
 8009dec:	e002      	b.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8009dee:	bf00      	nop
 8009df0:	e000      	b.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8009df2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009df4:	7dfb      	ldrb	r3, [r7, #23]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d10c      	bne.n	8009e14 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009dfa:	4b05      	ldr	r3, [pc, #20]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dfe:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009e08:	4901      	ldr	r1, [pc, #4]	; (8009e10 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009e0a:	4313      	orrs	r3, r2
 8009e0c:	658b      	str	r3, [r1, #88]	; 0x58
 8009e0e:	e003      	b.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8009e10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e14:	7dfb      	ldrb	r3, [r7, #23]
 8009e16:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d04b      	beq.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009e2a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009e2e:	d02e      	beq.n	8009e8e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8009e30:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009e34:	d828      	bhi.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8009e36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e3a:	d02a      	beq.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8009e3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e40:	d822      	bhi.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8009e42:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009e46:	d026      	beq.n	8009e96 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8009e48:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009e4c:	d81c      	bhi.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8009e4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009e52:	d010      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8009e54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009e58:	d816      	bhi.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d01d      	beq.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8009e5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e62:	d111      	bne.n	8009e88 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	3304      	adds	r3, #4
 8009e68:	2100      	movs	r1, #0
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f001 faa6 	bl	800b3bc <RCCEx_PLL2_Config>
 8009e70:	4603      	mov	r3, r0
 8009e72:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8009e74:	e012      	b.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	3324      	adds	r3, #36	; 0x24
 8009e7a:	2102      	movs	r1, #2
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f001 fb4f 	bl	800b520 <RCCEx_PLL3_Config>
 8009e82:	4603      	mov	r3, r0
 8009e84:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8009e86:	e009      	b.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	75fb      	strb	r3, [r7, #23]
      break;
 8009e8c:	e006      	b.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8009e8e:	bf00      	nop
 8009e90:	e004      	b.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8009e92:	bf00      	nop
 8009e94:	e002      	b.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8009e96:	bf00      	nop
 8009e98:	e000      	b.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8009e9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009e9c:	7dfb      	ldrb	r3, [r7, #23]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d10a      	bne.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009ea2:	4b9d      	ldr	r3, [pc, #628]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ea6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009eb0:	4999      	ldr	r1, [pc, #612]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	658b      	str	r3, [r1, #88]	; 0x58
 8009eb6:	e001      	b.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009eb8:	7dfb      	ldrb	r3, [r7, #23]
 8009eba:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f003 0308 	and.w	r3, r3, #8
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d01a      	beq.n	8009efe <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ed2:	d10a      	bne.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	3324      	adds	r3, #36	; 0x24
 8009ed8:	2102      	movs	r1, #2
 8009eda:	4618      	mov	r0, r3
 8009edc:	f001 fb20 	bl	800b520 <RCCEx_PLL3_Config>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d001      	beq.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009eea:	4b8b      	ldr	r3, [pc, #556]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009eee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009ef8:	4987      	ldr	r1, [pc, #540]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009efa:	4313      	orrs	r3, r2
 8009efc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f003 0310 	and.w	r3, r3, #16
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d01a      	beq.n	8009f40 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f14:	d10a      	bne.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	3324      	adds	r3, #36	; 0x24
 8009f1a:	2102      	movs	r1, #2
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f001 faff 	bl	800b520 <RCCEx_PLL3_Config>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d001      	beq.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009f2c:	4b7a      	ldr	r3, [pc, #488]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f3a:	4977      	ldr	r1, [pc, #476]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d034      	beq.n	8009fb6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009f52:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009f56:	d01d      	beq.n	8009f94 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8009f58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009f5c:	d817      	bhi.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d003      	beq.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8009f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f66:	d009      	beq.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8009f68:	e011      	b.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	3304      	adds	r3, #4
 8009f6e:	2100      	movs	r1, #0
 8009f70:	4618      	mov	r0, r3
 8009f72:	f001 fa23 	bl	800b3bc <RCCEx_PLL2_Config>
 8009f76:	4603      	mov	r3, r0
 8009f78:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8009f7a:	e00c      	b.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	3324      	adds	r3, #36	; 0x24
 8009f80:	2102      	movs	r1, #2
 8009f82:	4618      	mov	r0, r3
 8009f84:	f001 facc 	bl	800b520 <RCCEx_PLL3_Config>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8009f8c:	e003      	b.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009f8e:	2301      	movs	r3, #1
 8009f90:	75fb      	strb	r3, [r7, #23]
      break;
 8009f92:	e000      	b.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8009f94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009f96:	7dfb      	ldrb	r3, [r7, #23]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d10a      	bne.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009f9c:	4b5e      	ldr	r3, [pc, #376]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fa0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009faa:	495b      	ldr	r1, [pc, #364]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009fac:	4313      	orrs	r3, r2
 8009fae:	658b      	str	r3, [r1, #88]	; 0x58
 8009fb0:	e001      	b.n	8009fb6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fb2:	7dfb      	ldrb	r3, [r7, #23]
 8009fb4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d033      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fc8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009fcc:	d01c      	beq.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8009fce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009fd2:	d816      	bhi.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8009fd4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009fd8:	d003      	beq.n	8009fe2 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8009fda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009fde:	d007      	beq.n	8009ff0 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8009fe0:	e00f      	b.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009fe2:	4b4d      	ldr	r3, [pc, #308]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fe6:	4a4c      	ldr	r2, [pc, #304]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8009fe8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009fec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8009fee:	e00c      	b.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	3324      	adds	r3, #36	; 0x24
 8009ff4:	2101      	movs	r1, #1
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f001 fa92 	bl	800b520 <RCCEx_PLL3_Config>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800a000:	e003      	b.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	75fb      	strb	r3, [r7, #23]
      break;
 800a006:	e000      	b.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 800a008:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a00a:	7dfb      	ldrb	r3, [r7, #23]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d10a      	bne.n	800a026 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a010:	4b41      	ldr	r3, [pc, #260]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a014:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a01e:	493e      	ldr	r1, [pc, #248]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a020:	4313      	orrs	r3, r2
 800a022:	654b      	str	r3, [r1, #84]	; 0x54
 800a024:	e001      	b.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a026:	7dfb      	ldrb	r3, [r7, #23]
 800a028:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a032:	2b00      	cmp	r3, #0
 800a034:	d029      	beq.n	800a08a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d003      	beq.n	800a046 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800a03e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a042:	d007      	beq.n	800a054 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800a044:	e00f      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a046:	4b34      	ldr	r3, [pc, #208]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a04a:	4a33      	ldr	r2, [pc, #204]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a04c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a050:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a052:	e00b      	b.n	800a06c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	3304      	adds	r3, #4
 800a058:	2102      	movs	r1, #2
 800a05a:	4618      	mov	r0, r3
 800a05c:	f001 f9ae 	bl	800b3bc <RCCEx_PLL2_Config>
 800a060:	4603      	mov	r3, r0
 800a062:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800a064:	e002      	b.n	800a06c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800a066:	2301      	movs	r3, #1
 800a068:	75fb      	strb	r3, [r7, #23]
      break;
 800a06a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a06c:	7dfb      	ldrb	r3, [r7, #23]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d109      	bne.n	800a086 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a072:	4b29      	ldr	r3, [pc, #164]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a076:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a07e:	4926      	ldr	r1, [pc, #152]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a080:	4313      	orrs	r3, r2
 800a082:	64cb      	str	r3, [r1, #76]	; 0x4c
 800a084:	e001      	b.n	800a08a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a086:	7dfb      	ldrb	r3, [r7, #23]
 800a088:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a092:	2b00      	cmp	r3, #0
 800a094:	d00a      	beq.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	3324      	adds	r3, #36	; 0x24
 800a09a:	2102      	movs	r1, #2
 800a09c:	4618      	mov	r0, r3
 800a09e:	f001 fa3f 	bl	800b520 <RCCEx_PLL3_Config>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d001      	beq.n	800a0ac <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d033      	beq.n	800a120 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a0bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0c0:	d017      	beq.n	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800a0c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0c6:	d811      	bhi.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800a0c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0cc:	d013      	beq.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800a0ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0d2:	d80b      	bhi.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d010      	beq.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 800a0d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0dc:	d106      	bne.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a0de:	4b0e      	ldr	r3, [pc, #56]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a0e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0e2:	4a0d      	ldr	r2, [pc, #52]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a0e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a0e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800a0ea:	e007      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	75fb      	strb	r3, [r7, #23]
      break;
 800a0f0:	e004      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800a0f2:	bf00      	nop
 800a0f4:	e002      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800a0f6:	bf00      	nop
 800a0f8:	e000      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800a0fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a0fc:	7dfb      	ldrb	r3, [r7, #23]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d10c      	bne.n	800a11c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a102:	4b05      	ldr	r3, [pc, #20]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a106:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a10e:	4902      	ldr	r1, [pc, #8]	; (800a118 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800a110:	4313      	orrs	r3, r2
 800a112:	654b      	str	r3, [r1, #84]	; 0x54
 800a114:	e004      	b.n	800a120 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800a116:	bf00      	nop
 800a118:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a11c:	7dfb      	ldrb	r3, [r7, #23]
 800a11e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d008      	beq.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a12c:	4b31      	ldr	r3, [pc, #196]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a12e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a130:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a138:	492e      	ldr	r1, [pc, #184]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a13a:	4313      	orrs	r3, r2
 800a13c:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a146:	2b00      	cmp	r3, #0
 800a148:	d009      	beq.n	800a15e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a14a:	4b2a      	ldr	r3, [pc, #168]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a14c:	691b      	ldr	r3, [r3, #16]
 800a14e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a158:	4926      	ldr	r1, [pc, #152]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a15a:	4313      	orrs	r3, r2
 800a15c:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a166:	2b00      	cmp	r3, #0
 800a168:	d008      	beq.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a16a:	4b22      	ldr	r3, [pc, #136]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a16c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a16e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a176:	491f      	ldr	r1, [pc, #124]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a178:	4313      	orrs	r3, r2
 800a17a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a184:	2b00      	cmp	r3, #0
 800a186:	d00d      	beq.n	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a188:	4b1a      	ldr	r3, [pc, #104]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a18a:	691b      	ldr	r3, [r3, #16]
 800a18c:	4a19      	ldr	r2, [pc, #100]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a18e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a192:	6113      	str	r3, [r2, #16]
 800a194:	4b17      	ldr	r3, [pc, #92]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a196:	691a      	ldr	r2, [r3, #16]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a19e:	4915      	ldr	r1, [pc, #84]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	da08      	bge.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a1ac:	4b11      	ldr	r3, [pc, #68]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a1ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1b0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1b8:	490e      	ldr	r1, [pc, #56]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d009      	beq.n	800a1de <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a1ca:	4b0a      	ldr	r3, [pc, #40]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a1cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1d8:	4906      	ldr	r1, [pc, #24]	; (800a1f4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800a1de:	7dbb      	ldrb	r3, [r7, #22]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d101      	bne.n	800a1e8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	e000      	b.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 800a1e8:	2301      	movs	r3, #1
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3718      	adds	r7, #24
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}
 800a1f2:	bf00      	nop
 800a1f4:	58024400 	.word	0x58024400

0800a1f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b090      	sub	sp, #64	; 0x40
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a206:	f040 8095 	bne.w	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800a20a:	4b97      	ldr	r3, [pc, #604]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a20c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a20e:	f003 0307 	and.w	r3, r3, #7
 800a212:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a216:	2b04      	cmp	r3, #4
 800a218:	f200 8088 	bhi.w	800a32c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800a21c:	a201      	add	r2, pc, #4	; (adr r2, 800a224 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800a21e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a222:	bf00      	nop
 800a224:	0800a239 	.word	0x0800a239
 800a228:	0800a261 	.word	0x0800a261
 800a22c:	0800a289 	.word	0x0800a289
 800a230:	0800a325 	.word	0x0800a325
 800a234:	0800a2b1 	.word	0x0800a2b1
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a238:	4b8b      	ldr	r3, [pc, #556]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a240:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a244:	d108      	bne.n	800a258 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a246:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a24a:	4618      	mov	r0, r3
 800a24c:	f000 ff64 	bl	800b118 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800a250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a252:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a254:	f000 bc94 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a258:	2300      	movs	r3, #0
 800a25a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a25c:	f000 bc90 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a260:	4b81      	ldr	r3, [pc, #516]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a268:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a26c:	d108      	bne.n	800a280 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a26e:	f107 0318 	add.w	r3, r7, #24
 800a272:	4618      	mov	r0, r3
 800a274:	f000 fca8 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a278:	69bb      	ldr	r3, [r7, #24]
 800a27a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a27c:	f000 bc80 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a280:	2300      	movs	r3, #0
 800a282:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a284:	f000 bc7c 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a288:	4b77      	ldr	r3, [pc, #476]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a290:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a294:	d108      	bne.n	800a2a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a296:	f107 030c 	add.w	r3, r7, #12
 800a29a:	4618      	mov	r0, r3
 800a29c:	f000 fde8 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a2a4:	f000 bc6c 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a2ac:	f000 bc68 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a2b0:	4b6d      	ldr	r3, [pc, #436]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a2b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a2b8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a2ba:	4b6b      	ldr	r3, [pc, #428]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f003 0304 	and.w	r3, r3, #4
 800a2c2:	2b04      	cmp	r3, #4
 800a2c4:	d10c      	bne.n	800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800a2c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d109      	bne.n	800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a2cc:	4b66      	ldr	r3, [pc, #408]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	08db      	lsrs	r3, r3, #3
 800a2d2:	f003 0303 	and.w	r3, r3, #3
 800a2d6:	4a65      	ldr	r2, [pc, #404]	; (800a46c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800a2d8:	fa22 f303 	lsr.w	r3, r2, r3
 800a2dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2de:	e01f      	b.n	800a320 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a2e0:	4b61      	ldr	r3, [pc, #388]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2ec:	d106      	bne.n	800a2fc <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800a2ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a2f4:	d102      	bne.n	800a2fc <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a2f6:	4b5e      	ldr	r3, [pc, #376]	; (800a470 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800a2f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2fa:	e011      	b.n	800a320 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a2fc:	4b5a      	ldr	r3, [pc, #360]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a304:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a308:	d106      	bne.n	800a318 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800a30a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a30c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a310:	d102      	bne.n	800a318 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a312:	4b58      	ldr	r3, [pc, #352]	; (800a474 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800a314:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a316:	e003      	b.n	800a320 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a318:	2300      	movs	r3, #0
 800a31a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a31c:	f000 bc30 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a320:	f000 bc2e 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a324:	4b54      	ldr	r3, [pc, #336]	; (800a478 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800a326:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a328:	f000 bc2a 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800a32c:	2300      	movs	r3, #0
 800a32e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a330:	f000 bc26 	b.w	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a33a:	f040 809f 	bne.w	800a47c <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800a33e:	4b4a      	ldr	r3, [pc, #296]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a342:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800a346:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a34a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a34e:	d04d      	beq.n	800a3ec <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800a350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a352:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a356:	f200 8084 	bhi.w	800a462 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a35a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a35c:	2bc0      	cmp	r3, #192	; 0xc0
 800a35e:	d07d      	beq.n	800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800a360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a362:	2bc0      	cmp	r3, #192	; 0xc0
 800a364:	d87d      	bhi.n	800a462 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a368:	2b80      	cmp	r3, #128	; 0x80
 800a36a:	d02d      	beq.n	800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 800a36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a36e:	2b80      	cmp	r3, #128	; 0x80
 800a370:	d877      	bhi.n	800a462 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a374:	2b00      	cmp	r3, #0
 800a376:	d003      	beq.n	800a380 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 800a378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a37a:	2b40      	cmp	r3, #64	; 0x40
 800a37c:	d012      	beq.n	800a3a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800a37e:	e070      	b.n	800a462 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a380:	4b39      	ldr	r3, [pc, #228]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a388:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a38c:	d107      	bne.n	800a39e <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a38e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a392:	4618      	mov	r0, r3
 800a394:	f000 fec0 	bl	800b118 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a39c:	e3f0      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a3a2:	e3ed      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a3a4:	4b30      	ldr	r3, [pc, #192]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a3ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a3b0:	d107      	bne.n	800a3c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3b2:	f107 0318 	add.w	r3, r7, #24
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f000 fc06 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a3bc:	69bb      	ldr	r3, [r7, #24]
 800a3be:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a3c0:	e3de      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a3c6:	e3db      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a3c8:	4b27      	ldr	r3, [pc, #156]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a3d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a3d4:	d107      	bne.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3d6:	f107 030c 	add.w	r3, r7, #12
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f000 fd48 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a3e4:	e3cc      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a3ea:	e3c9      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a3ec:	4b1e      	ldr	r3, [pc, #120]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a3ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a3f4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a3f6:	4b1c      	ldr	r3, [pc, #112]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f003 0304 	and.w	r3, r3, #4
 800a3fe:	2b04      	cmp	r3, #4
 800a400:	d10c      	bne.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800a402:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a404:	2b00      	cmp	r3, #0
 800a406:	d109      	bne.n	800a41c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a408:	4b17      	ldr	r3, [pc, #92]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	08db      	lsrs	r3, r3, #3
 800a40e:	f003 0303 	and.w	r3, r3, #3
 800a412:	4a16      	ldr	r2, [pc, #88]	; (800a46c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800a414:	fa22 f303 	lsr.w	r3, r2, r3
 800a418:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a41a:	e01e      	b.n	800a45a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a41c:	4b12      	ldr	r3, [pc, #72]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a424:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a428:	d106      	bne.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800a42a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a42c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a430:	d102      	bne.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a432:	4b0f      	ldr	r3, [pc, #60]	; (800a470 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800a434:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a436:	e010      	b.n	800a45a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a438:	4b0b      	ldr	r3, [pc, #44]	; (800a468 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a440:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a444:	d106      	bne.n	800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800a446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a448:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a44c:	d102      	bne.n	800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a44e:	4b09      	ldr	r3, [pc, #36]	; (800a474 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800a450:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a452:	e002      	b.n	800a45a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a454:	2300      	movs	r3, #0
 800a456:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a458:	e392      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a45a:	e391      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a45c:	4b06      	ldr	r3, [pc, #24]	; (800a478 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800a45e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a460:	e38e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800a462:	2300      	movs	r3, #0
 800a464:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a466:	e38b      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a468:	58024400 	.word	0x58024400
 800a46c:	03d09000 	.word	0x03d09000
 800a470:	003d0900 	.word	0x003d0900
 800a474:	017d7840 	.word	0x017d7840
 800a478:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a482:	f040 809c 	bne.w	800a5be <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800a486:	4b9d      	ldr	r3, [pc, #628]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a48a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800a48e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a492:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a496:	d054      	beq.n	800a542 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 800a498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a49a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a49e:	f200 808b 	bhi.w	800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800a4a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a4a8:	f000 8083 	beq.w	800a5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 800a4ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4ae:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a4b2:	f200 8081 	bhi.w	800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800a4b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a4bc:	d02f      	beq.n	800a51e <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 800a4be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a4c4:	d878      	bhi.n	800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800a4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d004      	beq.n	800a4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800a4cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a4d2:	d012      	beq.n	800a4fa <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 800a4d4:	e070      	b.n	800a5b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a4d6:	4b89      	ldr	r3, [pc, #548]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a4e2:	d107      	bne.n	800a4f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a4e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f000 fe15 	bl	800b118 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4f0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a4f2:	e345      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a4f8:	e342      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4fa:	4b80      	ldr	r3, [pc, #512]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a502:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a506:	d107      	bne.n	800a518 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a508:	f107 0318 	add.w	r3, r7, #24
 800a50c:	4618      	mov	r0, r3
 800a50e:	f000 fb5b 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a512:	69bb      	ldr	r3, [r7, #24]
 800a514:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a516:	e333      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a518:	2300      	movs	r3, #0
 800a51a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a51c:	e330      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a51e:	4b77      	ldr	r3, [pc, #476]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a526:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a52a:	d107      	bne.n	800a53c <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a52c:	f107 030c 	add.w	r3, r7, #12
 800a530:	4618      	mov	r0, r3
 800a532:	f000 fc9d 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a53a:	e321      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a53c:	2300      	movs	r3, #0
 800a53e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a540:	e31e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a542:	4b6e      	ldr	r3, [pc, #440]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a546:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a54a:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a54c:	4b6b      	ldr	r3, [pc, #428]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f003 0304 	and.w	r3, r3, #4
 800a554:	2b04      	cmp	r3, #4
 800a556:	d10c      	bne.n	800a572 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800a558:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d109      	bne.n	800a572 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a55e:	4b67      	ldr	r3, [pc, #412]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	08db      	lsrs	r3, r3, #3
 800a564:	f003 0303 	and.w	r3, r3, #3
 800a568:	4a65      	ldr	r2, [pc, #404]	; (800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800a56a:	fa22 f303 	lsr.w	r3, r2, r3
 800a56e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a570:	e01e      	b.n	800a5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a572:	4b62      	ldr	r3, [pc, #392]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a57a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a57e:	d106      	bne.n	800a58e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800a580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a582:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a586:	d102      	bne.n	800a58e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a588:	4b5e      	ldr	r3, [pc, #376]	; (800a704 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800a58a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a58c:	e010      	b.n	800a5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a58e:	4b5b      	ldr	r3, [pc, #364]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a596:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a59a:	d106      	bne.n	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800a59c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a59e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a5a2:	d102      	bne.n	800a5aa <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a5a4:	4b58      	ldr	r3, [pc, #352]	; (800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800a5a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a5a8:	e002      	b.n	800a5b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a5ae:	e2e7      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a5b0:	e2e6      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a5b2:	4b56      	ldr	r3, [pc, #344]	; (800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800a5b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a5b6:	e2e3      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a5bc:	e2e0      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a5c4:	f040 80a7 	bne.w	800a716 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800a5c8:	4b4c      	ldr	r3, [pc, #304]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a5ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5cc:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800a5d0:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a5d8:	d055      	beq.n	800a686 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 800a5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a5e0:	f200 8096 	bhi.w	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800a5e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a5ea:	f000 8084 	beq.w	800a6f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 800a5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a5f4:	f200 808c 	bhi.w	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800a5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a5fe:	d030      	beq.n	800a662 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800a600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a602:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a606:	f200 8083 	bhi.w	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800a60a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d004      	beq.n	800a61a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800a610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a612:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a616:	d012      	beq.n	800a63e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800a618:	e07a      	b.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a61a:	4b38      	ldr	r3, [pc, #224]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a622:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a626:	d107      	bne.n	800a638 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a628:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a62c:	4618      	mov	r0, r3
 800a62e:	f000 fd73 	bl	800b118 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a634:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a636:	e2a3      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a638:	2300      	movs	r3, #0
 800a63a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a63c:	e2a0      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a63e:	4b2f      	ldr	r3, [pc, #188]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a646:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a64a:	d107      	bne.n	800a65c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a64c:	f107 0318 	add.w	r3, r7, #24
 800a650:	4618      	mov	r0, r3
 800a652:	f000 fab9 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800a65a:	e291      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a65c:	2300      	movs	r3, #0
 800a65e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a660:	e28e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a662:	4b26      	ldr	r3, [pc, #152]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a66a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a66e:	d107      	bne.n	800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a670:	f107 030c 	add.w	r3, r7, #12
 800a674:	4618      	mov	r0, r3
 800a676:	f000 fbfb 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a67e:	e27f      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a680:	2300      	movs	r3, #0
 800a682:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a684:	e27c      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a686:	4b1d      	ldr	r3, [pc, #116]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a68a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a68e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a690:	4b1a      	ldr	r3, [pc, #104]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	f003 0304 	and.w	r3, r3, #4
 800a698:	2b04      	cmp	r3, #4
 800a69a:	d10c      	bne.n	800a6b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 800a69c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d109      	bne.n	800a6b6 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a6a2:	4b16      	ldr	r3, [pc, #88]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	08db      	lsrs	r3, r3, #3
 800a6a8:	f003 0303 	and.w	r3, r3, #3
 800a6ac:	4a14      	ldr	r2, [pc, #80]	; (800a700 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800a6ae:	fa22 f303 	lsr.w	r3, r2, r3
 800a6b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6b4:	e01e      	b.n	800a6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a6b6:	4b11      	ldr	r3, [pc, #68]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a6c2:	d106      	bne.n	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 800a6c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a6ca:	d102      	bne.n	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a6cc:	4b0d      	ldr	r3, [pc, #52]	; (800a704 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800a6ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6d0:	e010      	b.n	800a6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a6d2:	4b0a      	ldr	r3, [pc, #40]	; (800a6fc <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a6de:	d106      	bne.n	800a6ee <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800a6e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a6e6:	d102      	bne.n	800a6ee <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a6e8:	4b07      	ldr	r3, [pc, #28]	; (800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800a6ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6ec:	e002      	b.n	800a6f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a6f2:	e245      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a6f4:	e244      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a6f6:	4b05      	ldr	r3, [pc, #20]	; (800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800a6f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a6fa:	e241      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a6fc:	58024400 	.word	0x58024400
 800a700:	03d09000 	.word	0x03d09000
 800a704:	003d0900 	.word	0x003d0900
 800a708:	017d7840 	.word	0x017d7840
 800a70c:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 800a710:	2300      	movs	r3, #0
 800a712:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a714:	e234      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a71c:	f040 809c 	bne.w	800a858 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800a720:	4b9b      	ldr	r3, [pc, #620]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a724:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800a728:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a72a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a72c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a730:	d054      	beq.n	800a7dc <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 800a732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a734:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a738:	f200 808b 	bhi.w	800a852 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800a73c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a73e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a742:	f000 8083 	beq.w	800a84c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 800a746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a748:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a74c:	f200 8081 	bhi.w	800a852 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800a750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a752:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a756:	d02f      	beq.n	800a7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 800a758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a75a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a75e:	d878      	bhi.n	800a852 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800a760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a762:	2b00      	cmp	r3, #0
 800a764:	d004      	beq.n	800a770 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800a766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a768:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a76c:	d012      	beq.n	800a794 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800a76e:	e070      	b.n	800a852 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a770:	4b87      	ldr	r3, [pc, #540]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a778:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a77c:	d107      	bne.n	800a78e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a77e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a782:	4618      	mov	r0, r3
 800a784:	f000 fcc8 	bl	800b118 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a78a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a78c:	e1f8      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a78e:	2300      	movs	r3, #0
 800a790:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a792:	e1f5      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a794:	4b7e      	ldr	r3, [pc, #504]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a79c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a7a0:	d107      	bne.n	800a7b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7a2:	f107 0318 	add.w	r3, r7, #24
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f000 fa0e 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a7ac:	69bb      	ldr	r3, [r7, #24]
 800a7ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a7b0:	e1e6      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a7b6:	e1e3      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a7b8:	4b75      	ldr	r3, [pc, #468]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a7c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a7c4:	d107      	bne.n	800a7d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7c6:	f107 030c 	add.w	r3, r7, #12
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f000 fb50 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a7d4:	e1d4      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a7da:	e1d1      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a7dc:	4b6c      	ldr	r3, [pc, #432]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a7de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a7e4:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a7e6:	4b6a      	ldr	r3, [pc, #424]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	f003 0304 	and.w	r3, r3, #4
 800a7ee:	2b04      	cmp	r3, #4
 800a7f0:	d10c      	bne.n	800a80c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a7f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d109      	bne.n	800a80c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a7f8:	4b65      	ldr	r3, [pc, #404]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	08db      	lsrs	r3, r3, #3
 800a7fe:	f003 0303 	and.w	r3, r3, #3
 800a802:	4a64      	ldr	r2, [pc, #400]	; (800a994 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 800a804:	fa22 f303 	lsr.w	r3, r2, r3
 800a808:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a80a:	e01e      	b.n	800a84a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a80c:	4b60      	ldr	r3, [pc, #384]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a814:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a818:	d106      	bne.n	800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800a81a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a81c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a820:	d102      	bne.n	800a828 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a822:	4b5d      	ldr	r3, [pc, #372]	; (800a998 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 800a824:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a826:	e010      	b.n	800a84a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a828:	4b59      	ldr	r3, [pc, #356]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a830:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a834:	d106      	bne.n	800a844 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800a836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a838:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a83c:	d102      	bne.n	800a844 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a83e:	4b57      	ldr	r3, [pc, #348]	; (800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800a840:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a842:	e002      	b.n	800a84a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a844:	2300      	movs	r3, #0
 800a846:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a848:	e19a      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a84a:	e199      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a84c:	4b54      	ldr	r3, [pc, #336]	; (800a9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a84e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a850:	e196      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800a852:	2300      	movs	r3, #0
 800a854:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a856:	e193      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a85e:	d173      	bne.n	800a948 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800a860:	4b4b      	ldr	r3, [pc, #300]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a864:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a868:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a86c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a870:	d02f      	beq.n	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800a872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a874:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a878:	d863      	bhi.n	800a942 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 800a87a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d004      	beq.n	800a88a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 800a880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a882:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a886:	d012      	beq.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 800a888:	e05b      	b.n	800a942 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a88a:	4b41      	ldr	r3, [pc, #260]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a892:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a896:	d107      	bne.n	800a8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a898:	f107 0318 	add.w	r3, r7, #24
 800a89c:	4618      	mov	r0, r3
 800a89e:	f000 f993 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a8a2:	69bb      	ldr	r3, [r7, #24]
 800a8a4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a8a6:	e16b      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a8ac:	e168      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a8ae:	4b38      	ldr	r3, [pc, #224]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a8b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a8ba:	d107      	bne.n	800a8cc <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8bc:	f107 030c 	add.w	r3, r7, #12
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f000 fad5 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a8c6:	697b      	ldr	r3, [r7, #20]
 800a8c8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a8ca:	e159      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a8d0:	e156      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a8d2:	4b2f      	ldr	r3, [pc, #188]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a8d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a8da:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a8dc:	4b2c      	ldr	r3, [pc, #176]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 0304 	and.w	r3, r3, #4
 800a8e4:	2b04      	cmp	r3, #4
 800a8e6:	d10c      	bne.n	800a902 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 800a8e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d109      	bne.n	800a902 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a8ee:	4b28      	ldr	r3, [pc, #160]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	08db      	lsrs	r3, r3, #3
 800a8f4:	f003 0303 	and.w	r3, r3, #3
 800a8f8:	4a26      	ldr	r2, [pc, #152]	; (800a994 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 800a8fa:	fa22 f303 	lsr.w	r3, r2, r3
 800a8fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a900:	e01e      	b.n	800a940 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a902:	4b23      	ldr	r3, [pc, #140]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a90a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a90e:	d106      	bne.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 800a910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a912:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a916:	d102      	bne.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a918:	4b1f      	ldr	r3, [pc, #124]	; (800a998 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 800a91a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a91c:	e010      	b.n	800a940 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a91e:	4b1c      	ldr	r3, [pc, #112]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a926:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a92a:	d106      	bne.n	800a93a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 800a92c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a92e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a932:	d102      	bne.n	800a93a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a934:	4b19      	ldr	r3, [pc, #100]	; (800a99c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800a936:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a938:	e002      	b.n	800a940 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a93a:	2300      	movs	r3, #0
 800a93c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a93e:	e11f      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a940:	e11e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 800a942:	2300      	movs	r3, #0
 800a944:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a946:	e11b      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a94e:	d13e      	bne.n	800a9ce <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800a950:	4b0f      	ldr	r3, [pc, #60]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a952:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a954:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a958:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a95a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d004      	beq.n	800a96a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 800a960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a966:	d01d      	beq.n	800a9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800a968:	e02e      	b.n	800a9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a96a:	4b09      	ldr	r3, [pc, #36]	; (800a990 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a972:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a976:	d107      	bne.n	800a988 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a97c:	4618      	mov	r0, r3
 800a97e:	f000 fbcb 	bl	800b118 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a984:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800a986:	e0fb      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800a988:	2300      	movs	r3, #0
 800a98a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a98c:	e0f8      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800a98e:	bf00      	nop
 800a990:	58024400 	.word	0x58024400
 800a994:	03d09000 	.word	0x03d09000
 800a998:	003d0900 	.word	0x003d0900
 800a99c:	017d7840 	.word	0x017d7840
 800a9a0:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9a4:	4b79      	ldr	r3, [pc, #484]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a9b0:	d107      	bne.n	800a9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9b2:	f107 0318 	add.w	r3, r7, #24
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f000 f906 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a9bc:	6a3b      	ldr	r3, [r7, #32]
 800a9be:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800a9c0:	e0de      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a9c6:	e0db      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a9cc:	e0d8      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a9d4:	f040 8085 	bne.w	800aae2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800a9d8:	4b6c      	ldr	r3, [pc, #432]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a9da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9dc:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800a9e0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a9e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a9e8:	d06b      	beq.n	800aac2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 800a9ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a9f0:	d874      	bhi.n	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800a9f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9f8:	d056      	beq.n	800aaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 800a9fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa00:	d86c      	bhi.n	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800aa02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa04:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800aa08:	d03b      	beq.n	800aa82 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 800aa0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa0c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800aa10:	d864      	bhi.n	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800aa12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa18:	d021      	beq.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800aa1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa20:	d85c      	bhi.n	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800aa22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d004      	beq.n	800aa32 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800aa28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa2e:	d004      	beq.n	800aa3a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 800aa30:	e054      	b.n	800aadc <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800aa32:	f000 f8b3 	bl	800ab9c <HAL_RCCEx_GetD3PCLK1Freq>
 800aa36:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 800aa38:	e0a2      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa3a:	4b54      	ldr	r3, [pc, #336]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aa42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aa46:	d107      	bne.n	800aa58 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa48:	f107 0318 	add.w	r3, r7, #24
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f000 f8bb 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aa52:	69fb      	ldr	r3, [r7, #28]
 800aa54:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aa56:	e093      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800aa58:	2300      	movs	r3, #0
 800aa5a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa5c:	e090      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa5e:	4b4b      	ldr	r3, [pc, #300]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800aa66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa6a:	d107      	bne.n	800aa7c <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa6c:	f107 030c 	add.w	r3, r7, #12
 800aa70:	4618      	mov	r0, r3
 800aa72:	f000 f9fd 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aa7a:	e081      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa80:	e07e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa82:	4b42      	ldr	r3, [pc, #264]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	f003 0304 	and.w	r3, r3, #4
 800aa8a:	2b04      	cmp	r3, #4
 800aa8c:	d109      	bne.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aa8e:	4b3f      	ldr	r3, [pc, #252]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	08db      	lsrs	r3, r3, #3
 800aa94:	f003 0303 	and.w	r3, r3, #3
 800aa98:	4a3d      	ldr	r2, [pc, #244]	; (800ab90 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800aa9a:	fa22 f303 	lsr.w	r3, r2, r3
 800aa9e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aaa0:	e06e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aaa6:	e06b      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aaa8:	4b38      	ldr	r3, [pc, #224]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aab0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aab4:	d102      	bne.n	800aabc <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 800aab6:	4b37      	ldr	r3, [pc, #220]	; (800ab94 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800aab8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800aaba:	e061      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800aabc:	2300      	movs	r3, #0
 800aabe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aac0:	e05e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aac2:	4b32      	ldr	r3, [pc, #200]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aaca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aace:	d102      	bne.n	800aad6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 800aad0:	4b31      	ldr	r3, [pc, #196]	; (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800aad2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aad4:	e054      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800aad6:	2300      	movs	r3, #0
 800aad8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aada:	e051      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800aadc:	2300      	movs	r3, #0
 800aade:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aae0:	e04e      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aae8:	d148      	bne.n	800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800aaea:	4b28      	ldr	r3, [pc, #160]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aaec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aaee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800aaf2:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800aaf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aafa:	d02a      	beq.n	800ab52 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 800aafc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aafe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ab02:	d838      	bhi.n	800ab76 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 800ab04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d004      	beq.n	800ab14 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 800ab0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ab10:	d00d      	beq.n	800ab2e <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 800ab12:	e030      	b.n	800ab76 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ab14:	4b1d      	ldr	r3, [pc, #116]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ab20:	d102      	bne.n	800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 800ab22:	4b1d      	ldr	r3, [pc, #116]	; (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800ab24:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ab26:	e02b      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab2c:	e028      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ab2e:	4b17      	ldr	r3, [pc, #92]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ab36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab3a:	d107      	bne.n	800ab4c <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ab3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ab40:	4618      	mov	r0, r3
 800ab42:	f000 fae9 	bl	800b118 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ab46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab48:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ab4a:	e019      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab50:	e016      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab52:	4b0e      	ldr	r3, [pc, #56]	; (800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ab5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab5e:	d107      	bne.n	800ab70 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab60:	f107 0318 	add.w	r3, r7, #24
 800ab64:	4618      	mov	r0, r3
 800ab66:	f000 f82f 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab6a:	69fb      	ldr	r3, [r7, #28]
 800ab6c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ab6e:	e007      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800ab70:	2300      	movs	r3, #0
 800ab72:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab74:	e004      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800ab76:	2300      	movs	r3, #0
 800ab78:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab7a:	e001      	b.n	800ab80 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800ab80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3740      	adds	r7, #64	; 0x40
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	58024400 	.word	0x58024400
 800ab90:	03d09000 	.word	0x03d09000
 800ab94:	003d0900 	.word	0x003d0900
 800ab98:	017d7840 	.word	0x017d7840

0800ab9c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800aba0:	f7fe fb88 	bl	80092b4 <HAL_RCC_GetHCLKFreq>
 800aba4:	4602      	mov	r2, r0
 800aba6:	4b06      	ldr	r3, [pc, #24]	; (800abc0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800aba8:	6a1b      	ldr	r3, [r3, #32]
 800abaa:	091b      	lsrs	r3, r3, #4
 800abac:	f003 0307 	and.w	r3, r3, #7
 800abb0:	4904      	ldr	r1, [pc, #16]	; (800abc4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800abb2:	5ccb      	ldrb	r3, [r1, r3]
 800abb4:	f003 031f 	and.w	r3, r3, #31
 800abb8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	bd80      	pop	{r7, pc}
 800abc0:	58024400 	.word	0x58024400
 800abc4:	080104f8 	.word	0x080104f8

0800abc8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800abc8:	b480      	push	{r7}
 800abca:	b089      	sub	sp, #36	; 0x24
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800abd0:	4ba1      	ldr	r3, [pc, #644]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abd4:	f003 0303 	and.w	r3, r3, #3
 800abd8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800abda:	4b9f      	ldr	r3, [pc, #636]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abde:	0b1b      	lsrs	r3, r3, #12
 800abe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800abe4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800abe6:	4b9c      	ldr	r3, [pc, #624]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abea:	091b      	lsrs	r3, r3, #4
 800abec:	f003 0301 	and.w	r3, r3, #1
 800abf0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800abf2:	4b99      	ldr	r3, [pc, #612]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abf6:	08db      	lsrs	r3, r3, #3
 800abf8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800abfc:	693a      	ldr	r2, [r7, #16]
 800abfe:	fb02 f303 	mul.w	r3, r2, r3
 800ac02:	ee07 3a90 	vmov	s15, r3
 800ac06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac0a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ac0e:	697b      	ldr	r3, [r7, #20]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	f000 8111 	beq.w	800ae38 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ac16:	69bb      	ldr	r3, [r7, #24]
 800ac18:	2b02      	cmp	r3, #2
 800ac1a:	f000 8083 	beq.w	800ad24 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ac1e:	69bb      	ldr	r3, [r7, #24]
 800ac20:	2b02      	cmp	r3, #2
 800ac22:	f200 80a1 	bhi.w	800ad68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ac26:	69bb      	ldr	r3, [r7, #24]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d003      	beq.n	800ac34 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ac2c:	69bb      	ldr	r3, [r7, #24]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d056      	beq.n	800ace0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ac32:	e099      	b.n	800ad68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac34:	4b88      	ldr	r3, [pc, #544]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f003 0320 	and.w	r3, r3, #32
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d02d      	beq.n	800ac9c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ac40:	4b85      	ldr	r3, [pc, #532]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	08db      	lsrs	r3, r3, #3
 800ac46:	f003 0303 	and.w	r3, r3, #3
 800ac4a:	4a84      	ldr	r2, [pc, #528]	; (800ae5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ac4c:	fa22 f303 	lsr.w	r3, r2, r3
 800ac50:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	ee07 3a90 	vmov	s15, r3
 800ac58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	ee07 3a90 	vmov	s15, r3
 800ac62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac6a:	4b7b      	ldr	r3, [pc, #492]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac72:	ee07 3a90 	vmov	s15, r3
 800ac76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac7a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac7e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ae60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac96:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800ac9a:	e087      	b.n	800adac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	ee07 3a90 	vmov	s15, r3
 800aca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aca6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ae64 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800acaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800acae:	4b6a      	ldr	r3, [pc, #424]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800acb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acb6:	ee07 3a90 	vmov	s15, r3
 800acba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acbe:	ed97 6a03 	vldr	s12, [r7, #12]
 800acc2:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ae60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800acd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acda:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800acde:	e065      	b.n	800adac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ace0:	697b      	ldr	r3, [r7, #20]
 800ace2:	ee07 3a90 	vmov	s15, r3
 800ace6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acea:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800acee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800acf2:	4b59      	ldr	r3, [pc, #356]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800acf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acfa:	ee07 3a90 	vmov	s15, r3
 800acfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad02:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad06:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ae60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad1e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ad22:	e043      	b.n	800adac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	ee07 3a90 	vmov	s15, r3
 800ad2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad2e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ae6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ad32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad36:	4b48      	ldr	r3, [pc, #288]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad3e:	ee07 3a90 	vmov	s15, r3
 800ad42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad46:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad4a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ae60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad62:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ad66:	e021      	b.n	800adac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ad68:	697b      	ldr	r3, [r7, #20]
 800ad6a:	ee07 3a90 	vmov	s15, r3
 800ad6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad72:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ae68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ad76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad7a:	4b37      	ldr	r3, [pc, #220]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad82:	ee07 3a90 	vmov	s15, r3
 800ad86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad8a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad8e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ae60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ada2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ada6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800adaa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800adac:	4b2a      	ldr	r3, [pc, #168]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adb0:	0a5b      	lsrs	r3, r3, #9
 800adb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800adb6:	ee07 3a90 	vmov	s15, r3
 800adba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adbe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800adc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800adc6:	edd7 6a07 	vldr	s13, [r7, #28]
 800adca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800adce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800add2:	ee17 2a90 	vmov	r2, s15
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800adda:	4b1f      	ldr	r3, [pc, #124]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800addc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adde:	0c1b      	lsrs	r3, r3, #16
 800ade0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ade4:	ee07 3a90 	vmov	s15, r3
 800ade8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800adf0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800adf4:	edd7 6a07 	vldr	s13, [r7, #28]
 800adf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800adfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae00:	ee17 2a90 	vmov	r2, s15
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800ae08:	4b13      	ldr	r3, [pc, #76]	; (800ae58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ae0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae0c:	0e1b      	lsrs	r3, r3, #24
 800ae0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae12:	ee07 3a90 	vmov	s15, r3
 800ae16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ae1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ae22:	edd7 6a07 	vldr	s13, [r7, #28]
 800ae26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ae2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ae2e:	ee17 2a90 	vmov	r2, s15
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ae36:	e008      	b.n	800ae4a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2200      	movs	r2, #0
 800ae42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2200      	movs	r2, #0
 800ae48:	609a      	str	r2, [r3, #8]
}
 800ae4a:	bf00      	nop
 800ae4c:	3724      	adds	r7, #36	; 0x24
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop
 800ae58:	58024400 	.word	0x58024400
 800ae5c:	03d09000 	.word	0x03d09000
 800ae60:	46000000 	.word	0x46000000
 800ae64:	4c742400 	.word	0x4c742400
 800ae68:	4a742400 	.word	0x4a742400
 800ae6c:	4bbebc20 	.word	0x4bbebc20

0800ae70 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800ae70:	b480      	push	{r7}
 800ae72:	b089      	sub	sp, #36	; 0x24
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae78:	4ba1      	ldr	r3, [pc, #644]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae7c:	f003 0303 	and.w	r3, r3, #3
 800ae80:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800ae82:	4b9f      	ldr	r3, [pc, #636]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae86:	0d1b      	lsrs	r3, r3, #20
 800ae88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae8c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ae8e:	4b9c      	ldr	r3, [pc, #624]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae92:	0a1b      	lsrs	r3, r3, #8
 800ae94:	f003 0301 	and.w	r3, r3, #1
 800ae98:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800ae9a:	4b99      	ldr	r3, [pc, #612]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae9e:	08db      	lsrs	r3, r3, #3
 800aea0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aea4:	693a      	ldr	r2, [r7, #16]
 800aea6:	fb02 f303 	mul.w	r3, r2, r3
 800aeaa:	ee07 3a90 	vmov	s15, r3
 800aeae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeb2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f000 8111 	beq.w	800b0e0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800aebe:	69bb      	ldr	r3, [r7, #24]
 800aec0:	2b02      	cmp	r3, #2
 800aec2:	f000 8083 	beq.w	800afcc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800aec6:	69bb      	ldr	r3, [r7, #24]
 800aec8:	2b02      	cmp	r3, #2
 800aeca:	f200 80a1 	bhi.w	800b010 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800aece:	69bb      	ldr	r3, [r7, #24]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d003      	beq.n	800aedc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	2b01      	cmp	r3, #1
 800aed8:	d056      	beq.n	800af88 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800aeda:	e099      	b.n	800b010 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aedc:	4b88      	ldr	r3, [pc, #544]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f003 0320 	and.w	r3, r3, #32
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d02d      	beq.n	800af44 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aee8:	4b85      	ldr	r3, [pc, #532]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	08db      	lsrs	r3, r3, #3
 800aeee:	f003 0303 	and.w	r3, r3, #3
 800aef2:	4a84      	ldr	r2, [pc, #528]	; (800b104 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800aef4:	fa22 f303 	lsr.w	r3, r2, r3
 800aef8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	ee07 3a90 	vmov	s15, r3
 800af00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	ee07 3a90 	vmov	s15, r3
 800af0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af12:	4b7b      	ldr	r3, [pc, #492]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af1a:	ee07 3a90 	vmov	s15, r3
 800af1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af22:	ed97 6a03 	vldr	s12, [r7, #12]
 800af26:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b108 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af3e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800af42:	e087      	b.n	800b054 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800af44:	697b      	ldr	r3, [r7, #20]
 800af46:	ee07 3a90 	vmov	s15, r3
 800af4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af4e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b10c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800af52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af56:	4b6a      	ldr	r3, [pc, #424]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af5e:	ee07 3a90 	vmov	s15, r3
 800af62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af66:	ed97 6a03 	vldr	s12, [r7, #12]
 800af6a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b108 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800af86:	e065      	b.n	800b054 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800af88:	697b      	ldr	r3, [r7, #20]
 800af8a:	ee07 3a90 	vmov	s15, r3
 800af8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af92:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800af96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af9a:	4b59      	ldr	r3, [pc, #356]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afa2:	ee07 3a90 	vmov	s15, r3
 800afa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afaa:	ed97 6a03 	vldr	s12, [r7, #12]
 800afae:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b108 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800afb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800afbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afc6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800afca:	e043      	b.n	800b054 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	ee07 3a90 	vmov	s15, r3
 800afd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afd6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b114 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800afda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afde:	4b48      	ldr	r3, [pc, #288]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afe6:	ee07 3a90 	vmov	s15, r3
 800afea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afee:	ed97 6a03 	vldr	s12, [r7, #12]
 800aff2:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b108 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800affa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800affe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b00a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b00e:	e021      	b.n	800b054 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	ee07 3a90 	vmov	s15, r3
 800b016:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b01a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b110 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b01e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b022:	4b37      	ldr	r3, [pc, #220]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b02a:	ee07 3a90 	vmov	s15, r3
 800b02e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b032:	ed97 6a03 	vldr	s12, [r7, #12]
 800b036:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b108 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b03a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b03e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b042:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b04a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b04e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b052:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800b054:	4b2a      	ldr	r3, [pc, #168]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b058:	0a5b      	lsrs	r3, r3, #9
 800b05a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b05e:	ee07 3a90 	vmov	s15, r3
 800b062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b066:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b06a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b06e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b072:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b076:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b07a:	ee17 2a90 	vmov	r2, s15
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800b082:	4b1f      	ldr	r3, [pc, #124]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b086:	0c1b      	lsrs	r3, r3, #16
 800b088:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b08c:	ee07 3a90 	vmov	s15, r3
 800b090:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b094:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b098:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b09c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0a8:	ee17 2a90 	vmov	r2, s15
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800b0b0:	4b13      	ldr	r3, [pc, #76]	; (800b100 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b0b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0b4:	0e1b      	lsrs	r3, r3, #24
 800b0b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0ba:	ee07 3a90 	vmov	s15, r3
 800b0be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b0c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b0ca:	edd7 6a07 	vldr	s13, [r7, #28]
 800b0ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b0d6:	ee17 2a90 	vmov	r2, s15
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b0de:	e008      	b.n	800b0f2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	609a      	str	r2, [r3, #8]
}
 800b0f2:	bf00      	nop
 800b0f4:	3724      	adds	r7, #36	; 0x24
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fc:	4770      	bx	lr
 800b0fe:	bf00      	nop
 800b100:	58024400 	.word	0x58024400
 800b104:	03d09000 	.word	0x03d09000
 800b108:	46000000 	.word	0x46000000
 800b10c:	4c742400 	.word	0x4c742400
 800b110:	4a742400 	.word	0x4a742400
 800b114:	4bbebc20 	.word	0x4bbebc20

0800b118 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800b118:	b480      	push	{r7}
 800b11a:	b089      	sub	sp, #36	; 0x24
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b120:	4ba0      	ldr	r3, [pc, #640]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b124:	f003 0303 	and.w	r3, r3, #3
 800b128:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800b12a:	4b9e      	ldr	r3, [pc, #632]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b12c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b12e:	091b      	lsrs	r3, r3, #4
 800b130:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b134:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b136:	4b9b      	ldr	r3, [pc, #620]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b13a:	f003 0301 	and.w	r3, r3, #1
 800b13e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b140:	4b98      	ldr	r3, [pc, #608]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b144:	08db      	lsrs	r3, r3, #3
 800b146:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b14a:	693a      	ldr	r2, [r7, #16]
 800b14c:	fb02 f303 	mul.w	r3, r2, r3
 800b150:	ee07 3a90 	vmov	s15, r3
 800b154:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b158:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b15c:	697b      	ldr	r3, [r7, #20]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	f000 8111 	beq.w	800b386 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b164:	69bb      	ldr	r3, [r7, #24]
 800b166:	2b02      	cmp	r3, #2
 800b168:	f000 8083 	beq.w	800b272 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b16c:	69bb      	ldr	r3, [r7, #24]
 800b16e:	2b02      	cmp	r3, #2
 800b170:	f200 80a1 	bhi.w	800b2b6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b174:	69bb      	ldr	r3, [r7, #24]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d003      	beq.n	800b182 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	d056      	beq.n	800b22e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b180:	e099      	b.n	800b2b6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b182:	4b88      	ldr	r3, [pc, #544]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f003 0320 	and.w	r3, r3, #32
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d02d      	beq.n	800b1ea <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b18e:	4b85      	ldr	r3, [pc, #532]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	08db      	lsrs	r3, r3, #3
 800b194:	f003 0303 	and.w	r3, r3, #3
 800b198:	4a83      	ldr	r2, [pc, #524]	; (800b3a8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b19a:	fa22 f303 	lsr.w	r3, r2, r3
 800b19e:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	ee07 3a90 	vmov	s15, r3
 800b1a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	ee07 3a90 	vmov	s15, r3
 800b1b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1b8:	4b7a      	ldr	r3, [pc, #488]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1c0:	ee07 3a90 	vmov	s15, r3
 800b1c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1c8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1cc:	eddf 5a77 	vldr	s11, [pc, #476]	; 800b3ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b1dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1e4:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800b1e8:	e087      	b.n	800b2fa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	ee07 3a90 	vmov	s15, r3
 800b1f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1f4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800b3b0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b1f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1fc:	4b69      	ldr	r3, [pc, #420]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b204:	ee07 3a90 	vmov	s15, r3
 800b208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b20c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b210:	eddf 5a66 	vldr	s11, [pc, #408]	; 800b3ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b214:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b218:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b21c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b220:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b224:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b228:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b22c:	e065      	b.n	800b2fa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	ee07 3a90 	vmov	s15, r3
 800b234:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b238:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800b3b4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b23c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b240:	4b58      	ldr	r3, [pc, #352]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b248:	ee07 3a90 	vmov	s15, r3
 800b24c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b250:	ed97 6a03 	vldr	s12, [r7, #12]
 800b254:	eddf 5a55 	vldr	s11, [pc, #340]	; 800b3ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b258:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b25c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b260:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b264:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b268:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b26c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b270:	e043      	b.n	800b2fa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	ee07 3a90 	vmov	s15, r3
 800b278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b27c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800b3b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b280:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b284:	4b47      	ldr	r3, [pc, #284]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b288:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b28c:	ee07 3a90 	vmov	s15, r3
 800b290:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b294:	ed97 6a03 	vldr	s12, [r7, #12]
 800b298:	eddf 5a44 	vldr	s11, [pc, #272]	; 800b3ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b29c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b2a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2b0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b2b4:	e021      	b.n	800b2fa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b2b6:	697b      	ldr	r3, [r7, #20]
 800b2b8:	ee07 3a90 	vmov	s15, r3
 800b2bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2c0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800b3b0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b2c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2c8:	4b36      	ldr	r3, [pc, #216]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2d0:	ee07 3a90 	vmov	s15, r3
 800b2d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2d8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2dc:	eddf 5a33 	vldr	s11, [pc, #204]	; 800b3ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b2e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b2ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b2f8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800b2fa:	4b2a      	ldr	r3, [pc, #168]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2fe:	0a5b      	lsrs	r3, r3, #9
 800b300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b304:	ee07 3a90 	vmov	s15, r3
 800b308:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b30c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b310:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b314:	edd7 6a07 	vldr	s13, [r7, #28]
 800b318:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b31c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b320:	ee17 2a90 	vmov	r2, s15
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800b328:	4b1e      	ldr	r3, [pc, #120]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b32a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b32c:	0c1b      	lsrs	r3, r3, #16
 800b32e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b332:	ee07 3a90 	vmov	s15, r3
 800b336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b33a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b33e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b342:	edd7 6a07 	vldr	s13, [r7, #28]
 800b346:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b34a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b34e:	ee17 2a90 	vmov	r2, s15
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800b356:	4b13      	ldr	r3, [pc, #76]	; (800b3a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b35a:	0e1b      	lsrs	r3, r3, #24
 800b35c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b360:	ee07 3a90 	vmov	s15, r3
 800b364:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b368:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b36c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b370:	edd7 6a07 	vldr	s13, [r7, #28]
 800b374:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b378:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b37c:	ee17 2a90 	vmov	r2, s15
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b384:	e008      	b.n	800b398 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	2200      	movs	r2, #0
 800b38a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2200      	movs	r2, #0
 800b390:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2200      	movs	r2, #0
 800b396:	609a      	str	r2, [r3, #8]
}
 800b398:	bf00      	nop
 800b39a:	3724      	adds	r7, #36	; 0x24
 800b39c:	46bd      	mov	sp, r7
 800b39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a2:	4770      	bx	lr
 800b3a4:	58024400 	.word	0x58024400
 800b3a8:	03d09000 	.word	0x03d09000
 800b3ac:	46000000 	.word	0x46000000
 800b3b0:	4c742400 	.word	0x4c742400
 800b3b4:	4a742400 	.word	0x4a742400
 800b3b8:	4bbebc20 	.word	0x4bbebc20

0800b3bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b084      	sub	sp, #16
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b3ca:	4b53      	ldr	r3, [pc, #332]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b3cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3ce:	f003 0303 	and.w	r3, r3, #3
 800b3d2:	2b03      	cmp	r3, #3
 800b3d4:	d101      	bne.n	800b3da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	e099      	b.n	800b50e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b3da:	4b4f      	ldr	r3, [pc, #316]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	4a4e      	ldr	r2, [pc, #312]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b3e0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b3e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b3e6:	f7f7 fab3 	bl	8002950 <HAL_GetTick>
 800b3ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b3ec:	e008      	b.n	800b400 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b3ee:	f7f7 faaf 	bl	8002950 <HAL_GetTick>
 800b3f2:	4602      	mov	r2, r0
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	1ad3      	subs	r3, r2, r3
 800b3f8:	2b02      	cmp	r3, #2
 800b3fa:	d901      	bls.n	800b400 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b3fc:	2303      	movs	r3, #3
 800b3fe:	e086      	b.n	800b50e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b400:	4b45      	ldr	r3, [pc, #276]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d1f0      	bne.n	800b3ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b40c:	4b42      	ldr	r3, [pc, #264]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b40e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b410:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	031b      	lsls	r3, r3, #12
 800b41a:	493f      	ldr	r1, [pc, #252]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b41c:	4313      	orrs	r3, r2
 800b41e:	628b      	str	r3, [r1, #40]	; 0x28
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	685b      	ldr	r3, [r3, #4]
 800b424:	3b01      	subs	r3, #1
 800b426:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	3b01      	subs	r3, #1
 800b430:	025b      	lsls	r3, r3, #9
 800b432:	b29b      	uxth	r3, r3
 800b434:	431a      	orrs	r2, r3
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	68db      	ldr	r3, [r3, #12]
 800b43a:	3b01      	subs	r3, #1
 800b43c:	041b      	lsls	r3, r3, #16
 800b43e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b442:	431a      	orrs	r2, r3
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	691b      	ldr	r3, [r3, #16]
 800b448:	3b01      	subs	r3, #1
 800b44a:	061b      	lsls	r3, r3, #24
 800b44c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b450:	4931      	ldr	r1, [pc, #196]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b452:	4313      	orrs	r3, r2
 800b454:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b456:	4b30      	ldr	r3, [pc, #192]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b45a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	695b      	ldr	r3, [r3, #20]
 800b462:	492d      	ldr	r1, [pc, #180]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b464:	4313      	orrs	r3, r2
 800b466:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b468:	4b2b      	ldr	r3, [pc, #172]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b46a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b46c:	f023 0220 	bic.w	r2, r3, #32
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	699b      	ldr	r3, [r3, #24]
 800b474:	4928      	ldr	r1, [pc, #160]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b476:	4313      	orrs	r3, r2
 800b478:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b47a:	4b27      	ldr	r3, [pc, #156]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b47c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b47e:	4a26      	ldr	r2, [pc, #152]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b480:	f023 0310 	bic.w	r3, r3, #16
 800b484:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b486:	4b24      	ldr	r3, [pc, #144]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b488:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b48a:	4b24      	ldr	r3, [pc, #144]	; (800b51c <RCCEx_PLL2_Config+0x160>)
 800b48c:	4013      	ands	r3, r2
 800b48e:	687a      	ldr	r2, [r7, #4]
 800b490:	69d2      	ldr	r2, [r2, #28]
 800b492:	00d2      	lsls	r2, r2, #3
 800b494:	4920      	ldr	r1, [pc, #128]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b496:	4313      	orrs	r3, r2
 800b498:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b49a:	4b1f      	ldr	r3, [pc, #124]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b49c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b49e:	4a1e      	ldr	r2, [pc, #120]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4a0:	f043 0310 	orr.w	r3, r3, #16
 800b4a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d106      	bne.n	800b4ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b4ac:	4b1a      	ldr	r3, [pc, #104]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4b0:	4a19      	ldr	r2, [pc, #100]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b4b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b4b8:	e00f      	b.n	800b4da <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d106      	bne.n	800b4ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b4c0:	4b15      	ldr	r3, [pc, #84]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4c4:	4a14      	ldr	r2, [pc, #80]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b4ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b4cc:	e005      	b.n	800b4da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b4ce:	4b12      	ldr	r3, [pc, #72]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d2:	4a11      	ldr	r2, [pc, #68]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b4d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b4da:	4b0f      	ldr	r3, [pc, #60]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	4a0e      	ldr	r2, [pc, #56]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b4e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b4e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4e6:	f7f7 fa33 	bl	8002950 <HAL_GetTick>
 800b4ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b4ec:	e008      	b.n	800b500 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b4ee:	f7f7 fa2f 	bl	8002950 <HAL_GetTick>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	1ad3      	subs	r3, r2, r3
 800b4f8:	2b02      	cmp	r3, #2
 800b4fa:	d901      	bls.n	800b500 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b4fc:	2303      	movs	r3, #3
 800b4fe:	e006      	b.n	800b50e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b500:	4b05      	ldr	r3, [pc, #20]	; (800b518 <RCCEx_PLL2_Config+0x15c>)
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d0f0      	beq.n	800b4ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b50c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	58024400 	.word	0x58024400
 800b51c:	ffff0007 	.word	0xffff0007

0800b520 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b52a:	2300      	movs	r3, #0
 800b52c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b52e:	4b53      	ldr	r3, [pc, #332]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b532:	f003 0303 	and.w	r3, r3, #3
 800b536:	2b03      	cmp	r3, #3
 800b538:	d101      	bne.n	800b53e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b53a:	2301      	movs	r3, #1
 800b53c:	e099      	b.n	800b672 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b53e:	4b4f      	ldr	r3, [pc, #316]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a4e      	ldr	r2, [pc, #312]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b548:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b54a:	f7f7 fa01 	bl	8002950 <HAL_GetTick>
 800b54e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b550:	e008      	b.n	800b564 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b552:	f7f7 f9fd 	bl	8002950 <HAL_GetTick>
 800b556:	4602      	mov	r2, r0
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	1ad3      	subs	r3, r2, r3
 800b55c:	2b02      	cmp	r3, #2
 800b55e:	d901      	bls.n	800b564 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b560:	2303      	movs	r3, #3
 800b562:	e086      	b.n	800b672 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b564:	4b45      	ldr	r3, [pc, #276]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d1f0      	bne.n	800b552 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b570:	4b42      	ldr	r3, [pc, #264]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b574:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	051b      	lsls	r3, r3, #20
 800b57e:	493f      	ldr	r1, [pc, #252]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b580:	4313      	orrs	r3, r2
 800b582:	628b      	str	r3, [r1, #40]	; 0x28
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	685b      	ldr	r3, [r3, #4]
 800b588:	3b01      	subs	r3, #1
 800b58a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	689b      	ldr	r3, [r3, #8]
 800b592:	3b01      	subs	r3, #1
 800b594:	025b      	lsls	r3, r3, #9
 800b596:	b29b      	uxth	r3, r3
 800b598:	431a      	orrs	r2, r3
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	3b01      	subs	r3, #1
 800b5a0:	041b      	lsls	r3, r3, #16
 800b5a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b5a6:	431a      	orrs	r2, r3
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	691b      	ldr	r3, [r3, #16]
 800b5ac:	3b01      	subs	r3, #1
 800b5ae:	061b      	lsls	r3, r3, #24
 800b5b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b5b4:	4931      	ldr	r1, [pc, #196]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b5ba:	4b30      	ldr	r3, [pc, #192]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	695b      	ldr	r3, [r3, #20]
 800b5c6:	492d      	ldr	r1, [pc, #180]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5c8:	4313      	orrs	r3, r2
 800b5ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b5cc:	4b2b      	ldr	r3, [pc, #172]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5d0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	699b      	ldr	r3, [r3, #24]
 800b5d8:	4928      	ldr	r1, [pc, #160]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5da:	4313      	orrs	r3, r2
 800b5dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b5de:	4b27      	ldr	r3, [pc, #156]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5e2:	4a26      	ldr	r2, [pc, #152]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b5e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b5ea:	4b24      	ldr	r3, [pc, #144]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b5ee:	4b24      	ldr	r3, [pc, #144]	; (800b680 <RCCEx_PLL3_Config+0x160>)
 800b5f0:	4013      	ands	r3, r2
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	69d2      	ldr	r2, [r2, #28]
 800b5f6:	00d2      	lsls	r2, r2, #3
 800b5f8:	4920      	ldr	r1, [pc, #128]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b5fe:	4b1f      	ldr	r3, [pc, #124]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b602:	4a1e      	ldr	r2, [pc, #120]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b604:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b608:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d106      	bne.n	800b61e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b610:	4b1a      	ldr	r3, [pc, #104]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b614:	4a19      	ldr	r2, [pc, #100]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b616:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b61a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b61c:	e00f      	b.n	800b63e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	2b01      	cmp	r3, #1
 800b622:	d106      	bne.n	800b632 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b624:	4b15      	ldr	r3, [pc, #84]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b628:	4a14      	ldr	r2, [pc, #80]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b62a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b62e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b630:	e005      	b.n	800b63e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b632:	4b12      	ldr	r3, [pc, #72]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b636:	4a11      	ldr	r2, [pc, #68]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b638:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b63c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b63e:	4b0f      	ldr	r3, [pc, #60]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	4a0e      	ldr	r2, [pc, #56]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b648:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b64a:	f7f7 f981 	bl	8002950 <HAL_GetTick>
 800b64e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b650:	e008      	b.n	800b664 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b652:	f7f7 f97d 	bl	8002950 <HAL_GetTick>
 800b656:	4602      	mov	r2, r0
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	1ad3      	subs	r3, r2, r3
 800b65c:	2b02      	cmp	r3, #2
 800b65e:	d901      	bls.n	800b664 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b660:	2303      	movs	r3, #3
 800b662:	e006      	b.n	800b672 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b664:	4b05      	ldr	r3, [pc, #20]	; (800b67c <RCCEx_PLL3_Config+0x15c>)
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d0f0      	beq.n	800b652 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b670:	7bfb      	ldrb	r3, [r7, #15]
}
 800b672:	4618      	mov	r0, r3
 800b674:	3710      	adds	r7, #16
 800b676:	46bd      	mov	sp, r7
 800b678:	bd80      	pop	{r7, pc}
 800b67a:	bf00      	nop
 800b67c:	58024400 	.word	0x58024400
 800b680:	ffff0007 	.word	0xffff0007

0800b684 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d101      	bne.n	800b696 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b692:	2301      	movs	r3, #1
 800b694:	e0f1      	b.n	800b87a <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2200      	movs	r2, #0
 800b69a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a78      	ldr	r2, [pc, #480]	; (800b884 <HAL_SPI_Init+0x200>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d00f      	beq.n	800b6c6 <HAL_SPI_Init+0x42>
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	4a77      	ldr	r2, [pc, #476]	; (800b888 <HAL_SPI_Init+0x204>)
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d00a      	beq.n	800b6c6 <HAL_SPI_Init+0x42>
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	4a75      	ldr	r2, [pc, #468]	; (800b88c <HAL_SPI_Init+0x208>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d005      	beq.n	800b6c6 <HAL_SPI_Init+0x42>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	2b0f      	cmp	r3, #15
 800b6c0:	d901      	bls.n	800b6c6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	e0d9      	b.n	800b87a <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f000 fd74 	bl	800c1b4 <SPI_GetPacketSize>
 800b6cc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	4a6c      	ldr	r2, [pc, #432]	; (800b884 <HAL_SPI_Init+0x200>)
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	d00c      	beq.n	800b6f2 <HAL_SPI_Init+0x6e>
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	4a6a      	ldr	r2, [pc, #424]	; (800b888 <HAL_SPI_Init+0x204>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d007      	beq.n	800b6f2 <HAL_SPI_Init+0x6e>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a69      	ldr	r2, [pc, #420]	; (800b88c <HAL_SPI_Init+0x208>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d002      	beq.n	800b6f2 <HAL_SPI_Init+0x6e>
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	2b08      	cmp	r3, #8
 800b6f0:	d811      	bhi.n	800b716 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b6f6:	4a63      	ldr	r2, [pc, #396]	; (800b884 <HAL_SPI_Init+0x200>)
 800b6f8:	4293      	cmp	r3, r2
 800b6fa:	d009      	beq.n	800b710 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4a61      	ldr	r2, [pc, #388]	; (800b888 <HAL_SPI_Init+0x204>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d004      	beq.n	800b710 <HAL_SPI_Init+0x8c>
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	4a60      	ldr	r2, [pc, #384]	; (800b88c <HAL_SPI_Init+0x208>)
 800b70c:	4293      	cmp	r3, r2
 800b70e:	d104      	bne.n	800b71a <HAL_SPI_Init+0x96>
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	2b10      	cmp	r3, #16
 800b714:	d901      	bls.n	800b71a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b716:	2301      	movs	r3, #1
 800b718:	e0af      	b.n	800b87a <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b720:	b2db      	uxtb	r3, r3
 800b722:	2b00      	cmp	r3, #0
 800b724:	d106      	bne.n	800b734 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2200      	movs	r2, #0
 800b72a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f7f6 fd3e 	bl	80021b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2202      	movs	r2, #2
 800b738:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	681a      	ldr	r2, [r3, #0]
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f022 0201 	bic.w	r2, r2, #1
 800b74a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	689b      	ldr	r3, [r3, #8]
 800b752:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800b756:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	699b      	ldr	r3, [r3, #24]
 800b75c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b760:	d119      	bne.n	800b796 <HAL_SPI_Init+0x112>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b76a:	d103      	bne.n	800b774 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b770:	2b00      	cmp	r3, #0
 800b772:	d008      	beq.n	800b786 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d10c      	bne.n	800b796 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b780:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b784:	d107      	bne.n	800b796 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	681a      	ldr	r2, [r3, #0]
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b794:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	69da      	ldr	r2, [r3, #28]
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b79e:	431a      	orrs	r2, r3
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	431a      	orrs	r2, r3
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7a8:	ea42 0103 	orr.w	r1, r2, r3
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	68da      	ldr	r2, [r3, #12]
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	430a      	orrs	r2, r1
 800b7b6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7c0:	431a      	orrs	r2, r3
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7c6:	431a      	orrs	r2, r3
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	699b      	ldr	r3, [r3, #24]
 800b7cc:	431a      	orrs	r2, r3
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	691b      	ldr	r3, [r3, #16]
 800b7d2:	431a      	orrs	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	695b      	ldr	r3, [r3, #20]
 800b7d8:	431a      	orrs	r2, r3
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6a1b      	ldr	r3, [r3, #32]
 800b7de:	431a      	orrs	r2, r3
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	431a      	orrs	r2, r3
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b7ea:	431a      	orrs	r2, r3
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	431a      	orrs	r2, r3
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b7f6:	ea42 0103 	orr.w	r1, r2, r3
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	430a      	orrs	r2, r1
 800b804:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d113      	bne.n	800b836 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	689b      	ldr	r3, [r3, #8]
 800b814:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b820:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	689b      	ldr	r3, [r3, #8]
 800b828:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b834:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f022 0201 	bic.w	r2, r2, #1
 800b844:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	685b      	ldr	r3, [r3, #4]
 800b84a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d00a      	beq.n	800b868 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	68db      	ldr	r3, [r3, #12]
 800b858:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	430a      	orrs	r2, r1
 800b866:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2201      	movs	r2, #1
 800b874:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800b878:	2300      	movs	r3, #0
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	3710      	adds	r7, #16
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	40013000 	.word	0x40013000
 800b888:	40003800 	.word	0x40003800
 800b88c:	40003c00 	.word	0x40003c00

0800b890 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b08a      	sub	sp, #40	; 0x28
 800b894:	af02      	add	r7, sp, #8
 800b896:	60f8      	str	r0, [r7, #12]
 800b898:	60b9      	str	r1, [r7, #8]
 800b89a:	603b      	str	r3, [r7, #0]
 800b89c:	4613      	mov	r3, r2
 800b89e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	3330      	adds	r3, #48	; 0x30
 800b8aa:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	685b      	ldr	r3, [r3, #4]
 800b8b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b8b4:	d112      	bne.n	800b8dc <HAL_SPI_Receive+0x4c>
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	689b      	ldr	r3, [r3, #8]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d10e      	bne.n	800b8dc <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	2204      	movs	r2, #4
 800b8c2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b8c6:	88fa      	ldrh	r2, [r7, #6]
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	9300      	str	r3, [sp, #0]
 800b8cc:	4613      	mov	r3, r2
 800b8ce:	68ba      	ldr	r2, [r7, #8]
 800b8d0:	68b9      	ldr	r1, [r7, #8]
 800b8d2:	68f8      	ldr	r0, [r7, #12]
 800b8d4:	f000 f978 	bl	800bbc8 <HAL_SPI_TransmitReceive>
 800b8d8:	4603      	mov	r3, r0
 800b8da:	e16f      	b.n	800bbbc <HAL_SPI_Receive+0x32c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b8e2:	2b01      	cmp	r3, #1
 800b8e4:	d101      	bne.n	800b8ea <HAL_SPI_Receive+0x5a>
 800b8e6:	2302      	movs	r3, #2
 800b8e8:	e168      	b.n	800bbbc <HAL_SPI_Receive+0x32c>
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b8f2:	f7f7 f82d 	bl	8002950 <HAL_GetTick>
 800b8f6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	2b01      	cmp	r3, #1
 800b902:	d007      	beq.n	800b914 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800b904:	2302      	movs	r3, #2
 800b906:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2200      	movs	r2, #0
 800b90c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800b910:	7ffb      	ldrb	r3, [r7, #31]
 800b912:	e153      	b.n	800bbbc <HAL_SPI_Receive+0x32c>
  }

  if ((pData == NULL) || (Size == 0UL))
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d002      	beq.n	800b920 <HAL_SPI_Receive+0x90>
 800b91a:	88fb      	ldrh	r3, [r7, #6]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d107      	bne.n	800b930 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	2200      	movs	r2, #0
 800b928:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800b92c:	7ffb      	ldrb	r3, [r7, #31]
 800b92e:	e145      	b.n	800bbbc <HAL_SPI_Receive+0x32c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2204      	movs	r2, #4
 800b934:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	68ba      	ldr	r2, [r7, #8]
 800b944:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	88fa      	ldrh	r2, [r7, #6]
 800b94a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	88fa      	ldrh	r2, [r7, #6]
 800b952:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	2200      	movs	r2, #0
 800b95a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	2200      	movs	r2, #0
 800b968:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	2200      	movs	r2, #0
 800b970:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	2200      	movs	r2, #0
 800b976:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800b980:	d107      	bne.n	800b992 <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	681a      	ldr	r2, [r3, #0]
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b990:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	685a      	ldr	r2, [r3, #4]
 800b998:	4b8a      	ldr	r3, [pc, #552]	; (800bbc4 <HAL_SPI_Receive+0x334>)
 800b99a:	4013      	ands	r3, r2
 800b99c:	88f9      	ldrh	r1, [r7, #6]
 800b99e:	68fa      	ldr	r2, [r7, #12]
 800b9a0:	6812      	ldr	r2, [r2, #0]
 800b9a2:	430b      	orrs	r3, r1
 800b9a4:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	681a      	ldr	r2, [r3, #0]
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f042 0201 	orr.w	r2, r2, #1
 800b9b4:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	685b      	ldr	r3, [r3, #4]
 800b9ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b9be:	d107      	bne.n	800b9d0 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b9ce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	68db      	ldr	r3, [r3, #12]
 800b9d4:	2b0f      	cmp	r3, #15
 800b9d6:	d948      	bls.n	800ba6a <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800b9d8:	e040      	b.n	800ba5c <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	695a      	ldr	r2, [r3, #20]
 800b9e0:	f248 0308 	movw	r3, #32776	; 0x8008
 800b9e4:	4013      	ands	r3, r2
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d014      	beq.n	800ba14 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681a      	ldr	r2, [r3, #0]
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b9f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b9f4:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b9fa:	1d1a      	adds	r2, r3, #4
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ba06:	b29b      	uxth	r3, r3
 800ba08:	3b01      	subs	r3, #1
 800ba0a:	b29a      	uxth	r2, r3
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ba12:	e023      	b.n	800ba5c <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba14:	f7f6 ff9c 	bl	8002950 <HAL_GetTick>
 800ba18:	4602      	mov	r2, r0
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	1ad3      	subs	r3, r2, r3
 800ba1e:	683a      	ldr	r2, [r7, #0]
 800ba20:	429a      	cmp	r2, r3
 800ba22:	d803      	bhi.n	800ba2c <HAL_SPI_Receive+0x19c>
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba2a:	d102      	bne.n	800ba32 <HAL_SPI_Receive+0x1a2>
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d114      	bne.n	800ba5c <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ba32:	68f8      	ldr	r0, [r7, #12]
 800ba34:	f000 faf0 	bl	800c018 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba46:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ba58:	2303      	movs	r3, #3
 800ba5a:	e0af      	b.n	800bbbc <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ba62:	b29b      	uxth	r3, r3
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d1b8      	bne.n	800b9da <HAL_SPI_Receive+0x14a>
 800ba68:	e095      	b.n	800bb96 <HAL_SPI_Receive+0x306>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	68db      	ldr	r3, [r3, #12]
 800ba6e:	2b07      	cmp	r3, #7
 800ba70:	f240 808b 	bls.w	800bb8a <HAL_SPI_Receive+0x2fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ba74:	e03f      	b.n	800baf6 <HAL_SPI_Receive+0x266>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	695b      	ldr	r3, [r3, #20]
 800ba7c:	f003 0301 	and.w	r3, r3, #1
 800ba80:	2b01      	cmp	r3, #1
 800ba82:	d114      	bne.n	800baae <HAL_SPI_Receive+0x21e>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba88:	69ba      	ldr	r2, [r7, #24]
 800ba8a:	8812      	ldrh	r2, [r2, #0]
 800ba8c:	b292      	uxth	r2, r2
 800ba8e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba94:	1c9a      	adds	r2, r3, #2
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800baa0:	b29b      	uxth	r3, r3
 800baa2:	3b01      	subs	r3, #1
 800baa4:	b29a      	uxth	r2, r3
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800baac:	e023      	b.n	800baf6 <HAL_SPI_Receive+0x266>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800baae:	f7f6 ff4f 	bl	8002950 <HAL_GetTick>
 800bab2:	4602      	mov	r2, r0
 800bab4:	697b      	ldr	r3, [r7, #20]
 800bab6:	1ad3      	subs	r3, r2, r3
 800bab8:	683a      	ldr	r2, [r7, #0]
 800baba:	429a      	cmp	r2, r3
 800babc:	d803      	bhi.n	800bac6 <HAL_SPI_Receive+0x236>
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bac4:	d102      	bne.n	800bacc <HAL_SPI_Receive+0x23c>
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d114      	bne.n	800baf6 <HAL_SPI_Receive+0x266>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bacc:	68f8      	ldr	r0, [r7, #12]
 800bace:	f000 faa3 	bl	800c018 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2200      	movs	r2, #0
 800bad6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bae0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	2201      	movs	r2, #1
 800baee:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800baf2:	2303      	movs	r3, #3
 800baf4:	e062      	b.n	800bbbc <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800bafc:	b29b      	uxth	r3, r3
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d1b9      	bne.n	800ba76 <HAL_SPI_Receive+0x1e6>
 800bb02:	e048      	b.n	800bb96 <HAL_SPI_Receive+0x306>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	695b      	ldr	r3, [r3, #20]
 800bb0a:	f003 0301 	and.w	r3, r3, #1
 800bb0e:	2b01      	cmp	r3, #1
 800bb10:	d117      	bne.n	800bb42 <HAL_SPI_Receive+0x2b2>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bb1e:	7812      	ldrb	r2, [r2, #0]
 800bb20:	b2d2      	uxtb	r2, r2
 800bb22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bb28:	1c5a      	adds	r2, r3, #1
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800bb34:	b29b      	uxth	r3, r3
 800bb36:	3b01      	subs	r3, #1
 800bb38:	b29a      	uxth	r2, r3
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800bb40:	e023      	b.n	800bb8a <HAL_SPI_Receive+0x2fa>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb42:	f7f6 ff05 	bl	8002950 <HAL_GetTick>
 800bb46:	4602      	mov	r2, r0
 800bb48:	697b      	ldr	r3, [r7, #20]
 800bb4a:	1ad3      	subs	r3, r2, r3
 800bb4c:	683a      	ldr	r2, [r7, #0]
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	d803      	bhi.n	800bb5a <HAL_SPI_Receive+0x2ca>
 800bb52:	683b      	ldr	r3, [r7, #0]
 800bb54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb58:	d102      	bne.n	800bb60 <HAL_SPI_Receive+0x2d0>
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d114      	bne.n	800bb8a <HAL_SPI_Receive+0x2fa>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bb60:	68f8      	ldr	r0, [r7, #12]
 800bb62:	f000 fa59 	bl	800c018 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb74:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	2201      	movs	r2, #1
 800bb82:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800bb86:	2303      	movs	r3, #3
 800bb88:	e018      	b.n	800bbbc <HAL_SPI_Receive+0x32c>
    while (hspi->RxXferCount > 0UL)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800bb90:	b29b      	uxth	r3, r3
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d1b6      	bne.n	800bb04 <HAL_SPI_Receive+0x274>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800bb96:	68f8      	ldr	r0, [r7, #12]
 800bb98:	f000 fa3e 	bl	800c018 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	2200      	movs	r2, #0
 800bba0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	2201      	movs	r2, #1
 800bba8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d001      	beq.n	800bbba <HAL_SPI_Receive+0x32a>
  {
    return HAL_ERROR;
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	e000      	b.n	800bbbc <HAL_SPI_Receive+0x32c>
  }
  return errorcode;
 800bbba:	7ffb      	ldrb	r3, [r7, #31]
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	3720      	adds	r7, #32
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	bd80      	pop	{r7, pc}
 800bbc4:	ffff0000 	.word	0xffff0000

0800bbc8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b08e      	sub	sp, #56	; 0x38
 800bbcc:	af02      	add	r7, sp, #8
 800bbce:	60f8      	str	r0, [r7, #12]
 800bbd0:	60b9      	str	r1, [r7, #8]
 800bbd2:	607a      	str	r2, [r7, #4]
 800bbd4:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	3320      	adds	r3, #32
 800bbe2:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	3330      	adds	r3, #48	; 0x30
 800bbea:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bbf2:	2b01      	cmp	r3, #1
 800bbf4:	d101      	bne.n	800bbfa <HAL_SPI_TransmitReceive+0x32>
 800bbf6:	2302      	movs	r3, #2
 800bbf8:	e209      	b.n	800c00e <HAL_SPI_TransmitReceive+0x446>
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	2201      	movs	r2, #1
 800bbfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc02:	f7f6 fea5 	bl	8002950 <HAL_GetTick>
 800bc06:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800bc08:	887b      	ldrh	r3, [r7, #2]
 800bc0a:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800bc0c:	887b      	ldrh	r3, [r7, #2]
 800bc0e:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bc16:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	685b      	ldr	r3, [r3, #4]
 800bc1c:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bc1e:	7efb      	ldrb	r3, [r7, #27]
 800bc20:	2b01      	cmp	r3, #1
 800bc22:	d014      	beq.n	800bc4e <HAL_SPI_TransmitReceive+0x86>
 800bc24:	697b      	ldr	r3, [r7, #20]
 800bc26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bc2a:	d106      	bne.n	800bc3a <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d102      	bne.n	800bc3a <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800bc34:	7efb      	ldrb	r3, [r7, #27]
 800bc36:	2b04      	cmp	r3, #4
 800bc38:	d009      	beq.n	800bc4e <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800bc3a:	2302      	movs	r3, #2
 800bc3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	2200      	movs	r2, #0
 800bc44:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800bc48:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bc4c:	e1df      	b.n	800c00e <HAL_SPI_TransmitReceive+0x446>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d005      	beq.n	800bc60 <HAL_SPI_TransmitReceive+0x98>
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d002      	beq.n	800bc60 <HAL_SPI_TransmitReceive+0x98>
 800bc5a:	887b      	ldrh	r3, [r7, #2]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d109      	bne.n	800bc74 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800bc60:	2301      	movs	r3, #1
 800bc62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800bc6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bc72:	e1cc      	b.n	800c00e <HAL_SPI_TransmitReceive+0x446>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800bc7a:	b2db      	uxtb	r3, r3
 800bc7c:	2b04      	cmp	r3, #4
 800bc7e:	d003      	beq.n	800bc88 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	2205      	movs	r2, #5
 800bc84:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	687a      	ldr	r2, [r7, #4]
 800bc94:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	887a      	ldrh	r2, [r7, #2]
 800bc9a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	887a      	ldrh	r2, [r7, #2]
 800bca2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	68ba      	ldr	r2, [r7, #8]
 800bcaa:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	887a      	ldrh	r2, [r7, #2]
 800bcb0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	887a      	ldrh	r2, [r7, #2]
 800bcb8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	685a      	ldr	r2, [r3, #4]
 800bcce:	4b82      	ldr	r3, [pc, #520]	; (800bed8 <HAL_SPI_TransmitReceive+0x310>)
 800bcd0:	4013      	ands	r3, r2
 800bcd2:	8879      	ldrh	r1, [r7, #2]
 800bcd4:	68fa      	ldr	r2, [r7, #12]
 800bcd6:	6812      	ldr	r2, [r2, #0]
 800bcd8:	430b      	orrs	r3, r1
 800bcda:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	681a      	ldr	r2, [r3, #0]
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f042 0201 	orr.w	r2, r2, #1
 800bcea:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bcf4:	d107      	bne.n	800bd06 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	681a      	ldr	r2, [r3, #0]
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bd04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	68db      	ldr	r3, [r3, #12]
 800bd0a:	2b0f      	cmp	r3, #15
 800bd0c:	d970      	bls.n	800bdf0 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bd0e:	e068      	b.n	800bde2 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	695b      	ldr	r3, [r3, #20]
 800bd16:	f003 0302 	and.w	r3, r3, #2
 800bd1a:	2b02      	cmp	r3, #2
 800bd1c:	d11a      	bne.n	800bd54 <HAL_SPI_TransmitReceive+0x18c>
 800bd1e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d017      	beq.n	800bd54 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	6812      	ldr	r2, [r2, #0]
 800bd2e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bd34:	1d1a      	adds	r2, r3, #4
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bd40:	b29b      	uxth	r3, r3
 800bd42:	3b01      	subs	r3, #1
 800bd44:	b29a      	uxth	r2, r3
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bd52:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	695a      	ldr	r2, [r3, #20]
 800bd5a:	f248 0308 	movw	r3, #32776	; 0x8008
 800bd5e:	4013      	ands	r3, r2
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d01a      	beq.n	800bd9a <HAL_SPI_TransmitReceive+0x1d2>
 800bd64:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d017      	beq.n	800bd9a <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681a      	ldr	r2, [r3, #0]
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bd72:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bd74:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bd7a:	1d1a      	adds	r2, r3, #4
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800bd86:	b29b      	uxth	r3, r3
 800bd88:	3b01      	subs	r3, #1
 800bd8a:	b29a      	uxth	r2, r3
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800bd98:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bd9a:	f7f6 fdd9 	bl	8002950 <HAL_GetTick>
 800bd9e:	4602      	mov	r2, r0
 800bda0:	69fb      	ldr	r3, [r7, #28]
 800bda2:	1ad3      	subs	r3, r2, r3
 800bda4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d803      	bhi.n	800bdb2 <HAL_SPI_TransmitReceive+0x1ea>
 800bdaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bdb0:	d102      	bne.n	800bdb8 <HAL_SPI_TransmitReceive+0x1f0>
 800bdb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d114      	bne.n	800bde2 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800bdb8:	68f8      	ldr	r0, [r7, #12]
 800bdba:	f000 f92d 	bl	800c018 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bdcc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	2201      	movs	r2, #1
 800bdda:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800bdde:	2303      	movs	r3, #3
 800bde0:	e115      	b.n	800c00e <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bde2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d193      	bne.n	800bd10 <HAL_SPI_TransmitReceive+0x148>
 800bde8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d190      	bne.n	800bd10 <HAL_SPI_TransmitReceive+0x148>
 800bdee:	e0e7      	b.n	800bfc0 <HAL_SPI_TransmitReceive+0x3f8>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	68db      	ldr	r3, [r3, #12]
 800bdf4:	2b07      	cmp	r3, #7
 800bdf6:	f240 80dd 	bls.w	800bfb4 <HAL_SPI_TransmitReceive+0x3ec>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bdfa:	e066      	b.n	800beca <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	695b      	ldr	r3, [r3, #20]
 800be02:	f003 0302 	and.w	r3, r3, #2
 800be06:	2b02      	cmp	r3, #2
 800be08:	d119      	bne.n	800be3e <HAL_SPI_TransmitReceive+0x276>
 800be0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d016      	beq.n	800be3e <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be14:	881a      	ldrh	r2, [r3, #0]
 800be16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be18:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800be1e:	1c9a      	adds	r2, r3, #2
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800be2a:	b29b      	uxth	r3, r3
 800be2c:	3b01      	subs	r3, #1
 800be2e:	b29a      	uxth	r2, r3
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800be3c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	695b      	ldr	r3, [r3, #20]
 800be44:	f003 0301 	and.w	r3, r3, #1
 800be48:	2b01      	cmp	r3, #1
 800be4a:	d11a      	bne.n	800be82 <HAL_SPI_TransmitReceive+0x2ba>
 800be4c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d017      	beq.n	800be82 <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800be56:	6a3a      	ldr	r2, [r7, #32]
 800be58:	8812      	ldrh	r2, [r2, #0]
 800be5a:	b292      	uxth	r2, r2
 800be5c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800be62:	1c9a      	adds	r2, r3, #2
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800be6e:	b29b      	uxth	r3, r3
 800be70:	3b01      	subs	r3, #1
 800be72:	b29a      	uxth	r2, r3
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800be80:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be82:	f7f6 fd65 	bl	8002950 <HAL_GetTick>
 800be86:	4602      	mov	r2, r0
 800be88:	69fb      	ldr	r3, [r7, #28]
 800be8a:	1ad3      	subs	r3, r2, r3
 800be8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be8e:	429a      	cmp	r2, r3
 800be90:	d803      	bhi.n	800be9a <HAL_SPI_TransmitReceive+0x2d2>
 800be92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be98:	d102      	bne.n	800bea0 <HAL_SPI_TransmitReceive+0x2d8>
 800be9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d114      	bne.n	800beca <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800bea0:	68f8      	ldr	r0, [r7, #12]
 800bea2:	f000 f8b9 	bl	800c018 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	2200      	movs	r2, #0
 800beaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800beb4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	2201      	movs	r2, #1
 800bec2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800bec6:	2303      	movs	r3, #3
 800bec8:	e0a1      	b.n	800c00e <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800beca:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800becc:	2b00      	cmp	r3, #0
 800bece:	d195      	bne.n	800bdfc <HAL_SPI_TransmitReceive+0x234>
 800bed0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d192      	bne.n	800bdfc <HAL_SPI_TransmitReceive+0x234>
 800bed6:	e073      	b.n	800bfc0 <HAL_SPI_TransmitReceive+0x3f8>
 800bed8:	ffff0000 	.word	0xffff0000
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	695b      	ldr	r3, [r3, #20]
 800bee2:	f003 0302 	and.w	r3, r3, #2
 800bee6:	2b02      	cmp	r3, #2
 800bee8:	d11b      	bne.n	800bf22 <HAL_SPI_TransmitReceive+0x35a>
 800beea:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800beec:	2b00      	cmp	r3, #0
 800beee:	d018      	beq.n	800bf22 <HAL_SPI_TransmitReceive+0x35a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	3320      	adds	r3, #32
 800befa:	7812      	ldrb	r2, [r2, #0]
 800befc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bf02:	1c5a      	adds	r2, r3, #1
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bf0e:	b29b      	uxth	r3, r3
 800bf10:	3b01      	subs	r3, #1
 800bf12:	b29a      	uxth	r2, r3
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800bf20:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	695b      	ldr	r3, [r3, #20]
 800bf28:	f003 0301 	and.w	r3, r3, #1
 800bf2c:	2b01      	cmp	r3, #1
 800bf2e:	d11d      	bne.n	800bf6c <HAL_SPI_TransmitReceive+0x3a4>
 800bf30:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d01a      	beq.n	800bf6c <HAL_SPI_TransmitReceive+0x3a4>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bf42:	7812      	ldrb	r2, [r2, #0]
 800bf44:	b2d2      	uxtb	r2, r2
 800bf46:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bf4c:	1c5a      	adds	r2, r3, #1
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800bf58:	b29b      	uxth	r3, r3
 800bf5a:	3b01      	subs	r3, #1
 800bf5c:	b29a      	uxth	r2, r3
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800bf6a:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf6c:	f7f6 fcf0 	bl	8002950 <HAL_GetTick>
 800bf70:	4602      	mov	r2, r0
 800bf72:	69fb      	ldr	r3, [r7, #28]
 800bf74:	1ad3      	subs	r3, r2, r3
 800bf76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bf78:	429a      	cmp	r2, r3
 800bf7a:	d803      	bhi.n	800bf84 <HAL_SPI_TransmitReceive+0x3bc>
 800bf7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bf82:	d102      	bne.n	800bf8a <HAL_SPI_TransmitReceive+0x3c2>
 800bf84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d114      	bne.n	800bfb4 <HAL_SPI_TransmitReceive+0x3ec>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800bf8a:	68f8      	ldr	r0, [r7, #12]
 800bf8c:	f000 f844 	bl	800c018 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	2200      	movs	r2, #0
 800bf94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bf9e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2201      	movs	r2, #1
 800bfac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800bfb0:	2303      	movs	r3, #3
 800bfb2:	e02c      	b.n	800c00e <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800bfb4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d190      	bne.n	800bedc <HAL_SPI_TransmitReceive+0x314>
 800bfba:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d18d      	bne.n	800bedc <HAL_SPI_TransmitReceive+0x314>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800bfc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfc2:	9300      	str	r3, [sp, #0]
 800bfc4:	69fb      	ldr	r3, [r7, #28]
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	2108      	movs	r1, #8
 800bfca:	68f8      	ldr	r0, [r7, #12]
 800bfcc:	f000 f8c4 	bl	800c158 <SPI_WaitOnFlagUntilTimeout>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d007      	beq.n	800bfe6 <HAL_SPI_TransmitReceive+0x41e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bfdc:	f043 0220 	orr.w	r2, r3, #32
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800bfe6:	68f8      	ldr	r0, [r7, #12]
 800bfe8:	f000 f816 	bl	800c018 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2200      	movs	r2, #0
 800bff0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	2201      	movs	r2, #1
 800bff8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c002:	2b00      	cmp	r3, #0
 800c004:	d001      	beq.n	800c00a <HAL_SPI_TransmitReceive+0x442>
  {
    return HAL_ERROR;
 800c006:	2301      	movs	r3, #1
 800c008:	e001      	b.n	800c00e <HAL_SPI_TransmitReceive+0x446>
  }
  return errorcode;
 800c00a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3730      	adds	r7, #48	; 0x30
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop

0800c018 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800c018:	b480      	push	{r7}
 800c01a:	b085      	sub	sp, #20
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	695b      	ldr	r3, [r3, #20]
 800c026:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	699a      	ldr	r2, [r3, #24]
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	f042 0208 	orr.w	r2, r2, #8
 800c036:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	699a      	ldr	r2, [r3, #24]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	f042 0210 	orr.w	r2, r2, #16
 800c046:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	681a      	ldr	r2, [r3, #0]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f022 0201 	bic.w	r2, r2, #1
 800c056:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	6919      	ldr	r1, [r3, #16]
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681a      	ldr	r2, [r3, #0]
 800c062:	4b3c      	ldr	r3, [pc, #240]	; (800c154 <SPI_CloseTransfer+0x13c>)
 800c064:	400b      	ands	r3, r1
 800c066:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	689a      	ldr	r2, [r3, #8]
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800c076:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c07e:	b2db      	uxtb	r3, r3
 800c080:	2b04      	cmp	r3, #4
 800c082:	d014      	beq.n	800c0ae <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f003 0320 	and.w	r3, r3, #32
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d00f      	beq.n	800c0ae <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c094:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	699a      	ldr	r2, [r3, #24]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f042 0220 	orr.w	r2, r2, #32
 800c0ac:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800c0b4:	b2db      	uxtb	r3, r3
 800c0b6:	2b03      	cmp	r3, #3
 800c0b8:	d014      	beq.n	800c0e4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d00f      	beq.n	800c0e4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0ca:	f043 0204 	orr.w	r2, r3, #4
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	699a      	ldr	r2, [r3, #24]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c0e2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d00f      	beq.n	800c10e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0f4:	f043 0201 	orr.w	r2, r3, #1
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	699a      	ldr	r2, [r3, #24]
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c10c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c114:	2b00      	cmp	r3, #0
 800c116:	d00f      	beq.n	800c138 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c11e:	f043 0208 	orr.w	r2, r3, #8
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	699a      	ldr	r2, [r3, #24]
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c136:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2200      	movs	r2, #0
 800c144:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800c148:	bf00      	nop
 800c14a:	3714      	adds	r7, #20
 800c14c:	46bd      	mov	sp, r7
 800c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c152:	4770      	bx	lr
 800c154:	fffffc90 	.word	0xfffffc90

0800c158 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b084      	sub	sp, #16
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	60f8      	str	r0, [r7, #12]
 800c160:	60b9      	str	r1, [r7, #8]
 800c162:	603b      	str	r3, [r7, #0]
 800c164:	4613      	mov	r3, r2
 800c166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c168:	e010      	b.n	800c18c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c16a:	f7f6 fbf1 	bl	8002950 <HAL_GetTick>
 800c16e:	4602      	mov	r2, r0
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	1ad3      	subs	r3, r2, r3
 800c174:	69ba      	ldr	r2, [r7, #24]
 800c176:	429a      	cmp	r2, r3
 800c178:	d803      	bhi.n	800c182 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800c17a:	69bb      	ldr	r3, [r7, #24]
 800c17c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c180:	d102      	bne.n	800c188 <SPI_WaitOnFlagUntilTimeout+0x30>
 800c182:	69bb      	ldr	r3, [r7, #24]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d101      	bne.n	800c18c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800c188:	2303      	movs	r3, #3
 800c18a:	e00f      	b.n	800c1ac <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	695a      	ldr	r2, [r3, #20]
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	4013      	ands	r3, r2
 800c196:	68ba      	ldr	r2, [r7, #8]
 800c198:	429a      	cmp	r2, r3
 800c19a:	bf0c      	ite	eq
 800c19c:	2301      	moveq	r3, #1
 800c19e:	2300      	movne	r3, #0
 800c1a0:	b2db      	uxtb	r3, r3
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	79fb      	ldrb	r3, [r7, #7]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d0df      	beq.n	800c16a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800c1aa:	2300      	movs	r3, #0
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3710      	adds	r7, #16
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}

0800c1b4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800c1b4:	b480      	push	{r7}
 800c1b6:	b085      	sub	sp, #20
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1c0:	095b      	lsrs	r3, r3, #5
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	68db      	ldr	r3, [r3, #12]
 800c1ca:	3301      	adds	r3, #1
 800c1cc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	3307      	adds	r3, #7
 800c1d2:	08db      	lsrs	r3, r3, #3
 800c1d4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	68fa      	ldr	r2, [r7, #12]
 800c1da:	fb02 f303 	mul.w	r3, r2, r3
}
 800c1de:	4618      	mov	r0, r3
 800c1e0:	3714      	adds	r7, #20
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e8:	4770      	bx	lr

0800c1ea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c1ea:	b580      	push	{r7, lr}
 800c1ec:	b082      	sub	sp, #8
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d101      	bne.n	800c1fc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	e049      	b.n	800c290 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c202:	b2db      	uxtb	r3, r3
 800c204:	2b00      	cmp	r3, #0
 800c206:	d106      	bne.n	800c216 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2200      	movs	r2, #0
 800c20c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f7f6 f8bd 	bl	8002390 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2202      	movs	r2, #2
 800c21a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681a      	ldr	r2, [r3, #0]
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	3304      	adds	r3, #4
 800c226:	4619      	mov	r1, r3
 800c228:	4610      	mov	r0, r2
 800c22a:	f000 ff2d 	bl	800d088 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2201      	movs	r2, #1
 800c232:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2201      	movs	r2, #1
 800c23a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2201      	movs	r2, #1
 800c242:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2201      	movs	r2, #1
 800c24a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2201      	movs	r2, #1
 800c252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2201      	movs	r2, #1
 800c25a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	2201      	movs	r2, #1
 800c262:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2201      	movs	r2, #1
 800c26a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2201      	movs	r2, #1
 800c272:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2201      	movs	r2, #1
 800c27a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2201      	movs	r2, #1
 800c282:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	2201      	movs	r2, #1
 800c28a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c28e:	2300      	movs	r3, #0
}
 800c290:	4618      	mov	r0, r3
 800c292:	3708      	adds	r7, #8
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}

0800c298 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b084      	sub	sp, #16
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
 800c2a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d109      	bne.n	800c2c0 <HAL_TIM_OC_Start_IT+0x28>
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c2b2:	b2db      	uxtb	r3, r3
 800c2b4:	2b01      	cmp	r3, #1
 800c2b6:	bf14      	ite	ne
 800c2b8:	2301      	movne	r3, #1
 800c2ba:	2300      	moveq	r3, #0
 800c2bc:	b2db      	uxtb	r3, r3
 800c2be:	e03c      	b.n	800c33a <HAL_TIM_OC_Start_IT+0xa2>
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	2b04      	cmp	r3, #4
 800c2c4:	d109      	bne.n	800c2da <HAL_TIM_OC_Start_IT+0x42>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c2cc:	b2db      	uxtb	r3, r3
 800c2ce:	2b01      	cmp	r3, #1
 800c2d0:	bf14      	ite	ne
 800c2d2:	2301      	movne	r3, #1
 800c2d4:	2300      	moveq	r3, #0
 800c2d6:	b2db      	uxtb	r3, r3
 800c2d8:	e02f      	b.n	800c33a <HAL_TIM_OC_Start_IT+0xa2>
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	2b08      	cmp	r3, #8
 800c2de:	d109      	bne.n	800c2f4 <HAL_TIM_OC_Start_IT+0x5c>
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	2b01      	cmp	r3, #1
 800c2ea:	bf14      	ite	ne
 800c2ec:	2301      	movne	r3, #1
 800c2ee:	2300      	moveq	r3, #0
 800c2f0:	b2db      	uxtb	r3, r3
 800c2f2:	e022      	b.n	800c33a <HAL_TIM_OC_Start_IT+0xa2>
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	2b0c      	cmp	r3, #12
 800c2f8:	d109      	bne.n	800c30e <HAL_TIM_OC_Start_IT+0x76>
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c300:	b2db      	uxtb	r3, r3
 800c302:	2b01      	cmp	r3, #1
 800c304:	bf14      	ite	ne
 800c306:	2301      	movne	r3, #1
 800c308:	2300      	moveq	r3, #0
 800c30a:	b2db      	uxtb	r3, r3
 800c30c:	e015      	b.n	800c33a <HAL_TIM_OC_Start_IT+0xa2>
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	2b10      	cmp	r3, #16
 800c312:	d109      	bne.n	800c328 <HAL_TIM_OC_Start_IT+0x90>
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c31a:	b2db      	uxtb	r3, r3
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	bf14      	ite	ne
 800c320:	2301      	movne	r3, #1
 800c322:	2300      	moveq	r3, #0
 800c324:	b2db      	uxtb	r3, r3
 800c326:	e008      	b.n	800c33a <HAL_TIM_OC_Start_IT+0xa2>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c32e:	b2db      	uxtb	r3, r3
 800c330:	2b01      	cmp	r3, #1
 800c332:	bf14      	ite	ne
 800c334:	2301      	movne	r3, #1
 800c336:	2300      	moveq	r3, #0
 800c338:	b2db      	uxtb	r3, r3
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d001      	beq.n	800c342 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800c33e:	2301      	movs	r3, #1
 800c340:	e0ec      	b.n	800c51c <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c342:	683b      	ldr	r3, [r7, #0]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d104      	bne.n	800c352 <HAL_TIM_OC_Start_IT+0xba>
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2202      	movs	r2, #2
 800c34c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c350:	e023      	b.n	800c39a <HAL_TIM_OC_Start_IT+0x102>
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	2b04      	cmp	r3, #4
 800c356:	d104      	bne.n	800c362 <HAL_TIM_OC_Start_IT+0xca>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	2202      	movs	r2, #2
 800c35c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c360:	e01b      	b.n	800c39a <HAL_TIM_OC_Start_IT+0x102>
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	2b08      	cmp	r3, #8
 800c366:	d104      	bne.n	800c372 <HAL_TIM_OC_Start_IT+0xda>
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2202      	movs	r2, #2
 800c36c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c370:	e013      	b.n	800c39a <HAL_TIM_OC_Start_IT+0x102>
 800c372:	683b      	ldr	r3, [r7, #0]
 800c374:	2b0c      	cmp	r3, #12
 800c376:	d104      	bne.n	800c382 <HAL_TIM_OC_Start_IT+0xea>
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2202      	movs	r2, #2
 800c37c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c380:	e00b      	b.n	800c39a <HAL_TIM_OC_Start_IT+0x102>
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	2b10      	cmp	r3, #16
 800c386:	d104      	bne.n	800c392 <HAL_TIM_OC_Start_IT+0xfa>
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2202      	movs	r2, #2
 800c38c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c390:	e003      	b.n	800c39a <HAL_TIM_OC_Start_IT+0x102>
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2202      	movs	r2, #2
 800c396:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	2b0c      	cmp	r3, #12
 800c39e:	d841      	bhi.n	800c424 <HAL_TIM_OC_Start_IT+0x18c>
 800c3a0:	a201      	add	r2, pc, #4	; (adr r2, 800c3a8 <HAL_TIM_OC_Start_IT+0x110>)
 800c3a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3a6:	bf00      	nop
 800c3a8:	0800c3dd 	.word	0x0800c3dd
 800c3ac:	0800c425 	.word	0x0800c425
 800c3b0:	0800c425 	.word	0x0800c425
 800c3b4:	0800c425 	.word	0x0800c425
 800c3b8:	0800c3ef 	.word	0x0800c3ef
 800c3bc:	0800c425 	.word	0x0800c425
 800c3c0:	0800c425 	.word	0x0800c425
 800c3c4:	0800c425 	.word	0x0800c425
 800c3c8:	0800c401 	.word	0x0800c401
 800c3cc:	0800c425 	.word	0x0800c425
 800c3d0:	0800c425 	.word	0x0800c425
 800c3d4:	0800c425 	.word	0x0800c425
 800c3d8:	0800c413 	.word	0x0800c413
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	68da      	ldr	r2, [r3, #12]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f042 0202 	orr.w	r2, r2, #2
 800c3ea:	60da      	str	r2, [r3, #12]
      break;
 800c3ec:	e01d      	b.n	800c42a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	68da      	ldr	r2, [r3, #12]
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f042 0204 	orr.w	r2, r2, #4
 800c3fc:	60da      	str	r2, [r3, #12]
      break;
 800c3fe:	e014      	b.n	800c42a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	68da      	ldr	r2, [r3, #12]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f042 0208 	orr.w	r2, r2, #8
 800c40e:	60da      	str	r2, [r3, #12]
      break;
 800c410:	e00b      	b.n	800c42a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	68da      	ldr	r2, [r3, #12]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f042 0210 	orr.w	r2, r2, #16
 800c420:	60da      	str	r2, [r3, #12]
      break;
 800c422:	e002      	b.n	800c42a <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800c424:	2301      	movs	r3, #1
 800c426:	73fb      	strb	r3, [r7, #15]
      break;
 800c428:	bf00      	nop
  }

  if (status == HAL_OK)
 800c42a:	7bfb      	ldrb	r3, [r7, #15]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d174      	bne.n	800c51a <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	2201      	movs	r2, #1
 800c436:	6839      	ldr	r1, [r7, #0]
 800c438:	4618      	mov	r0, r3
 800c43a:	f001 fa33 	bl	800d8a4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	4a38      	ldr	r2, [pc, #224]	; (800c524 <HAL_TIM_OC_Start_IT+0x28c>)
 800c444:	4293      	cmp	r3, r2
 800c446:	d013      	beq.n	800c470 <HAL_TIM_OC_Start_IT+0x1d8>
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4a36      	ldr	r2, [pc, #216]	; (800c528 <HAL_TIM_OC_Start_IT+0x290>)
 800c44e:	4293      	cmp	r3, r2
 800c450:	d00e      	beq.n	800c470 <HAL_TIM_OC_Start_IT+0x1d8>
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	4a35      	ldr	r2, [pc, #212]	; (800c52c <HAL_TIM_OC_Start_IT+0x294>)
 800c458:	4293      	cmp	r3, r2
 800c45a:	d009      	beq.n	800c470 <HAL_TIM_OC_Start_IT+0x1d8>
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	4a33      	ldr	r2, [pc, #204]	; (800c530 <HAL_TIM_OC_Start_IT+0x298>)
 800c462:	4293      	cmp	r3, r2
 800c464:	d004      	beq.n	800c470 <HAL_TIM_OC_Start_IT+0x1d8>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	4a32      	ldr	r2, [pc, #200]	; (800c534 <HAL_TIM_OC_Start_IT+0x29c>)
 800c46c:	4293      	cmp	r3, r2
 800c46e:	d101      	bne.n	800c474 <HAL_TIM_OC_Start_IT+0x1dc>
 800c470:	2301      	movs	r3, #1
 800c472:	e000      	b.n	800c476 <HAL_TIM_OC_Start_IT+0x1de>
 800c474:	2300      	movs	r3, #0
 800c476:	2b00      	cmp	r3, #0
 800c478:	d007      	beq.n	800c48a <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c488:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	4a25      	ldr	r2, [pc, #148]	; (800c524 <HAL_TIM_OC_Start_IT+0x28c>)
 800c490:	4293      	cmp	r3, r2
 800c492:	d022      	beq.n	800c4da <HAL_TIM_OC_Start_IT+0x242>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c49c:	d01d      	beq.n	800c4da <HAL_TIM_OC_Start_IT+0x242>
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	4a25      	ldr	r2, [pc, #148]	; (800c538 <HAL_TIM_OC_Start_IT+0x2a0>)
 800c4a4:	4293      	cmp	r3, r2
 800c4a6:	d018      	beq.n	800c4da <HAL_TIM_OC_Start_IT+0x242>
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	4a23      	ldr	r2, [pc, #140]	; (800c53c <HAL_TIM_OC_Start_IT+0x2a4>)
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	d013      	beq.n	800c4da <HAL_TIM_OC_Start_IT+0x242>
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	4a22      	ldr	r2, [pc, #136]	; (800c540 <HAL_TIM_OC_Start_IT+0x2a8>)
 800c4b8:	4293      	cmp	r3, r2
 800c4ba:	d00e      	beq.n	800c4da <HAL_TIM_OC_Start_IT+0x242>
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	4a19      	ldr	r2, [pc, #100]	; (800c528 <HAL_TIM_OC_Start_IT+0x290>)
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d009      	beq.n	800c4da <HAL_TIM_OC_Start_IT+0x242>
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	4a1e      	ldr	r2, [pc, #120]	; (800c544 <HAL_TIM_OC_Start_IT+0x2ac>)
 800c4cc:	4293      	cmp	r3, r2
 800c4ce:	d004      	beq.n	800c4da <HAL_TIM_OC_Start_IT+0x242>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	4a15      	ldr	r2, [pc, #84]	; (800c52c <HAL_TIM_OC_Start_IT+0x294>)
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	d115      	bne.n	800c506 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	689a      	ldr	r2, [r3, #8]
 800c4e0:	4b19      	ldr	r3, [pc, #100]	; (800c548 <HAL_TIM_OC_Start_IT+0x2b0>)
 800c4e2:	4013      	ands	r3, r2
 800c4e4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	2b06      	cmp	r3, #6
 800c4ea:	d015      	beq.n	800c518 <HAL_TIM_OC_Start_IT+0x280>
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c4f2:	d011      	beq.n	800c518 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	681a      	ldr	r2, [r3, #0]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	f042 0201 	orr.w	r2, r2, #1
 800c502:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c504:	e008      	b.n	800c518 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	681a      	ldr	r2, [r3, #0]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f042 0201 	orr.w	r2, r2, #1
 800c514:	601a      	str	r2, [r3, #0]
 800c516:	e000      	b.n	800c51a <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c518:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800c51a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3710      	adds	r7, #16
 800c520:	46bd      	mov	sp, r7
 800c522:	bd80      	pop	{r7, pc}
 800c524:	40010000 	.word	0x40010000
 800c528:	40010400 	.word	0x40010400
 800c52c:	40014000 	.word	0x40014000
 800c530:	40014400 	.word	0x40014400
 800c534:	40014800 	.word	0x40014800
 800c538:	40000400 	.word	0x40000400
 800c53c:	40000800 	.word	0x40000800
 800c540:	40000c00 	.word	0x40000c00
 800c544:	40001800 	.word	0x40001800
 800c548:	00010007 	.word	0x00010007

0800c54c <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b084      	sub	sp, #16
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
 800c554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c556:	2300      	movs	r3, #0
 800c558:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800c55a:	683b      	ldr	r3, [r7, #0]
 800c55c:	2b0c      	cmp	r3, #12
 800c55e:	d841      	bhi.n	800c5e4 <HAL_TIM_OC_Stop_IT+0x98>
 800c560:	a201      	add	r2, pc, #4	; (adr r2, 800c568 <HAL_TIM_OC_Stop_IT+0x1c>)
 800c562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c566:	bf00      	nop
 800c568:	0800c59d 	.word	0x0800c59d
 800c56c:	0800c5e5 	.word	0x0800c5e5
 800c570:	0800c5e5 	.word	0x0800c5e5
 800c574:	0800c5e5 	.word	0x0800c5e5
 800c578:	0800c5af 	.word	0x0800c5af
 800c57c:	0800c5e5 	.word	0x0800c5e5
 800c580:	0800c5e5 	.word	0x0800c5e5
 800c584:	0800c5e5 	.word	0x0800c5e5
 800c588:	0800c5c1 	.word	0x0800c5c1
 800c58c:	0800c5e5 	.word	0x0800c5e5
 800c590:	0800c5e5 	.word	0x0800c5e5
 800c594:	0800c5e5 	.word	0x0800c5e5
 800c598:	0800c5d3 	.word	0x0800c5d3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	68da      	ldr	r2, [r3, #12]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	f022 0202 	bic.w	r2, r2, #2
 800c5aa:	60da      	str	r2, [r3, #12]
      break;
 800c5ac:	e01d      	b.n	800c5ea <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	68da      	ldr	r2, [r3, #12]
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	f022 0204 	bic.w	r2, r2, #4
 800c5bc:	60da      	str	r2, [r3, #12]
      break;
 800c5be:	e014      	b.n	800c5ea <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	68da      	ldr	r2, [r3, #12]
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f022 0208 	bic.w	r2, r2, #8
 800c5ce:	60da      	str	r2, [r3, #12]
      break;
 800c5d0:	e00b      	b.n	800c5ea <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	68da      	ldr	r2, [r3, #12]
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	f022 0210 	bic.w	r2, r2, #16
 800c5e0:	60da      	str	r2, [r3, #12]
      break;
 800c5e2:	e002      	b.n	800c5ea <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	73fb      	strb	r3, [r7, #15]
      break;
 800c5e8:	bf00      	nop
  }

  if (status == HAL_OK)
 800c5ea:	7bfb      	ldrb	r3, [r7, #15]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	f040 8081 	bne.w	800c6f4 <HAL_TIM_OC_Stop_IT+0x1a8>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	6839      	ldr	r1, [r7, #0]
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f001 f952 	bl	800d8a4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	4a3e      	ldr	r2, [pc, #248]	; (800c700 <HAL_TIM_OC_Stop_IT+0x1b4>)
 800c606:	4293      	cmp	r3, r2
 800c608:	d013      	beq.n	800c632 <HAL_TIM_OC_Stop_IT+0xe6>
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	4a3d      	ldr	r2, [pc, #244]	; (800c704 <HAL_TIM_OC_Stop_IT+0x1b8>)
 800c610:	4293      	cmp	r3, r2
 800c612:	d00e      	beq.n	800c632 <HAL_TIM_OC_Stop_IT+0xe6>
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	4a3b      	ldr	r2, [pc, #236]	; (800c708 <HAL_TIM_OC_Stop_IT+0x1bc>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d009      	beq.n	800c632 <HAL_TIM_OC_Stop_IT+0xe6>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	4a3a      	ldr	r2, [pc, #232]	; (800c70c <HAL_TIM_OC_Stop_IT+0x1c0>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d004      	beq.n	800c632 <HAL_TIM_OC_Stop_IT+0xe6>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	4a38      	ldr	r2, [pc, #224]	; (800c710 <HAL_TIM_OC_Stop_IT+0x1c4>)
 800c62e:	4293      	cmp	r3, r2
 800c630:	d101      	bne.n	800c636 <HAL_TIM_OC_Stop_IT+0xea>
 800c632:	2301      	movs	r3, #1
 800c634:	e000      	b.n	800c638 <HAL_TIM_OC_Stop_IT+0xec>
 800c636:	2300      	movs	r3, #0
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d017      	beq.n	800c66c <HAL_TIM_OC_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	6a1a      	ldr	r2, [r3, #32]
 800c642:	f241 1311 	movw	r3, #4369	; 0x1111
 800c646:	4013      	ands	r3, r2
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d10f      	bne.n	800c66c <HAL_TIM_OC_Stop_IT+0x120>
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	6a1a      	ldr	r2, [r3, #32]
 800c652:	f240 4344 	movw	r3, #1092	; 0x444
 800c656:	4013      	ands	r3, r2
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d107      	bne.n	800c66c <HAL_TIM_OC_Stop_IT+0x120>
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c66a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	6a1a      	ldr	r2, [r3, #32]
 800c672:	f241 1311 	movw	r3, #4369	; 0x1111
 800c676:	4013      	ands	r3, r2
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d10f      	bne.n	800c69c <HAL_TIM_OC_Stop_IT+0x150>
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	6a1a      	ldr	r2, [r3, #32]
 800c682:	f240 4344 	movw	r3, #1092	; 0x444
 800c686:	4013      	ands	r3, r2
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d107      	bne.n	800c69c <HAL_TIM_OC_Stop_IT+0x150>
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	681a      	ldr	r2, [r3, #0]
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f022 0201 	bic.w	r2, r2, #1
 800c69a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d104      	bne.n	800c6ac <HAL_TIM_OC_Stop_IT+0x160>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2201      	movs	r2, #1
 800c6a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c6aa:	e023      	b.n	800c6f4 <HAL_TIM_OC_Stop_IT+0x1a8>
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	2b04      	cmp	r3, #4
 800c6b0:	d104      	bne.n	800c6bc <HAL_TIM_OC_Stop_IT+0x170>
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2201      	movs	r2, #1
 800c6b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c6ba:	e01b      	b.n	800c6f4 <HAL_TIM_OC_Stop_IT+0x1a8>
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	2b08      	cmp	r3, #8
 800c6c0:	d104      	bne.n	800c6cc <HAL_TIM_OC_Stop_IT+0x180>
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	2201      	movs	r2, #1
 800c6c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c6ca:	e013      	b.n	800c6f4 <HAL_TIM_OC_Stop_IT+0x1a8>
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	2b0c      	cmp	r3, #12
 800c6d0:	d104      	bne.n	800c6dc <HAL_TIM_OC_Stop_IT+0x190>
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2201      	movs	r2, #1
 800c6d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c6da:	e00b      	b.n	800c6f4 <HAL_TIM_OC_Stop_IT+0x1a8>
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	2b10      	cmp	r3, #16
 800c6e0:	d104      	bne.n	800c6ec <HAL_TIM_OC_Stop_IT+0x1a0>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2201      	movs	r2, #1
 800c6e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c6ea:	e003      	b.n	800c6f4 <HAL_TIM_OC_Stop_IT+0x1a8>
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 800c6f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	3710      	adds	r7, #16
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	bd80      	pop	{r7, pc}
 800c6fe:	bf00      	nop
 800c700:	40010000 	.word	0x40010000
 800c704:	40010400 	.word	0x40010400
 800c708:	40014000 	.word	0x40014000
 800c70c:	40014400 	.word	0x40014400
 800c710:	40014800 	.word	0x40014800

0800c714 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b082      	sub	sp, #8
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d101      	bne.n	800c726 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c722:	2301      	movs	r3, #1
 800c724:	e049      	b.n	800c7ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c72c:	b2db      	uxtb	r3, r3
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d106      	bne.n	800c740 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2200      	movs	r2, #0
 800c736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f7f5 fde8 	bl	8002310 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2202      	movs	r2, #2
 800c744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	681a      	ldr	r2, [r3, #0]
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	3304      	adds	r3, #4
 800c750:	4619      	mov	r1, r3
 800c752:	4610      	mov	r0, r2
 800c754:	f000 fc98 	bl	800d088 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2201      	movs	r2, #1
 800c75c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2201      	movs	r2, #1
 800c764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	2201      	movs	r2, #1
 800c76c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2201      	movs	r2, #1
 800c774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2201      	movs	r2, #1
 800c77c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2201      	movs	r2, #1
 800c784:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2201      	movs	r2, #1
 800c78c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	2201      	movs	r2, #1
 800c794:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	2201      	movs	r2, #1
 800c79c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	2201      	movs	r2, #1
 800c7b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c7b8:	2300      	movs	r3, #0
}
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	3708      	adds	r7, #8
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}
	...

0800c7c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b084      	sub	sp, #16
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c7ce:	683b      	ldr	r3, [r7, #0]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d109      	bne.n	800c7e8 <HAL_TIM_PWM_Start+0x24>
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c7da:	b2db      	uxtb	r3, r3
 800c7dc:	2b01      	cmp	r3, #1
 800c7de:	bf14      	ite	ne
 800c7e0:	2301      	movne	r3, #1
 800c7e2:	2300      	moveq	r3, #0
 800c7e4:	b2db      	uxtb	r3, r3
 800c7e6:	e03c      	b.n	800c862 <HAL_TIM_PWM_Start+0x9e>
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	2b04      	cmp	r3, #4
 800c7ec:	d109      	bne.n	800c802 <HAL_TIM_PWM_Start+0x3e>
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c7f4:	b2db      	uxtb	r3, r3
 800c7f6:	2b01      	cmp	r3, #1
 800c7f8:	bf14      	ite	ne
 800c7fa:	2301      	movne	r3, #1
 800c7fc:	2300      	moveq	r3, #0
 800c7fe:	b2db      	uxtb	r3, r3
 800c800:	e02f      	b.n	800c862 <HAL_TIM_PWM_Start+0x9e>
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	2b08      	cmp	r3, #8
 800c806:	d109      	bne.n	800c81c <HAL_TIM_PWM_Start+0x58>
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c80e:	b2db      	uxtb	r3, r3
 800c810:	2b01      	cmp	r3, #1
 800c812:	bf14      	ite	ne
 800c814:	2301      	movne	r3, #1
 800c816:	2300      	moveq	r3, #0
 800c818:	b2db      	uxtb	r3, r3
 800c81a:	e022      	b.n	800c862 <HAL_TIM_PWM_Start+0x9e>
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	2b0c      	cmp	r3, #12
 800c820:	d109      	bne.n	800c836 <HAL_TIM_PWM_Start+0x72>
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c828:	b2db      	uxtb	r3, r3
 800c82a:	2b01      	cmp	r3, #1
 800c82c:	bf14      	ite	ne
 800c82e:	2301      	movne	r3, #1
 800c830:	2300      	moveq	r3, #0
 800c832:	b2db      	uxtb	r3, r3
 800c834:	e015      	b.n	800c862 <HAL_TIM_PWM_Start+0x9e>
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	2b10      	cmp	r3, #16
 800c83a:	d109      	bne.n	800c850 <HAL_TIM_PWM_Start+0x8c>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c842:	b2db      	uxtb	r3, r3
 800c844:	2b01      	cmp	r3, #1
 800c846:	bf14      	ite	ne
 800c848:	2301      	movne	r3, #1
 800c84a:	2300      	moveq	r3, #0
 800c84c:	b2db      	uxtb	r3, r3
 800c84e:	e008      	b.n	800c862 <HAL_TIM_PWM_Start+0x9e>
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c856:	b2db      	uxtb	r3, r3
 800c858:	2b01      	cmp	r3, #1
 800c85a:	bf14      	ite	ne
 800c85c:	2301      	movne	r3, #1
 800c85e:	2300      	moveq	r3, #0
 800c860:	b2db      	uxtb	r3, r3
 800c862:	2b00      	cmp	r3, #0
 800c864:	d001      	beq.n	800c86a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c866:	2301      	movs	r3, #1
 800c868:	e0a1      	b.n	800c9ae <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c86a:	683b      	ldr	r3, [r7, #0]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d104      	bne.n	800c87a <HAL_TIM_PWM_Start+0xb6>
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2202      	movs	r2, #2
 800c874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c878:	e023      	b.n	800c8c2 <HAL_TIM_PWM_Start+0xfe>
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	2b04      	cmp	r3, #4
 800c87e:	d104      	bne.n	800c88a <HAL_TIM_PWM_Start+0xc6>
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2202      	movs	r2, #2
 800c884:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c888:	e01b      	b.n	800c8c2 <HAL_TIM_PWM_Start+0xfe>
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	2b08      	cmp	r3, #8
 800c88e:	d104      	bne.n	800c89a <HAL_TIM_PWM_Start+0xd6>
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2202      	movs	r2, #2
 800c894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c898:	e013      	b.n	800c8c2 <HAL_TIM_PWM_Start+0xfe>
 800c89a:	683b      	ldr	r3, [r7, #0]
 800c89c:	2b0c      	cmp	r3, #12
 800c89e:	d104      	bne.n	800c8aa <HAL_TIM_PWM_Start+0xe6>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2202      	movs	r2, #2
 800c8a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c8a8:	e00b      	b.n	800c8c2 <HAL_TIM_PWM_Start+0xfe>
 800c8aa:	683b      	ldr	r3, [r7, #0]
 800c8ac:	2b10      	cmp	r3, #16
 800c8ae:	d104      	bne.n	800c8ba <HAL_TIM_PWM_Start+0xf6>
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2202      	movs	r2, #2
 800c8b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c8b8:	e003      	b.n	800c8c2 <HAL_TIM_PWM_Start+0xfe>
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2202      	movs	r2, #2
 800c8be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	2201      	movs	r2, #1
 800c8c8:	6839      	ldr	r1, [r7, #0]
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f000 ffea 	bl	800d8a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	4a38      	ldr	r2, [pc, #224]	; (800c9b8 <HAL_TIM_PWM_Start+0x1f4>)
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	d013      	beq.n	800c902 <HAL_TIM_PWM_Start+0x13e>
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	4a37      	ldr	r2, [pc, #220]	; (800c9bc <HAL_TIM_PWM_Start+0x1f8>)
 800c8e0:	4293      	cmp	r3, r2
 800c8e2:	d00e      	beq.n	800c902 <HAL_TIM_PWM_Start+0x13e>
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	4a35      	ldr	r2, [pc, #212]	; (800c9c0 <HAL_TIM_PWM_Start+0x1fc>)
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	d009      	beq.n	800c902 <HAL_TIM_PWM_Start+0x13e>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	4a34      	ldr	r2, [pc, #208]	; (800c9c4 <HAL_TIM_PWM_Start+0x200>)
 800c8f4:	4293      	cmp	r3, r2
 800c8f6:	d004      	beq.n	800c902 <HAL_TIM_PWM_Start+0x13e>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	4a32      	ldr	r2, [pc, #200]	; (800c9c8 <HAL_TIM_PWM_Start+0x204>)
 800c8fe:	4293      	cmp	r3, r2
 800c900:	d101      	bne.n	800c906 <HAL_TIM_PWM_Start+0x142>
 800c902:	2301      	movs	r3, #1
 800c904:	e000      	b.n	800c908 <HAL_TIM_PWM_Start+0x144>
 800c906:	2300      	movs	r3, #0
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d007      	beq.n	800c91c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c91a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	4a25      	ldr	r2, [pc, #148]	; (800c9b8 <HAL_TIM_PWM_Start+0x1f4>)
 800c922:	4293      	cmp	r3, r2
 800c924:	d022      	beq.n	800c96c <HAL_TIM_PWM_Start+0x1a8>
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c92e:	d01d      	beq.n	800c96c <HAL_TIM_PWM_Start+0x1a8>
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	4a25      	ldr	r2, [pc, #148]	; (800c9cc <HAL_TIM_PWM_Start+0x208>)
 800c936:	4293      	cmp	r3, r2
 800c938:	d018      	beq.n	800c96c <HAL_TIM_PWM_Start+0x1a8>
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	4a24      	ldr	r2, [pc, #144]	; (800c9d0 <HAL_TIM_PWM_Start+0x20c>)
 800c940:	4293      	cmp	r3, r2
 800c942:	d013      	beq.n	800c96c <HAL_TIM_PWM_Start+0x1a8>
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	4a22      	ldr	r2, [pc, #136]	; (800c9d4 <HAL_TIM_PWM_Start+0x210>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d00e      	beq.n	800c96c <HAL_TIM_PWM_Start+0x1a8>
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	4a1a      	ldr	r2, [pc, #104]	; (800c9bc <HAL_TIM_PWM_Start+0x1f8>)
 800c954:	4293      	cmp	r3, r2
 800c956:	d009      	beq.n	800c96c <HAL_TIM_PWM_Start+0x1a8>
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	4a1e      	ldr	r2, [pc, #120]	; (800c9d8 <HAL_TIM_PWM_Start+0x214>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d004      	beq.n	800c96c <HAL_TIM_PWM_Start+0x1a8>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	4a16      	ldr	r2, [pc, #88]	; (800c9c0 <HAL_TIM_PWM_Start+0x1fc>)
 800c968:	4293      	cmp	r3, r2
 800c96a:	d115      	bne.n	800c998 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	689a      	ldr	r2, [r3, #8]
 800c972:	4b1a      	ldr	r3, [pc, #104]	; (800c9dc <HAL_TIM_PWM_Start+0x218>)
 800c974:	4013      	ands	r3, r2
 800c976:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	2b06      	cmp	r3, #6
 800c97c:	d015      	beq.n	800c9aa <HAL_TIM_PWM_Start+0x1e6>
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c984:	d011      	beq.n	800c9aa <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	681a      	ldr	r2, [r3, #0]
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	f042 0201 	orr.w	r2, r2, #1
 800c994:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c996:	e008      	b.n	800c9aa <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	681a      	ldr	r2, [r3, #0]
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	f042 0201 	orr.w	r2, r2, #1
 800c9a6:	601a      	str	r2, [r3, #0]
 800c9a8:	e000      	b.n	800c9ac <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c9aa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c9ac:	2300      	movs	r3, #0
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3710      	adds	r7, #16
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
 800c9b6:	bf00      	nop
 800c9b8:	40010000 	.word	0x40010000
 800c9bc:	40010400 	.word	0x40010400
 800c9c0:	40014000 	.word	0x40014000
 800c9c4:	40014400 	.word	0x40014400
 800c9c8:	40014800 	.word	0x40014800
 800c9cc:	40000400 	.word	0x40000400
 800c9d0:	40000800 	.word	0x40000800
 800c9d4:	40000c00 	.word	0x40000c00
 800c9d8:	40001800 	.word	0x40001800
 800c9dc:	00010007 	.word	0x00010007

0800c9e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b082      	sub	sp, #8
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	691b      	ldr	r3, [r3, #16]
 800c9ee:	f003 0302 	and.w	r3, r3, #2
 800c9f2:	2b02      	cmp	r3, #2
 800c9f4:	d122      	bne.n	800ca3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	68db      	ldr	r3, [r3, #12]
 800c9fc:	f003 0302 	and.w	r3, r3, #2
 800ca00:	2b02      	cmp	r3, #2
 800ca02:	d11b      	bne.n	800ca3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	f06f 0202 	mvn.w	r2, #2
 800ca0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2201      	movs	r2, #1
 800ca12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	699b      	ldr	r3, [r3, #24]
 800ca1a:	f003 0303 	and.w	r3, r3, #3
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d003      	beq.n	800ca2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ca22:	6878      	ldr	r0, [r7, #4]
 800ca24:	f000 fb12 	bl	800d04c <HAL_TIM_IC_CaptureCallback>
 800ca28:	e005      	b.n	800ca36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f7f4 f914 	bl	8000c58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ca30:	6878      	ldr	r0, [r7, #4]
 800ca32:	f000 fb15 	bl	800d060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	691b      	ldr	r3, [r3, #16]
 800ca42:	f003 0304 	and.w	r3, r3, #4
 800ca46:	2b04      	cmp	r3, #4
 800ca48:	d122      	bne.n	800ca90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	68db      	ldr	r3, [r3, #12]
 800ca50:	f003 0304 	and.w	r3, r3, #4
 800ca54:	2b04      	cmp	r3, #4
 800ca56:	d11b      	bne.n	800ca90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	f06f 0204 	mvn.w	r2, #4
 800ca60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2202      	movs	r2, #2
 800ca66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	699b      	ldr	r3, [r3, #24]
 800ca6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d003      	beq.n	800ca7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 fae8 	bl	800d04c <HAL_TIM_IC_CaptureCallback>
 800ca7c:	e005      	b.n	800ca8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ca7e:	6878      	ldr	r0, [r7, #4]
 800ca80:	f7f4 f8ea 	bl	8000c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f000 faeb 	bl	800d060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	691b      	ldr	r3, [r3, #16]
 800ca96:	f003 0308 	and.w	r3, r3, #8
 800ca9a:	2b08      	cmp	r3, #8
 800ca9c:	d122      	bne.n	800cae4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	68db      	ldr	r3, [r3, #12]
 800caa4:	f003 0308 	and.w	r3, r3, #8
 800caa8:	2b08      	cmp	r3, #8
 800caaa:	d11b      	bne.n	800cae4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	f06f 0208 	mvn.w	r2, #8
 800cab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	2204      	movs	r2, #4
 800caba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	69db      	ldr	r3, [r3, #28]
 800cac2:	f003 0303 	and.w	r3, r3, #3
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d003      	beq.n	800cad2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f000 fabe 	bl	800d04c <HAL_TIM_IC_CaptureCallback>
 800cad0:	e005      	b.n	800cade <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f7f4 f8c0 	bl	8000c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f000 fac1 	bl	800d060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2200      	movs	r2, #0
 800cae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	691b      	ldr	r3, [r3, #16]
 800caea:	f003 0310 	and.w	r3, r3, #16
 800caee:	2b10      	cmp	r3, #16
 800caf0:	d122      	bne.n	800cb38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	68db      	ldr	r3, [r3, #12]
 800caf8:	f003 0310 	and.w	r3, r3, #16
 800cafc:	2b10      	cmp	r3, #16
 800cafe:	d11b      	bne.n	800cb38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	f06f 0210 	mvn.w	r2, #16
 800cb08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	2208      	movs	r2, #8
 800cb0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	69db      	ldr	r3, [r3, #28]
 800cb16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d003      	beq.n	800cb26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f000 fa94 	bl	800d04c <HAL_TIM_IC_CaptureCallback>
 800cb24:	e005      	b.n	800cb32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb26:	6878      	ldr	r0, [r7, #4]
 800cb28:	f7f4 f896 	bl	8000c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f000 fa97 	bl	800d060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	2200      	movs	r2, #0
 800cb36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	691b      	ldr	r3, [r3, #16]
 800cb3e:	f003 0301 	and.w	r3, r3, #1
 800cb42:	2b01      	cmp	r3, #1
 800cb44:	d10e      	bne.n	800cb64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	68db      	ldr	r3, [r3, #12]
 800cb4c:	f003 0301 	and.w	r3, r3, #1
 800cb50:	2b01      	cmp	r3, #1
 800cb52:	d107      	bne.n	800cb64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	f06f 0201 	mvn.w	r2, #1
 800cb5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cb5e:	6878      	ldr	r0, [r7, #4]
 800cb60:	f000 fa6a 	bl	800d038 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	691b      	ldr	r3, [r3, #16]
 800cb6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb6e:	2b80      	cmp	r3, #128	; 0x80
 800cb70:	d10e      	bne.n	800cb90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	68db      	ldr	r3, [r3, #12]
 800cb78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb7c:	2b80      	cmp	r3, #128	; 0x80
 800cb7e:	d107      	bne.n	800cb90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cb88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f000 ffc6 	bl	800db1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	691b      	ldr	r3, [r3, #16]
 800cb96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cb9e:	d10e      	bne.n	800cbbe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cbaa:	2b80      	cmp	r3, #128	; 0x80
 800cbac:	d107      	bne.n	800cbbe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800cbb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f000 ffb9 	bl	800db30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	691b      	ldr	r3, [r3, #16]
 800cbc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbc8:	2b40      	cmp	r3, #64	; 0x40
 800cbca:	d10e      	bne.n	800cbea <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	68db      	ldr	r3, [r3, #12]
 800cbd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbd6:	2b40      	cmp	r3, #64	; 0x40
 800cbd8:	d107      	bne.n	800cbea <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cbe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cbe4:	6878      	ldr	r0, [r7, #4]
 800cbe6:	f000 fa45 	bl	800d074 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	691b      	ldr	r3, [r3, #16]
 800cbf0:	f003 0320 	and.w	r3, r3, #32
 800cbf4:	2b20      	cmp	r3, #32
 800cbf6:	d10e      	bne.n	800cc16 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	68db      	ldr	r3, [r3, #12]
 800cbfe:	f003 0320 	and.w	r3, r3, #32
 800cc02:	2b20      	cmp	r3, #32
 800cc04:	d107      	bne.n	800cc16 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f06f 0220 	mvn.w	r2, #32
 800cc0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f000 ff79 	bl	800db08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cc16:	bf00      	nop
 800cc18:	3708      	adds	r7, #8
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	bd80      	pop	{r7, pc}
	...

0800cc20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b086      	sub	sp, #24
 800cc24:	af00      	add	r7, sp, #0
 800cc26:	60f8      	str	r0, [r7, #12]
 800cc28:	60b9      	str	r1, [r7, #8]
 800cc2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc36:	2b01      	cmp	r3, #1
 800cc38:	d101      	bne.n	800cc3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800cc3a:	2302      	movs	r3, #2
 800cc3c:	e0ff      	b.n	800ce3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2201      	movs	r2, #1
 800cc42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	2b14      	cmp	r3, #20
 800cc4a:	f200 80f0 	bhi.w	800ce2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800cc4e:	a201      	add	r2, pc, #4	; (adr r2, 800cc54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800cc50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc54:	0800cca9 	.word	0x0800cca9
 800cc58:	0800ce2f 	.word	0x0800ce2f
 800cc5c:	0800ce2f 	.word	0x0800ce2f
 800cc60:	0800ce2f 	.word	0x0800ce2f
 800cc64:	0800cce9 	.word	0x0800cce9
 800cc68:	0800ce2f 	.word	0x0800ce2f
 800cc6c:	0800ce2f 	.word	0x0800ce2f
 800cc70:	0800ce2f 	.word	0x0800ce2f
 800cc74:	0800cd2b 	.word	0x0800cd2b
 800cc78:	0800ce2f 	.word	0x0800ce2f
 800cc7c:	0800ce2f 	.word	0x0800ce2f
 800cc80:	0800ce2f 	.word	0x0800ce2f
 800cc84:	0800cd6b 	.word	0x0800cd6b
 800cc88:	0800ce2f 	.word	0x0800ce2f
 800cc8c:	0800ce2f 	.word	0x0800ce2f
 800cc90:	0800ce2f 	.word	0x0800ce2f
 800cc94:	0800cdad 	.word	0x0800cdad
 800cc98:	0800ce2f 	.word	0x0800ce2f
 800cc9c:	0800ce2f 	.word	0x0800ce2f
 800cca0:	0800ce2f 	.word	0x0800ce2f
 800cca4:	0800cded 	.word	0x0800cded
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	68b9      	ldr	r1, [r7, #8]
 800ccae:	4618      	mov	r0, r3
 800ccb0:	f000 fa84 	bl	800d1bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	699a      	ldr	r2, [r3, #24]
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f042 0208 	orr.w	r2, r2, #8
 800ccc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	699a      	ldr	r2, [r3, #24]
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	f022 0204 	bic.w	r2, r2, #4
 800ccd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	6999      	ldr	r1, [r3, #24]
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	691a      	ldr	r2, [r3, #16]
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	430a      	orrs	r2, r1
 800cce4:	619a      	str	r2, [r3, #24]
      break;
 800cce6:	e0a5      	b.n	800ce34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	68b9      	ldr	r1, [r7, #8]
 800ccee:	4618      	mov	r0, r3
 800ccf0:	f000 faf4 	bl	800d2dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	699a      	ldr	r2, [r3, #24]
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cd02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	699a      	ldr	r2, [r3, #24]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cd12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	6999      	ldr	r1, [r3, #24]
 800cd1a:	68bb      	ldr	r3, [r7, #8]
 800cd1c:	691b      	ldr	r3, [r3, #16]
 800cd1e:	021a      	lsls	r2, r3, #8
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	430a      	orrs	r2, r1
 800cd26:	619a      	str	r2, [r3, #24]
      break;
 800cd28:	e084      	b.n	800ce34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	68b9      	ldr	r1, [r7, #8]
 800cd30:	4618      	mov	r0, r3
 800cd32:	f000 fb5d 	bl	800d3f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	69da      	ldr	r2, [r3, #28]
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f042 0208 	orr.w	r2, r2, #8
 800cd44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	69da      	ldr	r2, [r3, #28]
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f022 0204 	bic.w	r2, r2, #4
 800cd54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	69d9      	ldr	r1, [r3, #28]
 800cd5c:	68bb      	ldr	r3, [r7, #8]
 800cd5e:	691a      	ldr	r2, [r3, #16]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	430a      	orrs	r2, r1
 800cd66:	61da      	str	r2, [r3, #28]
      break;
 800cd68:	e064      	b.n	800ce34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	68b9      	ldr	r1, [r7, #8]
 800cd70:	4618      	mov	r0, r3
 800cd72:	f000 fbc5 	bl	800d500 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	69da      	ldr	r2, [r3, #28]
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cd84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	69da      	ldr	r2, [r3, #28]
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cd94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	69d9      	ldr	r1, [r3, #28]
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	691b      	ldr	r3, [r3, #16]
 800cda0:	021a      	lsls	r2, r3, #8
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	430a      	orrs	r2, r1
 800cda8:	61da      	str	r2, [r3, #28]
      break;
 800cdaa:	e043      	b.n	800ce34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	68b9      	ldr	r1, [r7, #8]
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	f000 fc0e 	bl	800d5d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	f042 0208 	orr.w	r2, r2, #8
 800cdc6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f022 0204 	bic.w	r2, r2, #4
 800cdd6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	691a      	ldr	r2, [r3, #16]
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	430a      	orrs	r2, r1
 800cde8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cdea:	e023      	b.n	800ce34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	68b9      	ldr	r1, [r7, #8]
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f000 fc52 	bl	800d69c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ce06:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ce16:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	691b      	ldr	r3, [r3, #16]
 800ce22:	021a      	lsls	r2, r3, #8
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	430a      	orrs	r2, r1
 800ce2a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800ce2c:	e002      	b.n	800ce34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ce2e:	2301      	movs	r3, #1
 800ce30:	75fb      	strb	r3, [r7, #23]
      break;
 800ce32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	2200      	movs	r2, #0
 800ce38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ce3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	3718      	adds	r7, #24
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
 800ce46:	bf00      	nop

0800ce48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b084      	sub	sp, #16
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
 800ce50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ce52:	2300      	movs	r3, #0
 800ce54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	d101      	bne.n	800ce64 <HAL_TIM_ConfigClockSource+0x1c>
 800ce60:	2302      	movs	r3, #2
 800ce62:	e0dc      	b.n	800d01e <HAL_TIM_ConfigClockSource+0x1d6>
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2201      	movs	r2, #1
 800ce68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2202      	movs	r2, #2
 800ce70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	689b      	ldr	r3, [r3, #8]
 800ce7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ce7c:	68ba      	ldr	r2, [r7, #8]
 800ce7e:	4b6a      	ldr	r3, [pc, #424]	; (800d028 <HAL_TIM_ConfigClockSource+0x1e0>)
 800ce80:	4013      	ands	r3, r2
 800ce82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ce8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	68ba      	ldr	r2, [r7, #8]
 800ce92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a64      	ldr	r2, [pc, #400]	; (800d02c <HAL_TIM_ConfigClockSource+0x1e4>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	f000 80a9 	beq.w	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800cea0:	4a62      	ldr	r2, [pc, #392]	; (800d02c <HAL_TIM_ConfigClockSource+0x1e4>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	f200 80ae 	bhi.w	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cea8:	4a61      	ldr	r2, [pc, #388]	; (800d030 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	f000 80a1 	beq.w	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800ceb0:	4a5f      	ldr	r2, [pc, #380]	; (800d030 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	f200 80a6 	bhi.w	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800ceb8:	4a5e      	ldr	r2, [pc, #376]	; (800d034 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	f000 8099 	beq.w	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800cec0:	4a5c      	ldr	r2, [pc, #368]	; (800d034 <HAL_TIM_ConfigClockSource+0x1ec>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	f200 809e 	bhi.w	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cec8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800cecc:	f000 8091 	beq.w	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800ced0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ced4:	f200 8096 	bhi.w	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800ced8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cedc:	f000 8089 	beq.w	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800cee0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cee4:	f200 808e 	bhi.w	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cee8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ceec:	d03e      	beq.n	800cf6c <HAL_TIM_ConfigClockSource+0x124>
 800ceee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cef2:	f200 8087 	bhi.w	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cefa:	f000 8086 	beq.w	800d00a <HAL_TIM_ConfigClockSource+0x1c2>
 800cefe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cf02:	d87f      	bhi.n	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf04:	2b70      	cmp	r3, #112	; 0x70
 800cf06:	d01a      	beq.n	800cf3e <HAL_TIM_ConfigClockSource+0xf6>
 800cf08:	2b70      	cmp	r3, #112	; 0x70
 800cf0a:	d87b      	bhi.n	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf0c:	2b60      	cmp	r3, #96	; 0x60
 800cf0e:	d050      	beq.n	800cfb2 <HAL_TIM_ConfigClockSource+0x16a>
 800cf10:	2b60      	cmp	r3, #96	; 0x60
 800cf12:	d877      	bhi.n	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf14:	2b50      	cmp	r3, #80	; 0x50
 800cf16:	d03c      	beq.n	800cf92 <HAL_TIM_ConfigClockSource+0x14a>
 800cf18:	2b50      	cmp	r3, #80	; 0x50
 800cf1a:	d873      	bhi.n	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf1c:	2b40      	cmp	r3, #64	; 0x40
 800cf1e:	d058      	beq.n	800cfd2 <HAL_TIM_ConfigClockSource+0x18a>
 800cf20:	2b40      	cmp	r3, #64	; 0x40
 800cf22:	d86f      	bhi.n	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf24:	2b30      	cmp	r3, #48	; 0x30
 800cf26:	d064      	beq.n	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800cf28:	2b30      	cmp	r3, #48	; 0x30
 800cf2a:	d86b      	bhi.n	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf2c:	2b20      	cmp	r3, #32
 800cf2e:	d060      	beq.n	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800cf30:	2b20      	cmp	r3, #32
 800cf32:	d867      	bhi.n	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d05c      	beq.n	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800cf38:	2b10      	cmp	r3, #16
 800cf3a:	d05a      	beq.n	800cff2 <HAL_TIM_ConfigClockSource+0x1aa>
 800cf3c:	e062      	b.n	800d004 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6818      	ldr	r0, [r3, #0]
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	6899      	ldr	r1, [r3, #8]
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	685a      	ldr	r2, [r3, #4]
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	68db      	ldr	r3, [r3, #12]
 800cf4e:	f000 fc89 	bl	800d864 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	689b      	ldr	r3, [r3, #8]
 800cf58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cf60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	68ba      	ldr	r2, [r7, #8]
 800cf68:	609a      	str	r2, [r3, #8]
      break;
 800cf6a:	e04f      	b.n	800d00c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	6818      	ldr	r0, [r3, #0]
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	6899      	ldr	r1, [r3, #8]
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	685a      	ldr	r2, [r3, #4]
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	68db      	ldr	r3, [r3, #12]
 800cf7c:	f000 fc72 	bl	800d864 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	689a      	ldr	r2, [r3, #8]
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cf8e:	609a      	str	r2, [r3, #8]
      break;
 800cf90:	e03c      	b.n	800d00c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6818      	ldr	r0, [r3, #0]
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	6859      	ldr	r1, [r3, #4]
 800cf9a:	683b      	ldr	r3, [r7, #0]
 800cf9c:	68db      	ldr	r3, [r3, #12]
 800cf9e:	461a      	mov	r2, r3
 800cfa0:	f000 fbe2 	bl	800d768 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	2150      	movs	r1, #80	; 0x50
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f000 fc3c 	bl	800d828 <TIM_ITRx_SetConfig>
      break;
 800cfb0:	e02c      	b.n	800d00c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	6818      	ldr	r0, [r3, #0]
 800cfb6:	683b      	ldr	r3, [r7, #0]
 800cfb8:	6859      	ldr	r1, [r3, #4]
 800cfba:	683b      	ldr	r3, [r7, #0]
 800cfbc:	68db      	ldr	r3, [r3, #12]
 800cfbe:	461a      	mov	r2, r3
 800cfc0:	f000 fc01 	bl	800d7c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	2160      	movs	r1, #96	; 0x60
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f000 fc2c 	bl	800d828 <TIM_ITRx_SetConfig>
      break;
 800cfd0:	e01c      	b.n	800d00c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	6818      	ldr	r0, [r3, #0]
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	6859      	ldr	r1, [r3, #4]
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	68db      	ldr	r3, [r3, #12]
 800cfde:	461a      	mov	r2, r3
 800cfe0:	f000 fbc2 	bl	800d768 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	2140      	movs	r1, #64	; 0x40
 800cfea:	4618      	mov	r0, r3
 800cfec:	f000 fc1c 	bl	800d828 <TIM_ITRx_SetConfig>
      break;
 800cff0:	e00c      	b.n	800d00c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681a      	ldr	r2, [r3, #0]
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	4619      	mov	r1, r3
 800cffc:	4610      	mov	r0, r2
 800cffe:	f000 fc13 	bl	800d828 <TIM_ITRx_SetConfig>
      break;
 800d002:	e003      	b.n	800d00c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d004:	2301      	movs	r3, #1
 800d006:	73fb      	strb	r3, [r7, #15]
      break;
 800d008:	e000      	b.n	800d00c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d00a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2201      	movs	r2, #1
 800d010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	2200      	movs	r2, #0
 800d018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d01c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d01e:	4618      	mov	r0, r3
 800d020:	3710      	adds	r7, #16
 800d022:	46bd      	mov	sp, r7
 800d024:	bd80      	pop	{r7, pc}
 800d026:	bf00      	nop
 800d028:	ffceff88 	.word	0xffceff88
 800d02c:	00100040 	.word	0x00100040
 800d030:	00100030 	.word	0x00100030
 800d034:	00100020 	.word	0x00100020

0800d038 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d038:	b480      	push	{r7}
 800d03a:	b083      	sub	sp, #12
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d040:	bf00      	nop
 800d042:	370c      	adds	r7, #12
 800d044:	46bd      	mov	sp, r7
 800d046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04a:	4770      	bx	lr

0800d04c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d04c:	b480      	push	{r7}
 800d04e:	b083      	sub	sp, #12
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d054:	bf00      	nop
 800d056:	370c      	adds	r7, #12
 800d058:	46bd      	mov	sp, r7
 800d05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05e:	4770      	bx	lr

0800d060 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d060:	b480      	push	{r7}
 800d062:	b083      	sub	sp, #12
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d068:	bf00      	nop
 800d06a:	370c      	adds	r7, #12
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr

0800d074 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d074:	b480      	push	{r7}
 800d076:	b083      	sub	sp, #12
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d07c:	bf00      	nop
 800d07e:	370c      	adds	r7, #12
 800d080:	46bd      	mov	sp, r7
 800d082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d086:	4770      	bx	lr

0800d088 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d088:	b480      	push	{r7}
 800d08a:	b085      	sub	sp, #20
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
 800d090:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	4a40      	ldr	r2, [pc, #256]	; (800d19c <TIM_Base_SetConfig+0x114>)
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d013      	beq.n	800d0c8 <TIM_Base_SetConfig+0x40>
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d0a6:	d00f      	beq.n	800d0c8 <TIM_Base_SetConfig+0x40>
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	4a3d      	ldr	r2, [pc, #244]	; (800d1a0 <TIM_Base_SetConfig+0x118>)
 800d0ac:	4293      	cmp	r3, r2
 800d0ae:	d00b      	beq.n	800d0c8 <TIM_Base_SetConfig+0x40>
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	4a3c      	ldr	r2, [pc, #240]	; (800d1a4 <TIM_Base_SetConfig+0x11c>)
 800d0b4:	4293      	cmp	r3, r2
 800d0b6:	d007      	beq.n	800d0c8 <TIM_Base_SetConfig+0x40>
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	4a3b      	ldr	r2, [pc, #236]	; (800d1a8 <TIM_Base_SetConfig+0x120>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d003      	beq.n	800d0c8 <TIM_Base_SetConfig+0x40>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	4a3a      	ldr	r2, [pc, #232]	; (800d1ac <TIM_Base_SetConfig+0x124>)
 800d0c4:	4293      	cmp	r3, r2
 800d0c6:	d108      	bne.n	800d0da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d0ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	685b      	ldr	r3, [r3, #4]
 800d0d4:	68fa      	ldr	r2, [r7, #12]
 800d0d6:	4313      	orrs	r3, r2
 800d0d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	4a2f      	ldr	r2, [pc, #188]	; (800d19c <TIM_Base_SetConfig+0x114>)
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d01f      	beq.n	800d122 <TIM_Base_SetConfig+0x9a>
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d0e8:	d01b      	beq.n	800d122 <TIM_Base_SetConfig+0x9a>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	4a2c      	ldr	r2, [pc, #176]	; (800d1a0 <TIM_Base_SetConfig+0x118>)
 800d0ee:	4293      	cmp	r3, r2
 800d0f0:	d017      	beq.n	800d122 <TIM_Base_SetConfig+0x9a>
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	4a2b      	ldr	r2, [pc, #172]	; (800d1a4 <TIM_Base_SetConfig+0x11c>)
 800d0f6:	4293      	cmp	r3, r2
 800d0f8:	d013      	beq.n	800d122 <TIM_Base_SetConfig+0x9a>
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	4a2a      	ldr	r2, [pc, #168]	; (800d1a8 <TIM_Base_SetConfig+0x120>)
 800d0fe:	4293      	cmp	r3, r2
 800d100:	d00f      	beq.n	800d122 <TIM_Base_SetConfig+0x9a>
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	4a29      	ldr	r2, [pc, #164]	; (800d1ac <TIM_Base_SetConfig+0x124>)
 800d106:	4293      	cmp	r3, r2
 800d108:	d00b      	beq.n	800d122 <TIM_Base_SetConfig+0x9a>
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	4a28      	ldr	r2, [pc, #160]	; (800d1b0 <TIM_Base_SetConfig+0x128>)
 800d10e:	4293      	cmp	r3, r2
 800d110:	d007      	beq.n	800d122 <TIM_Base_SetConfig+0x9a>
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	4a27      	ldr	r2, [pc, #156]	; (800d1b4 <TIM_Base_SetConfig+0x12c>)
 800d116:	4293      	cmp	r3, r2
 800d118:	d003      	beq.n	800d122 <TIM_Base_SetConfig+0x9a>
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	4a26      	ldr	r2, [pc, #152]	; (800d1b8 <TIM_Base_SetConfig+0x130>)
 800d11e:	4293      	cmp	r3, r2
 800d120:	d108      	bne.n	800d134 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d128:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	68db      	ldr	r3, [r3, #12]
 800d12e:	68fa      	ldr	r2, [r7, #12]
 800d130:	4313      	orrs	r3, r2
 800d132:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	695b      	ldr	r3, [r3, #20]
 800d13e:	4313      	orrs	r3, r2
 800d140:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	68fa      	ldr	r2, [r7, #12]
 800d146:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	689a      	ldr	r2, [r3, #8]
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	681a      	ldr	r2, [r3, #0]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	4a10      	ldr	r2, [pc, #64]	; (800d19c <TIM_Base_SetConfig+0x114>)
 800d15c:	4293      	cmp	r3, r2
 800d15e:	d00f      	beq.n	800d180 <TIM_Base_SetConfig+0xf8>
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	4a12      	ldr	r2, [pc, #72]	; (800d1ac <TIM_Base_SetConfig+0x124>)
 800d164:	4293      	cmp	r3, r2
 800d166:	d00b      	beq.n	800d180 <TIM_Base_SetConfig+0xf8>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	4a11      	ldr	r2, [pc, #68]	; (800d1b0 <TIM_Base_SetConfig+0x128>)
 800d16c:	4293      	cmp	r3, r2
 800d16e:	d007      	beq.n	800d180 <TIM_Base_SetConfig+0xf8>
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	4a10      	ldr	r2, [pc, #64]	; (800d1b4 <TIM_Base_SetConfig+0x12c>)
 800d174:	4293      	cmp	r3, r2
 800d176:	d003      	beq.n	800d180 <TIM_Base_SetConfig+0xf8>
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	4a0f      	ldr	r2, [pc, #60]	; (800d1b8 <TIM_Base_SetConfig+0x130>)
 800d17c:	4293      	cmp	r3, r2
 800d17e:	d103      	bne.n	800d188 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d180:	683b      	ldr	r3, [r7, #0]
 800d182:	691a      	ldr	r2, [r3, #16]
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2201      	movs	r2, #1
 800d18c:	615a      	str	r2, [r3, #20]
}
 800d18e:	bf00      	nop
 800d190:	3714      	adds	r7, #20
 800d192:	46bd      	mov	sp, r7
 800d194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d198:	4770      	bx	lr
 800d19a:	bf00      	nop
 800d19c:	40010000 	.word	0x40010000
 800d1a0:	40000400 	.word	0x40000400
 800d1a4:	40000800 	.word	0x40000800
 800d1a8:	40000c00 	.word	0x40000c00
 800d1ac:	40010400 	.word	0x40010400
 800d1b0:	40014000 	.word	0x40014000
 800d1b4:	40014400 	.word	0x40014400
 800d1b8:	40014800 	.word	0x40014800

0800d1bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d1bc:	b480      	push	{r7}
 800d1be:	b087      	sub	sp, #28
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
 800d1c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	6a1b      	ldr	r3, [r3, #32]
 800d1ca:	f023 0201 	bic.w	r2, r3, #1
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6a1b      	ldr	r3, [r3, #32]
 800d1d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	685b      	ldr	r3, [r3, #4]
 800d1dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	699b      	ldr	r3, [r3, #24]
 800d1e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d1e4:	68fa      	ldr	r2, [r7, #12]
 800d1e6:	4b37      	ldr	r3, [pc, #220]	; (800d2c4 <TIM_OC1_SetConfig+0x108>)
 800d1e8:	4013      	ands	r3, r2
 800d1ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	f023 0303 	bic.w	r3, r3, #3
 800d1f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	68fa      	ldr	r2, [r7, #12]
 800d1fa:	4313      	orrs	r3, r2
 800d1fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	f023 0302 	bic.w	r3, r3, #2
 800d204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	689b      	ldr	r3, [r3, #8]
 800d20a:	697a      	ldr	r2, [r7, #20]
 800d20c:	4313      	orrs	r3, r2
 800d20e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	4a2d      	ldr	r2, [pc, #180]	; (800d2c8 <TIM_OC1_SetConfig+0x10c>)
 800d214:	4293      	cmp	r3, r2
 800d216:	d00f      	beq.n	800d238 <TIM_OC1_SetConfig+0x7c>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	4a2c      	ldr	r2, [pc, #176]	; (800d2cc <TIM_OC1_SetConfig+0x110>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d00b      	beq.n	800d238 <TIM_OC1_SetConfig+0x7c>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	4a2b      	ldr	r2, [pc, #172]	; (800d2d0 <TIM_OC1_SetConfig+0x114>)
 800d224:	4293      	cmp	r3, r2
 800d226:	d007      	beq.n	800d238 <TIM_OC1_SetConfig+0x7c>
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	4a2a      	ldr	r2, [pc, #168]	; (800d2d4 <TIM_OC1_SetConfig+0x118>)
 800d22c:	4293      	cmp	r3, r2
 800d22e:	d003      	beq.n	800d238 <TIM_OC1_SetConfig+0x7c>
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	4a29      	ldr	r2, [pc, #164]	; (800d2d8 <TIM_OC1_SetConfig+0x11c>)
 800d234:	4293      	cmp	r3, r2
 800d236:	d10c      	bne.n	800d252 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d238:	697b      	ldr	r3, [r7, #20]
 800d23a:	f023 0308 	bic.w	r3, r3, #8
 800d23e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	68db      	ldr	r3, [r3, #12]
 800d244:	697a      	ldr	r2, [r7, #20]
 800d246:	4313      	orrs	r3, r2
 800d248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	f023 0304 	bic.w	r3, r3, #4
 800d250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a1c      	ldr	r2, [pc, #112]	; (800d2c8 <TIM_OC1_SetConfig+0x10c>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d00f      	beq.n	800d27a <TIM_OC1_SetConfig+0xbe>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a1b      	ldr	r2, [pc, #108]	; (800d2cc <TIM_OC1_SetConfig+0x110>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d00b      	beq.n	800d27a <TIM_OC1_SetConfig+0xbe>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a1a      	ldr	r2, [pc, #104]	; (800d2d0 <TIM_OC1_SetConfig+0x114>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d007      	beq.n	800d27a <TIM_OC1_SetConfig+0xbe>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4a19      	ldr	r2, [pc, #100]	; (800d2d4 <TIM_OC1_SetConfig+0x118>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d003      	beq.n	800d27a <TIM_OC1_SetConfig+0xbe>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a18      	ldr	r2, [pc, #96]	; (800d2d8 <TIM_OC1_SetConfig+0x11c>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d111      	bne.n	800d29e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d27a:	693b      	ldr	r3, [r7, #16]
 800d27c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	695b      	ldr	r3, [r3, #20]
 800d28e:	693a      	ldr	r2, [r7, #16]
 800d290:	4313      	orrs	r3, r2
 800d292:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	699b      	ldr	r3, [r3, #24]
 800d298:	693a      	ldr	r2, [r7, #16]
 800d29a:	4313      	orrs	r3, r2
 800d29c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	693a      	ldr	r2, [r7, #16]
 800d2a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	68fa      	ldr	r2, [r7, #12]
 800d2a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	685a      	ldr	r2, [r3, #4]
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	697a      	ldr	r2, [r7, #20]
 800d2b6:	621a      	str	r2, [r3, #32]
}
 800d2b8:	bf00      	nop
 800d2ba:	371c      	adds	r7, #28
 800d2bc:	46bd      	mov	sp, r7
 800d2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c2:	4770      	bx	lr
 800d2c4:	fffeff8f 	.word	0xfffeff8f
 800d2c8:	40010000 	.word	0x40010000
 800d2cc:	40010400 	.word	0x40010400
 800d2d0:	40014000 	.word	0x40014000
 800d2d4:	40014400 	.word	0x40014400
 800d2d8:	40014800 	.word	0x40014800

0800d2dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b087      	sub	sp, #28
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
 800d2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	6a1b      	ldr	r3, [r3, #32]
 800d2ea:	f023 0210 	bic.w	r2, r3, #16
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	6a1b      	ldr	r3, [r3, #32]
 800d2f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	685b      	ldr	r3, [r3, #4]
 800d2fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	699b      	ldr	r3, [r3, #24]
 800d302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d304:	68fa      	ldr	r2, [r7, #12]
 800d306:	4b34      	ldr	r3, [pc, #208]	; (800d3d8 <TIM_OC2_SetConfig+0xfc>)
 800d308:	4013      	ands	r3, r2
 800d30a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	021b      	lsls	r3, r3, #8
 800d31a:	68fa      	ldr	r2, [r7, #12]
 800d31c:	4313      	orrs	r3, r2
 800d31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d320:	697b      	ldr	r3, [r7, #20]
 800d322:	f023 0320 	bic.w	r3, r3, #32
 800d326:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	689b      	ldr	r3, [r3, #8]
 800d32c:	011b      	lsls	r3, r3, #4
 800d32e:	697a      	ldr	r2, [r7, #20]
 800d330:	4313      	orrs	r3, r2
 800d332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	4a29      	ldr	r2, [pc, #164]	; (800d3dc <TIM_OC2_SetConfig+0x100>)
 800d338:	4293      	cmp	r3, r2
 800d33a:	d003      	beq.n	800d344 <TIM_OC2_SetConfig+0x68>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	4a28      	ldr	r2, [pc, #160]	; (800d3e0 <TIM_OC2_SetConfig+0x104>)
 800d340:	4293      	cmp	r3, r2
 800d342:	d10d      	bne.n	800d360 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d344:	697b      	ldr	r3, [r7, #20]
 800d346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d34a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	68db      	ldr	r3, [r3, #12]
 800d350:	011b      	lsls	r3, r3, #4
 800d352:	697a      	ldr	r2, [r7, #20]
 800d354:	4313      	orrs	r3, r2
 800d356:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d35e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	4a1e      	ldr	r2, [pc, #120]	; (800d3dc <TIM_OC2_SetConfig+0x100>)
 800d364:	4293      	cmp	r3, r2
 800d366:	d00f      	beq.n	800d388 <TIM_OC2_SetConfig+0xac>
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	4a1d      	ldr	r2, [pc, #116]	; (800d3e0 <TIM_OC2_SetConfig+0x104>)
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d00b      	beq.n	800d388 <TIM_OC2_SetConfig+0xac>
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	4a1c      	ldr	r2, [pc, #112]	; (800d3e4 <TIM_OC2_SetConfig+0x108>)
 800d374:	4293      	cmp	r3, r2
 800d376:	d007      	beq.n	800d388 <TIM_OC2_SetConfig+0xac>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	4a1b      	ldr	r2, [pc, #108]	; (800d3e8 <TIM_OC2_SetConfig+0x10c>)
 800d37c:	4293      	cmp	r3, r2
 800d37e:	d003      	beq.n	800d388 <TIM_OC2_SetConfig+0xac>
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	4a1a      	ldr	r2, [pc, #104]	; (800d3ec <TIM_OC2_SetConfig+0x110>)
 800d384:	4293      	cmp	r3, r2
 800d386:	d113      	bne.n	800d3b0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d388:	693b      	ldr	r3, [r7, #16]
 800d38a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d38e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d396:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	695b      	ldr	r3, [r3, #20]
 800d39c:	009b      	lsls	r3, r3, #2
 800d39e:	693a      	ldr	r2, [r7, #16]
 800d3a0:	4313      	orrs	r3, r2
 800d3a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	699b      	ldr	r3, [r3, #24]
 800d3a8:	009b      	lsls	r3, r3, #2
 800d3aa:	693a      	ldr	r2, [r7, #16]
 800d3ac:	4313      	orrs	r3, r2
 800d3ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	693a      	ldr	r2, [r7, #16]
 800d3b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	68fa      	ldr	r2, [r7, #12]
 800d3ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	685a      	ldr	r2, [r3, #4]
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	697a      	ldr	r2, [r7, #20]
 800d3c8:	621a      	str	r2, [r3, #32]
}
 800d3ca:	bf00      	nop
 800d3cc:	371c      	adds	r7, #28
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d4:	4770      	bx	lr
 800d3d6:	bf00      	nop
 800d3d8:	feff8fff 	.word	0xfeff8fff
 800d3dc:	40010000 	.word	0x40010000
 800d3e0:	40010400 	.word	0x40010400
 800d3e4:	40014000 	.word	0x40014000
 800d3e8:	40014400 	.word	0x40014400
 800d3ec:	40014800 	.word	0x40014800

0800d3f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d3f0:	b480      	push	{r7}
 800d3f2:	b087      	sub	sp, #28
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	6a1b      	ldr	r3, [r3, #32]
 800d3fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6a1b      	ldr	r3, [r3, #32]
 800d40a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	685b      	ldr	r3, [r3, #4]
 800d410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	69db      	ldr	r3, [r3, #28]
 800d416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d418:	68fa      	ldr	r2, [r7, #12]
 800d41a:	4b33      	ldr	r3, [pc, #204]	; (800d4e8 <TIM_OC3_SetConfig+0xf8>)
 800d41c:	4013      	ands	r3, r2
 800d41e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	f023 0303 	bic.w	r3, r3, #3
 800d426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	68fa      	ldr	r2, [r7, #12]
 800d42e:	4313      	orrs	r3, r2
 800d430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	689b      	ldr	r3, [r3, #8]
 800d43e:	021b      	lsls	r3, r3, #8
 800d440:	697a      	ldr	r2, [r7, #20]
 800d442:	4313      	orrs	r3, r2
 800d444:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	4a28      	ldr	r2, [pc, #160]	; (800d4ec <TIM_OC3_SetConfig+0xfc>)
 800d44a:	4293      	cmp	r3, r2
 800d44c:	d003      	beq.n	800d456 <TIM_OC3_SetConfig+0x66>
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	4a27      	ldr	r2, [pc, #156]	; (800d4f0 <TIM_OC3_SetConfig+0x100>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d10d      	bne.n	800d472 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d45c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	68db      	ldr	r3, [r3, #12]
 800d462:	021b      	lsls	r3, r3, #8
 800d464:	697a      	ldr	r2, [r7, #20]
 800d466:	4313      	orrs	r3, r2
 800d468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d46a:	697b      	ldr	r3, [r7, #20]
 800d46c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	4a1d      	ldr	r2, [pc, #116]	; (800d4ec <TIM_OC3_SetConfig+0xfc>)
 800d476:	4293      	cmp	r3, r2
 800d478:	d00f      	beq.n	800d49a <TIM_OC3_SetConfig+0xaa>
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	4a1c      	ldr	r2, [pc, #112]	; (800d4f0 <TIM_OC3_SetConfig+0x100>)
 800d47e:	4293      	cmp	r3, r2
 800d480:	d00b      	beq.n	800d49a <TIM_OC3_SetConfig+0xaa>
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	4a1b      	ldr	r2, [pc, #108]	; (800d4f4 <TIM_OC3_SetConfig+0x104>)
 800d486:	4293      	cmp	r3, r2
 800d488:	d007      	beq.n	800d49a <TIM_OC3_SetConfig+0xaa>
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	4a1a      	ldr	r2, [pc, #104]	; (800d4f8 <TIM_OC3_SetConfig+0x108>)
 800d48e:	4293      	cmp	r3, r2
 800d490:	d003      	beq.n	800d49a <TIM_OC3_SetConfig+0xaa>
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	4a19      	ldr	r2, [pc, #100]	; (800d4fc <TIM_OC3_SetConfig+0x10c>)
 800d496:	4293      	cmp	r3, r2
 800d498:	d113      	bne.n	800d4c2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d49a:	693b      	ldr	r3, [r7, #16]
 800d49c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d4a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d4a2:	693b      	ldr	r3, [r7, #16]
 800d4a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d4a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d4aa:	683b      	ldr	r3, [r7, #0]
 800d4ac:	695b      	ldr	r3, [r3, #20]
 800d4ae:	011b      	lsls	r3, r3, #4
 800d4b0:	693a      	ldr	r2, [r7, #16]
 800d4b2:	4313      	orrs	r3, r2
 800d4b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	699b      	ldr	r3, [r3, #24]
 800d4ba:	011b      	lsls	r3, r3, #4
 800d4bc:	693a      	ldr	r2, [r7, #16]
 800d4be:	4313      	orrs	r3, r2
 800d4c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	693a      	ldr	r2, [r7, #16]
 800d4c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	68fa      	ldr	r2, [r7, #12]
 800d4cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	685a      	ldr	r2, [r3, #4]
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	697a      	ldr	r2, [r7, #20]
 800d4da:	621a      	str	r2, [r3, #32]
}
 800d4dc:	bf00      	nop
 800d4de:	371c      	adds	r7, #28
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e6:	4770      	bx	lr
 800d4e8:	fffeff8f 	.word	0xfffeff8f
 800d4ec:	40010000 	.word	0x40010000
 800d4f0:	40010400 	.word	0x40010400
 800d4f4:	40014000 	.word	0x40014000
 800d4f8:	40014400 	.word	0x40014400
 800d4fc:	40014800 	.word	0x40014800

0800d500 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d500:	b480      	push	{r7}
 800d502:	b087      	sub	sp, #28
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
 800d508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6a1b      	ldr	r3, [r3, #32]
 800d50e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	6a1b      	ldr	r3, [r3, #32]
 800d51a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	685b      	ldr	r3, [r3, #4]
 800d520:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	69db      	ldr	r3, [r3, #28]
 800d526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d528:	68fa      	ldr	r2, [r7, #12]
 800d52a:	4b24      	ldr	r3, [pc, #144]	; (800d5bc <TIM_OC4_SetConfig+0xbc>)
 800d52c:	4013      	ands	r3, r2
 800d52e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	021b      	lsls	r3, r3, #8
 800d53e:	68fa      	ldr	r2, [r7, #12]
 800d540:	4313      	orrs	r3, r2
 800d542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d54a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	689b      	ldr	r3, [r3, #8]
 800d550:	031b      	lsls	r3, r3, #12
 800d552:	693a      	ldr	r2, [r7, #16]
 800d554:	4313      	orrs	r3, r2
 800d556:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	4a19      	ldr	r2, [pc, #100]	; (800d5c0 <TIM_OC4_SetConfig+0xc0>)
 800d55c:	4293      	cmp	r3, r2
 800d55e:	d00f      	beq.n	800d580 <TIM_OC4_SetConfig+0x80>
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	4a18      	ldr	r2, [pc, #96]	; (800d5c4 <TIM_OC4_SetConfig+0xc4>)
 800d564:	4293      	cmp	r3, r2
 800d566:	d00b      	beq.n	800d580 <TIM_OC4_SetConfig+0x80>
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	4a17      	ldr	r2, [pc, #92]	; (800d5c8 <TIM_OC4_SetConfig+0xc8>)
 800d56c:	4293      	cmp	r3, r2
 800d56e:	d007      	beq.n	800d580 <TIM_OC4_SetConfig+0x80>
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	4a16      	ldr	r2, [pc, #88]	; (800d5cc <TIM_OC4_SetConfig+0xcc>)
 800d574:	4293      	cmp	r3, r2
 800d576:	d003      	beq.n	800d580 <TIM_OC4_SetConfig+0x80>
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	4a15      	ldr	r2, [pc, #84]	; (800d5d0 <TIM_OC4_SetConfig+0xd0>)
 800d57c:	4293      	cmp	r3, r2
 800d57e:	d109      	bne.n	800d594 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d580:	697b      	ldr	r3, [r7, #20]
 800d582:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d586:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	695b      	ldr	r3, [r3, #20]
 800d58c:	019b      	lsls	r3, r3, #6
 800d58e:	697a      	ldr	r2, [r7, #20]
 800d590:	4313      	orrs	r3, r2
 800d592:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	697a      	ldr	r2, [r7, #20]
 800d598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	68fa      	ldr	r2, [r7, #12]
 800d59e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	685a      	ldr	r2, [r3, #4]
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	693a      	ldr	r2, [r7, #16]
 800d5ac:	621a      	str	r2, [r3, #32]
}
 800d5ae:	bf00      	nop
 800d5b0:	371c      	adds	r7, #28
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b8:	4770      	bx	lr
 800d5ba:	bf00      	nop
 800d5bc:	feff8fff 	.word	0xfeff8fff
 800d5c0:	40010000 	.word	0x40010000
 800d5c4:	40010400 	.word	0x40010400
 800d5c8:	40014000 	.word	0x40014000
 800d5cc:	40014400 	.word	0x40014400
 800d5d0:	40014800 	.word	0x40014800

0800d5d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b087      	sub	sp, #28
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
 800d5dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	6a1b      	ldr	r3, [r3, #32]
 800d5e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6a1b      	ldr	r3, [r3, #32]
 800d5ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	685b      	ldr	r3, [r3, #4]
 800d5f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d5fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d5fc:	68fa      	ldr	r2, [r7, #12]
 800d5fe:	4b21      	ldr	r3, [pc, #132]	; (800d684 <TIM_OC5_SetConfig+0xb0>)
 800d600:	4013      	ands	r3, r2
 800d602:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	68fa      	ldr	r2, [r7, #12]
 800d60a:	4313      	orrs	r3, r2
 800d60c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d614:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	689b      	ldr	r3, [r3, #8]
 800d61a:	041b      	lsls	r3, r3, #16
 800d61c:	693a      	ldr	r2, [r7, #16]
 800d61e:	4313      	orrs	r3, r2
 800d620:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	4a18      	ldr	r2, [pc, #96]	; (800d688 <TIM_OC5_SetConfig+0xb4>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d00f      	beq.n	800d64a <TIM_OC5_SetConfig+0x76>
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	4a17      	ldr	r2, [pc, #92]	; (800d68c <TIM_OC5_SetConfig+0xb8>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d00b      	beq.n	800d64a <TIM_OC5_SetConfig+0x76>
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	4a16      	ldr	r2, [pc, #88]	; (800d690 <TIM_OC5_SetConfig+0xbc>)
 800d636:	4293      	cmp	r3, r2
 800d638:	d007      	beq.n	800d64a <TIM_OC5_SetConfig+0x76>
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	4a15      	ldr	r2, [pc, #84]	; (800d694 <TIM_OC5_SetConfig+0xc0>)
 800d63e:	4293      	cmp	r3, r2
 800d640:	d003      	beq.n	800d64a <TIM_OC5_SetConfig+0x76>
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	4a14      	ldr	r2, [pc, #80]	; (800d698 <TIM_OC5_SetConfig+0xc4>)
 800d646:	4293      	cmp	r3, r2
 800d648:	d109      	bne.n	800d65e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d64a:	697b      	ldr	r3, [r7, #20]
 800d64c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d650:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	695b      	ldr	r3, [r3, #20]
 800d656:	021b      	lsls	r3, r3, #8
 800d658:	697a      	ldr	r2, [r7, #20]
 800d65a:	4313      	orrs	r3, r2
 800d65c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	697a      	ldr	r2, [r7, #20]
 800d662:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	68fa      	ldr	r2, [r7, #12]
 800d668:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d66a:	683b      	ldr	r3, [r7, #0]
 800d66c:	685a      	ldr	r2, [r3, #4]
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	693a      	ldr	r2, [r7, #16]
 800d676:	621a      	str	r2, [r3, #32]
}
 800d678:	bf00      	nop
 800d67a:	371c      	adds	r7, #28
 800d67c:	46bd      	mov	sp, r7
 800d67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d682:	4770      	bx	lr
 800d684:	fffeff8f 	.word	0xfffeff8f
 800d688:	40010000 	.word	0x40010000
 800d68c:	40010400 	.word	0x40010400
 800d690:	40014000 	.word	0x40014000
 800d694:	40014400 	.word	0x40014400
 800d698:	40014800 	.word	0x40014800

0800d69c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d69c:	b480      	push	{r7}
 800d69e:	b087      	sub	sp, #28
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
 800d6a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	6a1b      	ldr	r3, [r3, #32]
 800d6aa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	6a1b      	ldr	r3, [r3, #32]
 800d6b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	685b      	ldr	r3, [r3, #4]
 800d6bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d6c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d6c4:	68fa      	ldr	r2, [r7, #12]
 800d6c6:	4b22      	ldr	r3, [pc, #136]	; (800d750 <TIM_OC6_SetConfig+0xb4>)
 800d6c8:	4013      	ands	r3, r2
 800d6ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	021b      	lsls	r3, r3, #8
 800d6d2:	68fa      	ldr	r2, [r7, #12]
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d6de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	689b      	ldr	r3, [r3, #8]
 800d6e4:	051b      	lsls	r3, r3, #20
 800d6e6:	693a      	ldr	r2, [r7, #16]
 800d6e8:	4313      	orrs	r3, r2
 800d6ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	4a19      	ldr	r2, [pc, #100]	; (800d754 <TIM_OC6_SetConfig+0xb8>)
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	d00f      	beq.n	800d714 <TIM_OC6_SetConfig+0x78>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	4a18      	ldr	r2, [pc, #96]	; (800d758 <TIM_OC6_SetConfig+0xbc>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	d00b      	beq.n	800d714 <TIM_OC6_SetConfig+0x78>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	4a17      	ldr	r2, [pc, #92]	; (800d75c <TIM_OC6_SetConfig+0xc0>)
 800d700:	4293      	cmp	r3, r2
 800d702:	d007      	beq.n	800d714 <TIM_OC6_SetConfig+0x78>
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	4a16      	ldr	r2, [pc, #88]	; (800d760 <TIM_OC6_SetConfig+0xc4>)
 800d708:	4293      	cmp	r3, r2
 800d70a:	d003      	beq.n	800d714 <TIM_OC6_SetConfig+0x78>
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	4a15      	ldr	r2, [pc, #84]	; (800d764 <TIM_OC6_SetConfig+0xc8>)
 800d710:	4293      	cmp	r3, r2
 800d712:	d109      	bne.n	800d728 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d714:	697b      	ldr	r3, [r7, #20]
 800d716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d71a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	695b      	ldr	r3, [r3, #20]
 800d720:	029b      	lsls	r3, r3, #10
 800d722:	697a      	ldr	r2, [r7, #20]
 800d724:	4313      	orrs	r3, r2
 800d726:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	697a      	ldr	r2, [r7, #20]
 800d72c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	68fa      	ldr	r2, [r7, #12]
 800d732:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d734:	683b      	ldr	r3, [r7, #0]
 800d736:	685a      	ldr	r2, [r3, #4]
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	693a      	ldr	r2, [r7, #16]
 800d740:	621a      	str	r2, [r3, #32]
}
 800d742:	bf00      	nop
 800d744:	371c      	adds	r7, #28
 800d746:	46bd      	mov	sp, r7
 800d748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74c:	4770      	bx	lr
 800d74e:	bf00      	nop
 800d750:	feff8fff 	.word	0xfeff8fff
 800d754:	40010000 	.word	0x40010000
 800d758:	40010400 	.word	0x40010400
 800d75c:	40014000 	.word	0x40014000
 800d760:	40014400 	.word	0x40014400
 800d764:	40014800 	.word	0x40014800

0800d768 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d768:	b480      	push	{r7}
 800d76a:	b087      	sub	sp, #28
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	60f8      	str	r0, [r7, #12]
 800d770:	60b9      	str	r1, [r7, #8]
 800d772:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	6a1b      	ldr	r3, [r3, #32]
 800d778:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	6a1b      	ldr	r3, [r3, #32]
 800d77e:	f023 0201 	bic.w	r2, r3, #1
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	699b      	ldr	r3, [r3, #24]
 800d78a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d78c:	693b      	ldr	r3, [r7, #16]
 800d78e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d792:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	011b      	lsls	r3, r3, #4
 800d798:	693a      	ldr	r2, [r7, #16]
 800d79a:	4313      	orrs	r3, r2
 800d79c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d79e:	697b      	ldr	r3, [r7, #20]
 800d7a0:	f023 030a 	bic.w	r3, r3, #10
 800d7a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d7a6:	697a      	ldr	r2, [r7, #20]
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	4313      	orrs	r3, r2
 800d7ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	693a      	ldr	r2, [r7, #16]
 800d7b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	697a      	ldr	r2, [r7, #20]
 800d7b8:	621a      	str	r2, [r3, #32]
}
 800d7ba:	bf00      	nop
 800d7bc:	371c      	adds	r7, #28
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c4:	4770      	bx	lr

0800d7c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d7c6:	b480      	push	{r7}
 800d7c8:	b087      	sub	sp, #28
 800d7ca:	af00      	add	r7, sp, #0
 800d7cc:	60f8      	str	r0, [r7, #12]
 800d7ce:	60b9      	str	r1, [r7, #8]
 800d7d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	6a1b      	ldr	r3, [r3, #32]
 800d7d6:	f023 0210 	bic.w	r2, r3, #16
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	699b      	ldr	r3, [r3, #24]
 800d7e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	6a1b      	ldr	r3, [r3, #32]
 800d7e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d7f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	031b      	lsls	r3, r3, #12
 800d7f6:	697a      	ldr	r2, [r7, #20]
 800d7f8:	4313      	orrs	r3, r2
 800d7fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d7fc:	693b      	ldr	r3, [r7, #16]
 800d7fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d802:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d804:	68bb      	ldr	r3, [r7, #8]
 800d806:	011b      	lsls	r3, r3, #4
 800d808:	693a      	ldr	r2, [r7, #16]
 800d80a:	4313      	orrs	r3, r2
 800d80c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	697a      	ldr	r2, [r7, #20]
 800d812:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	693a      	ldr	r2, [r7, #16]
 800d818:	621a      	str	r2, [r3, #32]
}
 800d81a:	bf00      	nop
 800d81c:	371c      	adds	r7, #28
 800d81e:	46bd      	mov	sp, r7
 800d820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d824:	4770      	bx	lr
	...

0800d828 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d828:	b480      	push	{r7}
 800d82a:	b085      	sub	sp, #20
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
 800d830:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	689b      	ldr	r3, [r3, #8]
 800d836:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d838:	68fa      	ldr	r2, [r7, #12]
 800d83a:	4b09      	ldr	r3, [pc, #36]	; (800d860 <TIM_ITRx_SetConfig+0x38>)
 800d83c:	4013      	ands	r3, r2
 800d83e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d840:	683a      	ldr	r2, [r7, #0]
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	4313      	orrs	r3, r2
 800d846:	f043 0307 	orr.w	r3, r3, #7
 800d84a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	68fa      	ldr	r2, [r7, #12]
 800d850:	609a      	str	r2, [r3, #8]
}
 800d852:	bf00      	nop
 800d854:	3714      	adds	r7, #20
 800d856:	46bd      	mov	sp, r7
 800d858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85c:	4770      	bx	lr
 800d85e:	bf00      	nop
 800d860:	ffcfff8f 	.word	0xffcfff8f

0800d864 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d864:	b480      	push	{r7}
 800d866:	b087      	sub	sp, #28
 800d868:	af00      	add	r7, sp, #0
 800d86a:	60f8      	str	r0, [r7, #12]
 800d86c:	60b9      	str	r1, [r7, #8]
 800d86e:	607a      	str	r2, [r7, #4]
 800d870:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	689b      	ldr	r3, [r3, #8]
 800d876:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d878:	697b      	ldr	r3, [r7, #20]
 800d87a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d87e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	021a      	lsls	r2, r3, #8
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	431a      	orrs	r2, r3
 800d888:	68bb      	ldr	r3, [r7, #8]
 800d88a:	4313      	orrs	r3, r2
 800d88c:	697a      	ldr	r2, [r7, #20]
 800d88e:	4313      	orrs	r3, r2
 800d890:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	697a      	ldr	r2, [r7, #20]
 800d896:	609a      	str	r2, [r3, #8]
}
 800d898:	bf00      	nop
 800d89a:	371c      	adds	r7, #28
 800d89c:	46bd      	mov	sp, r7
 800d89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a2:	4770      	bx	lr

0800d8a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b087      	sub	sp, #28
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	60f8      	str	r0, [r7, #12]
 800d8ac:	60b9      	str	r1, [r7, #8]
 800d8ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d8b0:	68bb      	ldr	r3, [r7, #8]
 800d8b2:	f003 031f 	and.w	r3, r3, #31
 800d8b6:	2201      	movs	r2, #1
 800d8b8:	fa02 f303 	lsl.w	r3, r2, r3
 800d8bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	6a1a      	ldr	r2, [r3, #32]
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	43db      	mvns	r3, r3
 800d8c6:	401a      	ands	r2, r3
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	6a1a      	ldr	r2, [r3, #32]
 800d8d0:	68bb      	ldr	r3, [r7, #8]
 800d8d2:	f003 031f 	and.w	r3, r3, #31
 800d8d6:	6879      	ldr	r1, [r7, #4]
 800d8d8:	fa01 f303 	lsl.w	r3, r1, r3
 800d8dc:	431a      	orrs	r2, r3
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	621a      	str	r2, [r3, #32]
}
 800d8e2:	bf00      	nop
 800d8e4:	371c      	adds	r7, #28
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ec:	4770      	bx	lr
	...

0800d8f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d8f0:	b480      	push	{r7}
 800d8f2:	b085      	sub	sp, #20
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
 800d8f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d900:	2b01      	cmp	r3, #1
 800d902:	d101      	bne.n	800d908 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d904:	2302      	movs	r3, #2
 800d906:	e06d      	b.n	800d9e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2201      	movs	r2, #1
 800d90c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2202      	movs	r2, #2
 800d914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	685b      	ldr	r3, [r3, #4]
 800d91e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	689b      	ldr	r3, [r3, #8]
 800d926:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	4a30      	ldr	r2, [pc, #192]	; (800d9f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d92e:	4293      	cmp	r3, r2
 800d930:	d004      	beq.n	800d93c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	4a2f      	ldr	r2, [pc, #188]	; (800d9f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d938:	4293      	cmp	r3, r2
 800d93a:	d108      	bne.n	800d94e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d942:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	685b      	ldr	r3, [r3, #4]
 800d948:	68fa      	ldr	r2, [r7, #12]
 800d94a:	4313      	orrs	r3, r2
 800d94c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d954:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	68fa      	ldr	r2, [r7, #12]
 800d95c:	4313      	orrs	r3, r2
 800d95e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	68fa      	ldr	r2, [r7, #12]
 800d966:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	4a20      	ldr	r2, [pc, #128]	; (800d9f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d96e:	4293      	cmp	r3, r2
 800d970:	d022      	beq.n	800d9b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d97a:	d01d      	beq.n	800d9b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	4a1d      	ldr	r2, [pc, #116]	; (800d9f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d982:	4293      	cmp	r3, r2
 800d984:	d018      	beq.n	800d9b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	4a1c      	ldr	r2, [pc, #112]	; (800d9fc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d98c:	4293      	cmp	r3, r2
 800d98e:	d013      	beq.n	800d9b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	4a1a      	ldr	r2, [pc, #104]	; (800da00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d996:	4293      	cmp	r3, r2
 800d998:	d00e      	beq.n	800d9b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a15      	ldr	r2, [pc, #84]	; (800d9f4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d009      	beq.n	800d9b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	4a16      	ldr	r2, [pc, #88]	; (800da04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d9aa:	4293      	cmp	r3, r2
 800d9ac:	d004      	beq.n	800d9b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	4a15      	ldr	r2, [pc, #84]	; (800da08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	d10c      	bne.n	800d9d2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9be:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	689b      	ldr	r3, [r3, #8]
 800d9c4:	68ba      	ldr	r2, [r7, #8]
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	68ba      	ldr	r2, [r7, #8]
 800d9d0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	2201      	movs	r2, #1
 800d9d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	2200      	movs	r2, #0
 800d9de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d9e2:	2300      	movs	r3, #0
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	3714      	adds	r7, #20
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ee:	4770      	bx	lr
 800d9f0:	40010000 	.word	0x40010000
 800d9f4:	40010400 	.word	0x40010400
 800d9f8:	40000400 	.word	0x40000400
 800d9fc:	40000800 	.word	0x40000800
 800da00:	40000c00 	.word	0x40000c00
 800da04:	40001800 	.word	0x40001800
 800da08:	40014000 	.word	0x40014000

0800da0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800da0c:	b480      	push	{r7}
 800da0e:	b085      	sub	sp, #20
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
 800da14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800da16:	2300      	movs	r3, #0
 800da18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da20:	2b01      	cmp	r3, #1
 800da22:	d101      	bne.n	800da28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800da24:	2302      	movs	r3, #2
 800da26:	e065      	b.n	800daf4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2201      	movs	r2, #1
 800da2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	68db      	ldr	r3, [r3, #12]
 800da3a:	4313      	orrs	r3, r2
 800da3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800da44:	683b      	ldr	r3, [r7, #0]
 800da46:	689b      	ldr	r3, [r3, #8]
 800da48:	4313      	orrs	r3, r2
 800da4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	685b      	ldr	r3, [r3, #4]
 800da56:	4313      	orrs	r3, r2
 800da58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	4313      	orrs	r3, r2
 800da66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800da6e:	683b      	ldr	r3, [r7, #0]
 800da70:	691b      	ldr	r3, [r3, #16]
 800da72:	4313      	orrs	r3, r2
 800da74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	695b      	ldr	r3, [r3, #20]
 800da80:	4313      	orrs	r3, r2
 800da82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da8e:	4313      	orrs	r3, r2
 800da90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	699b      	ldr	r3, [r3, #24]
 800da9c:	041b      	lsls	r3, r3, #16
 800da9e:	4313      	orrs	r3, r2
 800daa0:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	4a16      	ldr	r2, [pc, #88]	; (800db00 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800daa8:	4293      	cmp	r3, r2
 800daaa:	d004      	beq.n	800dab6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	4a14      	ldr	r2, [pc, #80]	; (800db04 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800dab2:	4293      	cmp	r3, r2
 800dab4:	d115      	bne.n	800dae2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800dabc:	683b      	ldr	r3, [r7, #0]
 800dabe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dac0:	051b      	lsls	r3, r3, #20
 800dac2:	4313      	orrs	r3, r2
 800dac4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	69db      	ldr	r3, [r3, #28]
 800dad0:	4313      	orrs	r3, r2
 800dad2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	6a1b      	ldr	r3, [r3, #32]
 800dade:	4313      	orrs	r3, r2
 800dae0:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	68fa      	ldr	r2, [r7, #12]
 800dae8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	2200      	movs	r2, #0
 800daee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800daf2:	2300      	movs	r3, #0
}
 800daf4:	4618      	mov	r0, r3
 800daf6:	3714      	adds	r7, #20
 800daf8:	46bd      	mov	sp, r7
 800dafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafe:	4770      	bx	lr
 800db00:	40010000 	.word	0x40010000
 800db04:	40010400 	.word	0x40010400

0800db08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800db08:	b480      	push	{r7}
 800db0a:	b083      	sub	sp, #12
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800db10:	bf00      	nop
 800db12:	370c      	adds	r7, #12
 800db14:	46bd      	mov	sp, r7
 800db16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db1a:	4770      	bx	lr

0800db1c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b083      	sub	sp, #12
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800db24:	bf00      	nop
 800db26:	370c      	adds	r7, #12
 800db28:	46bd      	mov	sp, r7
 800db2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db2e:	4770      	bx	lr

0800db30 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800db30:	b480      	push	{r7}
 800db32:	b083      	sub	sp, #12
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800db38:	bf00      	nop
 800db3a:	370c      	adds	r7, #12
 800db3c:	46bd      	mov	sp, r7
 800db3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db42:	4770      	bx	lr

0800db44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b082      	sub	sp, #8
 800db48:	af00      	add	r7, sp, #0
 800db4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d101      	bne.n	800db56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800db52:	2301      	movs	r3, #1
 800db54:	e042      	b.n	800dbdc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d106      	bne.n	800db6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	2200      	movs	r2, #0
 800db64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f7f4 fc9b 	bl	80024a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2224      	movs	r2, #36	; 0x24
 800db72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	681a      	ldr	r2, [r3, #0]
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	f022 0201 	bic.w	r2, r2, #1
 800db84:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f000 fcd6 	bl	800e538 <UART_SetConfig>
 800db8c:	4603      	mov	r3, r0
 800db8e:	2b01      	cmp	r3, #1
 800db90:	d101      	bne.n	800db96 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800db92:	2301      	movs	r3, #1
 800db94:	e022      	b.n	800dbdc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d002      	beq.n	800dba4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800db9e:	6878      	ldr	r0, [r7, #4]
 800dba0:	f001 fa32 	bl	800f008 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	685a      	ldr	r2, [r3, #4]
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dbb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	689a      	ldr	r2, [r3, #8]
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dbc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	681a      	ldr	r2, [r3, #0]
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	f042 0201 	orr.w	r2, r2, #1
 800dbd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800dbd4:	6878      	ldr	r0, [r7, #4]
 800dbd6:	f001 fab9 	bl	800f14c <UART_CheckIdleState>
 800dbda:	4603      	mov	r3, r0
}
 800dbdc:	4618      	mov	r0, r3
 800dbde:	3708      	adds	r7, #8
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	bd80      	pop	{r7, pc}

0800dbe4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dbe4:	b580      	push	{r7, lr}
 800dbe6:	b08a      	sub	sp, #40	; 0x28
 800dbe8:	af02      	add	r7, sp, #8
 800dbea:	60f8      	str	r0, [r7, #12]
 800dbec:	60b9      	str	r1, [r7, #8]
 800dbee:	603b      	str	r3, [r7, #0]
 800dbf0:	4613      	mov	r3, r2
 800dbf2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dbfa:	2b20      	cmp	r3, #32
 800dbfc:	f040 8083 	bne.w	800dd06 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d002      	beq.n	800dc0c <HAL_UART_Transmit+0x28>
 800dc06:	88fb      	ldrh	r3, [r7, #6]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d101      	bne.n	800dc10 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	e07b      	b.n	800dd08 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d101      	bne.n	800dc1e <HAL_UART_Transmit+0x3a>
 800dc1a:	2302      	movs	r3, #2
 800dc1c:	e074      	b.n	800dd08 <HAL_UART_Transmit+0x124>
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	2201      	movs	r2, #1
 800dc22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	2200      	movs	r2, #0
 800dc2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2221      	movs	r2, #33	; 0x21
 800dc32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800dc36:	f7f4 fe8b 	bl	8002950 <HAL_GetTick>
 800dc3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	88fa      	ldrh	r2, [r7, #6]
 800dc40:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	88fa      	ldrh	r2, [r7, #6]
 800dc48:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	689b      	ldr	r3, [r3, #8]
 800dc50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dc54:	d108      	bne.n	800dc68 <HAL_UART_Transmit+0x84>
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	691b      	ldr	r3, [r3, #16]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d104      	bne.n	800dc68 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800dc62:	68bb      	ldr	r3, [r7, #8]
 800dc64:	61bb      	str	r3, [r7, #24]
 800dc66:	e003      	b.n	800dc70 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800dc68:	68bb      	ldr	r3, [r7, #8]
 800dc6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	2200      	movs	r2, #0
 800dc74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800dc78:	e02c      	b.n	800dcd4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	9300      	str	r3, [sp, #0]
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	2200      	movs	r2, #0
 800dc82:	2180      	movs	r1, #128	; 0x80
 800dc84:	68f8      	ldr	r0, [r7, #12]
 800dc86:	f001 faac 	bl	800f1e2 <UART_WaitOnFlagUntilTimeout>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d001      	beq.n	800dc94 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800dc90:	2303      	movs	r3, #3
 800dc92:	e039      	b.n	800dd08 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800dc94:	69fb      	ldr	r3, [r7, #28]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d10b      	bne.n	800dcb2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800dc9a:	69bb      	ldr	r3, [r7, #24]
 800dc9c:	881b      	ldrh	r3, [r3, #0]
 800dc9e:	461a      	mov	r2, r3
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800dca8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800dcaa:	69bb      	ldr	r3, [r7, #24]
 800dcac:	3302      	adds	r3, #2
 800dcae:	61bb      	str	r3, [r7, #24]
 800dcb0:	e007      	b.n	800dcc2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800dcb2:	69fb      	ldr	r3, [r7, #28]
 800dcb4:	781a      	ldrb	r2, [r3, #0]
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800dcbc:	69fb      	ldr	r3, [r7, #28]
 800dcbe:	3301      	adds	r3, #1
 800dcc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800dcc8:	b29b      	uxth	r3, r3
 800dcca:	3b01      	subs	r3, #1
 800dccc:	b29a      	uxth	r2, r3
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800dcda:	b29b      	uxth	r3, r3
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d1cc      	bne.n	800dc7a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	9300      	str	r3, [sp, #0]
 800dce4:	697b      	ldr	r3, [r7, #20]
 800dce6:	2200      	movs	r2, #0
 800dce8:	2140      	movs	r1, #64	; 0x40
 800dcea:	68f8      	ldr	r0, [r7, #12]
 800dcec:	f001 fa79 	bl	800f1e2 <UART_WaitOnFlagUntilTimeout>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d001      	beq.n	800dcfa <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800dcf6:	2303      	movs	r3, #3
 800dcf8:	e006      	b.n	800dd08 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2220      	movs	r2, #32
 800dcfe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800dd02:	2300      	movs	r3, #0
 800dd04:	e000      	b.n	800dd08 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800dd06:	2302      	movs	r3, #2
  }
}
 800dd08:	4618      	mov	r0, r3
 800dd0a:	3720      	adds	r7, #32
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}

0800dd10 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b08a      	sub	sp, #40	; 0x28
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	60f8      	str	r0, [r7, #12]
 800dd18:	60b9      	str	r1, [r7, #8]
 800dd1a:	4613      	mov	r3, r2
 800dd1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd24:	2b20      	cmp	r3, #32
 800dd26:	d142      	bne.n	800ddae <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d002      	beq.n	800dd34 <HAL_UART_Receive_IT+0x24>
 800dd2e:	88fb      	ldrh	r3, [r7, #6]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d101      	bne.n	800dd38 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800dd34:	2301      	movs	r3, #1
 800dd36:	e03b      	b.n	800ddb0 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dd3e:	2b01      	cmp	r3, #1
 800dd40:	d101      	bne.n	800dd46 <HAL_UART_Receive_IT+0x36>
 800dd42:	2302      	movs	r3, #2
 800dd44:	e034      	b.n	800ddb0 <HAL_UART_Receive_IT+0xa0>
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	2201      	movs	r2, #1
 800dd4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	2200      	movs	r2, #0
 800dd52:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	4a17      	ldr	r2, [pc, #92]	; (800ddb8 <HAL_UART_Receive_IT+0xa8>)
 800dd5a:	4293      	cmp	r3, r2
 800dd5c:	d01f      	beq.n	800dd9e <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	685b      	ldr	r3, [r3, #4]
 800dd64:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d018      	beq.n	800dd9e <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd72:	697b      	ldr	r3, [r7, #20]
 800dd74:	e853 3f00 	ldrex	r3, [r3]
 800dd78:	613b      	str	r3, [r7, #16]
   return(result);
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dd80:	627b      	str	r3, [r7, #36]	; 0x24
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	461a      	mov	r2, r3
 800dd88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd8a:	623b      	str	r3, [r7, #32]
 800dd8c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd8e:	69f9      	ldr	r1, [r7, #28]
 800dd90:	6a3a      	ldr	r2, [r7, #32]
 800dd92:	e841 2300 	strex	r3, r2, [r1]
 800dd96:	61bb      	str	r3, [r7, #24]
   return(result);
 800dd98:	69bb      	ldr	r3, [r7, #24]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d1e6      	bne.n	800dd6c <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800dd9e:	88fb      	ldrh	r3, [r7, #6]
 800dda0:	461a      	mov	r2, r3
 800dda2:	68b9      	ldr	r1, [r7, #8]
 800dda4:	68f8      	ldr	r0, [r7, #12]
 800dda6:	f001 fae5 	bl	800f374 <UART_Start_Receive_IT>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	e000      	b.n	800ddb0 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ddae:	2302      	movs	r3, #2
  }
}
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	3728      	adds	r7, #40	; 0x28
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	bd80      	pop	{r7, pc}
 800ddb8:	58000c00 	.word	0x58000c00

0800ddbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b0ba      	sub	sp, #232	; 0xe8
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	69db      	ldr	r3, [r3, #28]
 800ddca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	689b      	ldr	r3, [r3, #8]
 800ddde:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800dde2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800dde6:	f640 030f 	movw	r3, #2063	; 0x80f
 800ddea:	4013      	ands	r3, r2
 800ddec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800ddf0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d11b      	bne.n	800de30 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ddf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ddfc:	f003 0320 	and.w	r3, r3, #32
 800de00:	2b00      	cmp	r3, #0
 800de02:	d015      	beq.n	800de30 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800de04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de08:	f003 0320 	and.w	r3, r3, #32
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d105      	bne.n	800de1c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800de10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800de14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d009      	beq.n	800de30 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de20:	2b00      	cmp	r3, #0
 800de22:	f000 835a 	beq.w	800e4da <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	4798      	blx	r3
      }
      return;
 800de2e:	e354      	b.n	800e4da <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800de30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800de34:	2b00      	cmp	r3, #0
 800de36:	f000 811f 	beq.w	800e078 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800de3a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800de3e:	4b8b      	ldr	r3, [pc, #556]	; (800e06c <HAL_UART_IRQHandler+0x2b0>)
 800de40:	4013      	ands	r3, r2
 800de42:	2b00      	cmp	r3, #0
 800de44:	d106      	bne.n	800de54 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800de46:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800de4a:	4b89      	ldr	r3, [pc, #548]	; (800e070 <HAL_UART_IRQHandler+0x2b4>)
 800de4c:	4013      	ands	r3, r2
 800de4e:	2b00      	cmp	r3, #0
 800de50:	f000 8112 	beq.w	800e078 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800de54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de58:	f003 0301 	and.w	r3, r3, #1
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d011      	beq.n	800de84 <HAL_UART_IRQHandler+0xc8>
 800de60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800de64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d00b      	beq.n	800de84 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	2201      	movs	r2, #1
 800de72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800de7a:	f043 0201 	orr.w	r2, r3, #1
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800de84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800de88:	f003 0302 	and.w	r3, r3, #2
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d011      	beq.n	800deb4 <HAL_UART_IRQHandler+0xf8>
 800de90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800de94:	f003 0301 	and.w	r3, r3, #1
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d00b      	beq.n	800deb4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	2202      	movs	r2, #2
 800dea2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800deaa:	f043 0204 	orr.w	r2, r3, #4
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800deb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800deb8:	f003 0304 	and.w	r3, r3, #4
 800debc:	2b00      	cmp	r3, #0
 800debe:	d011      	beq.n	800dee4 <HAL_UART_IRQHandler+0x128>
 800dec0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dec4:	f003 0301 	and.w	r3, r3, #1
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d00b      	beq.n	800dee4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	2204      	movs	r2, #4
 800ded2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800deda:	f043 0202 	orr.w	r2, r3, #2
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dee8:	f003 0308 	and.w	r3, r3, #8
 800deec:	2b00      	cmp	r3, #0
 800deee:	d017      	beq.n	800df20 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800def0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800def4:	f003 0320 	and.w	r3, r3, #32
 800def8:	2b00      	cmp	r3, #0
 800defa:	d105      	bne.n	800df08 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800defc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800df00:	4b5a      	ldr	r3, [pc, #360]	; (800e06c <HAL_UART_IRQHandler+0x2b0>)
 800df02:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800df04:	2b00      	cmp	r3, #0
 800df06:	d00b      	beq.n	800df20 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	2208      	movs	r2, #8
 800df0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df16:	f043 0208 	orr.w	r2, r3, #8
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800df20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800df24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d012      	beq.n	800df52 <HAL_UART_IRQHandler+0x196>
 800df2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800df30:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800df34:	2b00      	cmp	r3, #0
 800df36:	d00c      	beq.n	800df52 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800df40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df48:	f043 0220 	orr.w	r2, r3, #32
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df58:	2b00      	cmp	r3, #0
 800df5a:	f000 82c0 	beq.w	800e4de <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800df5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800df62:	f003 0320 	and.w	r3, r3, #32
 800df66:	2b00      	cmp	r3, #0
 800df68:	d013      	beq.n	800df92 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800df6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800df6e:	f003 0320 	and.w	r3, r3, #32
 800df72:	2b00      	cmp	r3, #0
 800df74:	d105      	bne.n	800df82 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800df76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800df7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d007      	beq.n	800df92 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800df86:	2b00      	cmp	r3, #0
 800df88:	d003      	beq.n	800df92 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800df98:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	689b      	ldr	r3, [r3, #8]
 800dfa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfa6:	2b40      	cmp	r3, #64	; 0x40
 800dfa8:	d005      	beq.n	800dfb6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800dfaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800dfae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d04f      	beq.n	800e056 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	f001 fb06 	bl	800f5c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	689b      	ldr	r3, [r3, #8]
 800dfc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfc6:	2b40      	cmp	r3, #64	; 0x40
 800dfc8:	d141      	bne.n	800e04e <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	3308      	adds	r3, #8
 800dfd0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800dfd8:	e853 3f00 	ldrex	r3, [r3]
 800dfdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800dfe0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800dfe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dfe8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	3308      	adds	r3, #8
 800dff2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800dff6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800dffa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dffe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800e002:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e006:	e841 2300 	strex	r3, r2, [r1]
 800e00a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800e00e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800e012:	2b00      	cmp	r3, #0
 800e014:	d1d9      	bne.n	800dfca <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d013      	beq.n	800e046 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e022:	4a14      	ldr	r2, [pc, #80]	; (800e074 <HAL_UART_IRQHandler+0x2b8>)
 800e024:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e02a:	4618      	mov	r0, r3
 800e02c:	f7f7 fcaa 	bl	8005984 <HAL_DMA_Abort_IT>
 800e030:	4603      	mov	r3, r0
 800e032:	2b00      	cmp	r3, #0
 800e034:	d017      	beq.n	800e066 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e03a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e03c:	687a      	ldr	r2, [r7, #4]
 800e03e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800e040:	4610      	mov	r0, r2
 800e042:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e044:	e00f      	b.n	800e066 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e046:	6878      	ldr	r0, [r7, #4]
 800e048:	f000 fa60 	bl	800e50c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e04c:	e00b      	b.n	800e066 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e04e:	6878      	ldr	r0, [r7, #4]
 800e050:	f000 fa5c 	bl	800e50c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e054:	e007      	b.n	800e066 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e056:	6878      	ldr	r0, [r7, #4]
 800e058:	f000 fa58 	bl	800e50c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2200      	movs	r2, #0
 800e060:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800e064:	e23b      	b.n	800e4de <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e066:	bf00      	nop
    return;
 800e068:	e239      	b.n	800e4de <HAL_UART_IRQHandler+0x722>
 800e06a:	bf00      	nop
 800e06c:	10000001 	.word	0x10000001
 800e070:	04000120 	.word	0x04000120
 800e074:	0800f695 	.word	0x0800f695

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e07c:	2b01      	cmp	r3, #1
 800e07e:	f040 81ce 	bne.w	800e41e <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e086:	f003 0310 	and.w	r3, r3, #16
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	f000 81c7 	beq.w	800e41e <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e090:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e094:	f003 0310 	and.w	r3, r3, #16
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f000 81c0 	beq.w	800e41e <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	2210      	movs	r2, #16
 800e0a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	689b      	ldr	r3, [r3, #8]
 800e0ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0b0:	2b40      	cmp	r3, #64	; 0x40
 800e0b2:	f040 813b 	bne.w	800e32c <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	4a8b      	ldr	r2, [pc, #556]	; (800e2ec <HAL_UART_IRQHandler+0x530>)
 800e0be:	4293      	cmp	r3, r2
 800e0c0:	d059      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	4a89      	ldr	r2, [pc, #548]	; (800e2f0 <HAL_UART_IRQHandler+0x534>)
 800e0ca:	4293      	cmp	r3, r2
 800e0cc:	d053      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	4a87      	ldr	r2, [pc, #540]	; (800e2f4 <HAL_UART_IRQHandler+0x538>)
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d04d      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	4a85      	ldr	r2, [pc, #532]	; (800e2f8 <HAL_UART_IRQHandler+0x53c>)
 800e0e2:	4293      	cmp	r3, r2
 800e0e4:	d047      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	4a83      	ldr	r2, [pc, #524]	; (800e2fc <HAL_UART_IRQHandler+0x540>)
 800e0ee:	4293      	cmp	r3, r2
 800e0f0:	d041      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	4a81      	ldr	r2, [pc, #516]	; (800e300 <HAL_UART_IRQHandler+0x544>)
 800e0fa:	4293      	cmp	r3, r2
 800e0fc:	d03b      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	4a7f      	ldr	r2, [pc, #508]	; (800e304 <HAL_UART_IRQHandler+0x548>)
 800e106:	4293      	cmp	r3, r2
 800e108:	d035      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	4a7d      	ldr	r2, [pc, #500]	; (800e308 <HAL_UART_IRQHandler+0x54c>)
 800e112:	4293      	cmp	r3, r2
 800e114:	d02f      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	4a7b      	ldr	r2, [pc, #492]	; (800e30c <HAL_UART_IRQHandler+0x550>)
 800e11e:	4293      	cmp	r3, r2
 800e120:	d029      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	4a79      	ldr	r2, [pc, #484]	; (800e310 <HAL_UART_IRQHandler+0x554>)
 800e12a:	4293      	cmp	r3, r2
 800e12c:	d023      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	4a77      	ldr	r2, [pc, #476]	; (800e314 <HAL_UART_IRQHandler+0x558>)
 800e136:	4293      	cmp	r3, r2
 800e138:	d01d      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	4a75      	ldr	r2, [pc, #468]	; (800e318 <HAL_UART_IRQHandler+0x55c>)
 800e142:	4293      	cmp	r3, r2
 800e144:	d017      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	4a73      	ldr	r2, [pc, #460]	; (800e31c <HAL_UART_IRQHandler+0x560>)
 800e14e:	4293      	cmp	r3, r2
 800e150:	d011      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	4a71      	ldr	r2, [pc, #452]	; (800e320 <HAL_UART_IRQHandler+0x564>)
 800e15a:	4293      	cmp	r3, r2
 800e15c:	d00b      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	4a6f      	ldr	r2, [pc, #444]	; (800e324 <HAL_UART_IRQHandler+0x568>)
 800e166:	4293      	cmp	r3, r2
 800e168:	d005      	beq.n	800e176 <HAL_UART_IRQHandler+0x3ba>
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	4a6d      	ldr	r2, [pc, #436]	; (800e328 <HAL_UART_IRQHandler+0x56c>)
 800e172:	4293      	cmp	r3, r2
 800e174:	d105      	bne.n	800e182 <HAL_UART_IRQHandler+0x3c6>
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e17a:	681b      	ldr	r3, [r3, #0]
 800e17c:	685b      	ldr	r3, [r3, #4]
 800e17e:	b29b      	uxth	r3, r3
 800e180:	e004      	b.n	800e18c <HAL_UART_IRQHandler+0x3d0>
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e186:	681b      	ldr	r3, [r3, #0]
 800e188:	685b      	ldr	r3, [r3, #4]
 800e18a:	b29b      	uxth	r3, r3
 800e18c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e190:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800e194:	2b00      	cmp	r3, #0
 800e196:	f000 81a4 	beq.w	800e4e2 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800e1a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e1a4:	429a      	cmp	r2, r3
 800e1a6:	f080 819c 	bcs.w	800e4e2 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800e1b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e1b8:	69db      	ldr	r3, [r3, #28]
 800e1ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e1be:	f000 8086 	beq.w	800e2ce <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e1ce:	e853 3f00 	ldrex	r3, [r3]
 800e1d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800e1d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e1da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e1de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	461a      	mov	r2, r3
 800e1e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800e1ec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800e1f0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1f4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e1f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800e1fc:	e841 2300 	strex	r3, r2, [r1]
 800e200:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800e204:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d1da      	bne.n	800e1c2 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	3308      	adds	r3, #8
 800e212:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e214:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e216:	e853 3f00 	ldrex	r3, [r3]
 800e21a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800e21c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e21e:	f023 0301 	bic.w	r3, r3, #1
 800e222:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	3308      	adds	r3, #8
 800e22c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800e230:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800e234:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e236:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e238:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e23c:	e841 2300 	strex	r3, r2, [r1]
 800e240:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800e242:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e244:	2b00      	cmp	r3, #0
 800e246:	d1e1      	bne.n	800e20c <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	3308      	adds	r3, #8
 800e24e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e250:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e252:	e853 3f00 	ldrex	r3, [r3]
 800e256:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800e258:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e25a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e25e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	3308      	adds	r3, #8
 800e268:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800e26c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800e26e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e270:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e272:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800e274:	e841 2300 	strex	r3, r2, [r1]
 800e278:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800e27a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d1e3      	bne.n	800e248 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2220      	movs	r2, #32
 800e284:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	2200      	movs	r2, #0
 800e28c:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e294:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e296:	e853 3f00 	ldrex	r3, [r3]
 800e29a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e29c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e29e:	f023 0310 	bic.w	r3, r3, #16
 800e2a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e2b0:	65bb      	str	r3, [r7, #88]	; 0x58
 800e2b2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e2b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e2b8:	e841 2300 	strex	r3, r2, [r1]
 800e2bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e2be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d1e4      	bne.n	800e28e <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	f7f7 f83d 	bl	8005348 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e2da:	b29b      	uxth	r3, r3
 800e2dc:	1ad3      	subs	r3, r2, r3
 800e2de:	b29b      	uxth	r3, r3
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f000 f91c 	bl	800e520 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e2e8:	e0fb      	b.n	800e4e2 <HAL_UART_IRQHandler+0x726>
 800e2ea:	bf00      	nop
 800e2ec:	40020010 	.word	0x40020010
 800e2f0:	40020028 	.word	0x40020028
 800e2f4:	40020040 	.word	0x40020040
 800e2f8:	40020058 	.word	0x40020058
 800e2fc:	40020070 	.word	0x40020070
 800e300:	40020088 	.word	0x40020088
 800e304:	400200a0 	.word	0x400200a0
 800e308:	400200b8 	.word	0x400200b8
 800e30c:	40020410 	.word	0x40020410
 800e310:	40020428 	.word	0x40020428
 800e314:	40020440 	.word	0x40020440
 800e318:	40020458 	.word	0x40020458
 800e31c:	40020470 	.word	0x40020470
 800e320:	40020488 	.word	0x40020488
 800e324:	400204a0 	.word	0x400204a0
 800e328:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e338:	b29b      	uxth	r3, r3
 800e33a:	1ad3      	subs	r3, r2, r3
 800e33c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800e346:	b29b      	uxth	r3, r3
 800e348:	2b00      	cmp	r3, #0
 800e34a:	f000 80cc 	beq.w	800e4e6 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800e34e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e352:	2b00      	cmp	r3, #0
 800e354:	f000 80c7 	beq.w	800e4e6 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e35e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e360:	e853 3f00 	ldrex	r3, [r3]
 800e364:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e368:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e36c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	461a      	mov	r2, r3
 800e376:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800e37a:	647b      	str	r3, [r7, #68]	; 0x44
 800e37c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e37e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e380:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e382:	e841 2300 	strex	r3, r2, [r1]
 800e386:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d1e4      	bne.n	800e358 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	3308      	adds	r3, #8
 800e394:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e398:	e853 3f00 	ldrex	r3, [r3]
 800e39c:	623b      	str	r3, [r7, #32]
   return(result);
 800e39e:	6a3a      	ldr	r2, [r7, #32]
 800e3a0:	4b54      	ldr	r3, [pc, #336]	; (800e4f4 <HAL_UART_IRQHandler+0x738>)
 800e3a2:	4013      	ands	r3, r2
 800e3a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	3308      	adds	r3, #8
 800e3ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800e3b2:	633a      	str	r2, [r7, #48]	; 0x30
 800e3b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e3b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e3ba:	e841 2300 	strex	r3, r2, [r1]
 800e3be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d1e3      	bne.n	800e38e <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	2220      	movs	r2, #32
 800e3ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3e0:	693b      	ldr	r3, [r7, #16]
 800e3e2:	e853 3f00 	ldrex	r3, [r3]
 800e3e6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	f023 0310 	bic.w	r3, r3, #16
 800e3ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	461a      	mov	r2, r3
 800e3f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800e3fc:	61fb      	str	r3, [r7, #28]
 800e3fe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e400:	69b9      	ldr	r1, [r7, #24]
 800e402:	69fa      	ldr	r2, [r7, #28]
 800e404:	e841 2300 	strex	r3, r2, [r1]
 800e408:	617b      	str	r3, [r7, #20]
   return(result);
 800e40a:	697b      	ldr	r3, [r7, #20]
 800e40c:	2b00      	cmp	r3, #0
 800e40e:	d1e4      	bne.n	800e3da <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e410:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800e414:	4619      	mov	r1, r3
 800e416:	6878      	ldr	r0, [r7, #4]
 800e418:	f000 f882 	bl	800e520 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e41c:	e063      	b.n	800e4e6 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e41e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e422:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e426:	2b00      	cmp	r3, #0
 800e428:	d00e      	beq.n	800e448 <HAL_UART_IRQHandler+0x68c>
 800e42a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e42e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e432:	2b00      	cmp	r3, #0
 800e434:	d008      	beq.n	800e448 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800e43e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e440:	6878      	ldr	r0, [r7, #4]
 800e442:	f001 fdc5 	bl	800ffd0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e446:	e051      	b.n	800e4ec <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e44c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e450:	2b00      	cmp	r3, #0
 800e452:	d014      	beq.n	800e47e <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d105      	bne.n	800e46c <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e460:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800e464:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d008      	beq.n	800e47e <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e470:	2b00      	cmp	r3, #0
 800e472:	d03a      	beq.n	800e4ea <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	4798      	blx	r3
    }
    return;
 800e47c:	e035      	b.n	800e4ea <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e47e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e486:	2b00      	cmp	r3, #0
 800e488:	d009      	beq.n	800e49e <HAL_UART_IRQHandler+0x6e2>
 800e48a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e48e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e492:	2b00      	cmp	r3, #0
 800e494:	d003      	beq.n	800e49e <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f001 f912 	bl	800f6c0 <UART_EndTransmit_IT>
    return;
 800e49c:	e026      	b.n	800e4ec <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e49e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e4a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d009      	beq.n	800e4be <HAL_UART_IRQHandler+0x702>
 800e4aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e4ae:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d003      	beq.n	800e4be <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e4b6:	6878      	ldr	r0, [r7, #4]
 800e4b8:	f001 fd9e 	bl	800fff8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e4bc:	e016      	b.n	800e4ec <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e4be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e4c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d010      	beq.n	800e4ec <HAL_UART_IRQHandler+0x730>
 800e4ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	da0c      	bge.n	800e4ec <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e4d2:	6878      	ldr	r0, [r7, #4]
 800e4d4:	f001 fd86 	bl	800ffe4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e4d8:	e008      	b.n	800e4ec <HAL_UART_IRQHandler+0x730>
      return;
 800e4da:	bf00      	nop
 800e4dc:	e006      	b.n	800e4ec <HAL_UART_IRQHandler+0x730>
    return;
 800e4de:	bf00      	nop
 800e4e0:	e004      	b.n	800e4ec <HAL_UART_IRQHandler+0x730>
      return;
 800e4e2:	bf00      	nop
 800e4e4:	e002      	b.n	800e4ec <HAL_UART_IRQHandler+0x730>
      return;
 800e4e6:	bf00      	nop
 800e4e8:	e000      	b.n	800e4ec <HAL_UART_IRQHandler+0x730>
    return;
 800e4ea:	bf00      	nop
  }
}
 800e4ec:	37e8      	adds	r7, #232	; 0xe8
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd80      	pop	{r7, pc}
 800e4f2:	bf00      	nop
 800e4f4:	effffffe 	.word	0xeffffffe

0800e4f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e4f8:	b480      	push	{r7}
 800e4fa:	b083      	sub	sp, #12
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e500:	bf00      	nop
 800e502:	370c      	adds	r7, #12
 800e504:	46bd      	mov	sp, r7
 800e506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50a:	4770      	bx	lr

0800e50c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e50c:	b480      	push	{r7}
 800e50e:	b083      	sub	sp, #12
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e514:	bf00      	nop
 800e516:	370c      	adds	r7, #12
 800e518:	46bd      	mov	sp, r7
 800e51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e51e:	4770      	bx	lr

0800e520 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e520:	b480      	push	{r7}
 800e522:	b083      	sub	sp, #12
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
 800e528:	460b      	mov	r3, r1
 800e52a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e52c:	bf00      	nop
 800e52e:	370c      	adds	r7, #12
 800e530:	46bd      	mov	sp, r7
 800e532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e536:	4770      	bx	lr

0800e538 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e538:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e53c:	b092      	sub	sp, #72	; 0x48
 800e53e:	af00      	add	r7, sp, #0
 800e540:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e542:	2300      	movs	r3, #0
 800e544:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	689a      	ldr	r2, [r3, #8]
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	691b      	ldr	r3, [r3, #16]
 800e550:	431a      	orrs	r2, r3
 800e552:	697b      	ldr	r3, [r7, #20]
 800e554:	695b      	ldr	r3, [r3, #20]
 800e556:	431a      	orrs	r2, r3
 800e558:	697b      	ldr	r3, [r7, #20]
 800e55a:	69db      	ldr	r3, [r3, #28]
 800e55c:	4313      	orrs	r3, r2
 800e55e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e560:	697b      	ldr	r3, [r7, #20]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	681a      	ldr	r2, [r3, #0]
 800e566:	4bbe      	ldr	r3, [pc, #760]	; (800e860 <UART_SetConfig+0x328>)
 800e568:	4013      	ands	r3, r2
 800e56a:	697a      	ldr	r2, [r7, #20]
 800e56c:	6812      	ldr	r2, [r2, #0]
 800e56e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e570:	430b      	orrs	r3, r1
 800e572:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e574:	697b      	ldr	r3, [r7, #20]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	685b      	ldr	r3, [r3, #4]
 800e57a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	68da      	ldr	r2, [r3, #12]
 800e582:	697b      	ldr	r3, [r7, #20]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	430a      	orrs	r2, r1
 800e588:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e58a:	697b      	ldr	r3, [r7, #20]
 800e58c:	699b      	ldr	r3, [r3, #24]
 800e58e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e590:	697b      	ldr	r3, [r7, #20]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	4ab3      	ldr	r2, [pc, #716]	; (800e864 <UART_SetConfig+0x32c>)
 800e596:	4293      	cmp	r3, r2
 800e598:	d004      	beq.n	800e5a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e59a:	697b      	ldr	r3, [r7, #20]
 800e59c:	6a1b      	ldr	r3, [r3, #32]
 800e59e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e5a0:	4313      	orrs	r3, r2
 800e5a2:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e5a4:	697b      	ldr	r3, [r7, #20]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	689a      	ldr	r2, [r3, #8]
 800e5aa:	4baf      	ldr	r3, [pc, #700]	; (800e868 <UART_SetConfig+0x330>)
 800e5ac:	4013      	ands	r3, r2
 800e5ae:	697a      	ldr	r2, [r7, #20]
 800e5b0:	6812      	ldr	r2, [r2, #0]
 800e5b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e5b4:	430b      	orrs	r3, r1
 800e5b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5be:	f023 010f 	bic.w	r1, r3, #15
 800e5c2:	697b      	ldr	r3, [r7, #20]
 800e5c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	430a      	orrs	r2, r1
 800e5cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e5ce:	697b      	ldr	r3, [r7, #20]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	4aa6      	ldr	r2, [pc, #664]	; (800e86c <UART_SetConfig+0x334>)
 800e5d4:	4293      	cmp	r3, r2
 800e5d6:	d177      	bne.n	800e6c8 <UART_SetConfig+0x190>
 800e5d8:	4ba5      	ldr	r3, [pc, #660]	; (800e870 <UART_SetConfig+0x338>)
 800e5da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5dc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e5e0:	2b28      	cmp	r3, #40	; 0x28
 800e5e2:	d86d      	bhi.n	800e6c0 <UART_SetConfig+0x188>
 800e5e4:	a201      	add	r2, pc, #4	; (adr r2, 800e5ec <UART_SetConfig+0xb4>)
 800e5e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5ea:	bf00      	nop
 800e5ec:	0800e691 	.word	0x0800e691
 800e5f0:	0800e6c1 	.word	0x0800e6c1
 800e5f4:	0800e6c1 	.word	0x0800e6c1
 800e5f8:	0800e6c1 	.word	0x0800e6c1
 800e5fc:	0800e6c1 	.word	0x0800e6c1
 800e600:	0800e6c1 	.word	0x0800e6c1
 800e604:	0800e6c1 	.word	0x0800e6c1
 800e608:	0800e6c1 	.word	0x0800e6c1
 800e60c:	0800e699 	.word	0x0800e699
 800e610:	0800e6c1 	.word	0x0800e6c1
 800e614:	0800e6c1 	.word	0x0800e6c1
 800e618:	0800e6c1 	.word	0x0800e6c1
 800e61c:	0800e6c1 	.word	0x0800e6c1
 800e620:	0800e6c1 	.word	0x0800e6c1
 800e624:	0800e6c1 	.word	0x0800e6c1
 800e628:	0800e6c1 	.word	0x0800e6c1
 800e62c:	0800e6a1 	.word	0x0800e6a1
 800e630:	0800e6c1 	.word	0x0800e6c1
 800e634:	0800e6c1 	.word	0x0800e6c1
 800e638:	0800e6c1 	.word	0x0800e6c1
 800e63c:	0800e6c1 	.word	0x0800e6c1
 800e640:	0800e6c1 	.word	0x0800e6c1
 800e644:	0800e6c1 	.word	0x0800e6c1
 800e648:	0800e6c1 	.word	0x0800e6c1
 800e64c:	0800e6a9 	.word	0x0800e6a9
 800e650:	0800e6c1 	.word	0x0800e6c1
 800e654:	0800e6c1 	.word	0x0800e6c1
 800e658:	0800e6c1 	.word	0x0800e6c1
 800e65c:	0800e6c1 	.word	0x0800e6c1
 800e660:	0800e6c1 	.word	0x0800e6c1
 800e664:	0800e6c1 	.word	0x0800e6c1
 800e668:	0800e6c1 	.word	0x0800e6c1
 800e66c:	0800e6b1 	.word	0x0800e6b1
 800e670:	0800e6c1 	.word	0x0800e6c1
 800e674:	0800e6c1 	.word	0x0800e6c1
 800e678:	0800e6c1 	.word	0x0800e6c1
 800e67c:	0800e6c1 	.word	0x0800e6c1
 800e680:	0800e6c1 	.word	0x0800e6c1
 800e684:	0800e6c1 	.word	0x0800e6c1
 800e688:	0800e6c1 	.word	0x0800e6c1
 800e68c:	0800e6b9 	.word	0x0800e6b9
 800e690:	2301      	movs	r3, #1
 800e692:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e696:	e222      	b.n	800eade <UART_SetConfig+0x5a6>
 800e698:	2304      	movs	r3, #4
 800e69a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e69e:	e21e      	b.n	800eade <UART_SetConfig+0x5a6>
 800e6a0:	2308      	movs	r3, #8
 800e6a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6a6:	e21a      	b.n	800eade <UART_SetConfig+0x5a6>
 800e6a8:	2310      	movs	r3, #16
 800e6aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6ae:	e216      	b.n	800eade <UART_SetConfig+0x5a6>
 800e6b0:	2320      	movs	r3, #32
 800e6b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6b6:	e212      	b.n	800eade <UART_SetConfig+0x5a6>
 800e6b8:	2340      	movs	r3, #64	; 0x40
 800e6ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6be:	e20e      	b.n	800eade <UART_SetConfig+0x5a6>
 800e6c0:	2380      	movs	r3, #128	; 0x80
 800e6c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6c6:	e20a      	b.n	800eade <UART_SetConfig+0x5a6>
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	4a69      	ldr	r2, [pc, #420]	; (800e874 <UART_SetConfig+0x33c>)
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	d130      	bne.n	800e734 <UART_SetConfig+0x1fc>
 800e6d2:	4b67      	ldr	r3, [pc, #412]	; (800e870 <UART_SetConfig+0x338>)
 800e6d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e6d6:	f003 0307 	and.w	r3, r3, #7
 800e6da:	2b05      	cmp	r3, #5
 800e6dc:	d826      	bhi.n	800e72c <UART_SetConfig+0x1f4>
 800e6de:	a201      	add	r2, pc, #4	; (adr r2, 800e6e4 <UART_SetConfig+0x1ac>)
 800e6e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6e4:	0800e6fd 	.word	0x0800e6fd
 800e6e8:	0800e705 	.word	0x0800e705
 800e6ec:	0800e70d 	.word	0x0800e70d
 800e6f0:	0800e715 	.word	0x0800e715
 800e6f4:	0800e71d 	.word	0x0800e71d
 800e6f8:	0800e725 	.word	0x0800e725
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e702:	e1ec      	b.n	800eade <UART_SetConfig+0x5a6>
 800e704:	2304      	movs	r3, #4
 800e706:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e70a:	e1e8      	b.n	800eade <UART_SetConfig+0x5a6>
 800e70c:	2308      	movs	r3, #8
 800e70e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e712:	e1e4      	b.n	800eade <UART_SetConfig+0x5a6>
 800e714:	2310      	movs	r3, #16
 800e716:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e71a:	e1e0      	b.n	800eade <UART_SetConfig+0x5a6>
 800e71c:	2320      	movs	r3, #32
 800e71e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e722:	e1dc      	b.n	800eade <UART_SetConfig+0x5a6>
 800e724:	2340      	movs	r3, #64	; 0x40
 800e726:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e72a:	e1d8      	b.n	800eade <UART_SetConfig+0x5a6>
 800e72c:	2380      	movs	r3, #128	; 0x80
 800e72e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e732:	e1d4      	b.n	800eade <UART_SetConfig+0x5a6>
 800e734:	697b      	ldr	r3, [r7, #20]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	4a4f      	ldr	r2, [pc, #316]	; (800e878 <UART_SetConfig+0x340>)
 800e73a:	4293      	cmp	r3, r2
 800e73c:	d130      	bne.n	800e7a0 <UART_SetConfig+0x268>
 800e73e:	4b4c      	ldr	r3, [pc, #304]	; (800e870 <UART_SetConfig+0x338>)
 800e740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e742:	f003 0307 	and.w	r3, r3, #7
 800e746:	2b05      	cmp	r3, #5
 800e748:	d826      	bhi.n	800e798 <UART_SetConfig+0x260>
 800e74a:	a201      	add	r2, pc, #4	; (adr r2, 800e750 <UART_SetConfig+0x218>)
 800e74c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e750:	0800e769 	.word	0x0800e769
 800e754:	0800e771 	.word	0x0800e771
 800e758:	0800e779 	.word	0x0800e779
 800e75c:	0800e781 	.word	0x0800e781
 800e760:	0800e789 	.word	0x0800e789
 800e764:	0800e791 	.word	0x0800e791
 800e768:	2300      	movs	r3, #0
 800e76a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e76e:	e1b6      	b.n	800eade <UART_SetConfig+0x5a6>
 800e770:	2304      	movs	r3, #4
 800e772:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e776:	e1b2      	b.n	800eade <UART_SetConfig+0x5a6>
 800e778:	2308      	movs	r3, #8
 800e77a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e77e:	e1ae      	b.n	800eade <UART_SetConfig+0x5a6>
 800e780:	2310      	movs	r3, #16
 800e782:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e786:	e1aa      	b.n	800eade <UART_SetConfig+0x5a6>
 800e788:	2320      	movs	r3, #32
 800e78a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e78e:	e1a6      	b.n	800eade <UART_SetConfig+0x5a6>
 800e790:	2340      	movs	r3, #64	; 0x40
 800e792:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e796:	e1a2      	b.n	800eade <UART_SetConfig+0x5a6>
 800e798:	2380      	movs	r3, #128	; 0x80
 800e79a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e79e:	e19e      	b.n	800eade <UART_SetConfig+0x5a6>
 800e7a0:	697b      	ldr	r3, [r7, #20]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	4a35      	ldr	r2, [pc, #212]	; (800e87c <UART_SetConfig+0x344>)
 800e7a6:	4293      	cmp	r3, r2
 800e7a8:	d130      	bne.n	800e80c <UART_SetConfig+0x2d4>
 800e7aa:	4b31      	ldr	r3, [pc, #196]	; (800e870 <UART_SetConfig+0x338>)
 800e7ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7ae:	f003 0307 	and.w	r3, r3, #7
 800e7b2:	2b05      	cmp	r3, #5
 800e7b4:	d826      	bhi.n	800e804 <UART_SetConfig+0x2cc>
 800e7b6:	a201      	add	r2, pc, #4	; (adr r2, 800e7bc <UART_SetConfig+0x284>)
 800e7b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7bc:	0800e7d5 	.word	0x0800e7d5
 800e7c0:	0800e7dd 	.word	0x0800e7dd
 800e7c4:	0800e7e5 	.word	0x0800e7e5
 800e7c8:	0800e7ed 	.word	0x0800e7ed
 800e7cc:	0800e7f5 	.word	0x0800e7f5
 800e7d0:	0800e7fd 	.word	0x0800e7fd
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7da:	e180      	b.n	800eade <UART_SetConfig+0x5a6>
 800e7dc:	2304      	movs	r3, #4
 800e7de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7e2:	e17c      	b.n	800eade <UART_SetConfig+0x5a6>
 800e7e4:	2308      	movs	r3, #8
 800e7e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7ea:	e178      	b.n	800eade <UART_SetConfig+0x5a6>
 800e7ec:	2310      	movs	r3, #16
 800e7ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7f2:	e174      	b.n	800eade <UART_SetConfig+0x5a6>
 800e7f4:	2320      	movs	r3, #32
 800e7f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7fa:	e170      	b.n	800eade <UART_SetConfig+0x5a6>
 800e7fc:	2340      	movs	r3, #64	; 0x40
 800e7fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e802:	e16c      	b.n	800eade <UART_SetConfig+0x5a6>
 800e804:	2380      	movs	r3, #128	; 0x80
 800e806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e80a:	e168      	b.n	800eade <UART_SetConfig+0x5a6>
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	4a1b      	ldr	r2, [pc, #108]	; (800e880 <UART_SetConfig+0x348>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d142      	bne.n	800e89c <UART_SetConfig+0x364>
 800e816:	4b16      	ldr	r3, [pc, #88]	; (800e870 <UART_SetConfig+0x338>)
 800e818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e81a:	f003 0307 	and.w	r3, r3, #7
 800e81e:	2b05      	cmp	r3, #5
 800e820:	d838      	bhi.n	800e894 <UART_SetConfig+0x35c>
 800e822:	a201      	add	r2, pc, #4	; (adr r2, 800e828 <UART_SetConfig+0x2f0>)
 800e824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e828:	0800e841 	.word	0x0800e841
 800e82c:	0800e849 	.word	0x0800e849
 800e830:	0800e851 	.word	0x0800e851
 800e834:	0800e859 	.word	0x0800e859
 800e838:	0800e885 	.word	0x0800e885
 800e83c:	0800e88d 	.word	0x0800e88d
 800e840:	2300      	movs	r3, #0
 800e842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e846:	e14a      	b.n	800eade <UART_SetConfig+0x5a6>
 800e848:	2304      	movs	r3, #4
 800e84a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e84e:	e146      	b.n	800eade <UART_SetConfig+0x5a6>
 800e850:	2308      	movs	r3, #8
 800e852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e856:	e142      	b.n	800eade <UART_SetConfig+0x5a6>
 800e858:	2310      	movs	r3, #16
 800e85a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e85e:	e13e      	b.n	800eade <UART_SetConfig+0x5a6>
 800e860:	cfff69f3 	.word	0xcfff69f3
 800e864:	58000c00 	.word	0x58000c00
 800e868:	11fff4ff 	.word	0x11fff4ff
 800e86c:	40011000 	.word	0x40011000
 800e870:	58024400 	.word	0x58024400
 800e874:	40004400 	.word	0x40004400
 800e878:	40004800 	.word	0x40004800
 800e87c:	40004c00 	.word	0x40004c00
 800e880:	40005000 	.word	0x40005000
 800e884:	2320      	movs	r3, #32
 800e886:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e88a:	e128      	b.n	800eade <UART_SetConfig+0x5a6>
 800e88c:	2340      	movs	r3, #64	; 0x40
 800e88e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e892:	e124      	b.n	800eade <UART_SetConfig+0x5a6>
 800e894:	2380      	movs	r3, #128	; 0x80
 800e896:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e89a:	e120      	b.n	800eade <UART_SetConfig+0x5a6>
 800e89c:	697b      	ldr	r3, [r7, #20]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	4acb      	ldr	r2, [pc, #812]	; (800ebd0 <UART_SetConfig+0x698>)
 800e8a2:	4293      	cmp	r3, r2
 800e8a4:	d176      	bne.n	800e994 <UART_SetConfig+0x45c>
 800e8a6:	4bcb      	ldr	r3, [pc, #812]	; (800ebd4 <UART_SetConfig+0x69c>)
 800e8a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e8aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e8ae:	2b28      	cmp	r3, #40	; 0x28
 800e8b0:	d86c      	bhi.n	800e98c <UART_SetConfig+0x454>
 800e8b2:	a201      	add	r2, pc, #4	; (adr r2, 800e8b8 <UART_SetConfig+0x380>)
 800e8b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8b8:	0800e95d 	.word	0x0800e95d
 800e8bc:	0800e98d 	.word	0x0800e98d
 800e8c0:	0800e98d 	.word	0x0800e98d
 800e8c4:	0800e98d 	.word	0x0800e98d
 800e8c8:	0800e98d 	.word	0x0800e98d
 800e8cc:	0800e98d 	.word	0x0800e98d
 800e8d0:	0800e98d 	.word	0x0800e98d
 800e8d4:	0800e98d 	.word	0x0800e98d
 800e8d8:	0800e965 	.word	0x0800e965
 800e8dc:	0800e98d 	.word	0x0800e98d
 800e8e0:	0800e98d 	.word	0x0800e98d
 800e8e4:	0800e98d 	.word	0x0800e98d
 800e8e8:	0800e98d 	.word	0x0800e98d
 800e8ec:	0800e98d 	.word	0x0800e98d
 800e8f0:	0800e98d 	.word	0x0800e98d
 800e8f4:	0800e98d 	.word	0x0800e98d
 800e8f8:	0800e96d 	.word	0x0800e96d
 800e8fc:	0800e98d 	.word	0x0800e98d
 800e900:	0800e98d 	.word	0x0800e98d
 800e904:	0800e98d 	.word	0x0800e98d
 800e908:	0800e98d 	.word	0x0800e98d
 800e90c:	0800e98d 	.word	0x0800e98d
 800e910:	0800e98d 	.word	0x0800e98d
 800e914:	0800e98d 	.word	0x0800e98d
 800e918:	0800e975 	.word	0x0800e975
 800e91c:	0800e98d 	.word	0x0800e98d
 800e920:	0800e98d 	.word	0x0800e98d
 800e924:	0800e98d 	.word	0x0800e98d
 800e928:	0800e98d 	.word	0x0800e98d
 800e92c:	0800e98d 	.word	0x0800e98d
 800e930:	0800e98d 	.word	0x0800e98d
 800e934:	0800e98d 	.word	0x0800e98d
 800e938:	0800e97d 	.word	0x0800e97d
 800e93c:	0800e98d 	.word	0x0800e98d
 800e940:	0800e98d 	.word	0x0800e98d
 800e944:	0800e98d 	.word	0x0800e98d
 800e948:	0800e98d 	.word	0x0800e98d
 800e94c:	0800e98d 	.word	0x0800e98d
 800e950:	0800e98d 	.word	0x0800e98d
 800e954:	0800e98d 	.word	0x0800e98d
 800e958:	0800e985 	.word	0x0800e985
 800e95c:	2301      	movs	r3, #1
 800e95e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e962:	e0bc      	b.n	800eade <UART_SetConfig+0x5a6>
 800e964:	2304      	movs	r3, #4
 800e966:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e96a:	e0b8      	b.n	800eade <UART_SetConfig+0x5a6>
 800e96c:	2308      	movs	r3, #8
 800e96e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e972:	e0b4      	b.n	800eade <UART_SetConfig+0x5a6>
 800e974:	2310      	movs	r3, #16
 800e976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e97a:	e0b0      	b.n	800eade <UART_SetConfig+0x5a6>
 800e97c:	2320      	movs	r3, #32
 800e97e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e982:	e0ac      	b.n	800eade <UART_SetConfig+0x5a6>
 800e984:	2340      	movs	r3, #64	; 0x40
 800e986:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e98a:	e0a8      	b.n	800eade <UART_SetConfig+0x5a6>
 800e98c:	2380      	movs	r3, #128	; 0x80
 800e98e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e992:	e0a4      	b.n	800eade <UART_SetConfig+0x5a6>
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	4a8f      	ldr	r2, [pc, #572]	; (800ebd8 <UART_SetConfig+0x6a0>)
 800e99a:	4293      	cmp	r3, r2
 800e99c:	d130      	bne.n	800ea00 <UART_SetConfig+0x4c8>
 800e99e:	4b8d      	ldr	r3, [pc, #564]	; (800ebd4 <UART_SetConfig+0x69c>)
 800e9a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9a2:	f003 0307 	and.w	r3, r3, #7
 800e9a6:	2b05      	cmp	r3, #5
 800e9a8:	d826      	bhi.n	800e9f8 <UART_SetConfig+0x4c0>
 800e9aa:	a201      	add	r2, pc, #4	; (adr r2, 800e9b0 <UART_SetConfig+0x478>)
 800e9ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9b0:	0800e9c9 	.word	0x0800e9c9
 800e9b4:	0800e9d1 	.word	0x0800e9d1
 800e9b8:	0800e9d9 	.word	0x0800e9d9
 800e9bc:	0800e9e1 	.word	0x0800e9e1
 800e9c0:	0800e9e9 	.word	0x0800e9e9
 800e9c4:	0800e9f1 	.word	0x0800e9f1
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e9ce:	e086      	b.n	800eade <UART_SetConfig+0x5a6>
 800e9d0:	2304      	movs	r3, #4
 800e9d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e9d6:	e082      	b.n	800eade <UART_SetConfig+0x5a6>
 800e9d8:	2308      	movs	r3, #8
 800e9da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e9de:	e07e      	b.n	800eade <UART_SetConfig+0x5a6>
 800e9e0:	2310      	movs	r3, #16
 800e9e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e9e6:	e07a      	b.n	800eade <UART_SetConfig+0x5a6>
 800e9e8:	2320      	movs	r3, #32
 800e9ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e9ee:	e076      	b.n	800eade <UART_SetConfig+0x5a6>
 800e9f0:	2340      	movs	r3, #64	; 0x40
 800e9f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e9f6:	e072      	b.n	800eade <UART_SetConfig+0x5a6>
 800e9f8:	2380      	movs	r3, #128	; 0x80
 800e9fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e9fe:	e06e      	b.n	800eade <UART_SetConfig+0x5a6>
 800ea00:	697b      	ldr	r3, [r7, #20]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	4a75      	ldr	r2, [pc, #468]	; (800ebdc <UART_SetConfig+0x6a4>)
 800ea06:	4293      	cmp	r3, r2
 800ea08:	d130      	bne.n	800ea6c <UART_SetConfig+0x534>
 800ea0a:	4b72      	ldr	r3, [pc, #456]	; (800ebd4 <UART_SetConfig+0x69c>)
 800ea0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea0e:	f003 0307 	and.w	r3, r3, #7
 800ea12:	2b05      	cmp	r3, #5
 800ea14:	d826      	bhi.n	800ea64 <UART_SetConfig+0x52c>
 800ea16:	a201      	add	r2, pc, #4	; (adr r2, 800ea1c <UART_SetConfig+0x4e4>)
 800ea18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea1c:	0800ea35 	.word	0x0800ea35
 800ea20:	0800ea3d 	.word	0x0800ea3d
 800ea24:	0800ea45 	.word	0x0800ea45
 800ea28:	0800ea4d 	.word	0x0800ea4d
 800ea2c:	0800ea55 	.word	0x0800ea55
 800ea30:	0800ea5d 	.word	0x0800ea5d
 800ea34:	2300      	movs	r3, #0
 800ea36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea3a:	e050      	b.n	800eade <UART_SetConfig+0x5a6>
 800ea3c:	2304      	movs	r3, #4
 800ea3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea42:	e04c      	b.n	800eade <UART_SetConfig+0x5a6>
 800ea44:	2308      	movs	r3, #8
 800ea46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea4a:	e048      	b.n	800eade <UART_SetConfig+0x5a6>
 800ea4c:	2310      	movs	r3, #16
 800ea4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea52:	e044      	b.n	800eade <UART_SetConfig+0x5a6>
 800ea54:	2320      	movs	r3, #32
 800ea56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea5a:	e040      	b.n	800eade <UART_SetConfig+0x5a6>
 800ea5c:	2340      	movs	r3, #64	; 0x40
 800ea5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea62:	e03c      	b.n	800eade <UART_SetConfig+0x5a6>
 800ea64:	2380      	movs	r3, #128	; 0x80
 800ea66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ea6a:	e038      	b.n	800eade <UART_SetConfig+0x5a6>
 800ea6c:	697b      	ldr	r3, [r7, #20]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	4a5b      	ldr	r2, [pc, #364]	; (800ebe0 <UART_SetConfig+0x6a8>)
 800ea72:	4293      	cmp	r3, r2
 800ea74:	d130      	bne.n	800ead8 <UART_SetConfig+0x5a0>
 800ea76:	4b57      	ldr	r3, [pc, #348]	; (800ebd4 <UART_SetConfig+0x69c>)
 800ea78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea7a:	f003 0307 	and.w	r3, r3, #7
 800ea7e:	2b05      	cmp	r3, #5
 800ea80:	d826      	bhi.n	800ead0 <UART_SetConfig+0x598>
 800ea82:	a201      	add	r2, pc, #4	; (adr r2, 800ea88 <UART_SetConfig+0x550>)
 800ea84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea88:	0800eaa1 	.word	0x0800eaa1
 800ea8c:	0800eaa9 	.word	0x0800eaa9
 800ea90:	0800eab1 	.word	0x0800eab1
 800ea94:	0800eab9 	.word	0x0800eab9
 800ea98:	0800eac1 	.word	0x0800eac1
 800ea9c:	0800eac9 	.word	0x0800eac9
 800eaa0:	2302      	movs	r3, #2
 800eaa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eaa6:	e01a      	b.n	800eade <UART_SetConfig+0x5a6>
 800eaa8:	2304      	movs	r3, #4
 800eaaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eaae:	e016      	b.n	800eade <UART_SetConfig+0x5a6>
 800eab0:	2308      	movs	r3, #8
 800eab2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eab6:	e012      	b.n	800eade <UART_SetConfig+0x5a6>
 800eab8:	2310      	movs	r3, #16
 800eaba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eabe:	e00e      	b.n	800eade <UART_SetConfig+0x5a6>
 800eac0:	2320      	movs	r3, #32
 800eac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eac6:	e00a      	b.n	800eade <UART_SetConfig+0x5a6>
 800eac8:	2340      	movs	r3, #64	; 0x40
 800eaca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800eace:	e006      	b.n	800eade <UART_SetConfig+0x5a6>
 800ead0:	2380      	movs	r3, #128	; 0x80
 800ead2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ead6:	e002      	b.n	800eade <UART_SetConfig+0x5a6>
 800ead8:	2380      	movs	r3, #128	; 0x80
 800eada:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800eade:	697b      	ldr	r3, [r7, #20]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	4a3f      	ldr	r2, [pc, #252]	; (800ebe0 <UART_SetConfig+0x6a8>)
 800eae4:	4293      	cmp	r3, r2
 800eae6:	f040 80f8 	bne.w	800ecda <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800eaea:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800eaee:	2b20      	cmp	r3, #32
 800eaf0:	dc46      	bgt.n	800eb80 <UART_SetConfig+0x648>
 800eaf2:	2b02      	cmp	r3, #2
 800eaf4:	f2c0 8082 	blt.w	800ebfc <UART_SetConfig+0x6c4>
 800eaf8:	3b02      	subs	r3, #2
 800eafa:	2b1e      	cmp	r3, #30
 800eafc:	d87e      	bhi.n	800ebfc <UART_SetConfig+0x6c4>
 800eafe:	a201      	add	r2, pc, #4	; (adr r2, 800eb04 <UART_SetConfig+0x5cc>)
 800eb00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb04:	0800eb87 	.word	0x0800eb87
 800eb08:	0800ebfd 	.word	0x0800ebfd
 800eb0c:	0800eb8f 	.word	0x0800eb8f
 800eb10:	0800ebfd 	.word	0x0800ebfd
 800eb14:	0800ebfd 	.word	0x0800ebfd
 800eb18:	0800ebfd 	.word	0x0800ebfd
 800eb1c:	0800eb9f 	.word	0x0800eb9f
 800eb20:	0800ebfd 	.word	0x0800ebfd
 800eb24:	0800ebfd 	.word	0x0800ebfd
 800eb28:	0800ebfd 	.word	0x0800ebfd
 800eb2c:	0800ebfd 	.word	0x0800ebfd
 800eb30:	0800ebfd 	.word	0x0800ebfd
 800eb34:	0800ebfd 	.word	0x0800ebfd
 800eb38:	0800ebfd 	.word	0x0800ebfd
 800eb3c:	0800ebaf 	.word	0x0800ebaf
 800eb40:	0800ebfd 	.word	0x0800ebfd
 800eb44:	0800ebfd 	.word	0x0800ebfd
 800eb48:	0800ebfd 	.word	0x0800ebfd
 800eb4c:	0800ebfd 	.word	0x0800ebfd
 800eb50:	0800ebfd 	.word	0x0800ebfd
 800eb54:	0800ebfd 	.word	0x0800ebfd
 800eb58:	0800ebfd 	.word	0x0800ebfd
 800eb5c:	0800ebfd 	.word	0x0800ebfd
 800eb60:	0800ebfd 	.word	0x0800ebfd
 800eb64:	0800ebfd 	.word	0x0800ebfd
 800eb68:	0800ebfd 	.word	0x0800ebfd
 800eb6c:	0800ebfd 	.word	0x0800ebfd
 800eb70:	0800ebfd 	.word	0x0800ebfd
 800eb74:	0800ebfd 	.word	0x0800ebfd
 800eb78:	0800ebfd 	.word	0x0800ebfd
 800eb7c:	0800ebef 	.word	0x0800ebef
 800eb80:	2b40      	cmp	r3, #64	; 0x40
 800eb82:	d037      	beq.n	800ebf4 <UART_SetConfig+0x6bc>
 800eb84:	e03a      	b.n	800ebfc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800eb86:	f7fc f809 	bl	800ab9c <HAL_RCCEx_GetD3PCLK1Freq>
 800eb8a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eb8c:	e03c      	b.n	800ec08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eb92:	4618      	mov	r0, r3
 800eb94:	f7fc f818 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eb98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb9c:	e034      	b.n	800ec08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb9e:	f107 0318 	add.w	r3, r7, #24
 800eba2:	4618      	mov	r0, r3
 800eba4:	f7fc f964 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eba8:	69fb      	ldr	r3, [r7, #28]
 800ebaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ebac:	e02c      	b.n	800ec08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ebae:	4b09      	ldr	r3, [pc, #36]	; (800ebd4 <UART_SetConfig+0x69c>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	f003 0320 	and.w	r3, r3, #32
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d016      	beq.n	800ebe8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ebba:	4b06      	ldr	r3, [pc, #24]	; (800ebd4 <UART_SetConfig+0x69c>)
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	08db      	lsrs	r3, r3, #3
 800ebc0:	f003 0303 	and.w	r3, r3, #3
 800ebc4:	4a07      	ldr	r2, [pc, #28]	; (800ebe4 <UART_SetConfig+0x6ac>)
 800ebc6:	fa22 f303 	lsr.w	r3, r2, r3
 800ebca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ebcc:	e01c      	b.n	800ec08 <UART_SetConfig+0x6d0>
 800ebce:	bf00      	nop
 800ebd0:	40011400 	.word	0x40011400
 800ebd4:	58024400 	.word	0x58024400
 800ebd8:	40007800 	.word	0x40007800
 800ebdc:	40007c00 	.word	0x40007c00
 800ebe0:	58000c00 	.word	0x58000c00
 800ebe4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ebe8:	4b9d      	ldr	r3, [pc, #628]	; (800ee60 <UART_SetConfig+0x928>)
 800ebea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ebec:	e00c      	b.n	800ec08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ebee:	4b9d      	ldr	r3, [pc, #628]	; (800ee64 <UART_SetConfig+0x92c>)
 800ebf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ebf2:	e009      	b.n	800ec08 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ebf4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ebf8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ebfa:	e005      	b.n	800ec08 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ec00:	2301      	movs	r3, #1
 800ec02:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ec06:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ec08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	f000 81de 	beq.w	800efcc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec14:	4a94      	ldr	r2, [pc, #592]	; (800ee68 <UART_SetConfig+0x930>)
 800ec16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec1a:	461a      	mov	r2, r3
 800ec1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ec22:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ec24:	697b      	ldr	r3, [r7, #20]
 800ec26:	685a      	ldr	r2, [r3, #4]
 800ec28:	4613      	mov	r3, r2
 800ec2a:	005b      	lsls	r3, r3, #1
 800ec2c:	4413      	add	r3, r2
 800ec2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec30:	429a      	cmp	r2, r3
 800ec32:	d305      	bcc.n	800ec40 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ec34:	697b      	ldr	r3, [r7, #20]
 800ec36:	685b      	ldr	r3, [r3, #4]
 800ec38:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ec3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec3c:	429a      	cmp	r2, r3
 800ec3e:	d903      	bls.n	800ec48 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ec40:	2301      	movs	r3, #1
 800ec42:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ec46:	e1c1      	b.n	800efcc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ec48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ec4a:	2200      	movs	r2, #0
 800ec4c:	60bb      	str	r3, [r7, #8]
 800ec4e:	60fa      	str	r2, [r7, #12]
 800ec50:	697b      	ldr	r3, [r7, #20]
 800ec52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec54:	4a84      	ldr	r2, [pc, #528]	; (800ee68 <UART_SetConfig+0x930>)
 800ec56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec5a:	b29b      	uxth	r3, r3
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	603b      	str	r3, [r7, #0]
 800ec60:	607a      	str	r2, [r7, #4]
 800ec62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ec6a:	f7f1 fb35 	bl	80002d8 <__aeabi_uldivmod>
 800ec6e:	4602      	mov	r2, r0
 800ec70:	460b      	mov	r3, r1
 800ec72:	4610      	mov	r0, r2
 800ec74:	4619      	mov	r1, r3
 800ec76:	f04f 0200 	mov.w	r2, #0
 800ec7a:	f04f 0300 	mov.w	r3, #0
 800ec7e:	020b      	lsls	r3, r1, #8
 800ec80:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ec84:	0202      	lsls	r2, r0, #8
 800ec86:	6979      	ldr	r1, [r7, #20]
 800ec88:	6849      	ldr	r1, [r1, #4]
 800ec8a:	0849      	lsrs	r1, r1, #1
 800ec8c:	2000      	movs	r0, #0
 800ec8e:	460c      	mov	r4, r1
 800ec90:	4605      	mov	r5, r0
 800ec92:	eb12 0804 	adds.w	r8, r2, r4
 800ec96:	eb43 0905 	adc.w	r9, r3, r5
 800ec9a:	697b      	ldr	r3, [r7, #20]
 800ec9c:	685b      	ldr	r3, [r3, #4]
 800ec9e:	2200      	movs	r2, #0
 800eca0:	469a      	mov	sl, r3
 800eca2:	4693      	mov	fp, r2
 800eca4:	4652      	mov	r2, sl
 800eca6:	465b      	mov	r3, fp
 800eca8:	4640      	mov	r0, r8
 800ecaa:	4649      	mov	r1, r9
 800ecac:	f7f1 fb14 	bl	80002d8 <__aeabi_uldivmod>
 800ecb0:	4602      	mov	r2, r0
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	4613      	mov	r3, r2
 800ecb6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ecb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ecbe:	d308      	bcc.n	800ecd2 <UART_SetConfig+0x79a>
 800ecc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ecc6:	d204      	bcs.n	800ecd2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ecc8:	697b      	ldr	r3, [r7, #20]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ecce:	60da      	str	r2, [r3, #12]
 800ecd0:	e17c      	b.n	800efcc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ecd2:	2301      	movs	r3, #1
 800ecd4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ecd8:	e178      	b.n	800efcc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ecda:	697b      	ldr	r3, [r7, #20]
 800ecdc:	69db      	ldr	r3, [r3, #28]
 800ecde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ece2:	f040 80c5 	bne.w	800ee70 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ece6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ecea:	2b20      	cmp	r3, #32
 800ecec:	dc48      	bgt.n	800ed80 <UART_SetConfig+0x848>
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	db7b      	blt.n	800edea <UART_SetConfig+0x8b2>
 800ecf2:	2b20      	cmp	r3, #32
 800ecf4:	d879      	bhi.n	800edea <UART_SetConfig+0x8b2>
 800ecf6:	a201      	add	r2, pc, #4	; (adr r2, 800ecfc <UART_SetConfig+0x7c4>)
 800ecf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecfc:	0800ed87 	.word	0x0800ed87
 800ed00:	0800ed8f 	.word	0x0800ed8f
 800ed04:	0800edeb 	.word	0x0800edeb
 800ed08:	0800edeb 	.word	0x0800edeb
 800ed0c:	0800ed97 	.word	0x0800ed97
 800ed10:	0800edeb 	.word	0x0800edeb
 800ed14:	0800edeb 	.word	0x0800edeb
 800ed18:	0800edeb 	.word	0x0800edeb
 800ed1c:	0800eda7 	.word	0x0800eda7
 800ed20:	0800edeb 	.word	0x0800edeb
 800ed24:	0800edeb 	.word	0x0800edeb
 800ed28:	0800edeb 	.word	0x0800edeb
 800ed2c:	0800edeb 	.word	0x0800edeb
 800ed30:	0800edeb 	.word	0x0800edeb
 800ed34:	0800edeb 	.word	0x0800edeb
 800ed38:	0800edeb 	.word	0x0800edeb
 800ed3c:	0800edb7 	.word	0x0800edb7
 800ed40:	0800edeb 	.word	0x0800edeb
 800ed44:	0800edeb 	.word	0x0800edeb
 800ed48:	0800edeb 	.word	0x0800edeb
 800ed4c:	0800edeb 	.word	0x0800edeb
 800ed50:	0800edeb 	.word	0x0800edeb
 800ed54:	0800edeb 	.word	0x0800edeb
 800ed58:	0800edeb 	.word	0x0800edeb
 800ed5c:	0800edeb 	.word	0x0800edeb
 800ed60:	0800edeb 	.word	0x0800edeb
 800ed64:	0800edeb 	.word	0x0800edeb
 800ed68:	0800edeb 	.word	0x0800edeb
 800ed6c:	0800edeb 	.word	0x0800edeb
 800ed70:	0800edeb 	.word	0x0800edeb
 800ed74:	0800edeb 	.word	0x0800edeb
 800ed78:	0800edeb 	.word	0x0800edeb
 800ed7c:	0800eddd 	.word	0x0800eddd
 800ed80:	2b40      	cmp	r3, #64	; 0x40
 800ed82:	d02e      	beq.n	800ede2 <UART_SetConfig+0x8aa>
 800ed84:	e031      	b.n	800edea <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ed86:	f7fa fac5 	bl	8009314 <HAL_RCC_GetPCLK1Freq>
 800ed8a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ed8c:	e033      	b.n	800edf6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ed8e:	f7fa fad7 	bl	8009340 <HAL_RCC_GetPCLK2Freq>
 800ed92:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ed94:	e02f      	b.n	800edf6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ed96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	f7fb ff14 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eda0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eda2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eda4:	e027      	b.n	800edf6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eda6:	f107 0318 	add.w	r3, r7, #24
 800edaa:	4618      	mov	r0, r3
 800edac:	f7fc f860 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800edb0:	69fb      	ldr	r3, [r7, #28]
 800edb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800edb4:	e01f      	b.n	800edf6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800edb6:	4b2d      	ldr	r3, [pc, #180]	; (800ee6c <UART_SetConfig+0x934>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f003 0320 	and.w	r3, r3, #32
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d009      	beq.n	800edd6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800edc2:	4b2a      	ldr	r3, [pc, #168]	; (800ee6c <UART_SetConfig+0x934>)
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	08db      	lsrs	r3, r3, #3
 800edc8:	f003 0303 	and.w	r3, r3, #3
 800edcc:	4a24      	ldr	r2, [pc, #144]	; (800ee60 <UART_SetConfig+0x928>)
 800edce:	fa22 f303 	lsr.w	r3, r2, r3
 800edd2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800edd4:	e00f      	b.n	800edf6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800edd6:	4b22      	ldr	r3, [pc, #136]	; (800ee60 <UART_SetConfig+0x928>)
 800edd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800edda:	e00c      	b.n	800edf6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eddc:	4b21      	ldr	r3, [pc, #132]	; (800ee64 <UART_SetConfig+0x92c>)
 800edde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ede0:	e009      	b.n	800edf6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ede2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ede6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ede8:	e005      	b.n	800edf6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800edea:	2300      	movs	r3, #0
 800edec:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800edee:	2301      	movs	r3, #1
 800edf0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800edf4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800edf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	f000 80e7 	beq.w	800efcc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800edfe:	697b      	ldr	r3, [r7, #20]
 800ee00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee02:	4a19      	ldr	r2, [pc, #100]	; (800ee68 <UART_SetConfig+0x930>)
 800ee04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee08:	461a      	mov	r2, r3
 800ee0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ee0c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ee10:	005a      	lsls	r2, r3, #1
 800ee12:	697b      	ldr	r3, [r7, #20]
 800ee14:	685b      	ldr	r3, [r3, #4]
 800ee16:	085b      	lsrs	r3, r3, #1
 800ee18:	441a      	add	r2, r3
 800ee1a:	697b      	ldr	r3, [r7, #20]
 800ee1c:	685b      	ldr	r3, [r3, #4]
 800ee1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ee22:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ee24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee26:	2b0f      	cmp	r3, #15
 800ee28:	d916      	bls.n	800ee58 <UART_SetConfig+0x920>
 800ee2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ee30:	d212      	bcs.n	800ee58 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ee32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee34:	b29b      	uxth	r3, r3
 800ee36:	f023 030f 	bic.w	r3, r3, #15
 800ee3a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ee3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee3e:	085b      	lsrs	r3, r3, #1
 800ee40:	b29b      	uxth	r3, r3
 800ee42:	f003 0307 	and.w	r3, r3, #7
 800ee46:	b29a      	uxth	r2, r3
 800ee48:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ee4a:	4313      	orrs	r3, r2
 800ee4c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800ee4e:	697b      	ldr	r3, [r7, #20]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ee54:	60da      	str	r2, [r3, #12]
 800ee56:	e0b9      	b.n	800efcc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ee58:	2301      	movs	r3, #1
 800ee5a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ee5e:	e0b5      	b.n	800efcc <UART_SetConfig+0xa94>
 800ee60:	03d09000 	.word	0x03d09000
 800ee64:	003d0900 	.word	0x003d0900
 800ee68:	08010510 	.word	0x08010510
 800ee6c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ee70:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ee74:	2b20      	cmp	r3, #32
 800ee76:	dc49      	bgt.n	800ef0c <UART_SetConfig+0x9d4>
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	db7c      	blt.n	800ef76 <UART_SetConfig+0xa3e>
 800ee7c:	2b20      	cmp	r3, #32
 800ee7e:	d87a      	bhi.n	800ef76 <UART_SetConfig+0xa3e>
 800ee80:	a201      	add	r2, pc, #4	; (adr r2, 800ee88 <UART_SetConfig+0x950>)
 800ee82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee86:	bf00      	nop
 800ee88:	0800ef13 	.word	0x0800ef13
 800ee8c:	0800ef1b 	.word	0x0800ef1b
 800ee90:	0800ef77 	.word	0x0800ef77
 800ee94:	0800ef77 	.word	0x0800ef77
 800ee98:	0800ef23 	.word	0x0800ef23
 800ee9c:	0800ef77 	.word	0x0800ef77
 800eea0:	0800ef77 	.word	0x0800ef77
 800eea4:	0800ef77 	.word	0x0800ef77
 800eea8:	0800ef33 	.word	0x0800ef33
 800eeac:	0800ef77 	.word	0x0800ef77
 800eeb0:	0800ef77 	.word	0x0800ef77
 800eeb4:	0800ef77 	.word	0x0800ef77
 800eeb8:	0800ef77 	.word	0x0800ef77
 800eebc:	0800ef77 	.word	0x0800ef77
 800eec0:	0800ef77 	.word	0x0800ef77
 800eec4:	0800ef77 	.word	0x0800ef77
 800eec8:	0800ef43 	.word	0x0800ef43
 800eecc:	0800ef77 	.word	0x0800ef77
 800eed0:	0800ef77 	.word	0x0800ef77
 800eed4:	0800ef77 	.word	0x0800ef77
 800eed8:	0800ef77 	.word	0x0800ef77
 800eedc:	0800ef77 	.word	0x0800ef77
 800eee0:	0800ef77 	.word	0x0800ef77
 800eee4:	0800ef77 	.word	0x0800ef77
 800eee8:	0800ef77 	.word	0x0800ef77
 800eeec:	0800ef77 	.word	0x0800ef77
 800eef0:	0800ef77 	.word	0x0800ef77
 800eef4:	0800ef77 	.word	0x0800ef77
 800eef8:	0800ef77 	.word	0x0800ef77
 800eefc:	0800ef77 	.word	0x0800ef77
 800ef00:	0800ef77 	.word	0x0800ef77
 800ef04:	0800ef77 	.word	0x0800ef77
 800ef08:	0800ef69 	.word	0x0800ef69
 800ef0c:	2b40      	cmp	r3, #64	; 0x40
 800ef0e:	d02e      	beq.n	800ef6e <UART_SetConfig+0xa36>
 800ef10:	e031      	b.n	800ef76 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ef12:	f7fa f9ff 	bl	8009314 <HAL_RCC_GetPCLK1Freq>
 800ef16:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ef18:	e033      	b.n	800ef82 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ef1a:	f7fa fa11 	bl	8009340 <HAL_RCC_GetPCLK2Freq>
 800ef1e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ef20:	e02f      	b.n	800ef82 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ef22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7fb fe4e 	bl	800abc8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ef2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef30:	e027      	b.n	800ef82 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ef32:	f107 0318 	add.w	r3, r7, #24
 800ef36:	4618      	mov	r0, r3
 800ef38:	f7fb ff9a 	bl	800ae70 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ef3c:	69fb      	ldr	r3, [r7, #28]
 800ef3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef40:	e01f      	b.n	800ef82 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ef42:	4b2d      	ldr	r3, [pc, #180]	; (800eff8 <UART_SetConfig+0xac0>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	f003 0320 	and.w	r3, r3, #32
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d009      	beq.n	800ef62 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ef4e:	4b2a      	ldr	r3, [pc, #168]	; (800eff8 <UART_SetConfig+0xac0>)
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	08db      	lsrs	r3, r3, #3
 800ef54:	f003 0303 	and.w	r3, r3, #3
 800ef58:	4a28      	ldr	r2, [pc, #160]	; (800effc <UART_SetConfig+0xac4>)
 800ef5a:	fa22 f303 	lsr.w	r3, r2, r3
 800ef5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ef60:	e00f      	b.n	800ef82 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ef62:	4b26      	ldr	r3, [pc, #152]	; (800effc <UART_SetConfig+0xac4>)
 800ef64:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef66:	e00c      	b.n	800ef82 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ef68:	4b25      	ldr	r3, [pc, #148]	; (800f000 <UART_SetConfig+0xac8>)
 800ef6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef6c:	e009      	b.n	800ef82 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ef6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ef72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ef74:	e005      	b.n	800ef82 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ef76:	2300      	movs	r3, #0
 800ef78:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ef80:	bf00      	nop
    }

    if (pclk != 0U)
 800ef82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d021      	beq.n	800efcc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ef88:	697b      	ldr	r3, [r7, #20]
 800ef8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef8c:	4a1d      	ldr	r2, [pc, #116]	; (800f004 <UART_SetConfig+0xacc>)
 800ef8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ef92:	461a      	mov	r2, r3
 800ef94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef96:	fbb3 f2f2 	udiv	r2, r3, r2
 800ef9a:	697b      	ldr	r3, [r7, #20]
 800ef9c:	685b      	ldr	r3, [r3, #4]
 800ef9e:	085b      	lsrs	r3, r3, #1
 800efa0:	441a      	add	r2, r3
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	685b      	ldr	r3, [r3, #4]
 800efa6:	fbb2 f3f3 	udiv	r3, r2, r3
 800efaa:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800efac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efae:	2b0f      	cmp	r3, #15
 800efb0:	d909      	bls.n	800efc6 <UART_SetConfig+0xa8e>
 800efb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800efb8:	d205      	bcs.n	800efc6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800efba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efbc:	b29a      	uxth	r2, r3
 800efbe:	697b      	ldr	r3, [r7, #20]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	60da      	str	r2, [r3, #12]
 800efc4:	e002      	b.n	800efcc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800efc6:	2301      	movs	r3, #1
 800efc8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800efcc:	697b      	ldr	r3, [r7, #20]
 800efce:	2201      	movs	r2, #1
 800efd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800efd4:	697b      	ldr	r3, [r7, #20]
 800efd6:	2201      	movs	r2, #1
 800efd8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800efdc:	697b      	ldr	r3, [r7, #20]
 800efde:	2200      	movs	r2, #0
 800efe0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800efe2:	697b      	ldr	r3, [r7, #20]
 800efe4:	2200      	movs	r2, #0
 800efe6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800efe8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800efec:	4618      	mov	r0, r3
 800efee:	3748      	adds	r7, #72	; 0x48
 800eff0:	46bd      	mov	sp, r7
 800eff2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eff6:	bf00      	nop
 800eff8:	58024400 	.word	0x58024400
 800effc:	03d09000 	.word	0x03d09000
 800f000:	003d0900 	.word	0x003d0900
 800f004:	08010510 	.word	0x08010510

0800f008 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f008:	b480      	push	{r7}
 800f00a:	b083      	sub	sp, #12
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f014:	f003 0301 	and.w	r3, r3, #1
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d00a      	beq.n	800f032 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	685b      	ldr	r3, [r3, #4]
 800f022:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	430a      	orrs	r2, r1
 800f030:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f036:	f003 0302 	and.w	r3, r3, #2
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d00a      	beq.n	800f054 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	685b      	ldr	r3, [r3, #4]
 800f044:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	430a      	orrs	r2, r1
 800f052:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f058:	f003 0304 	and.w	r3, r3, #4
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d00a      	beq.n	800f076 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	685b      	ldr	r3, [r3, #4]
 800f066:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	430a      	orrs	r2, r1
 800f074:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f07a:	f003 0308 	and.w	r3, r3, #8
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d00a      	beq.n	800f098 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	685b      	ldr	r3, [r3, #4]
 800f088:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	430a      	orrs	r2, r1
 800f096:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f09c:	f003 0310 	and.w	r3, r3, #16
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d00a      	beq.n	800f0ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	689b      	ldr	r3, [r3, #8]
 800f0aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	430a      	orrs	r2, r1
 800f0b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f0be:	f003 0320 	and.w	r3, r3, #32
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d00a      	beq.n	800f0dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	689b      	ldr	r3, [r3, #8]
 800f0cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	430a      	orrs	r2, r1
 800f0da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f0e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d01a      	beq.n	800f11e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	685b      	ldr	r3, [r3, #4]
 800f0ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	430a      	orrs	r2, r1
 800f0fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f102:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f106:	d10a      	bne.n	800f11e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	685b      	ldr	r3, [r3, #4]
 800f10e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	430a      	orrs	r2, r1
 800f11c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f126:	2b00      	cmp	r3, #0
 800f128:	d00a      	beq.n	800f140 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	685b      	ldr	r3, [r3, #4]
 800f130:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	430a      	orrs	r2, r1
 800f13e:	605a      	str	r2, [r3, #4]
  }
}
 800f140:	bf00      	nop
 800f142:	370c      	adds	r7, #12
 800f144:	46bd      	mov	sp, r7
 800f146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f14a:	4770      	bx	lr

0800f14c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b086      	sub	sp, #24
 800f150:	af02      	add	r7, sp, #8
 800f152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2200      	movs	r2, #0
 800f158:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f15c:	f7f3 fbf8 	bl	8002950 <HAL_GetTick>
 800f160:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	f003 0308 	and.w	r3, r3, #8
 800f16c:	2b08      	cmp	r3, #8
 800f16e:	d10e      	bne.n	800f18e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f170:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f174:	9300      	str	r3, [sp, #0]
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	2200      	movs	r2, #0
 800f17a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f17e:	6878      	ldr	r0, [r7, #4]
 800f180:	f000 f82f 	bl	800f1e2 <UART_WaitOnFlagUntilTimeout>
 800f184:	4603      	mov	r3, r0
 800f186:	2b00      	cmp	r3, #0
 800f188:	d001      	beq.n	800f18e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f18a:	2303      	movs	r3, #3
 800f18c:	e025      	b.n	800f1da <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	f003 0304 	and.w	r3, r3, #4
 800f198:	2b04      	cmp	r3, #4
 800f19a:	d10e      	bne.n	800f1ba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f19c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f1a0:	9300      	str	r3, [sp, #0]
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f1aa:	6878      	ldr	r0, [r7, #4]
 800f1ac:	f000 f819 	bl	800f1e2 <UART_WaitOnFlagUntilTimeout>
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d001      	beq.n	800f1ba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f1b6:	2303      	movs	r3, #3
 800f1b8:	e00f      	b.n	800f1da <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	2220      	movs	r2, #32
 800f1be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2220      	movs	r2, #32
 800f1c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f1d8:	2300      	movs	r3, #0
}
 800f1da:	4618      	mov	r0, r3
 800f1dc:	3710      	adds	r7, #16
 800f1de:	46bd      	mov	sp, r7
 800f1e0:	bd80      	pop	{r7, pc}

0800f1e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f1e2:	b580      	push	{r7, lr}
 800f1e4:	b09c      	sub	sp, #112	; 0x70
 800f1e6:	af00      	add	r7, sp, #0
 800f1e8:	60f8      	str	r0, [r7, #12]
 800f1ea:	60b9      	str	r1, [r7, #8]
 800f1ec:	603b      	str	r3, [r7, #0]
 800f1ee:	4613      	mov	r3, r2
 800f1f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f1f2:	e0a9      	b.n	800f348 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f1f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f1f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f1fa:	f000 80a5 	beq.w	800f348 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f1fe:	f7f3 fba7 	bl	8002950 <HAL_GetTick>
 800f202:	4602      	mov	r2, r0
 800f204:	683b      	ldr	r3, [r7, #0]
 800f206:	1ad3      	subs	r3, r2, r3
 800f208:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f20a:	429a      	cmp	r2, r3
 800f20c:	d302      	bcc.n	800f214 <UART_WaitOnFlagUntilTimeout+0x32>
 800f20e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f210:	2b00      	cmp	r3, #0
 800f212:	d140      	bne.n	800f296 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f21a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f21c:	e853 3f00 	ldrex	r3, [r3]
 800f220:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f222:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f224:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f228:	667b      	str	r3, [r7, #100]	; 0x64
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	461a      	mov	r2, r3
 800f230:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f232:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f234:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f236:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f238:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f23a:	e841 2300 	strex	r3, r2, [r1]
 800f23e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f240:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f242:	2b00      	cmp	r3, #0
 800f244:	d1e6      	bne.n	800f214 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	3308      	adds	r3, #8
 800f24c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f24e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f250:	e853 3f00 	ldrex	r3, [r3]
 800f254:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f258:	f023 0301 	bic.w	r3, r3, #1
 800f25c:	663b      	str	r3, [r7, #96]	; 0x60
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	3308      	adds	r3, #8
 800f264:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f266:	64ba      	str	r2, [r7, #72]	; 0x48
 800f268:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f26a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f26c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f26e:	e841 2300 	strex	r3, r2, [r1]
 800f272:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f274:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f276:	2b00      	cmp	r3, #0
 800f278:	d1e5      	bne.n	800f246 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	2220      	movs	r2, #32
 800f27e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	2220      	movs	r2, #32
 800f286:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	2200      	movs	r2, #0
 800f28e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800f292:	2303      	movs	r3, #3
 800f294:	e069      	b.n	800f36a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	f003 0304 	and.w	r3, r3, #4
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d051      	beq.n	800f348 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	69db      	ldr	r3, [r3, #28]
 800f2aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f2ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f2b2:	d149      	bne.n	800f348 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f2bc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2c6:	e853 3f00 	ldrex	r3, [r3]
 800f2ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f2cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2ce:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800f2d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	461a      	mov	r2, r3
 800f2da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f2dc:	637b      	str	r3, [r7, #52]	; 0x34
 800f2de:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2e0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f2e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f2e4:	e841 2300 	strex	r3, r2, [r1]
 800f2e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f2ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d1e6      	bne.n	800f2be <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	3308      	adds	r3, #8
 800f2f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2f8:	697b      	ldr	r3, [r7, #20]
 800f2fa:	e853 3f00 	ldrex	r3, [r3]
 800f2fe:	613b      	str	r3, [r7, #16]
   return(result);
 800f300:	693b      	ldr	r3, [r7, #16]
 800f302:	f023 0301 	bic.w	r3, r3, #1
 800f306:	66bb      	str	r3, [r7, #104]	; 0x68
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	3308      	adds	r3, #8
 800f30e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f310:	623a      	str	r2, [r7, #32]
 800f312:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f314:	69f9      	ldr	r1, [r7, #28]
 800f316:	6a3a      	ldr	r2, [r7, #32]
 800f318:	e841 2300 	strex	r3, r2, [r1]
 800f31c:	61bb      	str	r3, [r7, #24]
   return(result);
 800f31e:	69bb      	ldr	r3, [r7, #24]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d1e5      	bne.n	800f2f0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	2220      	movs	r2, #32
 800f328:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	2220      	movs	r2, #32
 800f330:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	2220      	movs	r2, #32
 800f338:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	2200      	movs	r2, #0
 800f340:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800f344:	2303      	movs	r3, #3
 800f346:	e010      	b.n	800f36a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	69da      	ldr	r2, [r3, #28]
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	4013      	ands	r3, r2
 800f352:	68ba      	ldr	r2, [r7, #8]
 800f354:	429a      	cmp	r2, r3
 800f356:	bf0c      	ite	eq
 800f358:	2301      	moveq	r3, #1
 800f35a:	2300      	movne	r3, #0
 800f35c:	b2db      	uxtb	r3, r3
 800f35e:	461a      	mov	r2, r3
 800f360:	79fb      	ldrb	r3, [r7, #7]
 800f362:	429a      	cmp	r2, r3
 800f364:	f43f af46 	beq.w	800f1f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f368:	2300      	movs	r3, #0
}
 800f36a:	4618      	mov	r0, r3
 800f36c:	3770      	adds	r7, #112	; 0x70
 800f36e:	46bd      	mov	sp, r7
 800f370:	bd80      	pop	{r7, pc}
	...

0800f374 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f374:	b480      	push	{r7}
 800f376:	b0a3      	sub	sp, #140	; 0x8c
 800f378:	af00      	add	r7, sp, #0
 800f37a:	60f8      	str	r0, [r7, #12]
 800f37c:	60b9      	str	r1, [r7, #8]
 800f37e:	4613      	mov	r3, r2
 800f380:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	68ba      	ldr	r2, [r7, #8]
 800f386:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	88fa      	ldrh	r2, [r7, #6]
 800f38c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	88fa      	ldrh	r2, [r7, #6]
 800f394:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	2200      	movs	r2, #0
 800f39c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	689b      	ldr	r3, [r3, #8]
 800f3a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f3a6:	d10e      	bne.n	800f3c6 <UART_Start_Receive_IT+0x52>
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	691b      	ldr	r3, [r3, #16]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d105      	bne.n	800f3bc <UART_Start_Receive_IT+0x48>
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f3b6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f3ba:	e02d      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	22ff      	movs	r2, #255	; 0xff
 800f3c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f3c4:	e028      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	689b      	ldr	r3, [r3, #8]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d10d      	bne.n	800f3ea <UART_Start_Receive_IT+0x76>
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	691b      	ldr	r3, [r3, #16]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d104      	bne.n	800f3e0 <UART_Start_Receive_IT+0x6c>
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	22ff      	movs	r2, #255	; 0xff
 800f3da:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f3de:	e01b      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	227f      	movs	r2, #127	; 0x7f
 800f3e4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f3e8:	e016      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	689b      	ldr	r3, [r3, #8]
 800f3ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f3f2:	d10d      	bne.n	800f410 <UART_Start_Receive_IT+0x9c>
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	691b      	ldr	r3, [r3, #16]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d104      	bne.n	800f406 <UART_Start_Receive_IT+0x92>
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	227f      	movs	r2, #127	; 0x7f
 800f400:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f404:	e008      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	223f      	movs	r2, #63	; 0x3f
 800f40a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f40e:	e003      	b.n	800f418 <UART_Start_Receive_IT+0xa4>
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	2200      	movs	r2, #0
 800f414:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	2200      	movs	r2, #0
 800f41c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	2222      	movs	r2, #34	; 0x22
 800f424:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	3308      	adds	r3, #8
 800f42e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f430:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f432:	e853 3f00 	ldrex	r3, [r3]
 800f436:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800f438:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f43a:	f043 0301 	orr.w	r3, r3, #1
 800f43e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	3308      	adds	r3, #8
 800f448:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800f44c:	673a      	str	r2, [r7, #112]	; 0x70
 800f44e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f450:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800f452:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f454:	e841 2300 	strex	r3, r2, [r1]
 800f458:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800f45a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d1e3      	bne.n	800f428 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f464:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f468:	d153      	bne.n	800f512 <UART_Start_Receive_IT+0x19e>
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800f470:	88fa      	ldrh	r2, [r7, #6]
 800f472:	429a      	cmp	r2, r3
 800f474:	d34d      	bcc.n	800f512 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	689b      	ldr	r3, [r3, #8]
 800f47a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f47e:	d107      	bne.n	800f490 <UART_Start_Receive_IT+0x11c>
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	691b      	ldr	r3, [r3, #16]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d103      	bne.n	800f490 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	4a4b      	ldr	r2, [pc, #300]	; (800f5b8 <UART_Start_Receive_IT+0x244>)
 800f48c:	671a      	str	r2, [r3, #112]	; 0x70
 800f48e:	e002      	b.n	800f496 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	4a4a      	ldr	r2, [pc, #296]	; (800f5bc <UART_Start_Receive_IT+0x248>)
 800f494:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	2200      	movs	r2, #0
 800f49a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	691b      	ldr	r3, [r3, #16]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d01a      	beq.n	800f4dc <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f4ae:	e853 3f00 	ldrex	r3, [r3]
 800f4b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800f4b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f4b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f4ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	461a      	mov	r2, r3
 800f4c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800f4c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f4ca:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4cc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f4ce:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f4d0:	e841 2300 	strex	r3, r2, [r1]
 800f4d4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800f4d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d1e4      	bne.n	800f4a6 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	3308      	adds	r3, #8
 800f4e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4e6:	e853 3f00 	ldrex	r3, [r3]
 800f4ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f4ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f4f2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	3308      	adds	r3, #8
 800f4fa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800f4fc:	64ba      	str	r2, [r7, #72]	; 0x48
 800f4fe:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f500:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f502:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f504:	e841 2300 	strex	r3, r2, [r1]
 800f508:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800f50a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d1e5      	bne.n	800f4dc <UART_Start_Receive_IT+0x168>
 800f510:	e04a      	b.n	800f5a8 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	689b      	ldr	r3, [r3, #8]
 800f516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f51a:	d107      	bne.n	800f52c <UART_Start_Receive_IT+0x1b8>
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	691b      	ldr	r3, [r3, #16]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d103      	bne.n	800f52c <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	4a26      	ldr	r2, [pc, #152]	; (800f5c0 <UART_Start_Receive_IT+0x24c>)
 800f528:	671a      	str	r2, [r3, #112]	; 0x70
 800f52a:	e002      	b.n	800f532 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	4a25      	ldr	r2, [pc, #148]	; (800f5c4 <UART_Start_Receive_IT+0x250>)
 800f530:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	2200      	movs	r2, #0
 800f536:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800f53a:	68fb      	ldr	r3, [r7, #12]
 800f53c:	691b      	ldr	r3, [r3, #16]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d019      	beq.n	800f576 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f54a:	e853 3f00 	ldrex	r3, [r3]
 800f54e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f552:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800f556:	677b      	str	r3, [r7, #116]	; 0x74
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	461a      	mov	r2, r3
 800f55e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f560:	637b      	str	r3, [r7, #52]	; 0x34
 800f562:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f564:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800f566:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f568:	e841 2300 	strex	r3, r2, [r1]
 800f56c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800f56e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f570:	2b00      	cmp	r3, #0
 800f572:	d1e6      	bne.n	800f542 <UART_Start_Receive_IT+0x1ce>
 800f574:	e018      	b.n	800f5a8 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f57c:	697b      	ldr	r3, [r7, #20]
 800f57e:	e853 3f00 	ldrex	r3, [r3]
 800f582:	613b      	str	r3, [r7, #16]
   return(result);
 800f584:	693b      	ldr	r3, [r7, #16]
 800f586:	f043 0320 	orr.w	r3, r3, #32
 800f58a:	67bb      	str	r3, [r7, #120]	; 0x78
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	461a      	mov	r2, r3
 800f592:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f594:	623b      	str	r3, [r7, #32]
 800f596:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f598:	69f9      	ldr	r1, [r7, #28]
 800f59a:	6a3a      	ldr	r2, [r7, #32]
 800f59c:	e841 2300 	strex	r3, r2, [r1]
 800f5a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800f5a2:	69bb      	ldr	r3, [r7, #24]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d1e6      	bne.n	800f576 <UART_Start_Receive_IT+0x202>
    }
  }
  return HAL_OK;
 800f5a8:	2300      	movs	r3, #0
}
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	378c      	adds	r7, #140	; 0x8c
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr
 800f5b6:	bf00      	nop
 800f5b8:	0800fcd1 	.word	0x0800fcd1
 800f5bc:	0800f9d9 	.word	0x0800f9d9
 800f5c0:	0800f877 	.word	0x0800f877
 800f5c4:	0800f717 	.word	0x0800f717

0800f5c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f5c8:	b480      	push	{r7}
 800f5ca:	b095      	sub	sp, #84	; 0x54
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5d8:	e853 3f00 	ldrex	r3, [r3]
 800f5dc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f5e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	461a      	mov	r2, r3
 800f5ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f5ee:	643b      	str	r3, [r7, #64]	; 0x40
 800f5f0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f5f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f5f6:	e841 2300 	strex	r3, r2, [r1]
 800f5fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f5fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d1e6      	bne.n	800f5d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	3308      	adds	r3, #8
 800f608:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f60a:	6a3b      	ldr	r3, [r7, #32]
 800f60c:	e853 3f00 	ldrex	r3, [r3]
 800f610:	61fb      	str	r3, [r7, #28]
   return(result);
 800f612:	69fa      	ldr	r2, [r7, #28]
 800f614:	4b1e      	ldr	r3, [pc, #120]	; (800f690 <UART_EndRxTransfer+0xc8>)
 800f616:	4013      	ands	r3, r2
 800f618:	64bb      	str	r3, [r7, #72]	; 0x48
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	3308      	adds	r3, #8
 800f620:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f622:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f624:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f626:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f628:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f62a:	e841 2300 	strex	r3, r2, [r1]
 800f62e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f632:	2b00      	cmp	r3, #0
 800f634:	d1e5      	bne.n	800f602 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f63a:	2b01      	cmp	r3, #1
 800f63c:	d118      	bne.n	800f670 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	e853 3f00 	ldrex	r3, [r3]
 800f64a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f64c:	68bb      	ldr	r3, [r7, #8]
 800f64e:	f023 0310 	bic.w	r3, r3, #16
 800f652:	647b      	str	r3, [r7, #68]	; 0x44
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	461a      	mov	r2, r3
 800f65a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f65c:	61bb      	str	r3, [r7, #24]
 800f65e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f660:	6979      	ldr	r1, [r7, #20]
 800f662:	69ba      	ldr	r2, [r7, #24]
 800f664:	e841 2300 	strex	r3, r2, [r1]
 800f668:	613b      	str	r3, [r7, #16]
   return(result);
 800f66a:	693b      	ldr	r3, [r7, #16]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d1e6      	bne.n	800f63e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	2220      	movs	r2, #32
 800f674:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	2200      	movs	r2, #0
 800f67c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	2200      	movs	r2, #0
 800f682:	671a      	str	r2, [r3, #112]	; 0x70
}
 800f684:	bf00      	nop
 800f686:	3754      	adds	r7, #84	; 0x54
 800f688:	46bd      	mov	sp, r7
 800f68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f68e:	4770      	bx	lr
 800f690:	effffffe 	.word	0xeffffffe

0800f694 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b084      	sub	sp, #16
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f6b2:	68f8      	ldr	r0, [r7, #12]
 800f6b4:	f7fe ff2a 	bl	800e50c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f6b8:	bf00      	nop
 800f6ba:	3710      	adds	r7, #16
 800f6bc:	46bd      	mov	sp, r7
 800f6be:	bd80      	pop	{r7, pc}

0800f6c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b088      	sub	sp, #32
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	e853 3f00 	ldrex	r3, [r3]
 800f6d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f6dc:	61fb      	str	r3, [r7, #28]
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	461a      	mov	r2, r3
 800f6e4:	69fb      	ldr	r3, [r7, #28]
 800f6e6:	61bb      	str	r3, [r7, #24]
 800f6e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ea:	6979      	ldr	r1, [r7, #20]
 800f6ec:	69ba      	ldr	r2, [r7, #24]
 800f6ee:	e841 2300 	strex	r3, r2, [r1]
 800f6f2:	613b      	str	r3, [r7, #16]
   return(result);
 800f6f4:	693b      	ldr	r3, [r7, #16]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d1e6      	bne.n	800f6c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	2220      	movs	r2, #32
 800f6fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	2200      	movs	r2, #0
 800f706:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f708:	6878      	ldr	r0, [r7, #4]
 800f70a:	f7fe fef5 	bl	800e4f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f70e:	bf00      	nop
 800f710:	3720      	adds	r7, #32
 800f712:	46bd      	mov	sp, r7
 800f714:	bd80      	pop	{r7, pc}

0800f716 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800f716:	b580      	push	{r7, lr}
 800f718:	b096      	sub	sp, #88	; 0x58
 800f71a:	af00      	add	r7, sp, #0
 800f71c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f724:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f72e:	2b22      	cmp	r3, #34	; 0x22
 800f730:	f040 8095 	bne.w	800f85e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f73a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800f73e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800f742:	b2d9      	uxtb	r1, r3
 800f744:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f748:	b2da      	uxtb	r2, r3
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f74e:	400a      	ands	r2, r1
 800f750:	b2d2      	uxtb	r2, r2
 800f752:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f758:	1c5a      	adds	r2, r3, #1
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f764:	b29b      	uxth	r3, r3
 800f766:	3b01      	subs	r3, #1
 800f768:	b29a      	uxth	r2, r3
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f776:	b29b      	uxth	r3, r3
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d178      	bne.n	800f86e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f784:	e853 3f00 	ldrex	r3, [r3]
 800f788:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f78a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f78c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f790:	653b      	str	r3, [r7, #80]	; 0x50
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	461a      	mov	r2, r3
 800f798:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f79a:	647b      	str	r3, [r7, #68]	; 0x44
 800f79c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f79e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f7a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f7a2:	e841 2300 	strex	r3, r2, [r1]
 800f7a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f7a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d1e6      	bne.n	800f77c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	3308      	adds	r3, #8
 800f7b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7b8:	e853 3f00 	ldrex	r3, [r3]
 800f7bc:	623b      	str	r3, [r7, #32]
   return(result);
 800f7be:	6a3b      	ldr	r3, [r7, #32]
 800f7c0:	f023 0301 	bic.w	r3, r3, #1
 800f7c4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	3308      	adds	r3, #8
 800f7cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f7ce:	633a      	str	r2, [r7, #48]	; 0x30
 800f7d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f7d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f7d6:	e841 2300 	strex	r3, r2, [r1]
 800f7da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f7dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d1e5      	bne.n	800f7ae <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	2220      	movs	r2, #32
 800f7e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	2200      	movs	r2, #0
 800f7ee:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f7f4:	2b01      	cmp	r3, #1
 800f7f6:	d12e      	bne.n	800f856 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f804:	693b      	ldr	r3, [r7, #16]
 800f806:	e853 3f00 	ldrex	r3, [r3]
 800f80a:	60fb      	str	r3, [r7, #12]
   return(result);
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	f023 0310 	bic.w	r3, r3, #16
 800f812:	64bb      	str	r3, [r7, #72]	; 0x48
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	461a      	mov	r2, r3
 800f81a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f81c:	61fb      	str	r3, [r7, #28]
 800f81e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f820:	69b9      	ldr	r1, [r7, #24]
 800f822:	69fa      	ldr	r2, [r7, #28]
 800f824:	e841 2300 	strex	r3, r2, [r1]
 800f828:	617b      	str	r3, [r7, #20]
   return(result);
 800f82a:	697b      	ldr	r3, [r7, #20]
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d1e6      	bne.n	800f7fe <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	69db      	ldr	r3, [r3, #28]
 800f836:	f003 0310 	and.w	r3, r3, #16
 800f83a:	2b10      	cmp	r3, #16
 800f83c:	d103      	bne.n	800f846 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	2210      	movs	r2, #16
 800f844:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f84c:	4619      	mov	r1, r3
 800f84e:	6878      	ldr	r0, [r7, #4]
 800f850:	f7fe fe66 	bl	800e520 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f854:	e00b      	b.n	800f86e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f856:	6878      	ldr	r0, [r7, #4]
 800f858:	f7f1 fab8 	bl	8000dcc <HAL_UART_RxCpltCallback>
}
 800f85c:	e007      	b.n	800f86e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	699a      	ldr	r2, [r3, #24]
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	f042 0208 	orr.w	r2, r2, #8
 800f86c:	619a      	str	r2, [r3, #24]
}
 800f86e:	bf00      	nop
 800f870:	3758      	adds	r7, #88	; 0x58
 800f872:	46bd      	mov	sp, r7
 800f874:	bd80      	pop	{r7, pc}

0800f876 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800f876:	b580      	push	{r7, lr}
 800f878:	b096      	sub	sp, #88	; 0x58
 800f87a:	af00      	add	r7, sp, #0
 800f87c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f884:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f88e:	2b22      	cmp	r3, #34	; 0x22
 800f890:	f040 8095 	bne.w	800f9be <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f89a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f8a2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800f8a4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800f8a8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f8ac:	4013      	ands	r3, r2
 800f8ae:	b29a      	uxth	r2, r3
 800f8b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f8b2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f8b8:	1c9a      	adds	r2, r3, #2
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f8c4:	b29b      	uxth	r3, r3
 800f8c6:	3b01      	subs	r3, #1
 800f8c8:	b29a      	uxth	r2, r3
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f8d6:	b29b      	uxth	r3, r3
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d178      	bne.n	800f9ce <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f8e4:	e853 3f00 	ldrex	r3, [r3]
 800f8e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f8f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	461a      	mov	r2, r3
 800f8f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f8fa:	643b      	str	r3, [r7, #64]	; 0x40
 800f8fc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f900:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f902:	e841 2300 	strex	r3, r2, [r1]
 800f906:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d1e6      	bne.n	800f8dc <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	3308      	adds	r3, #8
 800f914:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f916:	6a3b      	ldr	r3, [r7, #32]
 800f918:	e853 3f00 	ldrex	r3, [r3]
 800f91c:	61fb      	str	r3, [r7, #28]
   return(result);
 800f91e:	69fb      	ldr	r3, [r7, #28]
 800f920:	f023 0301 	bic.w	r3, r3, #1
 800f924:	64bb      	str	r3, [r7, #72]	; 0x48
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	3308      	adds	r3, #8
 800f92c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f92e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f930:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f932:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f934:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f936:	e841 2300 	strex	r3, r2, [r1]
 800f93a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d1e5      	bne.n	800f90e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	2220      	movs	r2, #32
 800f946:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	2200      	movs	r2, #0
 800f94e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f954:	2b01      	cmp	r3, #1
 800f956:	d12e      	bne.n	800f9b6 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	2200      	movs	r2, #0
 800f95c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	e853 3f00 	ldrex	r3, [r3]
 800f96a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	f023 0310 	bic.w	r3, r3, #16
 800f972:	647b      	str	r3, [r7, #68]	; 0x44
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	461a      	mov	r2, r3
 800f97a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f97c:	61bb      	str	r3, [r7, #24]
 800f97e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f980:	6979      	ldr	r1, [r7, #20]
 800f982:	69ba      	ldr	r2, [r7, #24]
 800f984:	e841 2300 	strex	r3, r2, [r1]
 800f988:	613b      	str	r3, [r7, #16]
   return(result);
 800f98a:	693b      	ldr	r3, [r7, #16]
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d1e6      	bne.n	800f95e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	69db      	ldr	r3, [r3, #28]
 800f996:	f003 0310 	and.w	r3, r3, #16
 800f99a:	2b10      	cmp	r3, #16
 800f99c:	d103      	bne.n	800f9a6 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	2210      	movs	r2, #16
 800f9a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	6878      	ldr	r0, [r7, #4]
 800f9b0:	f7fe fdb6 	bl	800e520 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f9b4:	e00b      	b.n	800f9ce <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800f9b6:	6878      	ldr	r0, [r7, #4]
 800f9b8:	f7f1 fa08 	bl	8000dcc <HAL_UART_RxCpltCallback>
}
 800f9bc:	e007      	b.n	800f9ce <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	699a      	ldr	r2, [r3, #24]
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	f042 0208 	orr.w	r2, r2, #8
 800f9cc:	619a      	str	r2, [r3, #24]
}
 800f9ce:	bf00      	nop
 800f9d0:	3758      	adds	r7, #88	; 0x58
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}
	...

0800f9d8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b0a6      	sub	sp, #152	; 0x98
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f9e6:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	69db      	ldr	r3, [r3, #28]
 800f9f0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	689b      	ldr	r3, [r3, #8]
 800fa04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fa0e:	2b22      	cmp	r3, #34	; 0x22
 800fa10:	f040 814d 	bne.w	800fcae <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fa1a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fa1e:	e0f4      	b.n	800fc0a <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fa26:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fa2a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800fa2e:	b2d9      	uxtb	r1, r3
 800fa30:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800fa34:	b2da      	uxtb	r2, r3
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa3a:	400a      	ands	r2, r1
 800fa3c:	b2d2      	uxtb	r2, r2
 800fa3e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa44:	1c5a      	adds	r2, r3, #1
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fa50:	b29b      	uxth	r3, r3
 800fa52:	3b01      	subs	r3, #1
 800fa54:	b29a      	uxth	r2, r3
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	69db      	ldr	r3, [r3, #28]
 800fa62:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fa66:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fa6a:	f003 0307 	and.w	r3, r3, #7
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d053      	beq.n	800fb1a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fa72:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fa76:	f003 0301 	and.w	r3, r3, #1
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d011      	beq.n	800faa2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800fa7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fa82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d00b      	beq.n	800faa2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	2201      	movs	r2, #1
 800fa90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fa98:	f043 0201 	orr.w	r2, r3, #1
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800faa2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800faa6:	f003 0302 	and.w	r3, r3, #2
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d011      	beq.n	800fad2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800faae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fab2:	f003 0301 	and.w	r3, r3, #1
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d00b      	beq.n	800fad2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	2202      	movs	r2, #2
 800fac0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fac8:	f043 0204 	orr.w	r2, r3, #4
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fad2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fad6:	f003 0304 	and.w	r3, r3, #4
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d011      	beq.n	800fb02 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800fade:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fae2:	f003 0301 	and.w	r3, r3, #1
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d00b      	beq.n	800fb02 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	2204      	movs	r2, #4
 800faf0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800faf8:	f043 0202 	orr.w	r2, r3, #2
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d006      	beq.n	800fb1a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fb0c:	6878      	ldr	r0, [r7, #4]
 800fb0e:	f7fe fcfd 	bl	800e50c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	2200      	movs	r2, #0
 800fb16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fb20:	b29b      	uxth	r3, r3
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d171      	bne.n	800fc0a <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fb2e:	e853 3f00 	ldrex	r3, [r3]
 800fb32:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800fb34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fb36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fb3a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	461a      	mov	r2, r3
 800fb44:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800fb48:	66bb      	str	r3, [r7, #104]	; 0x68
 800fb4a:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb4c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800fb4e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fb50:	e841 2300 	strex	r3, r2, [r1]
 800fb54:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800fb56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d1e4      	bne.n	800fb26 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	3308      	adds	r3, #8
 800fb62:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fb66:	e853 3f00 	ldrex	r3, [r3]
 800fb6a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800fb6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb6e:	4b56      	ldr	r3, [pc, #344]	; (800fcc8 <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 800fb70:	4013      	ands	r3, r2
 800fb72:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	3308      	adds	r3, #8
 800fb7a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800fb7c:	657a      	str	r2, [r7, #84]	; 0x54
 800fb7e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb80:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fb82:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fb84:	e841 2300 	strex	r3, r2, [r1]
 800fb88:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800fb8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d1e5      	bne.n	800fb5c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	2220      	movs	r2, #32
 800fb94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fba2:	2b01      	cmp	r3, #1
 800fba4:	d12e      	bne.n	800fc04 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	2200      	movs	r2, #0
 800fbaa:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fbb4:	e853 3f00 	ldrex	r3, [r3]
 800fbb8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800fbba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbbc:	f023 0310 	bic.w	r3, r3, #16
 800fbc0:	67bb      	str	r3, [r7, #120]	; 0x78
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	461a      	mov	r2, r3
 800fbc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fbca:	643b      	str	r3, [r7, #64]	; 0x40
 800fbcc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fbd0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fbd2:	e841 2300 	strex	r3, r2, [r1]
 800fbd6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800fbd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d1e6      	bne.n	800fbac <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	69db      	ldr	r3, [r3, #28]
 800fbe4:	f003 0310 	and.w	r3, r3, #16
 800fbe8:	2b10      	cmp	r3, #16
 800fbea:	d103      	bne.n	800fbf4 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	2210      	movs	r2, #16
 800fbf2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fbfa:	4619      	mov	r1, r3
 800fbfc:	6878      	ldr	r0, [r7, #4]
 800fbfe:	f7fe fc8f 	bl	800e520 <HAL_UARTEx_RxEventCallback>
 800fc02:	e002      	b.n	800fc0a <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800fc04:	6878      	ldr	r0, [r7, #4]
 800fc06:	f7f1 f8e1 	bl	8000dcc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fc0a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d006      	beq.n	800fc20 <UART_RxISR_8BIT_FIFOEN+0x248>
 800fc12:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fc16:	f003 0320 	and.w	r3, r3, #32
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	f47f af00 	bne.w	800fa20 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fc26:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800fc2a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d045      	beq.n	800fcbe <UART_RxISR_8BIT_FIFOEN+0x2e6>
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fc38:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800fc3c:	429a      	cmp	r2, r3
 800fc3e:	d23e      	bcs.n	800fcbe <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	3308      	adds	r3, #8
 800fc46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc48:	6a3b      	ldr	r3, [r7, #32]
 800fc4a:	e853 3f00 	ldrex	r3, [r3]
 800fc4e:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc50:	69fb      	ldr	r3, [r7, #28]
 800fc52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800fc56:	673b      	str	r3, [r7, #112]	; 0x70
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	3308      	adds	r3, #8
 800fc5e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800fc60:	62fa      	str	r2, [r7, #44]	; 0x2c
 800fc62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fc66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fc68:	e841 2300 	strex	r3, r2, [r1]
 800fc6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800fc6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d1e5      	bne.n	800fc40 <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	4a15      	ldr	r2, [pc, #84]	; (800fccc <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800fc78:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	e853 3f00 	ldrex	r3, [r3]
 800fc86:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc88:	68bb      	ldr	r3, [r7, #8]
 800fc8a:	f043 0320 	orr.w	r3, r3, #32
 800fc8e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	681b      	ldr	r3, [r3, #0]
 800fc94:	461a      	mov	r2, r3
 800fc96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fc98:	61bb      	str	r3, [r7, #24]
 800fc9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc9c:	6979      	ldr	r1, [r7, #20]
 800fc9e:	69ba      	ldr	r2, [r7, #24]
 800fca0:	e841 2300 	strex	r3, r2, [r1]
 800fca4:	613b      	str	r3, [r7, #16]
   return(result);
 800fca6:	693b      	ldr	r3, [r7, #16]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d1e6      	bne.n	800fc7a <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fcac:	e007      	b.n	800fcbe <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	699a      	ldr	r2, [r3, #24]
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	f042 0208 	orr.w	r2, r2, #8
 800fcbc:	619a      	str	r2, [r3, #24]
}
 800fcbe:	bf00      	nop
 800fcc0:	3798      	adds	r7, #152	; 0x98
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}
 800fcc6:	bf00      	nop
 800fcc8:	effffffe 	.word	0xeffffffe
 800fccc:	0800f717 	.word	0x0800f717

0800fcd0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b0a8      	sub	sp, #160	; 0xa0
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fcde:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	69db      	ldr	r3, [r3, #28]
 800fce8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	689b      	ldr	r3, [r3, #8]
 800fcfc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fd06:	2b22      	cmp	r3, #34	; 0x22
 800fd08:	f040 8151 	bne.w	800ffae <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fd12:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fd16:	e0f8      	b.n	800ff0a <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd1e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd26:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800fd2a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800fd2e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800fd32:	4013      	ands	r3, r2
 800fd34:	b29a      	uxth	r2, r3
 800fd36:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800fd3a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd40:	1c9a      	adds	r2, r3, #2
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fd4c:	b29b      	uxth	r3, r3
 800fd4e:	3b01      	subs	r3, #1
 800fd50:	b29a      	uxth	r2, r3
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	69db      	ldr	r3, [r3, #28]
 800fd5e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fd62:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800fd66:	f003 0307 	and.w	r3, r3, #7
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d053      	beq.n	800fe16 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fd6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800fd72:	f003 0301 	and.w	r3, r3, #1
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d011      	beq.n	800fd9e <UART_RxISR_16BIT_FIFOEN+0xce>
 800fd7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fd7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d00b      	beq.n	800fd9e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	2201      	movs	r2, #1
 800fd8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fd94:	f043 0201 	orr.w	r2, r3, #1
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fd9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800fda2:	f003 0302 	and.w	r3, r3, #2
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d011      	beq.n	800fdce <UART_RxISR_16BIT_FIFOEN+0xfe>
 800fdaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fdae:	f003 0301 	and.w	r3, r3, #1
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d00b      	beq.n	800fdce <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	2202      	movs	r2, #2
 800fdbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fdc4:	f043 0204 	orr.w	r2, r3, #4
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fdce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800fdd2:	f003 0304 	and.w	r3, r3, #4
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d011      	beq.n	800fdfe <UART_RxISR_16BIT_FIFOEN+0x12e>
 800fdda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fdde:	f003 0301 	and.w	r3, r3, #1
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d00b      	beq.n	800fdfe <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	2204      	movs	r2, #4
 800fdec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fdf4:	f043 0202 	orr.w	r2, r3, #2
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d006      	beq.n	800fe16 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fe08:	6878      	ldr	r0, [r7, #4]
 800fe0a:	f7fe fb7f 	bl	800e50c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	2200      	movs	r2, #0
 800fe12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fe1c:	b29b      	uxth	r3, r3
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d173      	bne.n	800ff0a <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe28:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fe2a:	e853 3f00 	ldrex	r3, [r3]
 800fe2e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800fe30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fe32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fe36:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	461a      	mov	r2, r3
 800fe40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800fe44:	66fb      	str	r3, [r7, #108]	; 0x6c
 800fe46:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe48:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800fe4a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800fe4c:	e841 2300 	strex	r3, r2, [r1]
 800fe50:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800fe52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d1e4      	bne.n	800fe22 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	3308      	adds	r3, #8
 800fe5e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fe62:	e853 3f00 	ldrex	r3, [r3]
 800fe66:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800fe68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fe6a:	4b57      	ldr	r3, [pc, #348]	; (800ffc8 <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 800fe6c:	4013      	ands	r3, r2
 800fe6e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	3308      	adds	r3, #8
 800fe78:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800fe7c:	65ba      	str	r2, [r7, #88]	; 0x58
 800fe7e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe80:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fe82:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800fe84:	e841 2300 	strex	r3, r2, [r1]
 800fe88:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800fe8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d1e3      	bne.n	800fe58 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2220      	movs	r2, #32
 800fe94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	d12e      	bne.n	800ff04 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2200      	movs	r2, #0
 800feaa:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800feb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800feb4:	e853 3f00 	ldrex	r3, [r3]
 800feb8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800feba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800febc:	f023 0310 	bic.w	r3, r3, #16
 800fec0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	461a      	mov	r2, r3
 800fec8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800feca:	647b      	str	r3, [r7, #68]	; 0x44
 800fecc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fece:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fed0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fed2:	e841 2300 	strex	r3, r2, [r1]
 800fed6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800fed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d1e6      	bne.n	800feac <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	69db      	ldr	r3, [r3, #28]
 800fee4:	f003 0310 	and.w	r3, r3, #16
 800fee8:	2b10      	cmp	r3, #16
 800feea:	d103      	bne.n	800fef4 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	2210      	movs	r2, #16
 800fef2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fefa:	4619      	mov	r1, r3
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	f7fe fb0f 	bl	800e520 <HAL_UARTEx_RxEventCallback>
 800ff02:	e002      	b.n	800ff0a <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ff04:	6878      	ldr	r0, [r7, #4]
 800ff06:	f7f0 ff61 	bl	8000dcc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ff0a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d006      	beq.n	800ff20 <UART_RxISR_16BIT_FIFOEN+0x250>
 800ff12:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ff16:	f003 0320 	and.w	r3, r3, #32
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	f47f aefc 	bne.w	800fd18 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff26:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ff2a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d045      	beq.n	800ffbe <UART_RxISR_16BIT_FIFOEN+0x2ee>
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800ff38:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800ff3c:	429a      	cmp	r2, r3
 800ff3e:	d23e      	bcs.n	800ffbe <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	3308      	adds	r3, #8
 800ff46:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff4a:	e853 3f00 	ldrex	r3, [r3]
 800ff4e:	623b      	str	r3, [r7, #32]
   return(result);
 800ff50:	6a3b      	ldr	r3, [r7, #32]
 800ff52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ff56:	677b      	str	r3, [r7, #116]	; 0x74
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	3308      	adds	r3, #8
 800ff5e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800ff60:	633a      	str	r2, [r7, #48]	; 0x30
 800ff62:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ff66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff68:	e841 2300 	strex	r3, r2, [r1]
 800ff6c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ff6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d1e5      	bne.n	800ff40 <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	4a15      	ldr	r2, [pc, #84]	; (800ffcc <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800ff78:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff80:	693b      	ldr	r3, [r7, #16]
 800ff82:	e853 3f00 	ldrex	r3, [r3]
 800ff86:	60fb      	str	r3, [r7, #12]
   return(result);
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	f043 0320 	orr.w	r3, r3, #32
 800ff8e:	673b      	str	r3, [r7, #112]	; 0x70
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	461a      	mov	r2, r3
 800ff96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ff98:	61fb      	str	r3, [r7, #28]
 800ff9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff9c:	69b9      	ldr	r1, [r7, #24]
 800ff9e:	69fa      	ldr	r2, [r7, #28]
 800ffa0:	e841 2300 	strex	r3, r2, [r1]
 800ffa4:	617b      	str	r3, [r7, #20]
   return(result);
 800ffa6:	697b      	ldr	r3, [r7, #20]
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d1e6      	bne.n	800ff7a <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ffac:	e007      	b.n	800ffbe <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	699a      	ldr	r2, [r3, #24]
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	f042 0208 	orr.w	r2, r2, #8
 800ffbc:	619a      	str	r2, [r3, #24]
}
 800ffbe:	bf00      	nop
 800ffc0:	37a0      	adds	r7, #160	; 0xa0
 800ffc2:	46bd      	mov	sp, r7
 800ffc4:	bd80      	pop	{r7, pc}
 800ffc6:	bf00      	nop
 800ffc8:	effffffe 	.word	0xeffffffe
 800ffcc:	0800f877 	.word	0x0800f877

0800ffd0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ffd0:	b480      	push	{r7}
 800ffd2:	b083      	sub	sp, #12
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ffd8:	bf00      	nop
 800ffda:	370c      	adds	r7, #12
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe2:	4770      	bx	lr

0800ffe4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b083      	sub	sp, #12
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ffec:	bf00      	nop
 800ffee:	370c      	adds	r7, #12
 800fff0:	46bd      	mov	sp, r7
 800fff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff6:	4770      	bx	lr

0800fff8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800fff8:	b480      	push	{r7}
 800fffa:	b083      	sub	sp, #12
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010000:	bf00      	nop
 8010002:	370c      	adds	r7, #12
 8010004:	46bd      	mov	sp, r7
 8010006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000a:	4770      	bx	lr

0801000c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801000c:	b480      	push	{r7}
 801000e:	b085      	sub	sp, #20
 8010010:	af00      	add	r7, sp, #0
 8010012:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801001a:	2b01      	cmp	r3, #1
 801001c:	d101      	bne.n	8010022 <HAL_UARTEx_DisableFifoMode+0x16>
 801001e:	2302      	movs	r3, #2
 8010020:	e027      	b.n	8010072 <HAL_UARTEx_DisableFifoMode+0x66>
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	2201      	movs	r2, #1
 8010026:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	2224      	movs	r2, #36	; 0x24
 801002e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	681b      	ldr	r3, [r3, #0]
 8010038:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	681a      	ldr	r2, [r3, #0]
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	f022 0201 	bic.w	r2, r2, #1
 8010048:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8010050:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	2200      	movs	r2, #0
 8010056:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	68fa      	ldr	r2, [r7, #12]
 801005e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	2220      	movs	r2, #32
 8010064:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	2200      	movs	r2, #0
 801006c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010070:	2300      	movs	r3, #0
}
 8010072:	4618      	mov	r0, r3
 8010074:	3714      	adds	r7, #20
 8010076:	46bd      	mov	sp, r7
 8010078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801007c:	4770      	bx	lr

0801007e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801007e:	b580      	push	{r7, lr}
 8010080:	b084      	sub	sp, #16
 8010082:	af00      	add	r7, sp, #0
 8010084:	6078      	str	r0, [r7, #4]
 8010086:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801008e:	2b01      	cmp	r3, #1
 8010090:	d101      	bne.n	8010096 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010092:	2302      	movs	r3, #2
 8010094:	e02d      	b.n	80100f2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	2201      	movs	r2, #1
 801009a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	2224      	movs	r2, #36	; 0x24
 80100a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	681a      	ldr	r2, [r3, #0]
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	f022 0201 	bic.w	r2, r2, #1
 80100bc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	689b      	ldr	r3, [r3, #8]
 80100c4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	683a      	ldr	r2, [r7, #0]
 80100ce:	430a      	orrs	r2, r1
 80100d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80100d2:	6878      	ldr	r0, [r7, #4]
 80100d4:	f000 f850 	bl	8010178 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	68fa      	ldr	r2, [r7, #12]
 80100de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	2220      	movs	r2, #32
 80100e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	2200      	movs	r2, #0
 80100ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80100f0:	2300      	movs	r3, #0
}
 80100f2:	4618      	mov	r0, r3
 80100f4:	3710      	adds	r7, #16
 80100f6:	46bd      	mov	sp, r7
 80100f8:	bd80      	pop	{r7, pc}

080100fa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80100fa:	b580      	push	{r7, lr}
 80100fc:	b084      	sub	sp, #16
 80100fe:	af00      	add	r7, sp, #0
 8010100:	6078      	str	r0, [r7, #4]
 8010102:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801010a:	2b01      	cmp	r3, #1
 801010c:	d101      	bne.n	8010112 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801010e:	2302      	movs	r3, #2
 8010110:	e02d      	b.n	801016e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	2201      	movs	r2, #1
 8010116:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	2224      	movs	r2, #36	; 0x24
 801011e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	681a      	ldr	r2, [r3, #0]
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	f022 0201 	bic.w	r2, r2, #1
 8010138:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	689b      	ldr	r3, [r3, #8]
 8010140:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	683a      	ldr	r2, [r7, #0]
 801014a:	430a      	orrs	r2, r1
 801014c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801014e:	6878      	ldr	r0, [r7, #4]
 8010150:	f000 f812 	bl	8010178 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	68fa      	ldr	r2, [r7, #12]
 801015a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	2220      	movs	r2, #32
 8010160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	2200      	movs	r2, #0
 8010168:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801016c:	2300      	movs	r3, #0
}
 801016e:	4618      	mov	r0, r3
 8010170:	3710      	adds	r7, #16
 8010172:	46bd      	mov	sp, r7
 8010174:	bd80      	pop	{r7, pc}
	...

08010178 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010178:	b480      	push	{r7}
 801017a:	b085      	sub	sp, #20
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010184:	2b00      	cmp	r3, #0
 8010186:	d108      	bne.n	801019a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2201      	movs	r2, #1
 801018c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	2201      	movs	r2, #1
 8010194:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010198:	e031      	b.n	80101fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801019a:	2310      	movs	r3, #16
 801019c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801019e:	2310      	movs	r3, #16
 80101a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	689b      	ldr	r3, [r3, #8]
 80101a8:	0e5b      	lsrs	r3, r3, #25
 80101aa:	b2db      	uxtb	r3, r3
 80101ac:	f003 0307 	and.w	r3, r3, #7
 80101b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	689b      	ldr	r3, [r3, #8]
 80101b8:	0f5b      	lsrs	r3, r3, #29
 80101ba:	b2db      	uxtb	r3, r3
 80101bc:	f003 0307 	and.w	r3, r3, #7
 80101c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80101c2:	7bbb      	ldrb	r3, [r7, #14]
 80101c4:	7b3a      	ldrb	r2, [r7, #12]
 80101c6:	4911      	ldr	r1, [pc, #68]	; (801020c <UARTEx_SetNbDataToProcess+0x94>)
 80101c8:	5c8a      	ldrb	r2, [r1, r2]
 80101ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80101ce:	7b3a      	ldrb	r2, [r7, #12]
 80101d0:	490f      	ldr	r1, [pc, #60]	; (8010210 <UARTEx_SetNbDataToProcess+0x98>)
 80101d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80101d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80101d8:	b29a      	uxth	r2, r3
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80101e0:	7bfb      	ldrb	r3, [r7, #15]
 80101e2:	7b7a      	ldrb	r2, [r7, #13]
 80101e4:	4909      	ldr	r1, [pc, #36]	; (801020c <UARTEx_SetNbDataToProcess+0x94>)
 80101e6:	5c8a      	ldrb	r2, [r1, r2]
 80101e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80101ec:	7b7a      	ldrb	r2, [r7, #13]
 80101ee:	4908      	ldr	r1, [pc, #32]	; (8010210 <UARTEx_SetNbDataToProcess+0x98>)
 80101f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80101f2:	fb93 f3f2 	sdiv	r3, r3, r2
 80101f6:	b29a      	uxth	r2, r3
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80101fe:	bf00      	nop
 8010200:	3714      	adds	r7, #20
 8010202:	46bd      	mov	sp, r7
 8010204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010208:	4770      	bx	lr
 801020a:	bf00      	nop
 801020c:	08010528 	.word	0x08010528
 8010210:	08010530 	.word	0x08010530

08010214 <malloc>:
 8010214:	4b02      	ldr	r3, [pc, #8]	; (8010220 <malloc+0xc>)
 8010216:	4601      	mov	r1, r0
 8010218:	6818      	ldr	r0, [r3, #0]
 801021a:	f000 b82b 	b.w	8010274 <_malloc_r>
 801021e:	bf00      	nop
 8010220:	2400008c 	.word	0x2400008c

08010224 <free>:
 8010224:	4b02      	ldr	r3, [pc, #8]	; (8010230 <free+0xc>)
 8010226:	4601      	mov	r1, r0
 8010228:	6818      	ldr	r0, [r3, #0]
 801022a:	f000 b901 	b.w	8010430 <_free_r>
 801022e:	bf00      	nop
 8010230:	2400008c 	.word	0x2400008c

08010234 <sbrk_aligned>:
 8010234:	b570      	push	{r4, r5, r6, lr}
 8010236:	4e0e      	ldr	r6, [pc, #56]	; (8010270 <sbrk_aligned+0x3c>)
 8010238:	460c      	mov	r4, r1
 801023a:	6831      	ldr	r1, [r6, #0]
 801023c:	4605      	mov	r5, r0
 801023e:	b911      	cbnz	r1, 8010246 <sbrk_aligned+0x12>
 8010240:	f000 f8ac 	bl	801039c <_sbrk_r>
 8010244:	6030      	str	r0, [r6, #0]
 8010246:	4621      	mov	r1, r4
 8010248:	4628      	mov	r0, r5
 801024a:	f000 f8a7 	bl	801039c <_sbrk_r>
 801024e:	1c43      	adds	r3, r0, #1
 8010250:	d00a      	beq.n	8010268 <sbrk_aligned+0x34>
 8010252:	1cc4      	adds	r4, r0, #3
 8010254:	f024 0403 	bic.w	r4, r4, #3
 8010258:	42a0      	cmp	r0, r4
 801025a:	d007      	beq.n	801026c <sbrk_aligned+0x38>
 801025c:	1a21      	subs	r1, r4, r0
 801025e:	4628      	mov	r0, r5
 8010260:	f000 f89c 	bl	801039c <_sbrk_r>
 8010264:	3001      	adds	r0, #1
 8010266:	d101      	bne.n	801026c <sbrk_aligned+0x38>
 8010268:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801026c:	4620      	mov	r0, r4
 801026e:	bd70      	pop	{r4, r5, r6, pc}
 8010270:	240005d0 	.word	0x240005d0

08010274 <_malloc_r>:
 8010274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010278:	1ccd      	adds	r5, r1, #3
 801027a:	f025 0503 	bic.w	r5, r5, #3
 801027e:	3508      	adds	r5, #8
 8010280:	2d0c      	cmp	r5, #12
 8010282:	bf38      	it	cc
 8010284:	250c      	movcc	r5, #12
 8010286:	2d00      	cmp	r5, #0
 8010288:	4607      	mov	r7, r0
 801028a:	db01      	blt.n	8010290 <_malloc_r+0x1c>
 801028c:	42a9      	cmp	r1, r5
 801028e:	d905      	bls.n	801029c <_malloc_r+0x28>
 8010290:	230c      	movs	r3, #12
 8010292:	603b      	str	r3, [r7, #0]
 8010294:	2600      	movs	r6, #0
 8010296:	4630      	mov	r0, r6
 8010298:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801029c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8010370 <_malloc_r+0xfc>
 80102a0:	f000 f868 	bl	8010374 <__malloc_lock>
 80102a4:	f8d8 3000 	ldr.w	r3, [r8]
 80102a8:	461c      	mov	r4, r3
 80102aa:	bb5c      	cbnz	r4, 8010304 <_malloc_r+0x90>
 80102ac:	4629      	mov	r1, r5
 80102ae:	4638      	mov	r0, r7
 80102b0:	f7ff ffc0 	bl	8010234 <sbrk_aligned>
 80102b4:	1c43      	adds	r3, r0, #1
 80102b6:	4604      	mov	r4, r0
 80102b8:	d155      	bne.n	8010366 <_malloc_r+0xf2>
 80102ba:	f8d8 4000 	ldr.w	r4, [r8]
 80102be:	4626      	mov	r6, r4
 80102c0:	2e00      	cmp	r6, #0
 80102c2:	d145      	bne.n	8010350 <_malloc_r+0xdc>
 80102c4:	2c00      	cmp	r4, #0
 80102c6:	d048      	beq.n	801035a <_malloc_r+0xe6>
 80102c8:	6823      	ldr	r3, [r4, #0]
 80102ca:	4631      	mov	r1, r6
 80102cc:	4638      	mov	r0, r7
 80102ce:	eb04 0903 	add.w	r9, r4, r3
 80102d2:	f000 f863 	bl	801039c <_sbrk_r>
 80102d6:	4581      	cmp	r9, r0
 80102d8:	d13f      	bne.n	801035a <_malloc_r+0xe6>
 80102da:	6821      	ldr	r1, [r4, #0]
 80102dc:	1a6d      	subs	r5, r5, r1
 80102de:	4629      	mov	r1, r5
 80102e0:	4638      	mov	r0, r7
 80102e2:	f7ff ffa7 	bl	8010234 <sbrk_aligned>
 80102e6:	3001      	adds	r0, #1
 80102e8:	d037      	beq.n	801035a <_malloc_r+0xe6>
 80102ea:	6823      	ldr	r3, [r4, #0]
 80102ec:	442b      	add	r3, r5
 80102ee:	6023      	str	r3, [r4, #0]
 80102f0:	f8d8 3000 	ldr.w	r3, [r8]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d038      	beq.n	801036a <_malloc_r+0xf6>
 80102f8:	685a      	ldr	r2, [r3, #4]
 80102fa:	42a2      	cmp	r2, r4
 80102fc:	d12b      	bne.n	8010356 <_malloc_r+0xe2>
 80102fe:	2200      	movs	r2, #0
 8010300:	605a      	str	r2, [r3, #4]
 8010302:	e00f      	b.n	8010324 <_malloc_r+0xb0>
 8010304:	6822      	ldr	r2, [r4, #0]
 8010306:	1b52      	subs	r2, r2, r5
 8010308:	d41f      	bmi.n	801034a <_malloc_r+0xd6>
 801030a:	2a0b      	cmp	r2, #11
 801030c:	d917      	bls.n	801033e <_malloc_r+0xca>
 801030e:	1961      	adds	r1, r4, r5
 8010310:	42a3      	cmp	r3, r4
 8010312:	6025      	str	r5, [r4, #0]
 8010314:	bf18      	it	ne
 8010316:	6059      	strne	r1, [r3, #4]
 8010318:	6863      	ldr	r3, [r4, #4]
 801031a:	bf08      	it	eq
 801031c:	f8c8 1000 	streq.w	r1, [r8]
 8010320:	5162      	str	r2, [r4, r5]
 8010322:	604b      	str	r3, [r1, #4]
 8010324:	4638      	mov	r0, r7
 8010326:	f104 060b 	add.w	r6, r4, #11
 801032a:	f000 f829 	bl	8010380 <__malloc_unlock>
 801032e:	f026 0607 	bic.w	r6, r6, #7
 8010332:	1d23      	adds	r3, r4, #4
 8010334:	1af2      	subs	r2, r6, r3
 8010336:	d0ae      	beq.n	8010296 <_malloc_r+0x22>
 8010338:	1b9b      	subs	r3, r3, r6
 801033a:	50a3      	str	r3, [r4, r2]
 801033c:	e7ab      	b.n	8010296 <_malloc_r+0x22>
 801033e:	42a3      	cmp	r3, r4
 8010340:	6862      	ldr	r2, [r4, #4]
 8010342:	d1dd      	bne.n	8010300 <_malloc_r+0x8c>
 8010344:	f8c8 2000 	str.w	r2, [r8]
 8010348:	e7ec      	b.n	8010324 <_malloc_r+0xb0>
 801034a:	4623      	mov	r3, r4
 801034c:	6864      	ldr	r4, [r4, #4]
 801034e:	e7ac      	b.n	80102aa <_malloc_r+0x36>
 8010350:	4634      	mov	r4, r6
 8010352:	6876      	ldr	r6, [r6, #4]
 8010354:	e7b4      	b.n	80102c0 <_malloc_r+0x4c>
 8010356:	4613      	mov	r3, r2
 8010358:	e7cc      	b.n	80102f4 <_malloc_r+0x80>
 801035a:	230c      	movs	r3, #12
 801035c:	603b      	str	r3, [r7, #0]
 801035e:	4638      	mov	r0, r7
 8010360:	f000 f80e 	bl	8010380 <__malloc_unlock>
 8010364:	e797      	b.n	8010296 <_malloc_r+0x22>
 8010366:	6025      	str	r5, [r4, #0]
 8010368:	e7dc      	b.n	8010324 <_malloc_r+0xb0>
 801036a:	605b      	str	r3, [r3, #4]
 801036c:	deff      	udf	#255	; 0xff
 801036e:	bf00      	nop
 8010370:	240005cc 	.word	0x240005cc

08010374 <__malloc_lock>:
 8010374:	4801      	ldr	r0, [pc, #4]	; (801037c <__malloc_lock+0x8>)
 8010376:	f000 b84b 	b.w	8010410 <__retarget_lock_acquire_recursive>
 801037a:	bf00      	nop
 801037c:	2400070c 	.word	0x2400070c

08010380 <__malloc_unlock>:
 8010380:	4801      	ldr	r0, [pc, #4]	; (8010388 <__malloc_unlock+0x8>)
 8010382:	f000 b846 	b.w	8010412 <__retarget_lock_release_recursive>
 8010386:	bf00      	nop
 8010388:	2400070c 	.word	0x2400070c

0801038c <memset>:
 801038c:	4402      	add	r2, r0
 801038e:	4603      	mov	r3, r0
 8010390:	4293      	cmp	r3, r2
 8010392:	d100      	bne.n	8010396 <memset+0xa>
 8010394:	4770      	bx	lr
 8010396:	f803 1b01 	strb.w	r1, [r3], #1
 801039a:	e7f9      	b.n	8010390 <memset+0x4>

0801039c <_sbrk_r>:
 801039c:	b538      	push	{r3, r4, r5, lr}
 801039e:	4d06      	ldr	r5, [pc, #24]	; (80103b8 <_sbrk_r+0x1c>)
 80103a0:	2300      	movs	r3, #0
 80103a2:	4604      	mov	r4, r0
 80103a4:	4608      	mov	r0, r1
 80103a6:	602b      	str	r3, [r5, #0]
 80103a8:	f7f2 f964 	bl	8002674 <_sbrk>
 80103ac:	1c43      	adds	r3, r0, #1
 80103ae:	d102      	bne.n	80103b6 <_sbrk_r+0x1a>
 80103b0:	682b      	ldr	r3, [r5, #0]
 80103b2:	b103      	cbz	r3, 80103b6 <_sbrk_r+0x1a>
 80103b4:	6023      	str	r3, [r4, #0]
 80103b6:	bd38      	pop	{r3, r4, r5, pc}
 80103b8:	24000710 	.word	0x24000710

080103bc <__errno>:
 80103bc:	4b01      	ldr	r3, [pc, #4]	; (80103c4 <__errno+0x8>)
 80103be:	6818      	ldr	r0, [r3, #0]
 80103c0:	4770      	bx	lr
 80103c2:	bf00      	nop
 80103c4:	2400008c 	.word	0x2400008c

080103c8 <__libc_init_array>:
 80103c8:	b570      	push	{r4, r5, r6, lr}
 80103ca:	4d0d      	ldr	r5, [pc, #52]	; (8010400 <__libc_init_array+0x38>)
 80103cc:	4c0d      	ldr	r4, [pc, #52]	; (8010404 <__libc_init_array+0x3c>)
 80103ce:	1b64      	subs	r4, r4, r5
 80103d0:	10a4      	asrs	r4, r4, #2
 80103d2:	2600      	movs	r6, #0
 80103d4:	42a6      	cmp	r6, r4
 80103d6:	d109      	bne.n	80103ec <__libc_init_array+0x24>
 80103d8:	4d0b      	ldr	r5, [pc, #44]	; (8010408 <__libc_init_array+0x40>)
 80103da:	4c0c      	ldr	r4, [pc, #48]	; (801040c <__libc_init_array+0x44>)
 80103dc:	f000 f874 	bl	80104c8 <_init>
 80103e0:	1b64      	subs	r4, r4, r5
 80103e2:	10a4      	asrs	r4, r4, #2
 80103e4:	2600      	movs	r6, #0
 80103e6:	42a6      	cmp	r6, r4
 80103e8:	d105      	bne.n	80103f6 <__libc_init_array+0x2e>
 80103ea:	bd70      	pop	{r4, r5, r6, pc}
 80103ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80103f0:	4798      	blx	r3
 80103f2:	3601      	adds	r6, #1
 80103f4:	e7ee      	b.n	80103d4 <__libc_init_array+0xc>
 80103f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80103fa:	4798      	blx	r3
 80103fc:	3601      	adds	r6, #1
 80103fe:	e7f2      	b.n	80103e6 <__libc_init_array+0x1e>
 8010400:	08010540 	.word	0x08010540
 8010404:	08010540 	.word	0x08010540
 8010408:	08010540 	.word	0x08010540
 801040c:	08010544 	.word	0x08010544

08010410 <__retarget_lock_acquire_recursive>:
 8010410:	4770      	bx	lr

08010412 <__retarget_lock_release_recursive>:
 8010412:	4770      	bx	lr

08010414 <memcpy>:
 8010414:	440a      	add	r2, r1
 8010416:	4291      	cmp	r1, r2
 8010418:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801041c:	d100      	bne.n	8010420 <memcpy+0xc>
 801041e:	4770      	bx	lr
 8010420:	b510      	push	{r4, lr}
 8010422:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010426:	f803 4f01 	strb.w	r4, [r3, #1]!
 801042a:	4291      	cmp	r1, r2
 801042c:	d1f9      	bne.n	8010422 <memcpy+0xe>
 801042e:	bd10      	pop	{r4, pc}

08010430 <_free_r>:
 8010430:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010432:	2900      	cmp	r1, #0
 8010434:	d044      	beq.n	80104c0 <_free_r+0x90>
 8010436:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801043a:	9001      	str	r0, [sp, #4]
 801043c:	2b00      	cmp	r3, #0
 801043e:	f1a1 0404 	sub.w	r4, r1, #4
 8010442:	bfb8      	it	lt
 8010444:	18e4      	addlt	r4, r4, r3
 8010446:	f7ff ff95 	bl	8010374 <__malloc_lock>
 801044a:	4a1e      	ldr	r2, [pc, #120]	; (80104c4 <_free_r+0x94>)
 801044c:	9801      	ldr	r0, [sp, #4]
 801044e:	6813      	ldr	r3, [r2, #0]
 8010450:	b933      	cbnz	r3, 8010460 <_free_r+0x30>
 8010452:	6063      	str	r3, [r4, #4]
 8010454:	6014      	str	r4, [r2, #0]
 8010456:	b003      	add	sp, #12
 8010458:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801045c:	f7ff bf90 	b.w	8010380 <__malloc_unlock>
 8010460:	42a3      	cmp	r3, r4
 8010462:	d908      	bls.n	8010476 <_free_r+0x46>
 8010464:	6825      	ldr	r5, [r4, #0]
 8010466:	1961      	adds	r1, r4, r5
 8010468:	428b      	cmp	r3, r1
 801046a:	bf01      	itttt	eq
 801046c:	6819      	ldreq	r1, [r3, #0]
 801046e:	685b      	ldreq	r3, [r3, #4]
 8010470:	1949      	addeq	r1, r1, r5
 8010472:	6021      	streq	r1, [r4, #0]
 8010474:	e7ed      	b.n	8010452 <_free_r+0x22>
 8010476:	461a      	mov	r2, r3
 8010478:	685b      	ldr	r3, [r3, #4]
 801047a:	b10b      	cbz	r3, 8010480 <_free_r+0x50>
 801047c:	42a3      	cmp	r3, r4
 801047e:	d9fa      	bls.n	8010476 <_free_r+0x46>
 8010480:	6811      	ldr	r1, [r2, #0]
 8010482:	1855      	adds	r5, r2, r1
 8010484:	42a5      	cmp	r5, r4
 8010486:	d10b      	bne.n	80104a0 <_free_r+0x70>
 8010488:	6824      	ldr	r4, [r4, #0]
 801048a:	4421      	add	r1, r4
 801048c:	1854      	adds	r4, r2, r1
 801048e:	42a3      	cmp	r3, r4
 8010490:	6011      	str	r1, [r2, #0]
 8010492:	d1e0      	bne.n	8010456 <_free_r+0x26>
 8010494:	681c      	ldr	r4, [r3, #0]
 8010496:	685b      	ldr	r3, [r3, #4]
 8010498:	6053      	str	r3, [r2, #4]
 801049a:	440c      	add	r4, r1
 801049c:	6014      	str	r4, [r2, #0]
 801049e:	e7da      	b.n	8010456 <_free_r+0x26>
 80104a0:	d902      	bls.n	80104a8 <_free_r+0x78>
 80104a2:	230c      	movs	r3, #12
 80104a4:	6003      	str	r3, [r0, #0]
 80104a6:	e7d6      	b.n	8010456 <_free_r+0x26>
 80104a8:	6825      	ldr	r5, [r4, #0]
 80104aa:	1961      	adds	r1, r4, r5
 80104ac:	428b      	cmp	r3, r1
 80104ae:	bf04      	itt	eq
 80104b0:	6819      	ldreq	r1, [r3, #0]
 80104b2:	685b      	ldreq	r3, [r3, #4]
 80104b4:	6063      	str	r3, [r4, #4]
 80104b6:	bf04      	itt	eq
 80104b8:	1949      	addeq	r1, r1, r5
 80104ba:	6021      	streq	r1, [r4, #0]
 80104bc:	6054      	str	r4, [r2, #4]
 80104be:	e7ca      	b.n	8010456 <_free_r+0x26>
 80104c0:	b003      	add	sp, #12
 80104c2:	bd30      	pop	{r4, r5, pc}
 80104c4:	240005cc 	.word	0x240005cc

080104c8 <_init>:
 80104c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104ca:	bf00      	nop
 80104cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104ce:	bc08      	pop	{r3}
 80104d0:	469e      	mov	lr, r3
 80104d2:	4770      	bx	lr

080104d4 <_fini>:
 80104d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104d6:	bf00      	nop
 80104d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104da:	bc08      	pop	{r3}
 80104dc:	469e      	mov	lr, r3
 80104de:	4770      	bx	lr
