[p GLOBOPT AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PICREGULAR PICMID ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F887 ]
[d frameptr 0 ]
<<<<<<< HEAD
"477 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\doprnt.c
[v _printf printf `(i  1 e 2 0 ]
"10 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\sprcadd.c
=======
"477 /Applications/microchip/xc8/v2.31/pic/sources/c90/common/doprnt.c
[v _printf printf `(i  1 e 2 0 ]
"10 /Applications/microchip/xc8/v2.31/pic/sources/c90/common/sprcadd.c
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
[v ___fladd __fladd `(d  1 e 4 0 ]
"4 /Applications/microchip/xc8/v2.31/pic/sources/c90/common/Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"6 /Applications/microchip/xc8/v2.31/pic/sources/c90/pic/__eeprom.c
[v ___eecpymem __eecpymem `(v  1 e 1 0 ]
"39
[v ___memcpyee __memcpyee `(v  1 e 1 0 ]
<<<<<<< HEAD
"57 C:\Users\1TB\MPLABXProjects\Proyecto2\Proyecto2\Proyecto2.X\Proyecto2.c
[v _ISR ISR `II(v  1 e 1 0 ]
"147
[v _esc_EEP esc_EEP `(v  1 e 1 0 ]
[v i1_esc_EEP esc_EEP `(v  1 e 1 0 ]
"171
[v _leer_EEP leer_EEP `(uc  1 e 1 0 ]
[v i1_leer_EEP leer_EEP `(uc  1 e 1 0 ]
"180
[v _main main `(v  1 e 1 0 ]
"209
[v _confi confi `(v  1 e 1 0 ]
"311
[v _putch putch `(v  1 e 1 0 ]
"317
[v _comunicacioneu comunicacioneu `(v  1 e 1 0 ]
"59 C:/Program Files/Microchip/MPLABX/v5.45/packs/Microchip/PIC16Fxxx_DFP/1.2.33/xc8\pic\include\proc\pic16f887.h
=======
"55 /Users/josuesalazar/MPLABXProjects/Proyecto2/Proyecto2.X/Proyecto2.c
[v _ISR ISR `II(v  1 e 1 0 ]
"127
[v _esc_EEP esc_EEP `(v  1 e 1 0 ]
[v i1_esc_EEP esc_EEP `(v  1 e 1 0 ]
"151
[v _leer_EEP leer_EEP `(uc  1 e 1 0 ]
[v i1_leer_EEP leer_EEP `(uc  1 e 1 0 ]
"160
[v _main main `(v  1 e 1 0 ]
"189
[v _confi confi `(v  1 e 1 0 ]
"291
[v _putch putch `(v  1 e 1 0 ]
"297
[v _comunicacioneu comunicacioneu `(v  1 e 1 0 ]
"59 /Applications/microchip/mplabx/v5.45/packs/Microchip/PIC16Fxxx_DFP/1.2.33/xc8/pic/include/proc/pic16f887.h
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
[v _TMR0 TMR0 `VEuc  1 e 1 @1 ]
"166
[v _PORTA PORTA `VEuc  1 e 1 @5 ]
"228
[v _PORTB PORTB `VEuc  1 e 1 @6 ]
<<<<<<< HEAD
[s S156 . 1 `uc 1 RB0 1 0 :1:0 
=======
[s S91 . 1 `uc 1 RB0 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"245
<<<<<<< HEAD
[u S165 . 1 `S156 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES165  1 e 1 @6 ]
"352
[v _PORTD PORTD `VEuc  1 e 1 @8 ]
[s S194 . 1 `uc 1 RBIF 1 0 :1:0 
=======
[u S100 . 1 `S91 1 . 1 0 ]
[v _PORTBbits PORTBbits `VES100  1 e 1 @6 ]
"352
[v _PORTD PORTD `VEuc  1 e 1 @8 ]
[s S129 . 1 `uc 1 RBIF 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"482
<<<<<<< HEAD
[s S203 . 1 `uc 1 . 1 0 :2:0 
=======
[s S138 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 TMR0IE 1 0 :1:5 
]
<<<<<<< HEAD
[u S208 . 1 `S194 1 . 1 0 `S203 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES208  1 e 1 @11 ]
=======
[u S143 . 1 `S129 1 . 1 0 `S138 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES143  1 e 1 @11 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
[s S22 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
"553
[u S30 . 1 `S22 1 . 1 0 ]
[v _PIR1bits PIR1bits `VES30  1 e 1 @12 ]
<<<<<<< HEAD
[s S248 . 1 `uc 1 CCP2IF 1 0 :1:0 
=======
[s S183 . 1 `uc 1 CCP2IF 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 . 1 0 :1:1 
`uc 1 ULPWUIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 C1IF 1 0 :1:5 
`uc 1 C2IF 1 0 :1:6 
`uc 1 OSFIF 1 0 :1:7 
]
"610
<<<<<<< HEAD
[u S257 . 1 `S248 1 . 1 0 ]
[v _PIR2bits PIR2bits `VES257  1 e 1 @13 ]
[s S377 . 1 `uc 1 T2CKPS 1 0 :2:0 
=======
[u S192 . 1 `S183 1 . 1 0 ]
[v _PIR2bits PIR2bits `VES192  1 e 1 @13 ]
[s S378 . 1 `uc 1 T2CKPS 1 0 :2:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
"793
<<<<<<< HEAD
[s S381 . 1 `uc 1 T2CKPS0 1 0 :1:0 
=======
[s S382 . 1 `uc 1 T2CKPS0 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
<<<<<<< HEAD
[u S389 . 1 `S377 1 . 1 0 `S381 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES389  1 e 1 @18 ]
"927
[v _CCPR1L CCPR1L `VEuc  1 e 1 @21 ]
[s S89 . 1 `uc 1 CCP1M 1 0 :4:0 
=======
[u S390 . 1 `S378 1 . 1 0 `S382 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES390  1 e 1 @18 ]
"927
[v _CCPR1L CCPR1L `VEuc  1 e 1 @21 ]
[s S286 . 1 `uc 1 CCP1M 1 0 :4:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
"968
<<<<<<< HEAD
[s S93 . 1 `uc 1 CCP1M0 1 0 :1:0 
=======
[s S290 . 1 `uc 1 CCP1M0 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
<<<<<<< HEAD
[s S102 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S106 . 1 `S89 1 . 1 0 `S93 1 . 1 0 `S102 1 . 1 0 ]
[v _CCP1CONbits CCP1CONbits `VES106  1 e 1 @23 ]
[s S536 . 1 `uc 1 RX9D 1 0 :1:0 
=======
[s S299 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S303 . 1 `S286 1 . 1 0 `S290 1 . 1 0 `S299 1 . 1 0 ]
[v _CCP1CONbits CCP1CONbits `VES303  1 e 1 @23 ]
[s S537 . 1 `uc 1 RX9D 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"1068
<<<<<<< HEAD
[s S545 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S549 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S552 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S555 . 1 `S536 1 . 1 0 `S545 1 . 1 0 `S549 1 . 1 0 `S552 1 . 1 0 ]
[v _RCSTAbits RCSTAbits `VES555  1 e 1 @24 ]
=======
[s S546 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC9 1 0 :1:6 
]
[s S550 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S553 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[u S556 . 1 `S537 1 . 1 0 `S546 1 . 1 0 `S550 1 . 1 0 `S553 1 . 1 0 ]
[v _RCSTAbits RCSTAbits `VES556  1 e 1 @24 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
"1133
[v _TXREG TXREG `VEuc  1 e 1 @25 ]
"1140
[v _RCREG RCREG `VEuc  1 e 1 @26 ]
"1154
[v _CCPR2L CCPR2L `VEuc  1 e 1 @27 ]
<<<<<<< HEAD
[s S129 . 1 `uc 1 CCP2M 1 0 :4:0 
=======
[s S325 . 1 `uc 1 CCP2M 1 0 :4:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
"1188
<<<<<<< HEAD
[s S133 . 1 `uc 1 CCP2M0 1 0 :1:0 
=======
[s S329 . 1 `uc 1 CCP2M0 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
<<<<<<< HEAD
[u S140 . 1 `S129 1 . 1 0 `S133 1 . 1 0 ]
[v _CCP2CONbits CCP2CONbits `VES140  1 e 1 @29 ]
=======
[u S336 . 1 `S325 1 . 1 0 `S329 1 . 1 0 ]
[v _CCP2CONbits CCP2CONbits `VES336  1 e 1 @29 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
"1238
[v _ADRESH ADRESH `VEuc  1 e 1 @30 ]
[s S41 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 ADCS 1 0 :2:6 
]
"1276
[s S46 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 ADCS0 1 0 :1:6 
`uc 1 ADCS1 1 0 :1:7 
]
[s S55 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S58 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S61 . 1 `S41 1 . 1 0 `S46 1 . 1 0 `S55 1 . 1 0 `S58 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES61  1 e 1 @31 ]
<<<<<<< HEAD
[s S350 . 1 `uc 1 PS 1 0 :3:0 
=======
[s S351 . 1 `uc 1 PS 1 0 :3:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
"1366
<<<<<<< HEAD
[s S357 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S361 . 1 `S350 1 . 1 0 `S357 1 . 1 0 ]
[v _OPTION_REGbits OPTION_REGbits `VES361  1 e 1 @129 ]
=======
[s S358 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
]
[u S362 . 1 `S351 1 . 1 0 `S358 1 . 1 0 ]
[v _OPTION_REGbits OPTION_REGbits `VES362  1 e 1 @129 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
"1416
[v _TRISA TRISA `VEuc  1 e 1 @133 ]
"1478
[v _TRISB TRISB `VEuc  1 e 1 @134 ]
<<<<<<< HEAD
[s S328 . 1 `uc 1 TRISC0 1 0 :1:0 
=======
[s S264 . 1 `uc 1 TRISC0 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"1557
<<<<<<< HEAD
[u S337 . 1 `S328 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES337  1 e 1 @135 ]
"1602
[v _TRISD TRISD `VEuc  1 e 1 @136 ]
[s S405 . 1 `uc 1 TMR1IE 1 0 :1:0 
=======
[u S273 . 1 `S264 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES273  1 e 1 @135 ]
"1602
[v _TRISD TRISD `VEuc  1 e 1 @136 ]
[s S406 . 1 `uc 1 TMR1IE 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
"1718
<<<<<<< HEAD
[u S413 . 1 `S405 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES413  1 e 1 @140 ]
[s S287 . 1 `uc 1 SCS 1 0 :1:0 
=======
[u S414 . 1 `S406 1 . 1 0 ]
[v _PIE1bits PIE1bits `VES414  1 e 1 @140 ]
[s S223 . 1 `uc 1 SCS 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 LTS 1 0 :1:1 
`uc 1 HTS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
]
"1882
<<<<<<< HEAD
[s S293 . 1 `uc 1 . 1 0 :4:0 
=======
[s S229 . 1 `uc 1 . 1 0 :4:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
<<<<<<< HEAD
[u S298 . 1 `S287 1 . 1 0 `S293 1 . 1 0 ]
[v _OSCCONbits OSCCONbits `VES298  1 e 1 @143 ]
=======
[u S234 . 1 `S223 1 . 1 0 `S229 1 . 1 0 ]
[v _OSCCONbits OSCCONbits `VES234  1 e 1 @143 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
"2041
[v _PR2 PR2 `VEuc  1 e 1 @146 ]
"2346
[v _WPUB WPUB `VEuc  1 e 1 @149 ]
<<<<<<< HEAD
[s S424 . 1 `uc 1 WPUB 1 0 :8:0 
]
"2366
[s S426 . 1 `uc 1 WPUB0 1 0 :1:0 
=======
[s S425 . 1 `uc 1 WPUB 1 0 :8:0 
]
"2366
[s S427 . 1 `uc 1 WPUB0 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 WPUB1 1 0 :1:1 
`uc 1 WPUB2 1 0 :1:2 
`uc 1 WPUB3 1 0 :1:3 
`uc 1 WPUB4 1 0 :1:4 
`uc 1 WPUB5 1 0 :1:5 
`uc 1 WPUB6 1 0 :1:6 
`uc 1 WPUB7 1 0 :1:7 
]
<<<<<<< HEAD
[u S435 . 1 `S424 1 . 1 0 `S426 1 . 1 0 ]
[v _WPUBbits WPUBbits `VES435  1 e 1 @149 ]
"2416
[v _IOCB IOCB `VEuc  1 e 1 @150 ]
[s S450 . 1 `uc 1 IOCB 1 0 :8:0 
]
"2436
[s S452 . 1 `uc 1 IOCB0 1 0 :1:0 
=======
[u S436 . 1 `S425 1 . 1 0 `S427 1 . 1 0 ]
[v _WPUBbits WPUBbits `VES436  1 e 1 @149 ]
"2416
[v _IOCB IOCB `VEuc  1 e 1 @150 ]
[s S451 . 1 `uc 1 IOCB 1 0 :8:0 
]
"2436
[s S453 . 1 `uc 1 IOCB0 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 IOCB1 1 0 :1:1 
`uc 1 IOCB2 1 0 :1:2 
`uc 1 IOCB3 1 0 :1:3 
`uc 1 IOCB4 1 0 :1:4 
`uc 1 IOCB5 1 0 :1:5 
`uc 1 IOCB6 1 0 :1:6 
`uc 1 IOCB7 1 0 :1:7 
]
<<<<<<< HEAD
[u S461 . 1 `S450 1 . 1 0 `S452 1 . 1 0 ]
[v _IOCBbits IOCBbits `VES461  1 e 1 @150 ]
[s S476 . 1 `uc 1 TX9D 1 0 :1:0 
=======
[u S462 . 1 `S451 1 . 1 0 `S453 1 . 1 0 ]
[v _IOCBbits IOCBbits `VES462  1 e 1 @150 ]
[s S477 . 1 `uc 1 TX9D 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"2582
<<<<<<< HEAD
[s S485 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S489 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S492 . 1 `S476 1 . 1 0 `S485 1 . 1 0 `S489 1 . 1 0 ]
[v _TXSTAbits TXSTAbits `VES492  1 e 1 @152 ]
=======
[s S486 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 nTX8 1 0 :1:6 
]
[s S490 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_9 1 0 :1:6 
]
[u S493 . 1 `S477 1 . 1 0 `S486 1 . 1 0 `S490 1 . 1 0 ]
[v _TXSTAbits TXSTAbits `VES493  1 e 1 @152 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
"2642
[v _SPBRG SPBRG `VEuc  1 e 1 @153 ]
"2704
[v _SPBRGH SPBRGH `VEuc  1 e 1 @154 ]
<<<<<<< HEAD
[s S313 . 1 `uc 1 . 1 0 :4:0 
=======
[s S249 . 1 `uc 1 . 1 0 :4:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"2991
<<<<<<< HEAD
[u S319 . 1 `S313 1 . 1 0 ]
[v _ADCON1bits ADCON1bits `VES319  1 e 1 @159 ]
=======
[u S255 . 1 `S249 1 . 1 0 ]
[v _ADCON1bits ADCON1bits `VES255  1 e 1 @159 ]
"3245
[v _EEDATA EEDATA `VEuc  1 e 1 @268 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
"3250
[v _EEDAT EEDAT `VEuc  1 e 1 @268 ]
"3257
[v _EEADR EEADR `VEuc  1 e 1 @269 ]
<<<<<<< HEAD
[s S513 . 1 `uc 1 ABDEN 1 0 :1:0 
=======
[s S514 . 1 `uc 1 ABDEN 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"3352
<<<<<<< HEAD
[u S522 . 1 `S513 1 . 1 0 ]
[v _BAUDCTLbits BAUDCTLbits `VES522  1 e 1 @391 ]
=======
[u S523 . 1 `S514 1 . 1 0 ]
[v _BAUDCTLbits BAUDCTLbits `VES523  1 e 1 @391 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
"3387
[v _ANSEL ANSEL `VEuc  1 e 1 @392 ]
"3449
[v _ANSELH ANSELH `VEuc  1 e 1 @393 ]
<<<<<<< HEAD
[s S230 . 1 `uc 1 RD 1 0 :1:0 
=======
[s S165 . 1 `uc 1 RD 1 0 :1:0 
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 . 1 0 :3:4 
`uc 1 EEPGD 1 0 :1:7 
]
"3514
<<<<<<< HEAD
[u S237 . 1 `S230 1 . 1 0 ]
[v _EECON1bits EECON1bits `VES237  1 e 1 @396 ]
=======
[u S172 . 1 `S165 1 . 1 0 ]
[v _EECON1bits EECON1bits `VES172  1 e 1 @396 ]
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
"3544
[v _EECON2 EECON2 `VEuc  1 e 1 @397 ]
"4130
[v _RBIF RBIF `VEb  1 e 0 @88 ]
"4175
[v _RCIF RCIF `VEb  1 e 0 @101 ]
"4187
[v _RD2 RD2 `VEb  1 e 0 @66 ]
"4190
[v _RD3 RD3 `VEb  1 e 0 @67 ]
"4544
[v _TXIF TXIF `VEb  1 e 0 @100 ]
<<<<<<< HEAD
"41 C:\Users\1TB\MPLABXProjects\Proyecto2\Proyecto2\Proyecto2.X\Proyecto2.c
[v _motor motor `i  1 e 2 0 ]
"42
[v _ciclo ciclo `i  1 e 2 0 ]
"43
[v _sm1 sm1 `uc  1 e 1 0 ]
"44
[v _sm2 sm2 `uc  1 e 1 0 ]
"47
[v _lec1 lec1 `uc  1 e 1 0 ]
"48
[v _lec2 lec2 `uc  1 e 1 0 ]
"50
[v _bandera bandera `uc  1 e 1 0 ]
"180
[v _main main `(v  1 e 1 0 ]
{
"207
} 0
"209
[v _confi confi `(v  1 e 1 0 ]
{
"308
} 0
"317
[v _comunicacioneu comunicacioneu `(v  1 e 1 0 ]
{
"484
} 0
"477 C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\doprnt.c
=======
"41 /Users/josuesalazar/MPLABXProjects/Proyecto2/Proyecto2.X/Proyecto2.c
[v _motor motor `i  1 e 2 0 ]
"42
[v _ciclo ciclo `i  1 e 2 0 ]
"45
[v _lec1 lec1 `uc  1 e 1 0 ]
"46
[v _lec2 lec2 `uc  1 e 1 0 ]
"48
[v _bandera bandera `uc  1 e 1 0 ]
"160
[v _main main `(v  1 e 1 0 ]
{
"187
} 0
"189
[v _confi confi `(v  1 e 1 0 ]
{
"288
} 0
"297
[v _comunicacioneu comunicacioneu `(v  1 e 1 0 ]
{
"464
} 0
"477 /Applications/microchip/xc8/v2.31/pic/sources/c90/common/doprnt.c
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
[v _printf printf `(i  1 e 2 0 ]
{
"512
[v printf@c c `uc  1 a 1 7 ]
"479
[v printf@ap ap `[1]*.4v  1 a 1 6 ]
"477
[v printf@f f `*.25DCuc  1 p 2 1 ]
"1567
} 0
<<<<<<< HEAD
"311 C:\Users\1TB\MPLABXProjects\Proyecto2\Proyecto2\Proyecto2.X\Proyecto2.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@dt dt `uc  1 a 1 wreg ]
[v putch@dt dt `uc  1 a 1 wreg ]
[v putch@dt dt `uc  1 a 1 0 ]
"315
} 0
"171
[v _leer_EEP leer_EEP `(uc  1 e 1 0 ]
{
[v leer_EEP@direc direc `uc  1 a 1 wreg ]
"175
[v leer_EEP@data data `uc  1 a 1 2 ]
"171
[v leer_EEP@direc direc `uc  1 a 1 wreg ]
[v leer_EEP@direc direc `uc  1 a 1 1 ]
"178
} 0
"147
=======
"291 /Users/josuesalazar/MPLABXProjects/Proyecto2/Proyecto2.X/Proyecto2.c
[v _putch putch `(v  1 e 1 0 ]
{
[v putch@data data `uc  1 a 1 wreg ]
[v putch@data data `uc  1 a 1 wreg ]
[v putch@data data `uc  1 a 1 0 ]
"295
} 0
"151
[v _leer_EEP leer_EEP `(uc  1 e 1 0 ]
{
[v leer_EEP@direc direc `uc  1 a 1 wreg ]
"155
[v leer_EEP@data data `uc  1 a 1 2 ]
"151
[v leer_EEP@direc direc `uc  1 a 1 wreg ]
[v leer_EEP@direc direc `uc  1 a 1 1 ]
"158
} 0
"127
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
[v _esc_EEP esc_EEP `(v  1 e 1 0 ]
{
[v esc_EEP@data data `uc  1 a 1 wreg ]
[v esc_EEP@data data `uc  1 a 1 wreg ]
[v esc_EEP@direc direc `uc  1 p 1 0 ]
[v esc_EEP@data data `uc  1 a 1 1 ]
<<<<<<< HEAD
"169
} 0
"57
[v _ISR ISR `II(v  1 e 1 0 ]
{
"146
} 0
"171
[v i1_leer_EEP leer_EEP `(uc  1 e 1 0 ]
{
[v i1leer_EEP@direc direc `uc  1 a 1 wreg ]
"175
[v i1leer_EEP@data data `uc  1 a 1 2 ]
"171
[v i1leer_EEP@direc direc `uc  1 a 1 wreg ]
[v i1leer_EEP@direc direc `uc  1 a 1 1 ]
"178
} 0
"147
=======
"149
} 0
"55
[v _ISR ISR `II(v  1 e 1 0 ]
{
"126
} 0
"151
[v i1_leer_EEP leer_EEP `(uc  1 e 1 0 ]
{
[v i1leer_EEP@direc direc `uc  1 a 1 wreg ]
"155
[v i1leer_EEP@data data `uc  1 a 1 2 ]
"151
[v i1leer_EEP@direc direc `uc  1 a 1 wreg ]
[v i1leer_EEP@direc direc `uc  1 a 1 1 ]
"158
} 0
"127
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
[v i1_esc_EEP esc_EEP `(v  1 e 1 0 ]
{
[v i1esc_EEP@data data `uc  1 a 1 wreg ]
[v i1esc_EEP@data data `uc  1 a 1 wreg ]
[v i1esc_EEP@direc direc `uc  1 p 1 0 ]
[v i1esc_EEP@data data `uc  1 a 1 1 ]
<<<<<<< HEAD
"169
=======
"149
>>>>>>> 0c116a784502715c7ad9849dea86a83d51cd8138
} 0
