v 20060113 1
P 100 5600 400 5600 1 0 0
{
T 300 5650 5 8 1 1 0 6 1
pinnumber=A1
T 300 5550 5 8 0 1 0 8 1
pinseq=1
T 450 5600 9 8 1 1 0 0 1
pinlabel=VCCO_35
T 450 5600 5 8 0 1 0 2 1
pintype=pwr
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=C5
T 300 5250 5 8 0 1 0 8 1
pinseq=2
T 450 5300 9 8 1 1 0 0 1
pinlabel=VCCO_35
T 450 5300 5 8 0 1 0 2 1
pintype=pwr
}
P 100 5000 400 5000 1 0 0
{
T 300 5050 5 8 1 1 0 6 1
pinnumber=D2
T 300 4950 5 8 0 1 0 8 1
pinseq=3
T 450 5000 9 8 1 1 0 0 1
pinlabel=VCCO_35
T 450 5000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4700 400 4700 1 0 0
{
T 300 4750 5 8 1 1 0 6 1
pinnumber=F6
T 300 4650 5 8 0 1 0 8 1
pinseq=4
T 450 4700 9 8 1 1 0 0 1
pinlabel=VCCO_35
T 450 4700 5 8 0 1 0 2 1
pintype=pwr
}
B 400 100 11000 10100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 11400 10300 8 10 1 1 0 6 1
refdes=U?
T 400 10300 9 10 1 0 0 0 1
xc7a100t-676
T 400 10500 5 10 0 0 0 0 1
device=xc7a100t-676
T 400 10700 5 10 0 0 0 0 1
description=fpga
T 400 10900 5 10 0 0 0 0 1
numslots=2
T 400 11100 5 10 0 0 0 0 1
slot=1
T 400 11300 5 10 0 0 0 0 1
slotdef=1:A1,C5
T 400 11500 5 10 0 0 0 0 1
slotdef=2:D2,F6
