I 000044 55 3429          1527442171517 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527442171546 2018.05.27 21:59:31)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f9f8a9a8f5aeacefaeaebfa2a8ffaffefbfefdfcaf)
	(_entity
		(_time 1527442171515)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(9)(1)(2)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(10)(3)(4)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000042 55 5910          1527442224233 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527442224234 2018.05.27 22:00:24)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b9bbefede4eeecafbbedfde3e9bfbdbfedbfb8bfbd)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 63 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 2)))
			((we2)((i 2)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)((_others(i 2))))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_instantiation writesess 0 66 (_component dual_port_memory )
		(_generic
			((data_width)(_code 7))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(drop))
			((data2)(transdata))
			((addr1)((_others(i 2))))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 14)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 15 -1
	)
)
I 000042 55 5910          1527442434308 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527442434309 2018.05.27 22:03:54)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 57595354040002415503130d075153510351565153)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 63 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 2)))
			((we2)((i 2)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)((_others(i 2))))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_instantiation writesess 0 66 (_component dual_port_memory )
		(_generic
			((data_width)(_code 7))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(drop))
			((data2)(transdata))
			((addr1)((_others(i 2))))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 14)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 15 -1
	)
)
I 000042 55 5910          1527443392936 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527443392937 2018.05.27 22:19:52)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f8fcfca8a4afadeefaacbca2a8fefcfeacfef9fefc)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 63 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 2)))
			((we2)((i 2)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)((_others(i 2))))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_instantiation writesess 0 66 (_component dual_port_memory )
		(_generic
			((data_width)(_code 7))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(drop))
			((data2)(transdata))
			((addr1)((_others(i 2))))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 14)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 15 -1
	)
)
I 000044 55 3429          1527443393088 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527443393089 2018.05.27 22:19:53)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9490919a95c3c182c3c3d2cfc592c29396939091c2)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4231          1527443433914 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527443433915 2018.05.27 22:20:33)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 11441416444644044344054b421715174517101447)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 7))
			((address_width)(_code 8))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 9))
				((address_width)(_code 10))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527443433918 2018.05.27 22:20:33)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 11451416154746061510034b451744171217191447)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5910          1527443436414 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527443436415 2018.05.27 22:20:36)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5808087848280c3d781918f85d3d1d381d3d4d3d1)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 63 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 2)))
			((we2)((i 2)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)((_others(i 2))))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_instantiation writesess 0 66 (_component dual_port_memory )
		(_generic
			((data_width)(_code 7))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(drop))
			((data2)(transdata))
			((addr1)((_others(i 2))))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 14)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 15 -1
	)
)
I 000044 55 3429          1527443436536 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527443436537 2018.05.27 22:20:36)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 520704505505074405051409035404555055565704)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4231          1527443436655 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527443436656 2018.05.27 22:20:36)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code bfeae9ebbde8eaaaedeaabe5ecb9bbb9ebb9bebae9)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 7))
			((address_width)(_code 8))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 9))
				((address_width)(_code 10))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527443436659 2018.05.27 22:20:36)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code cf9b999a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5910          1527443595835 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527443595836 2018.05.27 22:23:15)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 92979f9dc4c5c78490c2d6c8c2949694c694939496)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 2)))
			((we2)((i 2)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)((_others(i 2))))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_instantiation writesess 0 70 (_component dual_port_memory )
		(_generic
			((data_width)(_code 7))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(drop))
			((data2)(transdata))
			((addr1)((_others(i 2))))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 14)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 15 -1
	)
)
I 000044 55 3429          1527443595983 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527443595984 2018.05.27 22:23:15)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1f1a4a194c484a09484859444e1949181d181b1a49)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4231          1527443596089 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527443596090 2018.05.27 22:23:16)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 8c89d9828bdbd999ded998d6df8a888ad88a8d89da)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 7))
			((address_width)(_code 8))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 9))
				((address_width)(_code 10))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527443596093 2018.05.27 22:23:16)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 8c88d982dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000056 55 4337          1527443912040 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527443912041 2018.05.27 22:28:32)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code beb8e9eabfe9ebabecebaae4edb8bab8eab8bfbbe8)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527443912044 2018.05.27 22:28:32)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code beb9e9eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5910          1527443914150 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527443914151 2018.05.27 22:28:34)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fbfcfbabfdacaeedf9abbfa1abfdfffdaffdfafdff)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 2)))
			((we2)((i 2)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)((_others(i 2))))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_instantiation writesess 0 70 (_component dual_port_memory )
		(_generic
			((data_width)(_code 7))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(drop))
			((data2)(transdata))
			((addr1)((_others(i 2))))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 14)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 15 -1
	)
)
I 000044 55 3429          1527443914258 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527443914259 2018.05.27 22:28:34)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 686f6969653f3d7e3f3f2e33396e3e6f6a6f6c6d3e)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527443914364 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527443914365 2018.05.27 22:28:34)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code d6d1d784848183c38483c28c85d0d2d082d0d7d380)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527443914368 2018.05.27 22:28:34)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code d6d0d784d58081c1d2d7c48c82d083d0d5d0ded380)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5910          1527444311691 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527444311692 2018.05.27 22:35:11)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e6e2e7b5b4b1b3f0e4b6a2bcb6e0e2e0b2e0e7e0e2)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 2)))
			((we2)((i 2)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)((_others(i 2))))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_instantiation writesess 0 70 (_component dual_port_memory )
		(_generic
			((data_width)(_code 7))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(drop))
			((data2)(transdata))
			((addr1)((_others(i 2))))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 14)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 15 -1
	)
)
I 000044 55 3429          1527444311812 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527444311813 2018.05.27 22:35:11)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 535751515504064504041508025505545154575605)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527444311938 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527444311939 2018.05.27 22:35:11)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e0e4e2b3b4b7b5f5b2b5f4bab3e6e4e6b4e6e1e5b6)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527444311942 2018.05.27 22:35:11)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e0e5e2b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5326          1527444636362 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527444636363 2018.05.27 22:40:36)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 26217322747173302522627c762022207220272022)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527444636496 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527444636497 2018.05.27 22:40:36)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a3a4f6f5a5f4f6b5f4f4e5f8f2a5f5a4a1a4a7a6f5)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527444636604 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527444636605 2018.05.27 22:40:36)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 10174617444745054245044a431614164416111546)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527444636608 2018.05.27 22:40:36)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 10164617154647071411024a441645161316181546)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5326          1527444715280 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527444715281 2018.05.27 22:41:55)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 60623160343735766364243a306664663466616664)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527444715393 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527444715394 2018.05.27 22:41:55)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dddf8c8e8c8a88cb8a8a9b868cdb8bdadfdad9d88b)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527444715494 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527444715495 2018.05.27 22:41:55)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3b39693e3d6c6e2e696e2f61683d3f3d6f3d3a3e6d)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527444715498 2018.05.27 22:41:55)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3b38693e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5348          1527444832971 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527444832972 2018.05.27 22:43:52)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 27207223747072312423637d772123217321262123)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527444833089 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527444833090 2018.05.27 22:43:53)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9493c19a95c3c182c3c3d2cfc592c29396939091c2)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527444833200 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527444833201 2018.05.27 22:43:53)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 020554045455571750571658510406045604030754)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527444833204 2018.05.27 22:43:53)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 0204540405545515060310585604570401040a0754)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5348          1527444878236 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527444878237 2018.05.27 22:44:38)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f9acaca9a4aeaceffafdbda3a9fffdffadfff8fffd)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11111111"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527444878348 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527444878349 2018.05.27 22:44:38)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 66333067653133703131203d376030616461626330)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527444878475 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527444878476 2018.05.27 22:44:38)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e3b6b5b0b4b4b6f6b1b6f7b9b0e5e7e5b7e5e2e6b5)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527444878479 2018.05.27 22:44:38)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e3b7b5b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000044 55 3429          1527445340091 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527445340092 2018.05.27 22:52:20)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0c5e0f0b5a5b591a5b5b4a575d0a5a0b0e0b08095a)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527445340236 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527445340237 2018.05.27 22:52:20)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a9fbaafef4fefcbcfbfcbdf3faafadaffdafa8acff)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527445340240 2018.05.27 22:52:20)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a9faaafea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5348          1527445351036 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527445351037 2018.05.27 22:52:31)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d6d0d384848183c0d5d2928c86d0d2d082d0d7d0d2)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527445351161 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527445351162 2018.05.27 22:52:31)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 535555515504064504041508025505545154575605)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527445351276 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527445351277 2018.05.27 22:52:31)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c0c6c695949795d59295d49a93c6c4c694c6c1c596)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527445351280 2018.05.27 22:52:31)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c0c7c695c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5257          1527445420412 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527445420413 2018.05.27 22:53:40)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5d2d187848280c3d6d1918f85d3d1d381d3d4d3d1)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__76(_architecture 0 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527445420519 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527445420520 2018.05.27 22:53:40)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 424547414515175415150419134414454045464714)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527445420622 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527445420623 2018.05.27 22:53:40)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a0a7a5f7f4f7f5b5f2f5b4faf3a6a4a6f4a6a1a5f6)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527445420626 2018.05.27 22:53:40)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a0a6a5f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5257          1527445603437 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527445603438 2018.05.27 22:56:43)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cc9e9a99cb9b99dacfc888969ccac8ca98cacdcac8)
	(_entity
		(_time 1527440749608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clk))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__76(_architecture 0 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527445603557 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527445603558 2018.05.27 22:56:43)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 396b6e3d356e6c2f6e6e7f62683f6f3e3b3e3d3c6f)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527445603664 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527445603665 2018.05.27 22:56:43)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a7f5f0f0f4f0f2b2f5f2b3fdf4a1a3a1f3a1a6a2f1)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 577 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527445603668 2018.05.27 22:56:43)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a7f4f0f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clk)(clk))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5261          1527445687698 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527445687699 2018.05.27 22:58:07)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e6e2e6b5b4b1b3f0e5e0a2bcb6e0e2e0b2e0e7e0e2)
	(_entity
		(_time 1527445687696)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__76(_architecture 0 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527445687818 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527445687819 2018.05.27 22:58:07)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 636762626534367534342538326535646164676635)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4333          1527445687946 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527445687947 2018.05.27 22:58:07)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e0e4e1b3b4b7b5f5b2b5f4bab3e6e4e6b4e6e1e5b6)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clk)(clk))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_implicit)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clk)(clk))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000042 55 5261          1527445730889 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527445730890 2018.05.27 22:58:50)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 99ccc996c4cecc8f9a9fddc3c99f9d9fcd9f989f9d)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__76(_architecture 0 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527445731005 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527445731006 2018.05.27 22:58:51)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 16434710154143004141504d471040111411121340)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4351          1527445731142 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527445731143 2018.05.27 22:58:51)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a3f6f2f4f4f4f6b6f1f6b7f9f0a5a7a5f7a5a2a6f5)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((start)(_string \"1"\)))(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527445731146 2018.05.27 22:58:51)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a3f7f2f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5261          1527446830000 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527446830001 2018.05.27 23:17:09)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fff0f9affda8aae9f8acbba5aff9fbf9abf9fef9fb)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__76(_architecture 0 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527446830115 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527446830116 2018.05.27 23:17:10)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7c737b7c2a2b296a2b2b3a272d7a2a7b7e7b78792a)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527446830275 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527446830276 2018.05.27 23:17:10)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 1817181f444f4d0d4a4d0c424b1e1c1e4c1e191d4e)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527446830279 2018.05.27 23:17:10)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 1816181f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5352          1527447526085 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527447526086 2018.05.27 23:28:46)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1c191a1b1b4b490a1b4f58464c1a181a481a1d1a18)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527447526211 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527447526212 2018.05.27 23:28:46)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 999c9f9795cecc8fcecedfc2c89fcf9e9b9e9d9ccf)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527447526326 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527447526327 2018.05.27 23:28:46)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 07020001545052125552135d540103015301060251)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527447526330 2018.05.27 23:28:46)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 07030001055150100306155d5301520104010f0251)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5352          1527451653329 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527451653330 2018.05.28 00:37:33)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2e2a792a2f797b38297a6a747e282a287a282f282a)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527451653471 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527451653472 2018.05.28 00:37:33)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bbbfeceeececeeadececfde0eabdedbcb9bcbfbeed)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527451653585 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527451653586 2018.05.28 00:37:33)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 282c782c747f7d3d7a7d3c727b2e2c2e7c2e292d7e)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527451653589 2018.05.28 00:37:33)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 282d782c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5352          1527451653891 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527451653892 2018.05.28 00:37:33)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 61653061343634776635253b316765673567606765)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(2)(7)(8))(_sensitivity(0))(_read(1)(4)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000042 55 5352          1527451658237 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527451658238 2018.05.28 00:37:38)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 595c0b5a040e0c4f5e0d1d03095f5d5f0d5f585f5d)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 67 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(drop))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 7))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal drop ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 49 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__74(_architecture 0 0 74 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(7)(8)(2))(_sensitivity(0))(_read(7)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527451658352 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527451658353 2018.05.28 00:37:38)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c6c39492c59193d09191809d97c090c1c4c1c2c390)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527451658458 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527451658459 2018.05.28 00:37:38)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 333137366464662661662769603537356735323665)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527451658462 2018.05.28 00:37:38)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3330373635656424373221696735663530353b3665)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000044 55 3429          1527452634194 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527452634195 2018.05.28 00:53:54)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code aaaeadfcfefdffbcfdfdecf1fbacfcada8adaeaffc)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527452634310 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527452634311 2018.05.28 00:53:54)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 17131710444042024542034d441113114311161241)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527452634314 2018.05.28 00:53:54)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 17121710154140001316054d4311421114111f1241)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000044 55 3429          1527452644299 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527452644300 2018.05.28 00:54:04)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 27257122257072317070617c762171202520232271)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527452644410 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527452644411 2018.05.28 00:54:04)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9597c39ac4c2c080c7c081cfc6939193c1939490c3)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527452644414 2018.05.28 00:54:04)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9596c39a95c3c282919487cfc193c09396939d90c3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5154          1527452662532 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527452662533 2018.05.28 00:54:22)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 626d64623435377465652638326466643664636466)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 61 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_process (_target(7)(8)(2))(_sensitivity(0)(7)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000042 55 5154          1527452664699 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527452664700 2018.05.28 00:54:24)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cec19b9bcf999bd8c9c98a949ec8cac89ac8cfc8ca)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 61 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_process (_target(7)(8)(2))(_sensitivity(0)(7)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527452664816 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527452664817 2018.05.28 00:54:24)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4b441d481c1c1e5d1c1c0d101a4d1d4c494c4f4e1d)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527452664921 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527452664922 2018.05.28 00:54:24)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a9a6fffef4fefcbcfbfcbdf3faafadaffdafa8acff)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527452664925 2018.05.28 00:54:24)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a9a7fffea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5154          1527452873741 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527452873742 2018.05.28 00:57:53)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 65303365343230736262213f356361633163646361)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 61 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_process (_target(7)(8)(2))(_sensitivity(0)(7)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527452873856 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527452873857 2018.05.28 00:57:53)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d2878481d58587c48585948983d484d5d0d5d6d784)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527452873962 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527452873963 2018.05.28 00:57:53)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3f6a683a3d686a2a6d6a2b656c393b396b393e3a69)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527452873966 2018.05.28 00:57:53)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3f6b683a6c6968283b3e2d656b396a393c39373a69)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5154          1527452946167 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527452946168 2018.05.28 00:59:06)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4b1849494d1c1e5d4c4f0f111b4d4f4d1f4d4a4d4f)
	(_entity
		(_time 1527445687695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 61 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_process (_target(7)(8)(2))(_sensitivity(0)(7)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527452946278 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527452946279 2018.05.28 00:59:06)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b8ebbaedb5efedaeefeffee3e9beeebfbabfbcbdee)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527452946406 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527452946407 2018.05.28 00:59:06)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 35663630646260206760216f663331336133343063)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527452946410 2018.05.28 00:59:06)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 45174647451312524144571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5171          1527453158601 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527453158602 2018.05.28 01:02:38)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 20242024747775362724647a702624267426212624)
	(_entity
		(_time 1527453158599)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 51 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 54 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 55 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 61 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_code 11)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_process (_target(7)(8)(2))(_sensitivity(0)(7)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527453158723 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527453158724 2018.05.28 01:02:38)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9d999d93cccac88bcacadbc6cc9bcb9a9f9a9998cb)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4337          1527453158825 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527453158826 2018.05.28 01:02:38)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code fbfffbabfdacaeeea9aeefa1a8fdfffdaffdfafead)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527453158829 2018.05.28 01:02:38)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code fbfefbabacadacecfffae9a1affdaefdf8fdf3fead)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000044 55 3429          1527454156406 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527454156407 2018.05.28 01:19:16)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c5c69591c59290d39292839e94c393c2c7c2c1c093)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527454156554 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527454156555 2018.05.28 01:19:16)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 61623061343634743334753b326765673567606437)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 50529027 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527454156558 2018.05.28 01:19:16)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 61633061653736766560733b356734676267696437)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5348          1527454186977 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527454186978 2018.05.28 01:19:46)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 37653632646062213038736d673133316331363133)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_code 11)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 13)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_target(6)(7)(8)(2))(_sensitivity(0)(7)(9)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527454187093 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527454187094 2018.05.28 01:19:47)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a4f6a5f2a5f3f1b2f3f3e2fff5a2f2a3a6a3a0a1f2)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527454187225 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527454187226 2018.05.28 01:19:47)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 31633334646664246364256b623735376537303467)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 50529027 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527454187229 2018.05.28 01:19:47)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 31623334356766263530236b653764373237393467)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5341          1527454403627 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527454403628 2018.05.28 01:23:23)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 87838089d4d0d29180d0c3ddd7818381d381868183)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_target(6)(7)(8)(9)(2))(_sensitivity(0)(7)(9)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527454403767 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527454403768 2018.05.28 01:23:23)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 14101412154341024343524f451242131613101142)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527454403876 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527454403877 2018.05.28 01:23:23)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 727672732425276720276628217476742674737724)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 50529027 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527454403880 2018.05.28 01:23:23)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 8184818f85d7d696858093dbd587d48782878984d7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5336          1527454546648 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527454546649 2018.05.28 01:25:46)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2f2c292b2d787a39287b6b757f292b297b292e292b)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(6)(7)(8)(9)(2))(_sensitivity(0))(_read(7)(9)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527454546762 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527454546763 2018.05.28 01:25:46)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9c9f9a92cacbc98acbcbdac7cd9aca9b9e9b9899ca)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527454546898 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527454546899 2018.05.28 01:25:46)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 292a2e2d747e7c3c7b7c3d737a2f2d2f7d2f282c7f)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 50529027 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527454546902 2018.05.28 01:25:46)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 292b2e2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5358          1527454766497 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527454766498 2018.05.28 01:29:26)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f3a4a4a3a4a4a6e5f4a7b7a9a3f5f7f5a7f5f2f5f7)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(6)(7)(8)(9)(2))(_sensitivity(0))(_read(7)(9)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527454766618 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527454766619 2018.05.28 01:29:26)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 70272070752725662727362b217626777277747526)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527454766725 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527454766726 2018.05.28 01:29:26)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code dd8a8d8fdd8a88c88f88c9878edbd9db89dbdcd88b)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 50529027 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527454766729 2018.05.28 01:29:26)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code dd8b8d8f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5358          1527455022477 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527455022478 2018.05.28 01:33:42)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e3ece3b0b4b4b6f5e4b7a7b9b3e5e7e5b7e5e2e5e7)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(6)(7)(8)(9)(2))(_sensitivity(0))(_read(7)(9)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527455076921 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527455076928 2018.05.28 01:34:36)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9898959695cfcd8ecfcfdec3c99ece9f9a9f9c9dce)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527455094331 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527455094332 2018.05.28 01:34:54)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 96c1c699c4c1c383c4c382ccc5909290c2909793c0)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33686275 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527455094336 2018.05.28 01:34:54)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 96c0c69995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5358          1527455782348 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527455782349 2018.05.28 01:46:22)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 26227622747173302172627c762022207220272022)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(6)(7)(8)(9)(2))(_sensitivity(0))(_read(7)(9)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527455782531 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527455782532 2018.05.28 01:46:22)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d2d68281d58587c48585948983d484d5d0d5d6d784)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527455782639 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527455782640 2018.05.28 01:46:22)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 3f3b6e3a3d686a2a6d6a2b656c393b396b393e3a69)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 50528771 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527455782643 2018.05.28 01:46:22)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 4f4a1e4d1c1918584b4e5d151b491a494c49474a19)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5358          1527455968104 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527455968105 2018.05.28 01:49:28)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bcbabae8bbebe9aabbebf8e6ecbab8bae8babdbab8)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(6)(7)(8)(9)(2))(_sensitivity(0))(_read(7)(9)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527455968225 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527455968226 2018.05.28 01:49:28)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 393f3e3d356e6c2f6e6e7f62683f6f3e3b3e3d3c6f)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527455968330 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527455968331 2018.05.28 01:49:28)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a6a0a1f1f4f1f3b3f4f3b2fcf5a0a2a0f2a0a7a3f0)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527455968334 2018.05.28 01:49:28)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a6a1a1f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5358          1527455994748 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527455994749 2018.05.28 01:49:54)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cdcd9898cd9a98dbca9a89979dcbc9cb99cbcccbc9)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(6)(7)(8)(9)(2))(_sensitivity(0))(_read(7)(9)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527455994862 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527455994863 2018.05.28 01:49:54)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4a4a1c491e1d1f5c1d1d0c111b4c1c4d484d4e4f1c)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527455994967 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527455994968 2018.05.28 01:49:54)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a7a7f1f0f4f0f2b2f5f2b3fdf4a1a3a1f3a1a6a2f1)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527455994971 2018.05.28 01:49:54)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a7a6f1f0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5358          1527456044674 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527456044675 2018.05.28 01:50:44)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code deda8e8cdf898bc8d9899a848ed8dad88ad8dfd8da)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_simple)(_target(6)(7)(8)(9)(2))(_sensitivity(0))(_read(7)(9)(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527456044796 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527456044797 2018.05.28 01:50:44)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4c481d4f1a1b195a1b1b0a171d4a1a4b4e4b48491a)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527456044899 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527456044900 2018.05.28 01:50:44)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b9bde8ede4eeecacebecade3eabfbdbfedbfb8bcef)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527456044903 2018.05.28 01:50:44)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b9bce8edb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5363          1527456353614 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527456353615 2018.05.28 01:55:53)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a8fba8fff4fffdbeafa7ecf2f8aeacaefcaea9aeac)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_target(6)(7)(8)(9)(2))(_sensitivity(0)(7)(9)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527456353770 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527456353771 2018.05.28 01:55:53)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 44174547451311521313021f154212434643404112)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527456353877 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527456353878 2018.05.28 01:55:53)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b1e2b0e5e4e6e4a4e3e4a5ebe2b7b5b7e5b7b0b4e7)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527456353881 2018.05.28 01:55:53)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b1e3b0e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000044 55 3429          1527456802104 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527456802105 2018.05.28 02:03:22)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8cd8db83dadbd99adbdbcad7dd8ada8b8e8b8889da)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527456802211 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527456802212 2018.05.28 02:03:22)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code f9adaea9a4aeacecabaceda3aafffdffadfff8fcaf)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527456802215 2018.05.28 02:03:22)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code f9acaea9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5360          1527456840539 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527456840540 2018.05.28 02:04:00)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b2b1b4e6e4e5e7a4b5b3f6e8e2b4b6b4e6b4b3b4b6)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 52 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 55 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 56 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 62 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__65(_architecture 0 0 65 (_process (_target(6)(7)(8)(9)(2))(_sensitivity(0)(7)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527456840661 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527456840662 2018.05.28 02:04:00)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2f2c282a7c787a39787869747e2979282d282b2a79)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527456840779 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527456840780 2018.05.28 02:04:00)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9c9f9b939bcbc989cec988c6cf9a989ac89a9d99ca)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527456840783 2018.05.28 02:04:00)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9c9e9b93cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5502          1527624031005 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624031006 2018.05.30 00:30:31)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9e90c8919fc9cb889fcadac4ce989a98ca989f989a)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 68 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(tempdata))
			((data2)(tempdata))
			((addr1)(addrsourceout))
			((addr2)(addrdestout))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_signal (_internal temp ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
		(_signal (_internal temp3 ~extSTD.STANDARD.INTEGER 0 52 (_architecture (_uni ((i 5))))))
		(_signal (_internal temp2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal firstrun ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addrdestout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 11)))))
		(_signal (_internal addrsourceout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 12)))))
		(_signal (_internal tempdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 55 (_architecture (_uni (_code 13)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_target(6)(7)(8)(10)(11)(12)(2))(_sensitivity(9)(0)(6)(7)(8)(10)(11)(12)(1)(3)(4)(5))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 14 -1
	)
)
I 000042 55 5502          1527624034149 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624034150 2018.05.30 00:30:34)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e3ece0b0b4b4b6f5e2b7a7b9b3e5e7e5b7e5e2e5e7)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 68 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(tempdata))
			((data2)(tempdata))
			((addr1)(addrsourceout))
			((addr2)(addrdestout))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_signal (_internal temp ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
		(_signal (_internal temp3 ~extSTD.STANDARD.INTEGER 0 52 (_architecture (_uni ((i 5))))))
		(_signal (_internal temp2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal firstrun ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addrdestout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 11)))))
		(_signal (_internal addrsourceout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 12)))))
		(_signal (_internal tempdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 55 (_architecture (_uni (_code 13)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_target(6)(7)(8)(10)(11)(12)(2))(_sensitivity(9)(0)(6)(7)(8)(10)(11)(12)(1)(3)(4)(5))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527624034351 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624034352 2018.05.30 00:30:34)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code aea1a2f8fef9fbb8f9f9e8f5ffa8f8a9aca9aaabf8)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527624034609 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624034610 2018.05.30 00:30:34)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b8b7b5ece4efedadeaedace2ebbebcbeecbeb9bdee)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527624034613 2018.05.30 00:30:34)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b8b6b5ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5502          1527624147269 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624147270 2018.05.30 00:32:27)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c8cbcd9d949f9ddec99c8c9298ceccce9ccec9cecc)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 68 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(tempdata))
			((data2)(tempdata))
			((addr1)(addrsourceout))
			((addr2)(addrdestout))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_signal (_internal temp ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
		(_signal (_internal temp3 ~extSTD.STANDARD.INTEGER 0 52 (_architecture (_uni ((i 5))))))
		(_signal (_internal temp2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal firstrun ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addrdestout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 11)))))
		(_signal (_internal addrsourceout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 12)))))
		(_signal (_internal tempdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 55 (_architecture (_uni (_code 13)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_target(6)(7)(8)(10)(11)(12)(2))(_sensitivity(9)(0)(6)(7)(8)(10)(11)(12)(1)(3)(4)(5))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527624147388 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624147389 2018.05.30 00:32:27)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 35363331356260236262736e643363323732313063)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 3936          1527624147507 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624147508 2018.05.30 00:32:27)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b2b1b4e6e4e5e7a7e0e7a6e8e1b4b6b4e6b4b3b7e4)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 4))
			((address_width)(_code 5))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 6))
				((address_width)(_code 7))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527624147511 2018.05.30 00:32:27)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b2b0b4e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5502          1527624157394 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624157395 2018.05.30 00:32:37)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 55545856040200435401110f055351530153545351)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 68 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(tempdata))
			((data2)(tempdata))
			((addr1)(addrsourceout))
			((addr2)(addrdestout))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_signal (_internal temp ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
		(_signal (_internal temp3 ~extSTD.STANDARD.INTEGER 0 52 (_architecture (_uni ((i 5))))))
		(_signal (_internal temp2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal firstrun ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addrdestout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 11)))))
		(_signal (_internal addrsourceout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 12)))))
		(_signal (_internal tempdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 55 (_architecture (_uni (_code 13)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_target(6)(7)(8)(10)(11)(12)(2))(_sensitivity(9)(0)(6)(7)(8)(10)(11)(12)(1)(3)(4)(5))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527624157502 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624157503 2018.05.30 00:32:37)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c2c3cf96c59597d49595849993c494c5c0c5c6c794)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 3936          1527624157621 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624157622 2018.05.30 00:32:37)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 30316535646765256265246a633634366436313566)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 4))
			((address_width)(_code 5))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 6))
				((address_width)(_code 7))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 9 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527624157641 2018.05.30 00:32:37)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 4f4f1a4d1c1918584b4e5d151b491a494c49474a19)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5502          1527624342190 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624342191 2018.05.30 00:35:42)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 323064376465672433667668623436346634333436)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 68 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(tempdata))
			((data2)(tempdata))
			((addr1)(addrsourceout))
			((addr2)(addrdestout))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_signal (_internal temp ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
		(_signal (_internal temp3 ~extSTD.STANDARD.INTEGER 0 52 (_architecture (_uni ((i 5))))))
		(_signal (_internal temp2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal firstrun ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addrdestout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 11)))))
		(_signal (_internal addrsourceout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 12)))))
		(_signal (_internal tempdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 55 (_architecture (_uni (_code 13)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_target(6)(7)(8)(10)(11)(12)(2))(_sensitivity(9)(0)(6)(7)(8)(10)(11)(12)(1)(3)(4)(5))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527624342336 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624342337 2018.05.30 00:35:42)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bebce8ebeee9eba8e9e9f8e5efb8e8b9bcb9babbe8)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4014          1527624342490 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624342491 2018.05.30 00:35:42)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 5b590c585d0c0e4e08584f01085d5f5d0f5d5a5e0d)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 5))
			((address_width)(_code 6))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 7))
				((address_width)(_code 8))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(start_process(_architecture 1 0 70 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 87 (dma_tb))
	(_version v80)
	(_time 1527624342494 2018.05.30 00:35:42)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 5b580c580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5502          1527624404041 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624404042 2018.05.30 00:36:44)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c6c39193949193d0c792829c96c0c2c092c0c7c0c2)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 68 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(tempdata))
			((data2)(tempdata))
			((addr1)(addrsourceout))
			((addr2)(addrdestout))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_signal (_internal temp ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
		(_signal (_internal temp3 ~extSTD.STANDARD.INTEGER 0 52 (_architecture (_uni ((i 5))))))
		(_signal (_internal temp2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal firstrun ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addrdestout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 11)))))
		(_signal (_internal addrsourceout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 12)))))
		(_signal (_internal tempdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 55 (_architecture (_uni (_code 13)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_target(6)(7)(8)(10)(11)(12)(2))(_sensitivity(9)(0)(6)(7)(8)(10)(11)(12)(1)(3)(4)(5))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527624404175 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624404176 2018.05.30 00:36:44)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 525702505505074405051409035404555055565704)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4014          1527624404292 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624404293 2018.05.30 00:36:44)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c0c59095949795d593c3d49a93c6c4c694c6c1c596)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 5))
			((address_width)(_code 6))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 7))
				((address_width)(_code 8))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(start_process(_architecture 1 0 70 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 87 (dma_tb))
	(_version v80)
	(_time 1527624404296 2018.05.30 00:36:44)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c0c49095c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5502          1527624436733 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624436734 2018.05.30 00:37:16)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 85d1d28bd4d2d09384d1c1dfd5838183d183848381)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 68 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(tempdata))
			((data2)(tempdata))
			((addr1)(addrsourceout))
			((addr2)(addrdestout))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_signal (_internal temp ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
		(_signal (_internal temp3 ~extSTD.STANDARD.INTEGER 0 52 (_architecture (_uni ((i 5))))))
		(_signal (_internal temp2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal firstrun ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addrdestout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 11)))))
		(_signal (_internal addrsourceout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 12)))))
		(_signal (_internal tempdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 55 (_architecture (_uni (_code 13)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_target(6)(7)(8)(10)(11)(12)(2))(_sensitivity(9)(0)(6)(7)(8)(10)(11)(12)(1)(3)(4)(5))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 14 -1
	)
)
I 000042 55 5502          1527624437302 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624437303 2018.05.30 00:37:17)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b7e3e6e3e4e0e2a1b6e3f3ede7b1b3b1e3b1b6b1b3)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 61 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 62 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13~__2 0 62 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 68 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(tempdata))
			((data2)(tempdata))
			((addr1)(addrsourceout))
			((addr2)(addrdestout))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_signal (_internal temp ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
		(_signal (_internal temp3 ~extSTD.STANDARD.INTEGER 0 52 (_architecture (_uni ((i 5))))))
		(_signal (_internal temp2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_signal (_internal firstrun ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addrdestout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 11)))))
		(_signal (_internal addrsourceout ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 54 (_architecture (_uni (_code 12)))))
		(_signal (_internal tempdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 55 (_architecture (_uni (_code 13)))))
		(_process
			(line__72(_architecture 0 0 72 (_process (_target(6)(7)(8)(10)(11)(12)(2))(_sensitivity(9)(0)(6)(7)(8)(10)(11)(12)(1)(3)(4)(5))(_dssslsensitivity 2)(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751554 33686018 )
	)
	(_model . a 14 -1
	)
)
I 000044 55 3429          1527624437429 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624437430 2018.05.30 00:37:17)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 34606630356361226363726f653262333633303162)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4014          1527624437562 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624437563 2018.05.30 00:37:17)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c1959394949694d492c2d59b92c7c5c795c7c0c497)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 5))
			((address_width)(_code 6))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 7))
				((address_width)(_code 8))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(start_process(_architecture 1 0 70 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 87 (dma_tb))
	(_version v80)
	(_time 1527624437566 2018.05.30 00:37:17)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c1949394c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000044 55 3429          1527624746823 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624746824 2018.05.30 00:42:26)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c3c2c097c59496d594cf859892c595c4c1c4c7c695)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__92(_architecture 5 0 92 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4014          1527624746936 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624746937 2018.05.30 00:42:26)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 30313c35646765256333246a633634366436313566)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 5))
			((address_width)(_code 6))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 7))
				((address_width)(_code 8))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(start_process(_architecture 1 0 70 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 87 (dma_tb))
	(_version v80)
	(_time 1527624746940 2018.05.30 00:42:26)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 40404c42451617574441521a144615464346484516)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000044 55 3429          1527624764564 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624764565 2018.05.30 00:42:44)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 194d491f154e4c0f4e155f42481f4f1e1b1e1d1c4f)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__92(_architecture 5 0 92 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4014          1527624764670 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624764671 2018.05.30 00:42:44)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 77232776242022622474632d247173712371767221)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 5))
			((address_width)(_code 6))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 7))
				((address_width)(_code 8))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(start_process(_architecture 1 0 70 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 87 (dma_tb))
	(_version v80)
	(_time 1527624764674 2018.05.30 00:42:44)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 86d3d68885d0d191828794dcd280d38085808e83d0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5360          1527624791340 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624791341 2018.05.30 00:43:11)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a6a2a7f1f4f1f3b0a1f2e2fcf6a0a2a0f2a0a7a0a2)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 56 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 56 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 57 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 63 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__67(_architecture 0 0 67 (_process (_target(6)(7)(8)(9)(2))(_sensitivity(0)(7)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527624791476 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624791477 2018.05.30 00:43:11)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3337313735646625643f7568623565343134373665)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__92(_architecture 5 0 92 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4014          1527624791577 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624791578 2018.05.30 00:43:11)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9195939ec4c6c484c29285cbc2979597c5979094c7)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 5))
			((address_width)(_code 6))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 7))
				((address_width)(_code 8))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(start_process(_architecture 1 0 70 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 87 (dma_tb))
	(_version v80)
	(_time 1527624791595 2018.05.30 00:43:11)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code b0b5b2e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
I 000042 55 5360          1527624821573 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527624821574 2018.05.30 00:43:41)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c1ce9794949694d7c695859b91c7c5c795c7c0c7c5)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 53 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 56 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 56 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 57 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 57 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 63 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(transdata))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni (_string \"11101110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 47 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ((i 3))))))
		(_process
			(line__67(_architecture 0 0 67 (_process (_target(6)(7)(8)(9)(2))(_sensitivity(0)(7)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
I 000044 55 3429          1527624821680 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527624821681 2018.05.30 00:43:41)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2e21792b7e797b38792268757f2878292c292a2b78)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__92(_architecture 5 0 92 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 4361          1527624821786 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527624821787 2018.05.30 00:43:41)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9c93cb939bcbc989cecf88c6cf9a989ac89a9d99ca)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(1)))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(2)))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_target(3)))))
			(line__76(_architecture 4 0 76 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 80 (dma_tb))
	(_version v80)
	(_time 1527624821790 2018.05.30 00:43:41)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9c92cb93cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
V 000042 55 5440          1527625442199 a
(_unit VHDL (dma 0 31 (a 0 45 ))
	(_version v80)
	(_time 1527625442200 2018.05.30 00:54:02)
	(_source (\./src/dma.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 121512154445470415405648421416144614131416)
	(_entity
		(_time 1527453158598)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 54 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 57 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132~__1 0 57 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 58 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134~__2 0 58 (_entity (_in ))))
			)
		)
	)
	(_instantiation readsess 0 64 (_component dual_port_memory )
		(_generic
			((data_width)(_code 5))
			((address_width)((i 8)))
		)
		(_port
			((clk)(clock))
			((cs1)((i 3)))
			((we1)((i 2)))
			((cs2)((i 3)))
			((we2)((i 3)))
			((data1)(temp))
			((data2)(transdata))
			((addr1)(addrSource))
			((addr2)(addrDestination))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)((i 8)))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 32 \8\ (_entity ((i 8)))))
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 37 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~122 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~124 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal transdata ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal counter ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 48 (_architecture (_uni (_code 12)))))
		(_signal (_internal addrDestination ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal initializing ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ((i 3))))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_target(6)(8)(9)(10)(2))(_sensitivity(0)(7)(8)(1)(4)(5))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751811 33751811 )
		(50529027 50529027 )
	)
	(_model . a 13 -1
	)
)
V 000044 55 3429          1527625442337 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527625442338 2018.05.30 00:54:02)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9e999e90cec9cb88c992d8c5cf98c8999c999a9bc8)
	(_entity
		(_time 1527442171514)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__75(_architecture 2 0 75 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)(9)))))
			(line__78(_architecture 3 0 78 (_assignment (_simple)(_target(6))(_sensitivity(3)(4)(10)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__92(_architecture 5 0 92 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
V 000056 55 4361          1527625442460 TB_ARCHITECTURE
(_unit VHDL (dma_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527625442461 2018.05.30 00:54:02)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 1b1c1a1c1d4c4e0e494e0f41481d1f1d4f1d1a1e4d)
	(_entity
		(_time 1527443393222)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dma
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 25 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~132 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 27 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 45 (_component dma )
		(_generic
			((data_width)(_code 8))
			((address_width)(_code 9))
		)
		(_port
			((clock)(clock))
			((start)(start))
			((finish)(finish))
			((addrSource)(addrSource))
			((addrDest)(addrDest))
			((copySize)(copySize))
		)
		(_use (_entity . dma)
			(_generic
				((data_width)(_code 10))
				((address_width)(_code 11))
			)
			(_port
				((clock)(clock))
				((start)(start))
				((finish)(finish))
				((addrSource)(addrSource))
				((addrDest)(addrDest))
				((copySize)(copySize))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal addrSource ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 33 (_architecture (_uni ))))
		(_signal (_internal addrDest ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 34 (_architecture (_uni ))))
		(_signal (_internal copySize ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 35 (_architecture (_uni ))))
		(_signal (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 40 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clock_process(_architecture 0 0 62 (_process (_wait_for)(_target(0)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(1)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(2)))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(3)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (3)
	)
	(_static
		(50529027 33751811 )
		(33686018 33686018 )
		(50529027 33751555 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
V 000036 55 581 0 testbench_for_dma
(_configuration VHDL (testbench_for_dma 0 78 (dma_tb))
	(_version v80)
	(_time 1527625442464 2018.05.30 00:54:02)
	(_source (\./src/TestBench/dma_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 1b1d1a1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dma a
				(_port
					((clock)(clock))
					((start)(start))
					((finish)(finish))
					((addrSource)(addrSource))
					((addrDest)(addrDest))
					((copySize)(copySize))
				)
			)
		)
	)
)
