// Seed: 4221427832
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3
    , id_12,
    output id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output real id_9,
    input logic id_10,
    output id_11
);
  logic id_13;
  always @(1 >>> 1 - 1 or id_6) begin
    id_4 = 1;
  end
endmodule
