Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)
Date: Mon Aug 26 11:18:25 2024

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S005         |
| Package                        | 400 VF         |
| Speed Grade                    | STD            |
| Temp                           | -40:25:100     |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 3.3V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------+
| Topcell | IIC_MSS                                    |
| Format  | Verilog                                    |
| Source  | D:\libero_tests\I2C_1\synthesis\IIC_MSS.vm |
+---------+--------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 0    | 6060  | 0.00       |
| DFF                       | 0    | 6060  | 0.00       |
| I/O Register              | 0    | 513   | 0.00       |
| User I/O                  | 3    | 171   | 1.75       |
| -- Single-ended I/O       | 3    | 171   | 1.75       |
| -- Differential I/O Pairs | 0    | 85    | 0.00       |
| RAM64x18                  | 0    | 11    | 0.00       |
| RAM1K18                   | 0    | 10    | 0.00       |
| MACC                      | 0    | 11    | 0.00       |
| Chip Globals              | 0    | 8     | 0.00       |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 1    | 1     | 100.00     |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 0    | 0   |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 0    | 0   |
+--------------------------+------+-----+

MSS Resource Usage
+---------------+------+-------+
| Type          | Used | Total |
+---------------+------+-------+
| Cortex-M3*    | 1    | 1     |
| eNVM (128KB)* | 1    | 1     |
| eSRAM*        | 2    | 2     |
| TIMER*        | 2    | 2     |
| CAN           | 0    | 1     |
| SPI           | 0    | 2     |
| I2C           | 1    | 2     |
| UART          | 0    | 2     |
| USB           | 0    | 1     |
| MAC           | 0    | 1     |
| MDDR          | 0    | 1     |
| HPDMA         | 1    | 1     |
| PDMA          | 1    | 1     |
+---------------+------+-------+

* These resources are always marked as used when you are using the MSS

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 1            | 0           | 0               |
| Output I/O                    | 0            | 0           | 0               |
| Bidirectional I/O             | 2            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  1    |  0     |  2            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+----------------------------+
| Fanout | Type    | Name                       |
+--------+---------+----------------------------+
| 1      | INT_NET | Net   : MCCC_CLK_BASE_c    |
|        |         | Driver: MCCC_CLK_BASE_ibuf |
+--------+---------+----------------------------+

High fanout nets (through buffer trees)
+--------+---------+----------------------------+
| Fanout | Type    | Name                       |
+--------+---------+----------------------------+
| 1      | INT_NET | Net   : MCCC_CLK_BASE_c    |
|        |         | Driver: MCCC_CLK_BASE_ibuf |
+--------+---------+----------------------------+

