output(16) {
    0: dataToA;
    1: aToData;
    2: dataToB;
    3: bToData;
    4: addressToA;
    5: aToAddress;
    6: addressToB;
    7: bToAddress;
    8: HLT;
}

input {
    opsize: 7;
    phase: 4;
}

header {

}

opcode 1 memToA(Reg, Reg, Reg) {
    
}

opcode 2 memToB() {

}

opcode 3 halt() {
    HLT
}