Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 15 16:01:59 2018
| Host         : laba01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file arty_scr1_top_control_sets_placed.rpt
| Design       : arty_scr1_top
| Device       : xcvu9p
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   416 |
| Unused register locations in slices containing registers |   186 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           21 |
|      4 |           57 |
|      6 |           34 |
|      8 |           54 |
|     10 |            8 |
|     12 |           11 |
|     14 |            4 |
|    16+ |          227 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2158 |          240 |
| No           | No                    | Yes                    |             676 |          124 |
| No           | Yes                   | No                     |            1740 |          213 |
| Yes          | No                    | No                     |            3054 |          260 |
| Yes          | No                    | Yes                    |            4138 |          493 |
| Yes          | Yes                   | No                     |            3092 |          318 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                             |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/AXI_ABURST_i[1]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HSIZE_i0                                                                                                                                                                                  | hard_rst_n                                                                                                                                                                                                                              |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/AXI_ABURST_i[1]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                         |                0 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                         |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_bpctrlext_reg_reg[1][dry_run]_0[0]                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/i_dap_head_shift_reg/E[0]                                                                                                                                                                                      | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_resp0                                                                                                                                                                     | hard_rst_n                                                                                                                                                                                                                              |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                             | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[13]                                                                                                                                                                                        | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHBLITE_AXI_CONTROL/axi_waddr_done_i                                                                                                                                                                   | hard_rst_n                                                                                                                                                                                                                              |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                               | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                               | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[14]                                                                                                                                                                                        | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[11]                                                                                                                                                                                        | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                       | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[12]                                                                                                                                                                                        | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[10]                                                                                                                                                                                        | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[6]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[7]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[5]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[4]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                         |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                               | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[3]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/E[0]                                                                                                                                                                                           | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[2]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[0]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[9]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[8]                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                               | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_dmem_router/port_sel_r[1]_i_1_n_0                                                                                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr[15]                                                                                                                                                                                        | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                             | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_sequential_lite_sm_cs[1]_i_1_n_0                                                                                                                     | hard_rst_n                                                                                                                                                                                                                              |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/s_rx_fifo_wr_en                                                                                                                                                                   | hard_rst_n                                                                                                                                                                                                                              |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2_n_0                                                                                                                                                       | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg10                                                                                                                                                     |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state[1]_i_1_n_0                                                                                                                                                                    | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_bpctrlext_reg_reg[1][dry_run]_0[1]                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_mstatus_mpie                                                                                                                                                                                | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | hard_rst_in_sync[1]_i_1_n_0                                                                                                                                                                                                             |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/control_up7_out                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/E[0]                                                                                                                                                                   | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_mcounten_up10_out                                                                                                                                                                           | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_0[0]                                                                                                                                  |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_brkmctrl_wr                                                                                                                                                                                 | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/new_pc_unaligned_i_1_n_0                                                                                                                                                                        | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[2]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1_n_0                                                                                                                                                       | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/hart_dcr_rst_reg                                                                                                                                                                                               | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                             | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                 | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1_n_0                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                0 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/dap_ch_capture_core_i_1_n_0                                                                                                                                                                       | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/state_inferred__0/i__n_0                                                                                                                                                          | hard_rst_n                                                                                                                                                                                                                              |                0 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_wptr[2]_i_1_n_0                                                                                                                                                                               | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/lsr_reg019_out                                                                                                                                                                      |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[7]_i_1_n_0                                                                                                                                                     | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/hart_dmer_reg                                                                                                                                                                                                  | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                0 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count0                                                                                                                                                   |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/core_dcr_core_rst_reg                                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                              | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                                                                                                   |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt[2]_i_1_n_0                                                                                                                                    | hard_rst_n                                                                                                                                                                                                                              |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/axi_rd_avlbl0                                                                                                                                                                             | i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/axi_last_avlbl                                                                                                                                                                            |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_mie_up7_out                                                                                                                                                                                 | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                       |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/discard_resp_cnt0                                                                                                                                                                               | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/iir_reg[0]                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                    |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_done_state[2]_i_1_n_0                                                                                                                                                                     | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/S_AHB_HSIZE_i0                                                                                                                                                                                  | hard_rst_n                                                                                                                                                                                                                              |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_rptr[2]_i_1_n_0                                                                                                                                                                               | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/dbgc_clk_en                                                                                                                                                                                                           | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_done_state[2]_i_1_n_0                                                                                                                                                                     | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_tcm/num_txns_pending_reg[0][0]                                                                                                                                                                                                 | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_RCHANNEL/axi_rd_avlbl0                                                                                                                                                                             | i_system/ahblite_axi_bridge_1/U0/AXI_RCHANNEL/axi_last_avlbl                                                                                                                                                                            |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              8 |
|  JD_IBUF_BUFG[3]                        | i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[3]_i_1_n_0                                                                                                                                                                                    | JD_IBUF[2]_inst/O                                                                                                                                                                                                                       |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/init_pc_v[3]_i_1_n_0                                                                                                                                                                            | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |              8 |
| ~JD_IBUF_BUFG[3]                        | i_scr1/i_core_top/i_tapc/tap_ir_reg[3]_i_1_n_0                                                                                                                                                                                          | JD_IBUF[2]_inst/O                                                                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_dmem_router/lsu_cmd_r_reg[3]_2[0]                                                                                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                  |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                           |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/idxr_m_reg[3][0]                                                                                                                                                                                | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                       |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                                |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                           |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                           |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                            |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                 | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                          | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                 | hard_rst_n                                                                                                                                                                                                                              |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_qid_reg[3][0]                                                                                                                                               | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                              | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/E[0]                                                                                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/tck_rise_load                                                                                                                                                                                     | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                         | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                      |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                    | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                  |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                               | hard_rst_n                                                                                                                                                                                                                              |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                 | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                               |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/burst_term_txer_cnt_i0                                                                                                                                                                          | hard_rst_n                                                                                                                                                                                                                              |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/NARROW_TRANSFER_ON_DATA_WIDTH_32.M_AXI_WSTRB_i[3]_i_1_n_0                                                                                                                                 | hard_rst_n                                                                                                                                                                                                                              |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/i_dap_head_shift_reg/dap_ctrl_reg_reg[unit][0][0]                                                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/dap_lock_state_ctrl_reg                                                                                                                                                                                        | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/hart_if_runctrl_reg3_out                                                                                                                                                                                       | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                    | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                             |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_txer_cnt_i0                                                                                                                                                                          | hard_rst_n                                                                                                                                                                                                                              |                0 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                               | hard_rst_n                                                                                                                                                                                                                              |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                              | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                1 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/E[0]                                                                                                                                                                                            | hard_rst_n                                                                                                                                                                                                                              |                2 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/E[0]                                                                                                                                                                                            | hard_rst_n                                                                                                                                                                                                                              |                2 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_mcause_ec_reg[3]_1[0]                                                                                                                                                                       | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                5 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/cisv_m_reg[4][0]                                                                                                                                                                                | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                3 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                1 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_2                                                                                                                                                                             | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_4                                                                                                                                                                             | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                         |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_pc_reg[6][0]                                                                                                                                                                               | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                0 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/dbgc_hart_state_reg[dmode_cause][brkpt_hw]                                                                                                                                                      | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                3 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                          |                3 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                         |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_dbga/dbgc_timeout_cnt[5]_i_1_n_0                                                                                                                                                                    | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/i_dap_head_shift_reg/decod_fsm_opcode_reg_reg[0][0]                                                                                                                                                            | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                5 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                0 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                    | hard_rst_n                                                                                                                                                                                                                              |                3 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |             14 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                     | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                           |                3 |             14 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                    | hard_rst_n                                                                                                                                                                                                                              |                2 |             14 |
| ~JD_IBUF_BUFG[3]                        |                                                                                                                                                                                                                                         | JD_IBUF[2]_inst/O                                                                                                                                                                                                                       |                4 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                   | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                    |                0 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                    | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                    |                3 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_cycle_lo_reg[7][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                5 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                4 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                             | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                6 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                      | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/gen_bpcontrol_match_oper_load.csr_bpcontrol_loaden_reg_reg[1][0]                                                                                                                                | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                3 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                0 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/gen_bpcontrol_match_oper_load.csr_bpcontrol_loaden_reg_reg[0]_0[0]                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                3 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                   | hard_rst_n                                                                                                                                                                                                                              |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                            | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                     |                                                                                                                                                                                                                                         |                1 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                          | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                0 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                1 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                1 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_instret_lo_reg[7]_1[0]                                                                                                                                                                      | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHBLITE_AXI_CONTROL/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                   | hard_rst_n                                                                                                                                                                                                                              |                3 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                  | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                  | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                  | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                0 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                    | hard_rst_n                                                                                                                                                                                                                              |                2 |             18 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                               | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                     |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             20 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_timer/timeclk_cnt[9]_i_1_n_0                                                                                                                                                                                                   | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             20 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/timer_div_reg[9][0]                                                                                                                                                                      | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |             20 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             22 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                3 |             22 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                  | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                    |                4 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                       |                                                                                                                                                                                                                                         |                4 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                       |                                                                                                                                                                                                                                         |                4 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                4 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/p_20_out_1                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                5 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/p_20_out_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                6 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                  |                                                                                                                                                                                                                                         |                1 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                0 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                4 |             26 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[20]                                                                                                                     |                5 |             28 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                     | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                0 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr[15]_i_1_n_0                                                                                                                                                                                | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[2][15]_i_1_n_0                                                                                                                                                                           | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                8 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data                                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               15 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[1][15]_i_1_n_0                                                                                                                                                                           | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               10 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data[3][15]_i_1_n_0                                                                                                                                                                           | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                    |                6 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                7 |             42 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                          |                                                                                                                                                                                                                                         |               13 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/p_20_out                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/p_20_out                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_cycle_hi_reg[32]_0[0]                                                                                                                                                                       | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               11 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                9 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi[31]_i_1_n_0                                                                                                                                                                      | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                3 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             50 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/curr_pc_reg[6][1]                                                                                                                                                                               | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                6 |             52 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_r[31]_i_1_n_0                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               10 |             52 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                6 |             52 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             52 |
|  JD_IBUF_BUFG[3]                        |                                                                                                                                                                                                                                         | JD_IBUF[2]_inst/O                                                                                                                                                                                                                       |                5 |             52 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/E[0]                                                                                                                                                                                            | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             54 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_reg_reg[1]_0                                                                                                                                                                            | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_1_reg[31]_i_1_n_0                                                                                                                                                                  |                7 |             54 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             56 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                 | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                5 |             60 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_imem_ahb/req_fifo_up                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             60 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                     | hard_rst_n                                                                                                                                                                                                                              |                4 |             60 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_mepc_reg[31]_0[0]                                                                                                                                                                           | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               20 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             62 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[27][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                2 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[12][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                8 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[20][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               18 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[21][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[16][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               21 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[10][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               20 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[24][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               13 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[30][31]_1[0]                                                                                                                                                                       | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[5][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[7][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[8][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[6][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[31][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[9][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[4][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                4 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[3][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_bploaddr_wr[1]                                                                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                8 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_mscratch_reg[31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               10 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_mtval_reg[31]_0[0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               13 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_bploaddr_wr[0]                                                                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[19][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                2 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[23][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[1][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               17 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[17][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               10 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[25][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi[63]_i_1_n_0                                                                                                                                                                      | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                8 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[29][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                0 |             64 |
|  JD_IBUF_BUFG[3]                        | i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_0                                                                                                                                                         | JD_IBUF[2]_inst/O                                                                                                                                                                                                                       |                5 |             64 |
|  JD_IBUF_BUFG[3]                        | i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_0                                                                                                                                                         | JD_IBUF[2]_inst/O                                                                                                                                                                                                                       |                4 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/M_AXI_WDATA_i[31]_i_1_n_0                                                                                                                                                                 | hard_rst_n                                                                                                                                                                                                                              |                9 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/i_dap_head_shift_reg/hart_ddr_reg_reg[0][0]                                                                                                                                                                    | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |               15 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/i_dap_head_shift_reg/hart_dcir_reg_reg[0][0]                                                                                                                                                                   | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                9 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dbgc/i_dap_head_shift_reg/hart_pcsample_reg_reg[0][0]                                                                                                                                                               | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                2 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[13][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                4 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata0                                                                                                                                                                              | hard_rst_n                                                                                                                                                                                                                              |                0 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[22][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                2 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[26][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[28][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               10 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                     | hard_rst_n                                                                                                                                                                                                                              |                8 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[2][31][0]                                                                                                                                                                          | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                7 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[11][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               14 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[14][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                2 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                 | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |                9 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[18][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                4 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_RCHANNEL/rd_load_timeout_cntr                                                                                                                                                                      | hard_rst_n                                                                                                                                                                                                                              |                3 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/mprf_int_reg[15][31][0]                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                3 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                         |                                                                                                                                                                                                                                         |                7 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                              |                                                                                                                                                                                                                                         |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                              |                                                                                                                                                                                                                                         |                0 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               15 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/dr_shift_reg.shift_reg_reg[0][0]                                                                                                                                                                  | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                    | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                7 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                  |                                                                                                                                                                                                                                         |                7 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                  |                                                                                                                                                                                                                                         |                3 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |                6 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/E[1]                                                                                                                                                                                     | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                6 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/E[0]                                                                                                                                                                                     | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                9 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/dmem_rdata_reg[31]_0[0]                                                                                                                                                                  | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               24 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                9 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                2 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                                                                                                                      |                9 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                                                                                                                      |               11 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_cycle_hi_reg[32]_0[1]                                                                                                                                                                       | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               13 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/rd_load_timeout_cntr                                                                                                                                                                      | hard_rst_n                                                                                                                                                                                                                              |               10 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_bphiaddr_wr[0]                                                                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               22 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/csr_bphiaddr_wr[1]                                                                                                                                                                              | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |                1 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                7 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                         |                                                                                                                                                                                                                                         |                5 |             66 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                         |                                                                                                                                                                                                                                         |                5 |             66 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             68 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             68 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                         |                                                                                                                                                                                                                                         |                6 |             68 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                 |                                                                                                                                                                                                                                         |                0 |             68 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                 |                                                                                                                                                                                                                                         |                1 |             68 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             68 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             70 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                              |                                                                                                                                                                                                                                         |                1 |             70 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                              |                                                                                                                                                                                                                                         |                0 |             70 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                 |                                                                                                                                                                                                                                         |                0 |             70 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                         |                                                                                                                                                                                                                                         |                8 |             70 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                7 |             70 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_dmem_ahb/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             72 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_sts_rstn/local_rst_n                                                                                                                                                                                      |               15 |             74 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |                7 |             76 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[28]_0                                                                                             |                                                                                                                                                                                                                                         |                5 |             80 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[28]_1                                                                                             |                                                                                                                                                                                                                                         |                5 |             80 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[28]_2                                                                                             |                                                                                                                                                                                                                                         |                5 |             80 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[28]                                                                                               |                                                                                                                                                                                                                                         |                5 |             80 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                7 |             84 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                              |                                                                                                                                                                                                                                         |                1 |             88 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                 | hard_rst_n                                                                                                                                                                                                                              |                8 |             88 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                         |                                                                                                                                                                                                                                         |                5 |             88 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wr_cmd_fifo_data_out_reg[11][0]                                                                   | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                4 |             88 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                 | hard_rst_n                                                                                                                                                                                                                              |                9 |             88 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_data_out_reg[0][0]                                                                    | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                4 |             88 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                              |                                                                                                                                                                                                                                         |                0 |             88 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                8 |             88 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               16 |             90 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               11 |             90 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               10 |             90 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |               15 |             90 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                5 |             92 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                8 |             92 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                9 |             94 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                        | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                8 |             96 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[7]                                                                                      |                                                                                                                                                                                                                                         |               16 |             96 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                        | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |             96 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               21 |            126 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                0 |            128 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                    | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               13 |            128 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                 | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               13 |            128 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |            128 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_dmem_ahb/req_fifo_up                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                0 |            134 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | hard_rst_n                                                                                                                                                                                                                              |               26 |            134 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                     |               11 |            136 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/res32_1_reg_reg[1]_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               31 |            148 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         | i_scr1/i_core_top/i_sync_rstn_core_rstn/local_rst_n                                                                                                                                                                                     |               66 |            264 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              222 |           2038 |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


