[["Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling.", ["Anurag Mukkara", "Nathan Beckmann", "Maleen Abeydeera", "Xiaosong Ma", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00010", 14], ["Cambricon-S: Addressing Irregularity in Sparse Neural Networks through A Cooperative Software/Hardware Approach.", ["Xuda Zhou", "Zidong Du", "Qi Guo", "Shaoli Liu", "Chengsi Liu", "Chao Wang", "Xuehai Zhou", "Ling Li", "Tianshi Chen", "Yunji Chen"], "https://doi.org/10.1109/MICRO.2018.00011", 14], ["CSE: Parallel Finite State Machines with Convergence Set Enumeration.", ["Youwei Zhuo", "Jinglei Cheng", "Qinyi Luo", "Jidong Zhai", "Yanzhi Wang", "Zhongzhi Luan", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00012", 13], ["Inter-Thread Communication in Multithreaded, Reconfigurable Coarse-Grain Arrays.", ["Dani Voitsechov", "Oron Port", "Yoav Etsion"], "https://doi.org/10.1109/MICRO.2018.00013", 13], ["An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware.", ["Tao Chen", "Shreesha Srinath", "Christopher Batten", "G. Edward Suh"], "https://doi.org/10.1109/MICRO.2018.00014", 13], ["Composable Building Blocks to Open up Processor Design.", ["Sizhuo Zhang", "Andrew Wright", "Thomas Bourgeat", "Arvind"], "https://doi.org/10.1109/MICRO.2018.00015", 14], ["Performance Improvement by Prioritizing the Issue of the Instructions in Unconfident Branch Slices.", ["Hideki Ando"], "https://doi.org/10.1109/MICRO.2018.00016", 13], ["The Superfluous Load Queue.", ["Alberto Ros", "Stefanos Kaxiras"], "https://doi.org/10.1109/MICRO.2018.00017", 13], ["Architectural Support for Probabilistic Branches.", ["Almutaz Adileh", "David J. Lilja", "Lieven Eeckhout"], "https://doi.org/10.1109/MICRO.2018.00018", 13], ["STRAIGHT: Hazardless Processor Architecture Without Register Renaming.", ["Hidetsugu Irie", "Toru Koizumi", "Akifumi Fukuda", "Seiya Akaki", "Satoshi Nakae", "Yutaro Bessho", "Ryota Shioya", "Takahiro Notsu", "Katsuhiro Yoda", "Teruo Ishihara", "Shuichi Sakai"], "https://doi.org/10.1109/MICRO.2018.00019", 13], ["Diffy: a D\u00e9j\u00e0 vu-Free Differential Deep Neural Network Accelerator.", ["Mostafa Mahmoud", "Kevin Siu", "Andreas Moshovos"], "https://doi.org/10.1109/MICRO.2018.00020", 14], ["Beyond the Memory Wall: A Case for Memory-Centric HPC System for Deep Learning.", ["Youngeun Kwon", "Minsoo Rhu"], "https://doi.org/10.1109/MICRO.2018.00021", 14], ["Towards Memory Friendly Long-Short Term Memory Networks (LSTMs) on Mobile GPUs.", ["Xingyao Zhang", "Chenhao Xie", "Jing Wang", "Weidong Zhang", "Xin Fu"], "https://doi.org/10.1109/MICRO.2018.00022", 13], ["A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks.", ["Youjie Li", "Jongse Park", "Mohammad Alian", "Yifan Yuan", "Zheng Qu", "Peitian Pan", "Ren Wang", "Alexander G. Schwing", "Hadi Esmaeilzadeh", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00023", 14], ["PermDNN: Efficient Compressed DNN Architecture with Permuted Diagonal Matrices.", ["Chunhua Deng", "Siyu Liao", "Yi Xie", "Keshab K. Parhi", "Xuehai Qian", "Bo Yuan"], "https://doi.org/10.1109/MICRO.2018.00024", 14], ["Rethinking the Memory Hierarchy for Modern Languages.", ["Po-An Tsai", "Yee Ling Gan", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00025", 14], ["Harmonizing Speculative and Non-Speculative Execution in Architectures for Ordered Parallelism.", ["Mark C. Jeffrey", "Victor A. Ying", "Suvinay Subramanian", "Hyun Ryong Lee", "Joel S. Emer", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00026", 14], ["Sampler: PMU-Based Sampling to Detect Memory Errors Latent in Production Software.", ["Sam Silvestro", "Hongyu Liu", "Tong Zhang", "Changhee Jung", "Dongyoon Lee", "Tongping Liu"], "https://doi.org/10.1109/MICRO.2018.00027", 14], ["TAPAS: Generating Parallel Accelerators from Parallel Programs.", ["Steve Margerm", "Amirali Sharifian", "Apala Guha", "Arrvindh Shriraman", "Gilles Pokam"], "https://doi.org/10.1109/MICRO.2018.00028", 13], ["iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory.", ["Qingrui Liu", "Joseph Izraelevitz", "Se Kwon Lee", "Michael L. Scott", "Sam H. Noh", "Changhee Jung"], "https://doi.org/10.1109/MICRO.2018.00029", 13], ["Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects.", ["Srikant Bharadwaj", "Guilherme Cox", "Tushar Krishna", "Abhishek Bhattacharjee"], "https://doi.org/10.1109/MICRO.2018.00030", 14], ["Duplicon Cache: Mitigating Off-Chip Memory Bank and Bank Group Conflicts Via Data Duplication.", ["Ben Lin", "Michael B. Healy", "Rustam Miftakhutdinov", "Philip G. Emma", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2018.00031", 13], ["Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration.", ["Yaohua Wang", "Arash Tavakkol", "Lois Orosa", "Saugata Ghose", "Nika Mansouri-Ghiasi", "Minesh Patel", "Jeremie S. Kim", "Hasan Hassan", "Mohammad Sadrosadati", "Onur Mutlu"], "https://doi.org/10.1109/MICRO.2018.00032", 14], ["CABLE: A CAche-Based Link Encoder for Bandwidth-Starved Manycores.", ["Tri M. Nguyen", "Adi Fuchs", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2018.00033", 14], ["Attach\u00e9: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads.", ["Seokin Hong", "Prashant Jayaprakash Nair", "Bulent Abali", "Alper Buyuktosunoglu", "Kyu-Hyoun Kim", "Michael B. Healy"], "https://doi.org/10.1109/MICRO.2018.00034", 13], ["Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems.", ["Vinson Young", "Aamer Jaleel", "Evgeny Bolotin", "Eiman Ebrahimi", "David W. Nellans", "Oreste Villa"], "https://doi.org/10.1109/MICRO.2018.00035", 13], ["Neighborhood-Aware Address Translation for Irregular GPU Applications.", ["Seunghee Shin", "Michael LeBeane", "Yan Solihin", "Arkaprava Basu"], "https://doi.org/10.1109/MICRO.2018.00036", 12], ["FineReg: Fine-Grained Register File Management for Augmenting GPU Throughput.", ["Yunho Oh", "Myung Kuk Yoon", "William J. Song", "Won Woo Ro"], "https://doi.org/10.1109/MICRO.2018.00037", 13], ["In-Register Parameter Caching for Dynamic Neural Nets with Virtual Persistent Processor Specialization.", ["Farzad Khorasani", "Hodjat Asghari Esfeden", "Nael B. Abu-Ghazaleh", "Vivek Sarkar"], "https://doi.org/10.1109/MICRO.2018.00038", 13], ["Voltage-Stacked GPUs: A Control Theory Driven Cross-Layer Solution for Practical Voltage Stacking in GPUs.", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Christopher D. Gill", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1109/MICRO.2018.00039", 13], ["Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories.", ["Mao Ye", "Clayton Hughes", "Amro Awad"], "https://doi.org/10.1109/MICRO.2018.00040", 13], ["Morphable Counters: Enabling Compact Integrity Trees For Low-Overhead Secure Memories.", ["Gururaj Saileshwar", "Prashant J. Nair", "Prakash Ramrakhyani", "Wendy Elsasser", "Jose Joao", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00041", 12], ["InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy.", ["Mengjia Yan", "Jiho Choi", "Dimitrios Skarlatos", "Adam Morrison", "Christopher W. Fletcher", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2018.00042", 14], ["Improving the Performance and Endurance of Encrypted Non-Volatile Main Memory through Deduplicating Writes.", ["Pengfei Zuo", "Yu Hua", "Ming Zhao", "Wen Zhou", "Yuncheng Guo"], "https://doi.org/10.1109/MICRO.2018.00043", 13], ["SSDcheck: Timely and Accurate Prediction of Irregular Behaviors in Black-Box SSDs.", ["Joonsung Kim", "Pyeongsu Park", "Jaehyung Ahn", "Jihun Kim", "Jong Kim", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00044", 14], ["Amber*: Enabling Precise Full-System Simulation with Detailed Modeling of All SSD Resources.", ["Donghyun Gouk", "Miryeong Kwon", "Jie Zhang", "Sungjoon Koh", "Wonil Choi", "Nam Sung Kim", "Mahmut T. Kandemir", "Myoungsoo Jung"], "https://doi.org/10.1109/MICRO.2018.00045", 13], ["Invalid Data-Aware Coding to Enhance the Read Performance of High-Density Flash Memories.", ["Wonil Choi", "Myoungsoo Jung", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00046", 12], ["Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network.", ["Xing Hu", "Matheus Ogleari", "Jishen Zhao", "Shuangchen Li", "Abanti Basak", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00047", 13], ["PiCL: A Software-Transparent, Persistent Cache Log for Nonvolatile Main Memory.", ["Tri Nguyen", "David Wentzlaff"], "https://doi.org/10.1109/MICRO.2018.00048", 13], ["Efficient Hardware-Assisted Logging with Asynchronous and Direct-Update for Persistent Memory.", ["Jungi Jeong", "Chang Hyun Park", "Jaehyuk Huh", "Seungryoul Maeng"], "https://doi.org/10.1109/MICRO.2018.00049", 13], ["CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System.", ["Jagadish B. Kotra", "Haibo Zhang", "Alaa R. Alameldeen", "Chris Wilkerson", "Mahmut T. Kandemir"], "https://doi.org/10.1109/MICRO.2018.00050", 13], ["Compresso: Pragmatic Main Memory Compression.", ["Esha Choukse", "Mattan Erez", "Alaa R. Alameldeen"], "https://doi.org/10.1109/MICRO.2018.00051", 13], ["Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers.", ["Amna Shahab", "Mingcan Zhu", "Artemiy Margaritov", "Boris Grot"], "https://doi.org/10.1109/MICRO.2018.00052", 14], ["Leveraging CPU Electromagnetic Emanations for Voltage Noise Characterization.", ["Zacharias Hadjilambrou", "Shidhartha Das", "Marco A. Antoniades", "Yiannakis Sazeides"], "https://doi.org/10.1109/MICRO.2018.00053", 13], ["RpStacks-MT: A High-Throughput Design Evaluation Methodology for Multi-Core Processors.", ["Hanhwi Jang", "Jae-Eon Jo", "Jaewon Lee", "Jangwoo Kim"], "https://doi.org/10.1109/MICRO.2018.00054", 14], ["The EH Model: Early Design Space Exploration of Intermittent Processor Architectures.", ["Joshua San Miguel", "Karthik Ganesan", "Mario Badr", "Chunqiu Xia", "Rose Li", "Hsuan Hsiao", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/MICRO.2018.00055", 13], ["CounterMiner: Mining Big Performance Data from Hardware Counters.", ["Yirong Lv", "Bin Sun", "Qingyi Luo", "Jing Wang", "Zhibin Yu", "Xuehai Qian"], "https://doi.org/10.1109/MICRO.2018.00056", 14], ["Taming the Killer Microsecond.", ["Shenghsun Cho", "Amoghavarsha Suresh", "Tapti Palit", "Michael Ferdman", "Nima Honarmand"], "https://doi.org/10.1109/MICRO.2018.00057", 14], ["Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies.", ["Po-An Tsai", "Changping Chen", "Daniel Sanchez"], "https://doi.org/10.1109/MICRO.2018.00058", 14], ["Processing-in-Memory for Energy-Efficient Neural Network Training: A Heterogeneous Approach.", ["Jiawen Liu", "Hengyu Zhao", "Matheus A. Ogleari", "Dong Li", "Jishen Zhao"], "https://doi.org/10.1109/MICRO.2018.00059", 14], ["LerGAN: A Zero-Free, Low Data Movement and PIM-Based GAN Architecture.", ["Haiyu Mao", "Mingcong Song", "Tao Li", "Yuting Dai", "Jiwu Shu"], "https://doi.org/10.1109/MICRO.2018.00060", 13], ["Multi-dimensional Parallel Training of Winograd Layer on Memory-Centric Architecture.", ["Byungchul Hong", "Yeonju Ro", "John Kim"], "https://doi.org/10.1109/MICRO.2018.00061", 14], ["SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator.", ["Shuangchen Li", "Alvin Oliver Glova", "Xing Hu", "Peng Gu", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Yuan Xie"], "https://doi.org/10.1109/MICRO.2018.00062", 14], ["Exploring and Optimizing Chipkill-Correct for Persistent Memory Based on High-Density NVRAMs.", ["Da Zhang", "Vilas Sridharan", "Xun Jian"], "https://doi.org/10.1109/MICRO.2018.00063", 14], ["Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories.", ["Behzad Salami", "Osman S. Unsal", "Adrian Cristal Kestelman"], "https://doi.org/10.1109/MICRO.2018.00064", 13], ["Error Correlation Prediction in Lockstep Processors for Safety-Critical Systems.", ["Emre Ozer", "Balaji Venu", "Xabier Iturbe", "Shidhartha Das", "Spyros Lyberis", "John Biggs", "Peter Harrod", "John Penton"], "https://doi.org/10.1109/MICRO.2018.00065", 12], ["Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications.", ["Bin Nie", "Lishan Yang", "Adwait Jog", "Evgenia Smirni"], "https://doi.org/10.1109/MICRO.2018.00066", 13], ["SwapCodes: Error Codes for Hardware-Software Cooperative GPU Pipeline Error Detection.", ["Michael B. Sullivan", "Siva Kumar Sastry Hari", "Brian Zimmer", "Timothy Tsai", "Stephen W. Keckler"], "https://doi.org/10.1109/MICRO.2018.00067", 13], ["CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping.", ["Moinuddin K. Qureshi"], "https://doi.org/10.1109/MICRO.2018.00068", 13], ["PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications.", ["Yatin A. Manerkar", "Daniel Lustig", "Margaret Martonosi", "Aarti Gupta"], "https://doi.org/10.1109/MICRO.2018.00069", 14], ["Application-Transparent Near-Memory Processing Architecture with Memory Channel Network.", ["Mohammad Alian", "Seungwon Min", "Hadi Asgharimoghaddam", "Ashutosh Dhar", "Dong Kai Wang", "Thomas Roewer", "Adam J. McPadden", "Oliver OHalloran", "Deming Chen", "Jinjun Xiong", "Daehoon Kim", "Wen-Mei W. Hwu", "Nam Sung Kim"], "https://doi.org/10.1109/MICRO.2018.00070", 13], ["End-to-End Automated Exploit Generation for Validating the Security of Processor Designs.", ["Rui Zhang", "Calvin Deutschbein", "Peng Huang", "Cynthia Sturton"], "https://doi.org/10.1109/MICRO.2018.00071", 13], ["Magic-State Functional Units: Mapping and Scheduling Multi-Level Distillation Circuits for Fault-Tolerant Quantum Architectures.", ["Yongshan Ding", "Adam Holmes", "Ali Javadi-Abhari", "Diana Franklin", "Margaret Martonosi", "Frederic T. Chong"], "https://doi.org/10.1109/MICRO.2018.00072", 13], ["MDACache: Caching for Multi-Dimensional-Access Memories.", ["Sumitha George", "Minli Julie Liao", "Huaipan Jiang", "Jagadish B. Kotra", "Mahmut T. Kandemir", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/MICRO.2018.00073", 14], ["GeneSys: Enabling Continuous Learning through Neural Network Evolution in Hardware.", ["Ananda Samajdar", "Parth Mannan", "Kartikay Garg", "Tushar Krishna"], "https://doi.org/10.1109/MICRO.2018.00074", 12], ["CritICs Critiquing Criticality in Mobile Apps.", ["Prasanna Venkatesh Rengasamy", "Haibo Zhang", "Shulin Zhao", "Nachiappan Chidambaram Nachiappan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2018.00075", 14], ["EMPROF: Memory Profiling Via EM-Emanation in IoT and Hand-Held Devices.", ["Moumita Dey", "Alireza Nazari", "Alenka G. Zajic", "Milos Prvulovic"], "https://doi.org/10.1109/MICRO.2018.00076", 13], ["MAVBench: Micro Aerial Vehicle Benchmarking.", ["Behzad Boroujerdian", "Hasan Genc", "Srivatsan Krishnan", "Wenzhi Cui", "Aleksandra Faust", "Vijay Janapa Reddi"], "https://doi.org/10.1109/MICRO.2018.00077", 14], ["Architectural Support for Efficient Large-Scale Automata Processing.", ["Hongyuan Liu", "Mohamed Ibrahim", "Onur Kayiran", "Sreepathi Pai", "Adwait Jog"], "https://doi.org/10.1109/MICRO.2018.00078", 13], ["ASPEN: A Scalable In-SRAM Architecture for Pushdown Automata.", ["Kevin Angstadt", "Arun Subramaniyan", "Elaheh Sadredini", "Reza Rahimi", "Kevin Skadron", "Westley Weimer", "Reetuparna Das"], "https://doi.org/10.1109/MICRO.2018.00079", 12], ["Morph: Flexible Acceleration for 3D CNN-Based Video Understanding.", ["Kartik Hegde", "Rohit Agrawal", "Yulun Yao", "Christopher W. Fletcher"], "https://doi.org/10.1109/MICRO.2018.00080", 14], ["CheckMate: Automated Synthesis of Hardware Exploits and Security Litmus Tests.", ["Caroline Trippel", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2018.00081", 14], ["Shadow Block: Accelerating ORAM Accesses with Data Duplication.", ["Xian Zhang", "Guangyu Sun", "Peichen Xie", "Chao Zhang", "Yannan Liu", "Lingxiao Wei", "Qiang Xu", "Chun Jason Xue"], "https://doi.org/10.1109/MICRO.2018.00082", 13], ["DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors.", ["Vladimir Kiriansky", "Ilia A. Lebedev", "Saman P. Amarasinghe", "Srinivas Devadas", "Joel S. Emer"], "https://doi.org/10.1109/MICRO.2018.00083", 14]]