<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/GitHub/VHDL_Modules/Book_examples/UART/uart_rx_tbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="uart_rx_tbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="14" />
   <wvobject fp_name="/uart_rx_tbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/rx" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rx</obj_property>
      <obj_property name="ObjectShortName">rx</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/s_tick" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">s_tick</obj_property>
      <obj_property name="ObjectShortName">s_tick</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/rx_done_tick" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rx_done_tick</obj_property>
      <obj_property name="ObjectShortName">rx_done_tick</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data[8:0]</obj_property>
      <obj_property name="ObjectShortName">data[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dout[7:0]</obj_property>
      <obj_property name="ObjectShortName">dout[7:0]</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="CustomSignalColor">#ff0000</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/uut/b_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">b_reg[7:0]</obj_property>
      <obj_property name="ObjectShortName">b_reg[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/uut/s_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_reg[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/uut/s_next" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s_next[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_next[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/uut/n_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">n_reg[2:0]</obj_property>
      <obj_property name="ObjectShortName">n_reg[2:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/uut/state_reg" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state_reg</obj_property>
      <obj_property name="ObjectShortName">state_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/uart_rx_tbench/uut/state_next" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state_next</obj_property>
      <obj_property name="ObjectShortName">state_next</obj_property>
   </wvobject>
</wave_config>
