Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 14:59:48 2025
| Host         : Quillo-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bancoderegistros_control_sets_placed.rpt
| Design       : bancoderegistros
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             128 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | regs/RBL/Q[7]_i_1__3_n_0  | RST_IBUF         |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | regs/RCH/Q[7]_i_1__1_n_0  | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | regs/RCL/Q[7]_i_1__5_n_0  | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | regs/RDH/Q[7]_i_1__0_n_0  | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | regs/RDL/Q[7]_i_1__4_n_0  | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | regs/RAH/Q[7]_i_1__2_n_0  | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | regs/RAL/ENA              | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | regs/RBH/Q[7]_i_1_n_0     | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | regs/RBP/Q[15]_i_1__0_n_0 | RST_IBUF         |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG | regs/RDI/Q[15]_i_1__2_n_0 | RST_IBUF         |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG | regs/RSI/Q[15]_i_1_n_0    | RST_IBUF         |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG | regs/RSP/Q[15]_i_1__1_n_0 | RST_IBUF         |                6 |             16 |         2.67 |
+----------------+---------------------------+------------------+------------------+----------------+--------------+


