// Seed: 1917655921
module module_0 (
    input supply1 id_0
    , id_5,
    output supply1 id_1,
    output wand id_2,
    output wor id_3
);
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_18 = 32'd84,
    parameter id_6  = 32'd76
) (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    input wor id_3
    , id_10,
    output logic id_4,
    output wor id_5,
    input supply0 _id_6
    , id_11,
    input tri1 id_7,
    output supply1 id_8
);
  tri0 id_12, id_13, id_14, id_15, id_16, id_17;
  always @(negedge id_2 ==? id_16 or posedge -1) id_4 = 1;
  assign id_16 = id_12;
  parameter id_18 = 1;
  logic [7:0][1 : id_6] id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_16 = 1;
  assign id_22[id_18] = id_20;
  assign id_17 = id_14;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
