$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Mon Sep 13 12:38:57 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! BARRAMENTO_DADOS_ENDERECOS [8] $end
$var wire 1 " BARRAMENTO_DADOS_ENDERECOS [7] $end
$var wire 1 # BARRAMENTO_DADOS_ENDERECOS [6] $end
$var wire 1 $ BARRAMENTO_DADOS_ENDERECOS [5] $end
$var wire 1 % BARRAMENTO_DADOS_ENDERECOS [4] $end
$var wire 1 & BARRAMENTO_DADOS_ENDERECOS [3] $end
$var wire 1 ' BARRAMENTO_DADOS_ENDERECOS [2] $end
$var wire 1 ( BARRAMENTO_DADOS_ENDERECOS [1] $end
$var wire 1 ) BARRAMENTO_DADOS_ENDERECOS [0] $end
$var wire 1 * BARRAMENTO_DADOS_ENTRADA [7] $end
$var wire 1 + BARRAMENTO_DADOS_ENTRADA [6] $end
$var wire 1 , BARRAMENTO_DADOS_ENTRADA [5] $end
$var wire 1 - BARRAMENTO_DADOS_ENTRADA [4] $end
$var wire 1 . BARRAMENTO_DADOS_ENTRADA [3] $end
$var wire 1 / BARRAMENTO_DADOS_ENTRADA [2] $end
$var wire 1 0 BARRAMENTO_DADOS_ENTRADA [1] $end
$var wire 1 1 BARRAMENTO_DADOS_ENTRADA [0] $end
$var wire 1 2 BARRAMENTO_DADOS_SAIDA [7] $end
$var wire 1 3 BARRAMENTO_DADOS_SAIDA [6] $end
$var wire 1 4 BARRAMENTO_DADOS_SAIDA [5] $end
$var wire 1 5 BARRAMENTO_DADOS_SAIDA [4] $end
$var wire 1 6 BARRAMENTO_DADOS_SAIDA [3] $end
$var wire 1 7 BARRAMENTO_DADOS_SAIDA [2] $end
$var wire 1 8 BARRAMENTO_DADOS_SAIDA [1] $end
$var wire 1 9 BARRAMENTO_DADOS_SAIDA [0] $end
$var wire 1 : CLOCK_50 $end
$var wire 1 ; KEY [3] $end
$var wire 1 < KEY [2] $end
$var wire 1 = KEY [1] $end
$var wire 1 > KEY [0] $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_CLOCK_50 $end
$var wire 1 I ww_KEY [3] $end
$var wire 1 J ww_KEY [2] $end
$var wire 1 K ww_KEY [1] $end
$var wire 1 L ww_KEY [0] $end
$var wire 1 M ww_BARRAMENTO_DADOS_SAIDA [7] $end
$var wire 1 N ww_BARRAMENTO_DADOS_SAIDA [6] $end
$var wire 1 O ww_BARRAMENTO_DADOS_SAIDA [5] $end
$var wire 1 P ww_BARRAMENTO_DADOS_SAIDA [4] $end
$var wire 1 Q ww_BARRAMENTO_DADOS_SAIDA [3] $end
$var wire 1 R ww_BARRAMENTO_DADOS_SAIDA [2] $end
$var wire 1 S ww_BARRAMENTO_DADOS_SAIDA [1] $end
$var wire 1 T ww_BARRAMENTO_DADOS_SAIDA [0] $end
$var wire 1 U ww_BARRAMENTO_DADOS_ENTRADA [7] $end
$var wire 1 V ww_BARRAMENTO_DADOS_ENTRADA [6] $end
$var wire 1 W ww_BARRAMENTO_DADOS_ENTRADA [5] $end
$var wire 1 X ww_BARRAMENTO_DADOS_ENTRADA [4] $end
$var wire 1 Y ww_BARRAMENTO_DADOS_ENTRADA [3] $end
$var wire 1 Z ww_BARRAMENTO_DADOS_ENTRADA [2] $end
$var wire 1 [ ww_BARRAMENTO_DADOS_ENTRADA [1] $end
$var wire 1 \ ww_BARRAMENTO_DADOS_ENTRADA [0] $end
$var wire 1 ] ww_BARRAMENTO_DADOS_ENDERECOS [8] $end
$var wire 1 ^ ww_BARRAMENTO_DADOS_ENDERECOS [7] $end
$var wire 1 _ ww_BARRAMENTO_DADOS_ENDERECOS [6] $end
$var wire 1 ` ww_BARRAMENTO_DADOS_ENDERECOS [5] $end
$var wire 1 a ww_BARRAMENTO_DADOS_ENDERECOS [4] $end
$var wire 1 b ww_BARRAMENTO_DADOS_ENDERECOS [3] $end
$var wire 1 c ww_BARRAMENTO_DADOS_ENDERECOS [2] $end
$var wire 1 d ww_BARRAMENTO_DADOS_ENDERECOS [1] $end
$var wire 1 e ww_BARRAMENTO_DADOS_ENDERECOS [0] $end
$var wire 1 f \CLOCK_50~input_o\ $end
$var wire 1 g \KEY[1]~input_o\ $end
$var wire 1 h \KEY[2]~input_o\ $end
$var wire 1 i \KEY[3]~input_o\ $end
$var wire 1 j \BARRAMENTO_DADOS_ENTRADA[0]~output_o\ $end
$var wire 1 k \BARRAMENTO_DADOS_ENTRADA[1]~output_o\ $end
$var wire 1 l \BARRAMENTO_DADOS_ENTRADA[2]~output_o\ $end
$var wire 1 m \BARRAMENTO_DADOS_ENTRADA[3]~output_o\ $end
$var wire 1 n \BARRAMENTO_DADOS_ENTRADA[4]~output_o\ $end
$var wire 1 o \BARRAMENTO_DADOS_ENTRADA[5]~output_o\ $end
$var wire 1 p \BARRAMENTO_DADOS_ENTRADA[6]~output_o\ $end
$var wire 1 q \BARRAMENTO_DADOS_ENTRADA[7]~output_o\ $end
$var wire 1 r \BARRAMENTO_DADOS_SAIDA[0]~output_o\ $end
$var wire 1 s \BARRAMENTO_DADOS_SAIDA[1]~output_o\ $end
$var wire 1 t \BARRAMENTO_DADOS_SAIDA[2]~output_o\ $end
$var wire 1 u \BARRAMENTO_DADOS_SAIDA[3]~output_o\ $end
$var wire 1 v \BARRAMENTO_DADOS_SAIDA[4]~output_o\ $end
$var wire 1 w \BARRAMENTO_DADOS_SAIDA[5]~output_o\ $end
$var wire 1 x \BARRAMENTO_DADOS_SAIDA[6]~output_o\ $end
$var wire 1 y \BARRAMENTO_DADOS_SAIDA[7]~output_o\ $end
$var wire 1 z \BARRAMENTO_DADOS_ENDERECOS[0]~output_o\ $end
$var wire 1 { \BARRAMENTO_DADOS_ENDERECOS[1]~output_o\ $end
$var wire 1 | \BARRAMENTO_DADOS_ENDERECOS[2]~output_o\ $end
$var wire 1 } \BARRAMENTO_DADOS_ENDERECOS[3]~output_o\ $end
$var wire 1 ~ \BARRAMENTO_DADOS_ENDERECOS[4]~output_o\ $end
$var wire 1 !! \BARRAMENTO_DADOS_ENDERECOS[5]~output_o\ $end
$var wire 1 "! \BARRAMENTO_DADOS_ENDERECOS[6]~output_o\ $end
$var wire 1 #! \BARRAMENTO_DADOS_ENDERECOS[7]~output_o\ $end
$var wire 1 $! \BARRAMENTO_DADOS_ENDERECOS[8]~output_o\ $end
$var wire 1 %! \KEY[0]~input_o\ $end
$var wire 1 &! \SOMADOR|Add0~5_sumout\ $end
$var wire 1 '! \MEMORIA_INTRUCAO|memROM~4_combout\ $end
$var wire 1 (! \MEMORIA_INTRUCAO|memROM~5_combout\ $end
$var wire 1 )! \SOMADOR|Add0~6\ $end
$var wire 1 *! \SOMADOR|Add0~10\ $end
$var wire 1 +! \SOMADOR|Add0~13_sumout\ $end
$var wire 1 ,! \MUX2|saida_MUX[2]~4_combout\ $end
$var wire 1 -! \MEMORIA_INTRUCAO|memROM~6_combout\ $end
$var wire 1 .! \MEMORIA_INTRUCAO|memROM~7_combout\ $end
$var wire 1 /! \SOMADOR|Add0~14\ $end
$var wire 1 0! \SOMADOR|Add0~17_sumout\ $end
$var wire 1 1! \MUX2|saida_MUX[3]~5_combout\ $end
$var wire 1 2! \SOMADOR|Add0~18\ $end
$var wire 1 3! \SOMADOR|Add0~29_sumout\ $end
$var wire 1 4! \MUX2|saida_MUX[4]~8_combout\ $end
$var wire 1 5! \MEMORIA_INTRUCAO|memROM~2_combout\ $end
$var wire 1 6! \MEMORIA_INTRUCAO|memROM~3_combout\ $end
$var wire 1 7! \SOMADOR|Add0~9_sumout\ $end
$var wire 1 8! \MUX2|saida_MUX[1]~3_combout\ $end
$var wire 1 9! \MEMORIA_INTRUCAO|memROM~9_combout\ $end
$var wire 1 :! \MEMORIA_INTRUCAO|memROM~13_combout\ $end
$var wire 1 ;! \MEMORIA_INTRUCAO|memROM~15_combout\ $end
$var wire 1 <! \DECODIFICADOR_INSTRUCAO|Mux0~0_combout\ $end
$var wire 1 =! \MUX2|saida_MUX[0]~2_combout\ $end
$var wire 1 >! \MEMORIA_INTRUCAO|memROM~11_combout\ $end
$var wire 1 ?! \MEMORIA_INTRUCAO|memROM~12_combout\ $end
$var wire 1 @! \MEMORIA_INTRUCAO|memROM~14_combout\ $end
$var wire 1 A! \LOGICA_DE_DESVIO|Saida~0_combout\ $end
$var wire 1 B! \DECODIFICADOR_INSTRUCAO|Mux5~0_combout\ $end
$var wire 1 C! \MEMORIA_DADOS|dado_out~16_combout\ $end
$var wire 1 D! \DECODIFICADOR_INSTRUCAO|Mux7~0_combout\ $end
$var wire 1 E! \ULA1|Equal0~0_combout\ $end
$var wire 1 F! \ULA1|saida[4]~4_combout\ $end
$var wire 1 G! \DECODIFICADOR_INSTRUCAO|Mux6~0_combout\ $end
$var wire 1 H! \MEMORIA_DADOS|process_0~0_combout\ $end
$var wire 1 I! \MEMORIA_DADOS|ram~185_combout\ $end
$var wire 1 J! \MEMORIA_DADOS|ram~21_q\ $end
$var wire 1 K! \MEMORIA_DADOS|ram~186_combout\ $end
$var wire 1 L! \MEMORIA_DADOS|ram~29_q\ $end
$var wire 1 M! \MEMORIA_DADOS|ram~187_combout\ $end
$var wire 1 N! \MEMORIA_DADOS|ram~37_q\ $end
$var wire 1 O! \MEMORIA_DADOS|ram~188_combout\ $end
$var wire 1 P! \MEMORIA_DADOS|ram~45_q\ $end
$var wire 1 Q! \MEMORIA_DADOS|ram~165_combout\ $end
$var wire 1 R! \MEMORIA_DADOS|ram~189_combout\ $end
$var wire 1 S! \MEMORIA_DADOS|ram~53_q\ $end
$var wire 1 T! \MEMORIA_DADOS|ram~190_combout\ $end
$var wire 1 U! \MEMORIA_DADOS|ram~61_q\ $end
$var wire 1 V! \MEMORIA_DADOS|ram~191_combout\ $end
$var wire 1 W! \MEMORIA_DADOS|ram~69_q\ $end
$var wire 1 X! \MEMORIA_DADOS|ram~192_combout\ $end
$var wire 1 Y! \MEMORIA_DADOS|ram~77_q\ $end
$var wire 1 Z! \MEMORIA_DADOS|ram~166_combout\ $end
$var wire 1 [! \MEMORIA_DADOS|ram~193_combout\ $end
$var wire 1 \! \MEMORIA_DADOS|ram~85_q\ $end
$var wire 1 ]! \MEMORIA_DADOS|ram~194_combout\ $end
$var wire 1 ^! \MEMORIA_DADOS|ram~93_q\ $end
$var wire 1 _! \MEMORIA_DADOS|ram~195_combout\ $end
$var wire 1 `! \MEMORIA_DADOS|ram~101_q\ $end
$var wire 1 a! \MEMORIA_DADOS|ram~196_combout\ $end
$var wire 1 b! \MEMORIA_DADOS|ram~109_q\ $end
$var wire 1 c! \MEMORIA_DADOS|ram~167_combout\ $end
$var wire 1 d! \MEMORIA_DADOS|ram~197_combout\ $end
$var wire 1 e! \MEMORIA_DADOS|ram~117_q\ $end
$var wire 1 f! \MEMORIA_DADOS|ram~198_combout\ $end
$var wire 1 g! \MEMORIA_DADOS|ram~125_q\ $end
$var wire 1 h! \MEMORIA_DADOS|ram~199_combout\ $end
$var wire 1 i! \MEMORIA_DADOS|ram~133_q\ $end
$var wire 1 j! \MEMORIA_DADOS|ram~200_combout\ $end
$var wire 1 k! \MEMORIA_DADOS|ram~141_q\ $end
$var wire 1 l! \MEMORIA_DADOS|ram~168_combout\ $end
$var wire 1 m! \MEMORIA_DADOS|ram~169_combout\ $end
$var wire 1 n! \MEMORIA_DADOS|dado_out[4]~12_combout\ $end
$var wire 1 o! \MEMORIA_INTRUCAO|memROM~19_combout\ $end
$var wire 1 p! \MEMORIA_INTRUCAO|memROM~18_combout\ $end
$var wire 1 q! \MEMORIA_INTRUCAO|memROM~17_combout\ $end
$var wire 1 r! \MEMORIA_DADOS|dado_out[0]~8_combout\ $end
$var wire 1 s! \MEMORIA_INTRUCAO|memROM~0_combout\ $end
$var wire 1 t! \MEMORIA_INTRUCAO|memROM~16_combout\ $end
$var wire 1 u! \ULA1|Add1~34_cout\ $end
$var wire 1 v! \ULA1|Add1~2\ $end
$var wire 1 w! \ULA1|Add1~5_sumout\ $end
$var wire 1 x! \ULA1|saida[1]~1_combout\ $end
$var wire 1 y! \MEMORIA_DADOS|ram~18_q\ $end
$var wire 1 z! \MEMORIA_DADOS|ram~50_q\ $end
$var wire 1 {! \MEMORIA_DADOS|ram~82_q\ $end
$var wire 1 |! \MEMORIA_DADOS|ram~114_q\ $end
$var wire 1 }! \MEMORIA_DADOS|ram~150_combout\ $end
$var wire 1 ~! \MEMORIA_DADOS|ram~26_q\ $end
$var wire 1 !" \MEMORIA_DADOS|ram~58_q\ $end
$var wire 1 "" \MEMORIA_DADOS|ram~90_q\ $end
$var wire 1 #" \MEMORIA_DADOS|ram~122_q\ $end
$var wire 1 $" \MEMORIA_DADOS|ram~151_combout\ $end
$var wire 1 %" \MEMORIA_DADOS|ram~34_q\ $end
$var wire 1 &" \MEMORIA_DADOS|ram~66_q\ $end
$var wire 1 '" \MEMORIA_DADOS|ram~98_q\ $end
$var wire 1 (" \MEMORIA_DADOS|ram~130_q\ $end
$var wire 1 )" \MEMORIA_DADOS|ram~152_combout\ $end
$var wire 1 *" \MEMORIA_DADOS|ram~42_q\ $end
$var wire 1 +" \MEMORIA_DADOS|ram~74_q\ $end
$var wire 1 ," \MEMORIA_DADOS|ram~106_q\ $end
$var wire 1 -" \MEMORIA_DADOS|ram~138_q\ $end
$var wire 1 ." \MEMORIA_DADOS|ram~153_combout\ $end
$var wire 1 /" \MEMORIA_DADOS|ram~154_combout\ $end
$var wire 1 0" \MEMORIA_DADOS|dado_out[1]~9_combout\ $end
$var wire 1 1" \ULA1|Add1~6\ $end
$var wire 1 2" \ULA1|Add1~9_sumout\ $end
$var wire 1 3" \ULA1|saida[2]~2_combout\ $end
$var wire 1 4" \MEMORIA_DADOS|ram~19_q\ $end
$var wire 1 5" \MEMORIA_DADOS|ram~27_q\ $end
$var wire 1 6" \MEMORIA_DADOS|ram~35_q\ $end
$var wire 1 7" \MEMORIA_DADOS|ram~43_q\ $end
$var wire 1 8" \MEMORIA_DADOS|ram~155_combout\ $end
$var wire 1 9" \MEMORIA_DADOS|ram~51_q\ $end
$var wire 1 :" \MEMORIA_DADOS|ram~59_q\ $end
$var wire 1 ;" \MEMORIA_DADOS|ram~67_q\ $end
$var wire 1 <" \MEMORIA_DADOS|ram~75_q\ $end
$var wire 1 =" \MEMORIA_DADOS|ram~156_combout\ $end
$var wire 1 >" \MEMORIA_DADOS|ram~83_q\ $end
$var wire 1 ?" \MEMORIA_DADOS|ram~91_q\ $end
$var wire 1 @" \MEMORIA_DADOS|ram~99_q\ $end
$var wire 1 A" \MEMORIA_DADOS|ram~107_q\ $end
$var wire 1 B" \MEMORIA_DADOS|ram~157_combout\ $end
$var wire 1 C" \MEMORIA_DADOS|ram~115_q\ $end
$var wire 1 D" \MEMORIA_DADOS|ram~123_q\ $end
$var wire 1 E" \MEMORIA_DADOS|ram~131_q\ $end
$var wire 1 F" \MEMORIA_DADOS|ram~139_q\ $end
$var wire 1 G" \MEMORIA_DADOS|ram~158_combout\ $end
$var wire 1 H" \MEMORIA_DADOS|ram~159_combout\ $end
$var wire 1 I" \MEMORIA_DADOS|dado_out[2]~10_combout\ $end
$var wire 1 J" \ULA1|Add1~10\ $end
$var wire 1 K" \ULA1|Add1~13_sumout\ $end
$var wire 1 L" \ULA1|saida[3]~3_combout\ $end
$var wire 1 M" \MEMORIA_DADOS|ram~20_q\ $end
$var wire 1 N" \MEMORIA_DADOS|ram~52_q\ $end
$var wire 1 O" \MEMORIA_DADOS|ram~84_q\ $end
$var wire 1 P" \MEMORIA_DADOS|ram~116_q\ $end
$var wire 1 Q" \MEMORIA_DADOS|ram~160_combout\ $end
$var wire 1 R" \MEMORIA_DADOS|ram~28_q\ $end
$var wire 1 S" \MEMORIA_DADOS|ram~60_q\ $end
$var wire 1 T" \MEMORIA_DADOS|ram~92_q\ $end
$var wire 1 U" \MEMORIA_DADOS|ram~124_q\ $end
$var wire 1 V" \MEMORIA_DADOS|ram~161_combout\ $end
$var wire 1 W" \MEMORIA_DADOS|ram~36_q\ $end
$var wire 1 X" \MEMORIA_DADOS|ram~68_q\ $end
$var wire 1 Y" \MEMORIA_DADOS|ram~100_q\ $end
$var wire 1 Z" \MEMORIA_DADOS|ram~132_q\ $end
$var wire 1 [" \MEMORIA_DADOS|ram~162_combout\ $end
$var wire 1 \" \MEMORIA_DADOS|ram~44_q\ $end
$var wire 1 ]" \MEMORIA_DADOS|ram~76_q\ $end
$var wire 1 ^" \MEMORIA_DADOS|ram~108_q\ $end
$var wire 1 _" \MEMORIA_DADOS|ram~140_q\ $end
$var wire 1 `" \MEMORIA_DADOS|ram~163_combout\ $end
$var wire 1 a" \MEMORIA_DADOS|ram~164_combout\ $end
$var wire 1 b" \MEMORIA_DADOS|dado_out[3]~11_combout\ $end
$var wire 1 c" \ULA1|Add1~14\ $end
$var wire 1 d" \ULA1|Add1~17_sumout\ $end
$var wire 1 e" \ULA1|saida[5]~5_combout\ $end
$var wire 1 f" \MEMORIA_DADOS|ram~22_q\ $end
$var wire 1 g" \MEMORIA_DADOS|ram~54_q\ $end
$var wire 1 h" \MEMORIA_DADOS|ram~86_q\ $end
$var wire 1 i" \MEMORIA_DADOS|ram~118_q\ $end
$var wire 1 j" \MEMORIA_DADOS|ram~170_combout\ $end
$var wire 1 k" \MEMORIA_DADOS|ram~30_q\ $end
$var wire 1 l" \MEMORIA_DADOS|ram~62_q\ $end
$var wire 1 m" \MEMORIA_DADOS|ram~94_q\ $end
$var wire 1 n" \MEMORIA_DADOS|ram~126_q\ $end
$var wire 1 o" \MEMORIA_DADOS|ram~171_combout\ $end
$var wire 1 p" \MEMORIA_DADOS|ram~38_q\ $end
$var wire 1 q" \MEMORIA_DADOS|ram~70_q\ $end
$var wire 1 r" \MEMORIA_DADOS|ram~102_q\ $end
$var wire 1 s" \MEMORIA_DADOS|ram~134_q\ $end
$var wire 1 t" \MEMORIA_DADOS|ram~172_combout\ $end
$var wire 1 u" \MEMORIA_DADOS|ram~46_q\ $end
$var wire 1 v" \MEMORIA_DADOS|ram~78_q\ $end
$var wire 1 w" \MEMORIA_DADOS|ram~110_q\ $end
$var wire 1 x" \MEMORIA_DADOS|ram~142_q\ $end
$var wire 1 y" \MEMORIA_DADOS|ram~173_combout\ $end
$var wire 1 z" \MEMORIA_DADOS|ram~174_combout\ $end
$var wire 1 {" \MEMORIA_DADOS|dado_out[5]~13_combout\ $end
$var wire 1 |" \ULA1|Add1~18\ $end
$var wire 1 }" \ULA1|Add1~21_sumout\ $end
$var wire 1 ~" \ULA1|saida[6]~6_combout\ $end
$var wire 1 !# \MEMORIA_DADOS|ram~23_q\ $end
$var wire 1 "# \MEMORIA_DADOS|ram~31_q\ $end
$var wire 1 ## \MEMORIA_DADOS|ram~39_q\ $end
$var wire 1 $# \MEMORIA_DADOS|ram~47_q\ $end
$var wire 1 %# \MEMORIA_DADOS|ram~175_combout\ $end
$var wire 1 &# \MEMORIA_DADOS|ram~55_q\ $end
$var wire 1 '# \MEMORIA_DADOS|ram~63_q\ $end
$var wire 1 (# \MEMORIA_DADOS|ram~71_q\ $end
$var wire 1 )# \MEMORIA_DADOS|ram~79_q\ $end
$var wire 1 *# \MEMORIA_DADOS|ram~176_combout\ $end
$var wire 1 +# \MEMORIA_DADOS|ram~87_q\ $end
$var wire 1 ,# \MEMORIA_DADOS|ram~95_q\ $end
$var wire 1 -# \MEMORIA_DADOS|ram~103_q\ $end
$var wire 1 .# \MEMORIA_DADOS|ram~111_q\ $end
$var wire 1 /# \MEMORIA_DADOS|ram~177_combout\ $end
$var wire 1 0# \MEMORIA_DADOS|ram~119_q\ $end
$var wire 1 1# \MEMORIA_DADOS|ram~127_q\ $end
$var wire 1 2# \MEMORIA_DADOS|ram~135_q\ $end
$var wire 1 3# \MEMORIA_DADOS|ram~143_q\ $end
$var wire 1 4# \MEMORIA_DADOS|ram~178_combout\ $end
$var wire 1 5# \MEMORIA_DADOS|ram~179_combout\ $end
$var wire 1 6# \MEMORIA_DADOS|dado_out[6]~14_combout\ $end
$var wire 1 7# \ULA1|Add1~22\ $end
$var wire 1 8# \ULA1|Add1~25_sumout\ $end
$var wire 1 9# \ULA1|saida[7]~7_combout\ $end
$var wire 1 :# \MEMORIA_DADOS|ram~24_q\ $end
$var wire 1 ;# \MEMORIA_DADOS|ram~56_q\ $end
$var wire 1 <# \MEMORIA_DADOS|ram~88_q\ $end
$var wire 1 =# \MEMORIA_DADOS|ram~120_q\ $end
$var wire 1 ># \MEMORIA_DADOS|ram~180_combout\ $end
$var wire 1 ?# \MEMORIA_DADOS|ram~32_q\ $end
$var wire 1 @# \MEMORIA_DADOS|ram~64_q\ $end
$var wire 1 A# \MEMORIA_DADOS|ram~96_q\ $end
$var wire 1 B# \MEMORIA_DADOS|ram~128_q\ $end
$var wire 1 C# \MEMORIA_DADOS|ram~181_combout\ $end
$var wire 1 D# \MEMORIA_DADOS|ram~40_q\ $end
$var wire 1 E# \MEMORIA_DADOS|ram~72_q\ $end
$var wire 1 F# \MEMORIA_DADOS|ram~104_q\ $end
$var wire 1 G# \MEMORIA_DADOS|ram~136_q\ $end
$var wire 1 H# \MEMORIA_DADOS|ram~182_combout\ $end
$var wire 1 I# \MEMORIA_DADOS|ram~48_q\ $end
$var wire 1 J# \MEMORIA_DADOS|ram~80_q\ $end
$var wire 1 K# \MEMORIA_DADOS|ram~112_q\ $end
$var wire 1 L# \MEMORIA_DADOS|ram~144_q\ $end
$var wire 1 M# \MEMORIA_DADOS|ram~183_combout\ $end
$var wire 1 N# \MEMORIA_DADOS|ram~184_combout\ $end
$var wire 1 O# \MEMORIA_DADOS|dado_out[7]~15_combout\ $end
$var wire 1 P# \ULA1|Add1~26\ $end
$var wire 1 Q# \ULA1|Add1~29_sumout\ $end
$var wire 1 R# \FLAG|DOUT~0_combout\ $end
$var wire 1 S# \ULA1|Add1~1_sumout\ $end
$var wire 1 T# \FLAG|DOUT~1_combout\ $end
$var wire 1 U# \FLAG|DOUT~2_combout\ $end
$var wire 1 V# \FLAG|DOUT~3_combout\ $end
$var wire 1 W# \FLAG|DOUT~q\ $end
$var wire 1 X# \MUX2|saida_MUX[7]~0_combout\ $end
$var wire 1 Y# \SOMADOR|Add0~30\ $end
$var wire 1 Z# \SOMADOR|Add0~25_sumout\ $end
$var wire 1 [# \MUX2|saida_MUX[5]~7_combout\ $end
$var wire 1 \# \MEMORIA_INTRUCAO|memROM~8_combout\ $end
$var wire 1 ]# \MEMORIA_INTRUCAO|memROM~10_combout\ $end
$var wire 1 ^# \LOGICA_DE_DESVIO|Saida~1_combout\ $end
$var wire 1 _# \SOMADOR|Add0~26\ $end
$var wire 1 `# \SOMADOR|Add0~21_sumout\ $end
$var wire 1 a# \MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 b# \SOMADOR|Add0~22\ $end
$var wire 1 c# \SOMADOR|Add0~1_sumout\ $end
$var wire 1 d# \MUX2|saida_MUX[7]~1_combout\ $end
$var wire 1 e# \MEMORIA_INTRUCAO|memROM~1_combout\ $end
$var wire 1 f# \ULA1|saida[0]~0_combout\ $end
$var wire 1 g# \MEMORIA_DADOS|ram~17_q\ $end
$var wire 1 h# \MEMORIA_DADOS|ram~25_q\ $end
$var wire 1 i# \MEMORIA_DADOS|ram~33_q\ $end
$var wire 1 j# \MEMORIA_DADOS|ram~41_q\ $end
$var wire 1 k# \MEMORIA_DADOS|ram~145_combout\ $end
$var wire 1 l# \MEMORIA_DADOS|ram~49_q\ $end
$var wire 1 m# \MEMORIA_DADOS|ram~57_q\ $end
$var wire 1 n# \MEMORIA_DADOS|ram~65_q\ $end
$var wire 1 o# \MEMORIA_DADOS|ram~73_q\ $end
$var wire 1 p# \MEMORIA_DADOS|ram~146_combout\ $end
$var wire 1 q# \MEMORIA_DADOS|ram~81_q\ $end
$var wire 1 r# \MEMORIA_DADOS|ram~89_q\ $end
$var wire 1 s# \MEMORIA_DADOS|ram~97_q\ $end
$var wire 1 t# \MEMORIA_DADOS|ram~105_q\ $end
$var wire 1 u# \MEMORIA_DADOS|ram~147_combout\ $end
$var wire 1 v# \MEMORIA_DADOS|ram~113_q\ $end
$var wire 1 w# \MEMORIA_DADOS|ram~121_q\ $end
$var wire 1 x# \MEMORIA_DADOS|ram~129_q\ $end
$var wire 1 y# \MEMORIA_DADOS|ram~137_q\ $end
$var wire 1 z# \MEMORIA_DADOS|ram~148_combout\ $end
$var wire 1 {# \MEMORIA_DADOS|ram~149_combout\ $end
$var wire 1 |# \MEMORIA_INTRUCAO|memROM~20_combout\ $end
$var wire 1 }# \REG1|DOUT\ [7] $end
$var wire 1 ~# \REG1|DOUT\ [6] $end
$var wire 1 !$ \REG1|DOUT\ [5] $end
$var wire 1 "$ \REG1|DOUT\ [4] $end
$var wire 1 #$ \REG1|DOUT\ [3] $end
$var wire 1 $$ \REG1|DOUT\ [2] $end
$var wire 1 %$ \REG1|DOUT\ [1] $end
$var wire 1 &$ \REG1|DOUT\ [0] $end
$var wire 1 '$ \PC|DOUT\ [8] $end
$var wire 1 ($ \PC|DOUT\ [7] $end
$var wire 1 )$ \PC|DOUT\ [6] $end
$var wire 1 *$ \PC|DOUT\ [5] $end
$var wire 1 +$ \PC|DOUT\ [4] $end
$var wire 1 ,$ \PC|DOUT\ [3] $end
$var wire 1 -$ \PC|DOUT\ [2] $end
$var wire 1 .$ \PC|DOUT\ [1] $end
$var wire 1 /$ \PC|DOUT\ [0] $end
$var wire 1 0$ \REG_END_RET|DOUT\ [8] $end
$var wire 1 1$ \REG_END_RET|DOUT\ [7] $end
$var wire 1 2$ \REG_END_RET|DOUT\ [6] $end
$var wire 1 3$ \REG_END_RET|DOUT\ [5] $end
$var wire 1 4$ \REG_END_RET|DOUT\ [4] $end
$var wire 1 5$ \REG_END_RET|DOUT\ [3] $end
$var wire 1 6$ \REG_END_RET|DOUT\ [2] $end
$var wire 1 7$ \REG_END_RET|DOUT\ [1] $end
$var wire 1 8$ \REG_END_RET|DOUT\ [0] $end
$var wire 1 9$ \MEMORIA_DADOS|ALT_INV_ram~173_combout\ $end
$var wire 1 :$ \MEMORIA_DADOS|ALT_INV_ram~142_q\ $end
$var wire 1 ;$ \MEMORIA_DADOS|ALT_INV_ram~110_q\ $end
$var wire 1 <$ \MEMORIA_DADOS|ALT_INV_ram~78_q\ $end
$var wire 1 =$ \MEMORIA_DADOS|ALT_INV_ram~46_q\ $end
$var wire 1 >$ \MEMORIA_DADOS|ALT_INV_ram~172_combout\ $end
$var wire 1 ?$ \MEMORIA_DADOS|ALT_INV_ram~134_q\ $end
$var wire 1 @$ \MEMORIA_DADOS|ALT_INV_ram~102_q\ $end
$var wire 1 A$ \MEMORIA_DADOS|ALT_INV_ram~70_q\ $end
$var wire 1 B$ \MEMORIA_DADOS|ALT_INV_ram~38_q\ $end
$var wire 1 C$ \MEMORIA_DADOS|ALT_INV_ram~171_combout\ $end
$var wire 1 D$ \MEMORIA_DADOS|ALT_INV_ram~126_q\ $end
$var wire 1 E$ \MEMORIA_DADOS|ALT_INV_ram~94_q\ $end
$var wire 1 F$ \MEMORIA_DADOS|ALT_INV_ram~62_q\ $end
$var wire 1 G$ \MEMORIA_DADOS|ALT_INV_ram~30_q\ $end
$var wire 1 H$ \MEMORIA_DADOS|ALT_INV_ram~170_combout\ $end
$var wire 1 I$ \MEMORIA_DADOS|ALT_INV_ram~118_q\ $end
$var wire 1 J$ \MEMORIA_DADOS|ALT_INV_ram~86_q\ $end
$var wire 1 K$ \MEMORIA_DADOS|ALT_INV_ram~54_q\ $end
$var wire 1 L$ \MEMORIA_DADOS|ALT_INV_ram~22_q\ $end
$var wire 1 M$ \MEMORIA_DADOS|ALT_INV_dado_out[4]~12_combout\ $end
$var wire 1 N$ \MEMORIA_DADOS|ALT_INV_ram~169_combout\ $end
$var wire 1 O$ \MEMORIA_DADOS|ALT_INV_ram~168_combout\ $end
$var wire 1 P$ \MEMORIA_DADOS|ALT_INV_ram~141_q\ $end
$var wire 1 Q$ \MEMORIA_DADOS|ALT_INV_ram~133_q\ $end
$var wire 1 R$ \MEMORIA_DADOS|ALT_INV_ram~125_q\ $end
$var wire 1 S$ \MEMORIA_DADOS|ALT_INV_ram~117_q\ $end
$var wire 1 T$ \MEMORIA_DADOS|ALT_INV_ram~167_combout\ $end
$var wire 1 U$ \MEMORIA_DADOS|ALT_INV_ram~109_q\ $end
$var wire 1 V$ \MEMORIA_DADOS|ALT_INV_ram~101_q\ $end
$var wire 1 W$ \MEMORIA_DADOS|ALT_INV_ram~93_q\ $end
$var wire 1 X$ \MEMORIA_DADOS|ALT_INV_ram~85_q\ $end
$var wire 1 Y$ \MEMORIA_DADOS|ALT_INV_ram~166_combout\ $end
$var wire 1 Z$ \MEMORIA_DADOS|ALT_INV_ram~77_q\ $end
$var wire 1 [$ \MEMORIA_DADOS|ALT_INV_ram~69_q\ $end
$var wire 1 \$ \MEMORIA_DADOS|ALT_INV_ram~61_q\ $end
$var wire 1 ]$ \MEMORIA_DADOS|ALT_INV_ram~53_q\ $end
$var wire 1 ^$ \MEMORIA_DADOS|ALT_INV_ram~165_combout\ $end
$var wire 1 _$ \MEMORIA_DADOS|ALT_INV_ram~45_q\ $end
$var wire 1 `$ \MEMORIA_DADOS|ALT_INV_ram~37_q\ $end
$var wire 1 a$ \MEMORIA_DADOS|ALT_INV_ram~29_q\ $end
$var wire 1 b$ \MEMORIA_DADOS|ALT_INV_ram~21_q\ $end
$var wire 1 c$ \MEMORIA_DADOS|ALT_INV_dado_out[3]~11_combout\ $end
$var wire 1 d$ \MEMORIA_DADOS|ALT_INV_ram~164_combout\ $end
$var wire 1 e$ \MEMORIA_DADOS|ALT_INV_ram~163_combout\ $end
$var wire 1 f$ \MEMORIA_DADOS|ALT_INV_ram~140_q\ $end
$var wire 1 g$ \MEMORIA_DADOS|ALT_INV_ram~108_q\ $end
$var wire 1 h$ \MEMORIA_DADOS|ALT_INV_ram~76_q\ $end
$var wire 1 i$ \MEMORIA_DADOS|ALT_INV_ram~44_q\ $end
$var wire 1 j$ \MEMORIA_DADOS|ALT_INV_ram~162_combout\ $end
$var wire 1 k$ \MEMORIA_DADOS|ALT_INV_ram~132_q\ $end
$var wire 1 l$ \MEMORIA_DADOS|ALT_INV_ram~100_q\ $end
$var wire 1 m$ \MEMORIA_DADOS|ALT_INV_ram~68_q\ $end
$var wire 1 n$ \MEMORIA_DADOS|ALT_INV_ram~36_q\ $end
$var wire 1 o$ \MEMORIA_DADOS|ALT_INV_ram~161_combout\ $end
$var wire 1 p$ \MEMORIA_DADOS|ALT_INV_ram~124_q\ $end
$var wire 1 q$ \MEMORIA_DADOS|ALT_INV_ram~92_q\ $end
$var wire 1 r$ \MEMORIA_DADOS|ALT_INV_ram~60_q\ $end
$var wire 1 s$ \MEMORIA_DADOS|ALT_INV_ram~28_q\ $end
$var wire 1 t$ \MEMORIA_DADOS|ALT_INV_ram~160_combout\ $end
$var wire 1 u$ \MEMORIA_DADOS|ALT_INV_ram~116_q\ $end
$var wire 1 v$ \MEMORIA_DADOS|ALT_INV_ram~84_q\ $end
$var wire 1 w$ \MEMORIA_DADOS|ALT_INV_ram~52_q\ $end
$var wire 1 x$ \MEMORIA_DADOS|ALT_INV_ram~20_q\ $end
$var wire 1 y$ \MEMORIA_DADOS|ALT_INV_dado_out[2]~10_combout\ $end
$var wire 1 z$ \MEMORIA_DADOS|ALT_INV_ram~159_combout\ $end
$var wire 1 {$ \MEMORIA_DADOS|ALT_INV_ram~158_combout\ $end
$var wire 1 |$ \MEMORIA_DADOS|ALT_INV_ram~139_q\ $end
$var wire 1 }$ \MEMORIA_DADOS|ALT_INV_ram~131_q\ $end
$var wire 1 ~$ \MEMORIA_DADOS|ALT_INV_ram~123_q\ $end
$var wire 1 !% \MEMORIA_DADOS|ALT_INV_ram~115_q\ $end
$var wire 1 "% \MEMORIA_DADOS|ALT_INV_ram~157_combout\ $end
$var wire 1 #% \MEMORIA_DADOS|ALT_INV_ram~107_q\ $end
$var wire 1 $% \MEMORIA_DADOS|ALT_INV_ram~99_q\ $end
$var wire 1 %% \MEMORIA_DADOS|ALT_INV_ram~91_q\ $end
$var wire 1 &% \MEMORIA_DADOS|ALT_INV_ram~83_q\ $end
$var wire 1 '% \MEMORIA_DADOS|ALT_INV_ram~156_combout\ $end
$var wire 1 (% \MEMORIA_DADOS|ALT_INV_ram~75_q\ $end
$var wire 1 )% \MEMORIA_DADOS|ALT_INV_ram~67_q\ $end
$var wire 1 *% \MEMORIA_DADOS|ALT_INV_ram~59_q\ $end
$var wire 1 +% \MEMORIA_DADOS|ALT_INV_ram~51_q\ $end
$var wire 1 ,% \MEMORIA_DADOS|ALT_INV_ram~155_combout\ $end
$var wire 1 -% \MEMORIA_DADOS|ALT_INV_ram~43_q\ $end
$var wire 1 .% \MEMORIA_DADOS|ALT_INV_ram~35_q\ $end
$var wire 1 /% \MEMORIA_DADOS|ALT_INV_ram~27_q\ $end
$var wire 1 0% \MEMORIA_DADOS|ALT_INV_ram~19_q\ $end
$var wire 1 1% \MEMORIA_DADOS|ALT_INV_dado_out[1]~9_combout\ $end
$var wire 1 2% \MEMORIA_DADOS|ALT_INV_ram~154_combout\ $end
$var wire 1 3% \MEMORIA_DADOS|ALT_INV_ram~153_combout\ $end
$var wire 1 4% \MEMORIA_DADOS|ALT_INV_ram~138_q\ $end
$var wire 1 5% \MEMORIA_DADOS|ALT_INV_ram~106_q\ $end
$var wire 1 6% \MEMORIA_DADOS|ALT_INV_ram~74_q\ $end
$var wire 1 7% \MEMORIA_DADOS|ALT_INV_ram~42_q\ $end
$var wire 1 8% \MEMORIA_DADOS|ALT_INV_ram~152_combout\ $end
$var wire 1 9% \MEMORIA_DADOS|ALT_INV_ram~130_q\ $end
$var wire 1 :% \MEMORIA_DADOS|ALT_INV_ram~98_q\ $end
$var wire 1 ;% \MEMORIA_DADOS|ALT_INV_ram~66_q\ $end
$var wire 1 <% \MEMORIA_DADOS|ALT_INV_ram~34_q\ $end
$var wire 1 =% \MEMORIA_DADOS|ALT_INV_ram~151_combout\ $end
$var wire 1 >% \MEMORIA_DADOS|ALT_INV_ram~122_q\ $end
$var wire 1 ?% \MEMORIA_DADOS|ALT_INV_ram~90_q\ $end
$var wire 1 @% \MEMORIA_DADOS|ALT_INV_ram~58_q\ $end
$var wire 1 A% \MEMORIA_DADOS|ALT_INV_ram~26_q\ $end
$var wire 1 B% \MEMORIA_DADOS|ALT_INV_ram~150_combout\ $end
$var wire 1 C% \MEMORIA_DADOS|ALT_INV_ram~114_q\ $end
$var wire 1 D% \MEMORIA_DADOS|ALT_INV_ram~82_q\ $end
$var wire 1 E% \MEMORIA_DADOS|ALT_INV_ram~50_q\ $end
$var wire 1 F% \MEMORIA_DADOS|ALT_INV_ram~18_q\ $end
$var wire 1 G% \ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 H% \DECODIFICADOR_INSTRUCAO|ALT_INV_Mux7~0_combout\ $end
$var wire 1 I% \MEMORIA_DADOS|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 J% \MEMORIA_DADOS|ALT_INV_ram~149_combout\ $end
$var wire 1 K% \MEMORIA_DADOS|ALT_INV_ram~148_combout\ $end
$var wire 1 L% \MEMORIA_DADOS|ALT_INV_ram~137_q\ $end
$var wire 1 M% \MEMORIA_DADOS|ALT_INV_ram~129_q\ $end
$var wire 1 N% \MEMORIA_DADOS|ALT_INV_ram~121_q\ $end
$var wire 1 O% \MEMORIA_DADOS|ALT_INV_ram~113_q\ $end
$var wire 1 P% \MEMORIA_DADOS|ALT_INV_ram~147_combout\ $end
$var wire 1 Q% \MEMORIA_DADOS|ALT_INV_ram~105_q\ $end
$var wire 1 R% \MEMORIA_DADOS|ALT_INV_ram~97_q\ $end
$var wire 1 S% \MEMORIA_DADOS|ALT_INV_ram~89_q\ $end
$var wire 1 T% \MEMORIA_DADOS|ALT_INV_ram~81_q\ $end
$var wire 1 U% \MEMORIA_DADOS|ALT_INV_ram~146_combout\ $end
$var wire 1 V% \MEMORIA_DADOS|ALT_INV_ram~73_q\ $end
$var wire 1 W% \MEMORIA_DADOS|ALT_INV_ram~65_q\ $end
$var wire 1 X% \MEMORIA_DADOS|ALT_INV_ram~57_q\ $end
$var wire 1 Y% \MEMORIA_DADOS|ALT_INV_ram~49_q\ $end
$var wire 1 Z% \MEMORIA_DADOS|ALT_INV_ram~145_combout\ $end
$var wire 1 [% \MEMORIA_DADOS|ALT_INV_ram~41_q\ $end
$var wire 1 \% \MEMORIA_DADOS|ALT_INV_ram~33_q\ $end
$var wire 1 ]% \MEMORIA_DADOS|ALT_INV_ram~25_q\ $end
$var wire 1 ^% \MEMORIA_DADOS|ALT_INV_ram~17_q\ $end
$var wire 1 _% \DECODIFICADOR_INSTRUCAO|ALT_INV_Mux5~0_combout\ $end
$var wire 1 `% \LOGICA_DE_DESVIO|ALT_INV_Saida~0_combout\ $end
$var wire 1 a% \MEMORIA_INTRUCAO|ALT_INV_memROM~15_combout\ $end
$var wire 1 b% \MEMORIA_INTRUCAO|ALT_INV_memROM~14_combout\ $end
$var wire 1 c% \MEMORIA_INTRUCAO|ALT_INV_memROM~13_combout\ $end
$var wire 1 d% \MEMORIA_INTRUCAO|ALT_INV_memROM~12_combout\ $end
$var wire 1 e% \MEMORIA_INTRUCAO|ALT_INV_memROM~11_combout\ $end
$var wire 1 f% \MEMORIA_INTRUCAO|ALT_INV_memROM~10_combout\ $end
$var wire 1 g% \MEMORIA_INTRUCAO|ALT_INV_memROM~9_combout\ $end
$var wire 1 h% \MEMORIA_INTRUCAO|ALT_INV_memROM~8_combout\ $end
$var wire 1 i% \MEMORIA_INTRUCAO|ALT_INV_memROM~7_combout\ $end
$var wire 1 j% \MEMORIA_INTRUCAO|ALT_INV_memROM~6_combout\ $end
$var wire 1 k% \MEMORIA_INTRUCAO|ALT_INV_memROM~5_combout\ $end
$var wire 1 l% \MEMORIA_INTRUCAO|ALT_INV_memROM~4_combout\ $end
$var wire 1 m% \MEMORIA_INTRUCAO|ALT_INV_memROM~3_combout\ $end
$var wire 1 n% \MEMORIA_INTRUCAO|ALT_INV_memROM~2_combout\ $end
$var wire 1 o% \MEMORIA_INTRUCAO|ALT_INV_memROM~1_combout\ $end
$var wire 1 p% \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 q% \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 r% \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 s% \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 t% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 u% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 v% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 w% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 x% \MEMORIA_INTRUCAO|ALT_INV_memROM~0_combout\ $end
$var wire 1 y% \SOMADOR|ALT_INV_Add0~29_sumout\ $end
$var wire 1 z% \SOMADOR|ALT_INV_Add0~25_sumout\ $end
$var wire 1 {% \SOMADOR|ALT_INV_Add0~21_sumout\ $end
$var wire 1 |% \SOMADOR|ALT_INV_Add0~17_sumout\ $end
$var wire 1 }% \SOMADOR|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ~% \SOMADOR|ALT_INV_Add0~9_sumout\ $end
$var wire 1 !& \SOMADOR|ALT_INV_Add0~5_sumout\ $end
$var wire 1 "& \SOMADOR|ALT_INV_Add0~1_sumout\ $end
$var wire 1 #& \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 $& \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 %& \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 && \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 '& \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 (& \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 )& \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 *& \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 +& \REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 ,& \REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 -& \REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 .& \REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 /& \REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 0& \REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 1& \REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 2& \REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 3& \MEMORIA_DADOS|ALT_INV_dado_out~16_combout\ $end
$var wire 1 4& \MEMORIA_DADOS|ALT_INV_process_0~0_combout\ $end
$var wire 1 5& \FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 6& \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 7& \FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 8& \MEMORIA_INTRUCAO|ALT_INV_memROM~19_combout\ $end
$var wire 1 9& \MEMORIA_INTRUCAO|ALT_INV_memROM~18_combout\ $end
$var wire 1 :& \MEMORIA_INTRUCAO|ALT_INV_memROM~17_combout\ $end
$var wire 1 ;& \MEMORIA_INTRUCAO|ALT_INV_memROM~16_combout\ $end
$var wire 1 <& \REG_END_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 =& \REG_END_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 >& \REG_END_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 ?& \REG_END_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 @& \REG_END_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 A& \REG_END_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 B& \REG_END_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 C& \REG_END_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 D& \MUX2|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 E& \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 F& \LOGICA_DE_DESVIO|ALT_INV_Saida~1_combout\ $end
$var wire 1 G& \MEMORIA_DADOS|ALT_INV_dado_out[7]~15_combout\ $end
$var wire 1 H& \MEMORIA_DADOS|ALT_INV_ram~184_combout\ $end
$var wire 1 I& \MEMORIA_DADOS|ALT_INV_ram~183_combout\ $end
$var wire 1 J& \MEMORIA_DADOS|ALT_INV_ram~144_q\ $end
$var wire 1 K& \MEMORIA_DADOS|ALT_INV_ram~112_q\ $end
$var wire 1 L& \MEMORIA_DADOS|ALT_INV_ram~80_q\ $end
$var wire 1 M& \MEMORIA_DADOS|ALT_INV_ram~48_q\ $end
$var wire 1 N& \MEMORIA_DADOS|ALT_INV_ram~182_combout\ $end
$var wire 1 O& \MEMORIA_DADOS|ALT_INV_ram~136_q\ $end
$var wire 1 P& \MEMORIA_DADOS|ALT_INV_ram~104_q\ $end
$var wire 1 Q& \MEMORIA_DADOS|ALT_INV_ram~72_q\ $end
$var wire 1 R& \MEMORIA_DADOS|ALT_INV_ram~40_q\ $end
$var wire 1 S& \MEMORIA_DADOS|ALT_INV_ram~181_combout\ $end
$var wire 1 T& \MEMORIA_DADOS|ALT_INV_ram~128_q\ $end
$var wire 1 U& \MEMORIA_DADOS|ALT_INV_ram~96_q\ $end
$var wire 1 V& \MEMORIA_DADOS|ALT_INV_ram~64_q\ $end
$var wire 1 W& \MEMORIA_DADOS|ALT_INV_ram~32_q\ $end
$var wire 1 X& \MEMORIA_DADOS|ALT_INV_ram~180_combout\ $end
$var wire 1 Y& \MEMORIA_DADOS|ALT_INV_ram~120_q\ $end
$var wire 1 Z& \MEMORIA_DADOS|ALT_INV_ram~88_q\ $end
$var wire 1 [& \MEMORIA_DADOS|ALT_INV_ram~56_q\ $end
$var wire 1 \& \MEMORIA_DADOS|ALT_INV_ram~24_q\ $end
$var wire 1 ]& \MEMORIA_DADOS|ALT_INV_dado_out[6]~14_combout\ $end
$var wire 1 ^& \MEMORIA_DADOS|ALT_INV_ram~179_combout\ $end
$var wire 1 _& \MEMORIA_DADOS|ALT_INV_ram~178_combout\ $end
$var wire 1 `& \MEMORIA_DADOS|ALT_INV_ram~143_q\ $end
$var wire 1 a& \MEMORIA_DADOS|ALT_INV_ram~135_q\ $end
$var wire 1 b& \MEMORIA_DADOS|ALT_INV_ram~127_q\ $end
$var wire 1 c& \MEMORIA_DADOS|ALT_INV_ram~119_q\ $end
$var wire 1 d& \MEMORIA_DADOS|ALT_INV_ram~177_combout\ $end
$var wire 1 e& \MEMORIA_DADOS|ALT_INV_ram~111_q\ $end
$var wire 1 f& \MEMORIA_DADOS|ALT_INV_ram~103_q\ $end
$var wire 1 g& \MEMORIA_DADOS|ALT_INV_ram~95_q\ $end
$var wire 1 h& \MEMORIA_DADOS|ALT_INV_ram~87_q\ $end
$var wire 1 i& \MEMORIA_DADOS|ALT_INV_ram~176_combout\ $end
$var wire 1 j& \MEMORIA_DADOS|ALT_INV_ram~79_q\ $end
$var wire 1 k& \MEMORIA_DADOS|ALT_INV_ram~71_q\ $end
$var wire 1 l& \MEMORIA_DADOS|ALT_INV_ram~63_q\ $end
$var wire 1 m& \MEMORIA_DADOS|ALT_INV_ram~55_q\ $end
$var wire 1 n& \MEMORIA_DADOS|ALT_INV_ram~175_combout\ $end
$var wire 1 o& \MEMORIA_DADOS|ALT_INV_ram~47_q\ $end
$var wire 1 p& \MEMORIA_DADOS|ALT_INV_ram~39_q\ $end
$var wire 1 q& \MEMORIA_DADOS|ALT_INV_ram~31_q\ $end
$var wire 1 r& \MEMORIA_DADOS|ALT_INV_ram~23_q\ $end
$var wire 1 s& \MEMORIA_DADOS|ALT_INV_dado_out[5]~13_combout\ $end
$var wire 1 t& \MEMORIA_DADOS|ALT_INV_ram~174_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
0?
1@
xA
1B
1C
1D
1E
1F
1G
0H
0f
xg
xh
xi
zj
zk
zl
zm
zn
zo
zp
zq
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
1|
1}
0~
0!!
0"!
0#!
1$!
0%!
1&!
1'!
0(!
0)!
0*!
0+!
1,!
1-!
0.!
0/!
00!
11!
02!
03!
04!
15!
06!
07!
18!
19!
0:!
1;!
1<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
1r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
1b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
16#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
1O#
0P#
0Q#
0R#
1S#
0T#
0U#
0V#
0W#
1X#
0Y#
0Z#
0[#
1\#
1]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
1f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
1|#
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
0M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
0c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
0y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
01%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
0G%
1H%
0I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
0`%
0a%
1b%
1c%
1d%
1e%
0f%
0g%
0h%
1i%
0j%
1k%
0l%
1m%
0n%
1o%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
0!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
0*&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
0D&
1E&
1F&
0G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
0]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
0s&
1t&
x;
x<
x=
0>
xI
xJ
xK
0L
0M
0N
0O
0P
0Q
0R
0S
0T
zU
zV
zW
zX
zY
zZ
z[
z\
1]
0^
0_
0`
0a
1b
1c
1d
0e
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
x'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
x0$
01$
02$
03$
04$
05$
06$
07$
08$
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1!
0"
0#
0$
0%
1&
1'
1(
0)
z*
z+
z,
z-
z.
z/
z0
z1
02
03
04
05
06
07
08
09
$end
#10000
1>
1L
1%!
1-$
1,$
1.$
18$
0C&
0v%
0t%
0u%
1+!
10!
0'!
17!
0-!
05!
09!
0;!
0|#
1a%
1g%
1n%
1j%
0~%
1l%
0|%
0}%
1(!
1p!
1.!
1o!
16!
1q!
0]#
0<!
0A!
1`%
1f%
0:&
0m%
08&
0i%
09&
0k%
0$!
0,!
01!
08!
0X#
0]
1D&
0!
0|
0}
0{
1,!
11!
18!
1=!
0c
0b
0d
0(
0'
0&
#20000
0>
0L
0%!
#30000
1>
1L
1%!
1/$
0w%
0&!
1)!
1;!
1>!
1|#
0e%
0a%
1!&
07!
1*!
0=!
1A!
1?!
1~%
0+!
1/!
0d%
0`%
1$!
08!
1}%
1^#
00!
12!
1]
0,!
1|%
0F&
1!
13!
1=!
01!
0y%
#40000
0>
0L
0%!
#50000
1>
1L
1%!
0-$
0,$
0.$
1v%
1t%
1u%
1+!
0/!
10!
02!
1'!
17!
0*!
1:!
0;!
1s!
0|#
0x%
1a%
0c%
0~%
0l%
0|%
0}%
0+!
03!
00!
0(!
0p!
1@!
0A!
1t!
1e#
1|%
1y%
1}%
0o%
0;&
1`%
0b%
19&
1k%
0$!
1X#
0^#
0]
1F&
0D&
0!
1z
1|
1,!
1e
1c
1)
1'
#60000
0>
0L
0%!
#70000
1>
1L
1%!
1-$
0u%
1+!
0>!
1e%
0}%
0?!
1d%
1B!
1D!
1G!
0X#
1D&
0H%
0_%
1w!
1K"
1d"
1}"
18#
1Q#
0E!
18!
0=!
1G%
0#&
0$&
0%&
0&&
0'&
0)&
13"
#80000
0>
0L
0%!
#90000
1>
1L
1%!
1.$
0/$
1$$
1&$
02&
00&
1w%
0v%
07!
1*!
1&!
0)!
0'!
19!
1H!
0s!
1|#
12"
0S#
1v!
1*&
0(&
1x%
04&
0g%
1l%
0!&
1~%
1r
1t
0w!
11"
17!
0*!
0+!
1/!
08!
1=!
1(!
1p!
1]#
1T!
0t!
0e#
1}%
0~%
1)&
1T
1R
10!
1+!
0/!
02"
1J"
1o%
1;&
0f%
09&
0k%
19
17
1$!
18!
0,!
1(&
0}%
0|%
03"
12"
0B!
0D!
0G!
1S#
1I!
0T!
0f#
0K"
1c"
00!
1]
11!
1,!
1|%
1'&
0*&
1H%
1_%
0(&
1!
0z
0d"
1|"
0|
1F!
0S#
1w!
01"
1x!
02"
13"
1K"
0c"
1d"
0|"
1e"
0}"
1~"
08#
19#
0Q#
1E!
1f#
1L"
01!
1&&
0e
1}"
0G%
1#&
1$&
1%&
0&&
0'&
1(&
0)&
1*&
0c
0)
0}"
0d"
12"
0J"
0%&
0'
03"
0e"
0~"
09#
0f#
0(&
1&&
1%&
1e"
0K"
0e"
0F!
13"
1'&
0L"
#100000
0>
0L
0%!
#110000
1>
1L
1%!
1/$
14"
1g#
0^%
00%
0w%
0&!
1)!
09!
0:!
1;!
1C!
0H!
18"
1k#
0Z%
0,%
14&
03&
0a%
1c%
1g%
1!&
07!
1*!
0=!
0]#
0@!
1A!
0n!
0r!
00"
0I"
0b"
0{"
06#
0O#
0I!
1H"
1{#
1~%
0+!
1/!
0J%
0z$
1G&
1]&
1s&
1c$
1y$
11%
1I%
1M$
0`%
1b%
1f%
0j
0k
0l
0m
0n
0o
0p
0q
08!
1}%
1G!
1T#
1d"
1S#
0w!
11"
02"
1J"
1K"
1}"
18#
1Q#
1I"
1r!
10!
0\
0[
0Z
0Y
0X
0W
0V
0U
0,!
0|%
0I%
0y$
0#&
0$&
0%&
0'&
1(&
1)&
0*&
0&&
06&
01
00
0/
0.
0-
0,
0+
0*
1j
1l
0K"
1c"
12"
1F!
0x!
1L"
1e"
1~"
19#
02"
03"
0S#
1f#
11!
0(&
1'&
1\
1Z
0d"
1|"
1*&
1(&
11
1/
0L"
13"
1&&
03"
1U#
0f#
0}"
17#
0F!
1%&
05&
08#
1P#
0e"
1$&
0Q#
0~"
1#&
09#
1V#
#120000
0>
0L
0%!
#130000
1>
1L
1%!
0-$
1,$
0.$
0/$
0$$
1W#
0&$
12&
0E&
10&
1w%
1v%
0t%
1u%
1+!
0/!
00!
12!
17!
0*!
1&!
0)!
15!
1:!
0;!
1>!
0C!
0|#
12"
0J"
1S#
0v!
0*&
0(&
13&
0e%
1a%
0c%
0n%
0!&
0~%
1|%
0}%
0r
0t
1w!
01"
1K"
0c"
07!
0+!
13!
10!
02!
1,!
01!
18!
1=!
06!
0q!
1@!
0A!
1?!
1n!
10"
1b"
1{"
16#
1O#
13"
0U#
1f#
0|%
0y%
1}%
1~%
0'&
0)&
0T
0R
03!
1d"
0|"
02"
15&
0G&
0]&
0s&
0c$
01%
0M$
0d%
1`%
0b%
1:&
1m%
09
07
0$!
zj
zk
zl
zm
zn
zo
zp
zq
1x!
1L"
08!
0,!
14!
11!
1(&
0&&
1y%
08"
0k#
0G!
1R#
0T#
1X#
0d"
0w!
0K"
18#
0P#
1Q#
0V#
07#
0]
z\
z[
zZ
zY
zX
zW
zV
zU
04!
1F!
03"
0#&
0$&
1'&
1)&
1&&
0D&
16&
07&
1Z%
1,%
0!
z1
z0
z/
z.
z-
z,
z+
z*
08#
0Q#
1{
0H"
0{#
01!
18!
0=!
0F!
0x!
0L"
1~"
19#
1V#
1#&
1$&
1J%
1z$
1d
0~"
09#
1(
#140000
0>
0L
0%!
#150000
1>
1L
1%!
0,$
1.$
0v%
1t%
00!
17!
1-!
05!
19!
1s!
1|#
0x%
0g%
1n%
0j%
0~%
1|%
0.!
0o!
16!
1q!
1]#
1t!
1e#
0o%
0;&
0f%
0:&
0m%
18&
1i%
1$!
11!
08!
1=!
1]
1!
1z
1}
0{
1e
1b
0d
1)
0(
1&
#160000
0>
0L
0%!
#170000
1>
1L
1%!
1,$
0.$
1/$
0w%
1v%
0t%
10!
07!
0&!
1)!
0-!
09!
0:!
0>!
0s!
0|#
1x%
1e%
1c%
1g%
1j%
1!&
1~%
0|%
17!
1.!
1o!
0]#
0@!
0?!
0t!
0e#
0~%
1o%
1;&
1d%
1b%
1f%
08&
0i%
0$!
01!
0X#
0=!
18"
1k#
0]
0Z%
0,%
1D&
0!
0z
0}
11!
18!
1H"
1{#
0e
0J%
0z$
0b
0)
0&
#180000
0>
0L
0%!
#190000
1>
1L
1%!
1.$
0/$
1w%
0v%
07!
1*!
1&!
0)!
1'!
1:!
0c%
0l%
0!&
1~%
17!
0*!
1+!
08!
1=!
0(!
0p!
1@!
0}%
0~%
0+!
0b%
19&
1k%
18!
1,!
1}%
0H"
0{#
1B!
1D!
1G!
0,!
0H%
0_%
1J%
1z$
1|
0S#
1v!
1w!
1K"
1d"
1}"
18#
1Q#
0E!
1G%
0#&
0$&
0%&
0&&
0'&
0)&
1*&
1c
0w!
11"
1'
13"
0f#
1)&
12"
0(&
#200000
0>
0L
0%!
#210000
1>
1L
1%!
1/$
1$$
00&
0w%
0&!
1)!
0'!
0:!
1;!
1C!
1|#
02"
1J"
1(&
03&
0a%
1c%
1l%
1!&
1t
0K"
1c"
07!
1*!
0=!
1(!
1p!
0@!
1A!
0n!
0r!
00"
0I"
0b"
0{"
06#
0O#
1~%
1'&
1R
1+!
0d"
1|"
1G&
1]&
1s&
1c$
1y$
11%
1I%
1M$
0`%
1b%
09&
0k%
17
1$!
0j
0k
0l
0m
0n
0o
0p
0q
08!
1&&
0}%
1H"
1{#
0B!
0D!
0R#
12"
03"
0}"
17#
1]
0\
0[
0Z
0Y
0X
0W
0V
0U
1,!
1%&
0(&
17&
1H%
1_%
0J%
0z$
1!
01
00
0/
0.
0-
0,
0+
0*
08#
1P#
0|
1I"
1r!
1E!
1T#
0V#
1$&
0Q#
06&
0G%
0I%
0y$
0c
1j
1l
1#&
0'
02"
1S#
0v!
13"
19#
1\
1Z
09#
0*&
1(&
11
1/
1w!
01"
03"
1f#
0)&
12"
0J"
1x!
0(&
1K"
0c"
13"
0'&
1d"
0|"
1L"
0&&
1}"
07#
1F!
0%&
18#
0P#
1e"
0$&
1Q#
1~"
0#&
19#
#220000
0>
0L
0%!
#230000
1>
1L
1%!
1-$
0.$
0/$
1"$
1%$
1#$
1!$
1~#
1}#
0W#
1&$
02&
1E&
0+&
0,&
0-&
0/&
01&
0.&
1w%
1v%
0u%
0+!
1/!
17!
0*!
1&!
0)!
15!
19!
1:!
0;!
1>!
0C!
1s!
0d"
1|"
0w!
11"
0K"
1c"
0}"
17#
08#
1P#
0Q#
0S#
1v!
1*&
1#&
1$&
1%&
1'&
1)&
1&&
0x%
13&
0e%
1a%
0c%
0g%
0n%
0!&
0~%
1}%
1r
1y
1x
1w
1u
1s
1v
1w!
1Q#
18#
1d"
02"
1J"
1}"
07!
1+!
0/!
00!
12!
0,!
18!
1=!
06!
0q!
1]#
1@!
0A!
1?!
1n!
10"
1b"
1{"
16#
1O#
1t!
1e#
0F!
0x!
0L"
0e"
0~"
09#
0f#
1|%
0}%
1~%
0%&
1(&
0&&
0$&
0#&
0)&
1T
1M
1N
1O
1Q
1S
1P
13!
10!
02!
1K"
0o%
0;&
0G&
0]&
0s&
0c$
01%
0M$
0d%
1`%
0b%
0f%
1:&
1m%
19
18
16
15
14
13
12
zj
zk
zl
zm
zn
zo
zp
zq
1x!
19#
1~"
1F!
03"
1e"
08!
1,!
01!
0'&
0|%
0y%
0G!
0T#
0d"
0w!
0K"
0}"
08#
0Q#
08"
0k#
03!
z\
z[
zZ
zY
zX
zW
zV
zU
14!
11!
1L"
1y%
1Z%
1,%
1#&
1$&
1%&
1'&
1)&
1&&
16&
z1
z0
z/
z.
z-
z,
z+
z*
1z
1{
0F!
0x!
0L"
0e"
0~"
09#
0H"
0{#
04!
1e
1J%
1z$
1d
1)
1(
#240000
0>
0L
0%!
#250000
1>
1L
1%!
1/$
0w%
0&!
1)!
1'!
1-!
05!
09!
0|#
1g%
1n%
0j%
0l%
1!&
17!
0=!
0(!
0p!
0.!
0o!
16!
1q!
0]#
0~%
1f%
0:&
0m%
18&
1i%
19&
1k%
0$!
18!
1X#
0]
0D&
0!
1|
1}
0{
08!
1=!
1c
1b
0d
0(
1'
1&
#260000
0>
0L
0%!
#270000
1>
1L
1%!
#280000
0>
0L
0%!
#290000
1>
1L
1%!
#300000
0>
0L
0%!
#310000
1>
1L
1%!
#320000
0>
0L
0%!
#330000
1>
1L
1%!
#340000
0>
0L
0%!
#350000
1>
1L
1%!
#360000
0>
0L
0%!
#370000
1>
1L
1%!
#380000
0>
0L
0%!
#390000
1>
1L
1%!
#400000
0>
0L
0%!
#410000
1>
1L
1%!
#420000
0>
0L
0%!
#430000
1>
1L
1%!
#440000
0>
0L
0%!
#450000
1>
1L
1%!
#460000
0>
0L
0%!
#470000
1>
1L
1%!
#480000
0>
0L
0%!
#490000
1>
1L
1%!
#500000
0>
0L
0%!
#510000
1>
1L
1%!
#520000
0>
0L
0%!
#530000
1>
1L
1%!
#540000
0>
0L
0%!
#550000
1>
1L
1%!
#560000
0>
0L
0%!
#570000
1>
1L
1%!
#580000
0>
0L
0%!
#590000
1>
1L
1%!
#600000
0>
0L
0%!
#610000
1>
1L
1%!
#620000
0>
0L
0%!
#630000
1>
1L
1%!
#640000
0>
0L
0%!
#650000
1>
1L
1%!
#660000
0>
0L
0%!
#670000
1>
1L
1%!
#680000
0>
0L
0%!
#690000
1>
1L
1%!
#700000
0>
0L
0%!
#710000
1>
1L
1%!
#720000
0>
0L
0%!
#730000
1>
1L
1%!
#740000
0>
0L
0%!
#750000
1>
1L
1%!
#760000
0>
0L
0%!
#770000
1>
1L
1%!
#780000
0>
0L
0%!
#790000
1>
1L
1%!
#800000
0>
0L
0%!
#810000
1>
1L
1%!
#820000
0>
0L
0%!
#830000
1>
1L
1%!
#840000
0>
0L
0%!
#850000
1>
1L
1%!
#860000
0>
0L
0%!
#870000
1>
1L
1%!
#880000
0>
0L
0%!
#890000
1>
1L
1%!
#900000
0>
0L
0%!
#910000
1>
1L
1%!
#920000
0>
0L
0%!
#930000
1>
1L
1%!
#940000
0>
0L
0%!
#950000
1>
1L
1%!
#960000
0>
0L
0%!
#970000
1>
1L
1%!
#980000
0>
0L
0%!
#990000
1>
1L
1%!
#1000000
