Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 7/asgn7_1 - Copy/Barrel_Shifter_tb_isim_beh.exe -prj D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 7/asgn7_1 - Copy/Barrel_Shifter_tb_beh.prj work.Barrel_Shifter_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 7/asgn7_1 - Copy/MUX_2x1.v" into library work
Analyzing Verilog file "D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 7/asgn7_1 - Copy/Barrel_Shifter.v" into library work
Analyzing Verilog file "D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 7/asgn7_1 - Copy/Barrel_Shifter_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MUX_2x1
Compiling module Barrel_Shifter
Compiling module Barrel_Shifter_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/My Study Folder/3rd Year/Sem 5/COA/Lab/Assignment 7/asgn7_1 - Copy/Barrel_Shifter_tb_isim_beh.exe
Fuse Memory Usage: 27656 KB
Fuse CPU Usage: 530 ms
