git clone --depth 1 --no-tags https://github.com/mariatheresahqs/RISCV-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/315288232
git clone --depth 1 --no-tags https://github.com/kaiXlee/32-bit-RISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/316023018
git clone --depth 1 --no-tags https://github.com/yashichawla/DDCO-Lab-UE19CS206.git f:/verilog_sva_gh_scraper/data/full_repos/314206957
git clone --depth 1 --no-tags https://github.com/Tatev2919/Timer.git f:/verilog_sva_gh_scraper/data/full_repos/314291387
git clone --depth 1 --no-tags https://github.com/jjts/ecmp-test.git f:/verilog_sva_gh_scraper/data/full_repos/312667050
git clone --depth 1 --no-tags https://github.com/emwilbanks/DSwitch.git f:/verilog_sva_gh_scraper/data/full_repos/313053321
git clone --depth 1 --no-tags https://github.com/Tatev2919/Shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/314307965
git clone --depth 1 --no-tags https://github.com/Tatev2919/Traffic-light-model-.git f:/verilog_sva_gh_scraper/data/full_repos/314301916
git clone --depth 1 --no-tags https://github.com/Vanegas19125/Proyecto_uP_Jose_Vanegas.git f:/verilog_sva_gh_scraper/data/full_repos/315212648
git clone --depth 1 --no-tags https://github.com/est19264/uP-Diego-Estrada-19264.git f:/verilog_sva_gh_scraper/data/full_repos/315198890
git clone --depth 1 --no-tags https://github.com/lachlansneff/afm.git f:/verilog_sva_gh_scraper/data/full_repos/315443664
git clone --depth 1 --no-tags https://github.com/Jec222/EE4352_Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/314404727
git clone --depth 1 --no-tags https://github.com/Qingsir/FPGA-Rubiks-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/316172705
git clone --depth 1 --no-tags https://github.com/GuillemCabo/ASIC_watch.git f:/verilog_sva_gh_scraper/data/full_repos/316253256
git clone --depth 1 --no-tags https://github.com/otreblan/lab6.git f:/verilog_sva_gh_scraper/data/full_repos/312935716
git clone --depth 1 --no-tags https://github.com/666vegetable/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/312977900
git clone --depth 1 --no-tags https://github.com/brennop/riscx.git f:/verilog_sva_gh_scraper/data/full_repos/312854547
git clone --depth 1 --no-tags https://github.com/youknowitskyle/MIPS-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/312949854
git clone --depth 1 --no-tags https://github.com/panzerox123/Non-Restoring-Division-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/313038144
git clone --depth 1 --no-tags https://github.com/risapav/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/312359355
git clone --depth 1 --no-tags https://github.com/terciosato/Digital-Systems-Course---UNIFEI.git f:/verilog_sva_gh_scraper/data/full_repos/312675024
git clone --depth 1 --no-tags https://github.com/emwilbanks/OneBitAdder.git f:/verilog_sva_gh_scraper/data/full_repos/313062506
git clone --depth 1 --no-tags https://github.com/Pedro-Rella/ecmp-teste-exemplo.git f:/verilog_sva_gh_scraper/data/full_repos/313682756
git clone --depth 1 --no-tags https://github.com/jeshu54/Verilog-Learning.git f:/verilog_sva_gh_scraper/data/full_repos/314003174
git clone --depth 1 --no-tags https://github.com/ThusharaWeerasundara/MIPS-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/314010838
git clone --depth 1 --no-tags https://github.com/IA-C-CPU-coursework/CPU-coursework.git f:/verilog_sva_gh_scraper/data/full_repos/314593007
git clone --depth 1 --no-tags https://github.com/god19260/Proyecto_Final_Digital_I_FredyGodoy_19260.git f:/verilog_sva_gh_scraper/data/full_repos/315211276
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/Verilog-design.git f:/verilog_sva_gh_scraper/data/full_repos/315145150
git clone --depth 1 --no-tags https://github.com/eriknj99/8BitCPU-VLog.git f:/verilog_sva_gh_scraper/data/full_repos/314709595
git clone --depth 1 --no-tags https://github.com/RubenFr-zz/Watermarking.git f:/verilog_sva_gh_scraper/data/full_repos/314658044
git clone --depth 1 --no-tags https://github.com/Tatev2919/PWM_generator.git f:/verilog_sva_gh_scraper/data/full_repos/314313221
git clone --depth 1 --no-tags https://github.com/taiyoslime/rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/315382466
git clone --depth 1 --no-tags https://github.com/locnnil/MIPS_GITHUB.git f:/verilog_sva_gh_scraper/data/full_repos/316841912
git clone --depth 1 --no-tags https://github.com/Praseeda-S/RISC-V-Soc.git f:/verilog_sva_gh_scraper/data/full_repos/313849252
git clone --depth 1 --no-tags https://github.com/sudhamshu091/32-Verilog-Mini-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/317919042
git clone --depth 1 --no-tags https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/321054187
git clone --depth 1 --no-tags https://github.com/schlae/snark-barker-mca.git f:/verilog_sva_gh_scraper/data/full_repos/317019633
git clone --depth 1 --no-tags https://github.com/kooscode/srgh-matrix-trinity.git f:/verilog_sva_gh_scraper/data/full_repos/320377288
git clone --depth 1 --no-tags https://github.com/defparam/PCI2Nano-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/320314784
git clone --depth 1 --no-tags https://github.com/flyjancy/CortexM0_SoC_Task.git f:/verilog_sva_gh_scraper/data/full_repos/320835334
git clone --depth 1 --no-tags https://github.com/defparam/PCI2Nano-PCB.git f:/verilog_sva_gh_scraper/data/full_repos/319496249
git clone --depth 1 --no-tags https://github.com/yrrapt/caravel_amsat_txrx_ic.git f:/verilog_sva_gh_scraper/data/full_repos/319398582
git clone --depth 1 --no-tags https://github.com/ucb-cs250/caravel_fpga250.git f:/verilog_sva_gh_scraper/data/full_repos/318664208
git clone --depth 1 --no-tags https://github.com/janschiefer/verilog_spi.git f:/verilog_sva_gh_scraper/data/full_repos/319442946
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ASIC-implementation-of-AES.git f:/verilog_sva_gh_scraper/data/full_repos/317166748
git clone --depth 1 --no-tags https://github.com/ombhilare999/riscv-core.git f:/verilog_sva_gh_scraper/data/full_repos/321770459
git clone --depth 1 --no-tags https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hd.git f:/verilog_sva_gh_scraper/data/full_repos/318051967
git clone --depth 1 --no-tags https://github.com/shalan/Chameleon_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/317298519
git clone --depth 1 --no-tags https://github.com/har-in-air/SIPEED_TANG_PRIMER.git f:/verilog_sva_gh_scraper/data/full_repos/318530504
git clone --depth 1 --no-tags https://github.com/qxdn/16QAM.git f:/verilog_sva_gh_scraper/data/full_repos/320856439
git clone --depth 1 --no-tags https://github.com/jacquesdriessen/MiSTer-mandelbrot.git f:/verilog_sva_gh_scraper/data/full_repos/320863011
git clone --depth 1 --no-tags https://github.com/Bryce-Readyhough/caravel_UNCC_MPW_1.git f:/verilog_sva_gh_scraper/data/full_repos/319402190
git clone --depth 1 --no-tags https://github.com/z0gSh1u/minisys-1-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/320464222
git clone --depth 1 --no-tags https://github.com/jprx/pretty-secure-processor.git f:/verilog_sva_gh_scraper/data/full_repos/319156047
git clone --depth 1 --no-tags https://github.com/ClockWorkKid/FGPA-Based-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/319751090
git clone --depth 1 --no-tags https://github.com/risclite/rv3n.git f:/verilog_sva_gh_scraper/data/full_repos/319868036
git clone --depth 1 --no-tags https://github.com/SH-Hattrick/NJU-Digital-Circuits-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/318379183
git clone --depth 1 --no-tags https://github.com/adwranovsky/hdmi_pmod.git f:/verilog_sva_gh_scraper/data/full_repos/321205850
git clone --depth 1 --no-tags https://github.com/google/skywater-pdk-libs-sky130_fd_io.git f:/verilog_sva_gh_scraper/data/full_repos/318052046
git clone --depth 1 --no-tags https://github.com/natanvotre/fm-transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/321504861
git clone --depth 1 --no-tags https://github.com/adimitris/verilog-LDPC-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/321766640
git clone --depth 1 --no-tags https://github.com/mabrains/caravel_analog_rf.git f:/verilog_sva_gh_scraper/data/full_repos/321116652
git clone --depth 1 --no-tags https://github.com/CodePurble/sap.git f:/verilog_sva_gh_scraper/data/full_repos/317137091
git clone --depth 1 --no-tags https://github.com/shalan/NfiVe32.git f:/verilog_sva_gh_scraper/data/full_repos/318240598
git clone --depth 1 --no-tags https://github.com/hsc-latte/caravel-hs32core.git f:/verilog_sva_gh_scraper/data/full_repos/319767723
git clone --depth 1 --no-tags https://github.com/way-zer/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/318451044
git clone --depth 1 --no-tags https://github.com/leepersie/nexys4-ddr.git f:/verilog_sva_gh_scraper/data/full_repos/321362930
git clone --depth 1 --no-tags https://github.com/hsc-latte/hs32core-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/317324352
git clone --depth 1 --no-tags https://github.com/letyrodri/fpga-super-mario.git f:/verilog_sva_gh_scraper/data/full_repos/321523949
git clone --depth 1 --no-tags https://github.com/nmrenyi/RISCV-MultiCycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/320599158
git clone --depth 1 --no-tags https://github.com/google/skywater-pdk-libs-sky130_fd_sc_ls.git f:/verilog_sva_gh_scraper/data/full_repos/318052019
git clone --depth 1 --no-tags https://github.com/lnis-uofu/Caravel-QLAP3.git f:/verilog_sva_gh_scraper/data/full_repos/318313799
git clone --depth 1 --no-tags https://github.com/google/skywater-pdk-libs-sky130_fd_sc_ms.git f:/verilog_sva_gh_scraper/data/full_repos/318052010
git clone --depth 1 --no-tags https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hdll.git f:/verilog_sva_gh_scraper/data/full_repos/318051974
git clone --depth 1 --no-tags https://github.com/lnis-uofu/Caravel-SOFA-CHD.git f:/verilog_sva_gh_scraper/data/full_repos/318308782
git clone --depth 1 --no-tags https://github.com/lakshmi-sathi/caravel_avsdpll1v8.git f:/verilog_sva_gh_scraper/data/full_repos/319364516
git clone --depth 1 --no-tags https://github.com/ibrahimayaz95/UART.git f:/verilog_sva_gh_scraper/data/full_repos/318853153
git clone --depth 1 --no-tags https://github.com/ktpss95112/CA2020-Project-1.git f:/verilog_sva_gh_scraper/data/full_repos/318432722
git clone --depth 1 --no-tags https://github.com/hplp/MEMulator.git f:/verilog_sva_gh_scraper/data/full_repos/317709247
git clone --depth 1 --no-tags https://github.com/suoglu/Pmod.git f:/verilog_sva_gh_scraper/data/full_repos/320723517
git clone --depth 1 --no-tags https://github.com/ARMINPAN/Verilog_Project_Sharif.git f:/verilog_sva_gh_scraper/data/full_repos/321620860
git clone --depth 1 --no-tags https://github.com/google/skywater-pdk-libs-sky130_fd_sc_lp.git f:/verilog_sva_gh_scraper/data/full_repos/318051989
git clone --depth 1 --no-tags https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hvl.git f:/verilog_sva_gh_scraper/data/full_repos/318052029
git clone --depth 1 --no-tags https://github.com/jborza/vga_serial_display.git f:/verilog_sva_gh_scraper/data/full_repos/321135289
git clone --depth 1 --no-tags https://github.com/rlee287/hardware-bus-infrastructure.git f:/verilog_sva_gh_scraper/data/full_repos/318646529
git clone --depth 1 --no-tags https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hs.git f:/verilog_sva_gh_scraper/data/full_repos/318052001
git clone --depth 1 --no-tags https://github.com/JJ300119/FPGA-DDSsignalgenerator.git f:/verilog_sva_gh_scraper/data/full_repos/320139784
git clone --depth 1 --no-tags https://github.com/lzhj73/fft64.git f:/verilog_sva_gh_scraper/data/full_repos/318961479
git clone --depth 1 --no-tags https://github.com/duixiaoji/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/318760839
git clone --depth 1 --no-tags https://github.com/Holonium/74xx-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/317976560
git clone --depth 1 --no-tags https://github.com/shalan/N5_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/317289782
git clone --depth 1 --no-tags https://github.com/daneshvar-amrollahi/Digital-Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/320805708
git clone --depth 1 --no-tags https://github.com/seanpm2001/SNU_2D_ProgrammingTools_IDE_Verilog-AMS.git f:/verilog_sva_gh_scraper/data/full_repos/317415211
git clone --depth 1 --no-tags https://github.com/crusader2000/Intro_To_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/317436029
git clone --depth 1 --no-tags https://github.com/jborza/fpga-chip8.git f:/verilog_sva_gh_scraper/data/full_repos/319007136
git clone --depth 1 --no-tags https://github.com/lnis-uofu/Caravel-QLSOFA-HD.git f:/verilog_sva_gh_scraper/data/full_repos/318308948
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fw-wishbone-bridges.git f:/verilog_sva_gh_scraper/data/full_repos/319183374
git clone --depth 1 --no-tags https://github.com/apdn/WBSoC.git f:/verilog_sva_gh_scraper/data/full_repos/317944465
git clone --depth 1 --no-tags https://github.com/Lucky-H6/MIPS-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/318456419
git clone --depth 1 --no-tags https://github.com/sbansal22/dual-core-mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/321161980
