

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Loop_loop_sum_broadcast_proc'
================================================================
* Date:           Wed Oct  8 15:53:32 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_sum_broadcast  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      46|      81|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_67_p2               |         +|   0|  0|  18|          11|           1|
    |ap_condition_82            |       and|   0|  0|   2|           1|           1|
    |icmp_ln451_fu_61_p2        |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          25|          17|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1        |   9|          2|   11|         22|
    |i_fu_36                     |   9|          2|   11|         22|
    |sum_broadcast_stream_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  45|         10|   25|         50|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |  11|   0|   11|          0|
    |p_read_1_reg_85          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|   46|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_sum_broadcast_proc|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_sum_broadcast_proc|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_sum_broadcast_proc|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_sum_broadcast_proc|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_sum_broadcast_proc|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_sum_broadcast_proc|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_sum_broadcast_proc|  return value|
|sum_broadcast_stream_din             |  out|   32|     ap_fifo|                                  sum_broadcast_stream|       pointer|
|sum_broadcast_stream_num_data_valid  |   in|   16|     ap_fifo|                                  sum_broadcast_stream|       pointer|
|sum_broadcast_stream_fifo_cap        |   in|   16|     ap_fifo|                                  sum_broadcast_stream|       pointer|
|sum_broadcast_stream_full_n          |   in|    1|     ap_fifo|                                  sum_broadcast_stream|       pointer|
|sum_broadcast_stream_write           |  out|    1|     ap_fifo|                                  sum_broadcast_stream|       pointer|
|p_read                               |   in|   32|     ap_none|                                                p_read|        scalar|
+-------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

