
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -143.23

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -1.04

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -1.04

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.78 source latency sa21_sr[1]$_DFF_P_/CLK ^
  -0.68 target latency sa32_sr[1]$_DFF_P_/CLK ^
  -0.01 CRPR
--------------
   0.08 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: key[98] (input port clocked by clk)
Endpoint: u0.w[0][2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 v input external delay
     1    0.01    0.00    0.00    0.60 v key[98] (in)
                                         key[98] (net)
                  0.00    0.00    0.60 v input126/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.07    0.16    0.18    0.78 v input126/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net213 (net)
                  0.16    0.00    0.78 v _16770_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.11    0.12    0.90 ^ _16770_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _07944_ (net)
                  0.11    0.00    0.90 ^ _16771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.05    0.05    0.94 v _16771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00311_ (net)
                  0.05    0.00    0.94 v u0.w[0][2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  0.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.09    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.18    0.44    0.37    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.44    0.01    0.53 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.26    0.12    0.23    0.76 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    0.76 ^ u0.w[0][2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    0.76   clock reconvergence pessimism
                          0.10    0.86   library hold time
                                  0.86   data required time
-----------------------------------------------------------------------------
                                  0.86   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u0.w[1][1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.09    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.18    0.44    0.37    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.44    0.01    0.53 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.26    0.12    0.23    0.76 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    0.76 ^ u0.w[1][1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.11    0.14    0.51    1.27 v u0.w[1][1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         u0.w[1][1] (net)
                  0.14    0.00    1.27 v _16283_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.07    0.27    0.42    1.69 ^ _16283_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07548_ (net)
                  0.27    0.00    1.69 ^ _16284_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.30    1.99 v _16284_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07549_ (net)
                  0.08    0.00    1.99 v _16285_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.09    0.34    0.48    2.47 ^ _16285_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07550_ (net)
                  0.34    0.00    2.47 ^ _18031_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     7    0.12    0.27    0.20    2.68 v _18031_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _15605_ (net)
                  0.27    0.00    2.68 v _31898_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.08    0.31    0.50    3.18 ^ _31898_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15608_ (net)
                  0.31    0.00    3.18 ^ _18041_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     2    0.06    0.16    0.14    3.33 v _18041_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09160_ (net)
                  0.16    0.00    3.33 v _18042_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.13    0.31    0.23    3.56 ^ _18042_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _09161_ (net)
                  0.31    0.00    3.56 ^ _18059_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.13    3.69 v _18059_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09178_ (net)
                  0.18    0.00    3.69 v _18060_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.09    0.19    0.16    3.85 ^ _18060_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09179_ (net)
                  0.19    0.00    3.85 ^ _18306_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.18    4.03 ^ _18306_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09423_ (net)
                  0.09    0.00    4.03 ^ _18308_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.08    4.11 v _18308_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09425_ (net)
                  0.14    0.00    4.11 v _18312_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.18    0.16    4.27 ^ _18312_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09429_ (net)
                  0.18    0.00    4.27 ^ _18313_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.08    4.35 v _18313_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09430_ (net)
                  0.10    0.00    4.35 v _18314_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.10    4.45 ^ _18314_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09431_ (net)
                  0.13    0.00    4.45 ^ _18315_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.12    0.07    4.52 v _18315_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09432_ (net)
                  0.12    0.00    4.52 v _18348_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.12    4.64 ^ _18348_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00018_ (net)
                  0.15    0.00    4.64 ^ u0.u2.d[2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.64   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.17    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.09    0.13    3.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.00    3.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    1.21    0.45    0.34    3.47 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.45    0.01    3.48 ^ clkbuf_leaf_3_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.26    0.12    0.21    3.70 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_3_clk (net)
                  0.12    0.00    3.70 ^ u0.u2.d[2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.01    3.71   clock reconvergence pessimism
                         -0.12    3.59   library setup time
                                  3.59   data required time
-----------------------------------------------------------------------------
                                  3.59   data required time
                                 -4.64   data arrival time
-----------------------------------------------------------------------------
                                 -1.04   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u0.w[1][1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.09    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.00    0.15 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.18    0.44    0.37    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.44    0.01    0.53 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.26    0.12    0.23    0.76 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    0.76 ^ u0.w[1][1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.11    0.14    0.51    1.27 v u0.w[1][1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         u0.w[1][1] (net)
                  0.14    0.00    1.27 v _16283_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.07    0.27    0.42    1.69 ^ _16283_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07548_ (net)
                  0.27    0.00    1.69 ^ _16284_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.30    1.99 v _16284_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07549_ (net)
                  0.08    0.00    1.99 v _16285_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.09    0.34    0.48    2.47 ^ _16285_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07550_ (net)
                  0.34    0.00    2.47 ^ _18031_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     7    0.12    0.27    0.20    2.68 v _18031_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _15605_ (net)
                  0.27    0.00    2.68 v _31898_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.08    0.31    0.50    3.18 ^ _31898_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15608_ (net)
                  0.31    0.00    3.18 ^ _18041_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     2    0.06    0.16    0.14    3.33 v _18041_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09160_ (net)
                  0.16    0.00    3.33 v _18042_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.13    0.31    0.23    3.56 ^ _18042_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _09161_ (net)
                  0.31    0.00    3.56 ^ _18059_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.13    3.69 v _18059_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09178_ (net)
                  0.18    0.00    3.69 v _18060_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.09    0.19    0.16    3.85 ^ _18060_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09179_ (net)
                  0.19    0.00    3.85 ^ _18306_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.18    4.03 ^ _18306_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09423_ (net)
                  0.09    0.00    4.03 ^ _18308_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.08    4.11 v _18308_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09425_ (net)
                  0.14    0.00    4.11 v _18312_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.18    0.16    4.27 ^ _18312_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09429_ (net)
                  0.18    0.00    4.27 ^ _18313_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.08    4.35 v _18313_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09430_ (net)
                  0.10    0.00    4.35 v _18314_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.10    4.45 ^ _18314_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09431_ (net)
                  0.13    0.00    4.45 ^ _18315_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.12    0.07    4.52 v _18315_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09432_ (net)
                  0.12    0.00    4.52 v _18348_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.15    0.12    4.64 ^ _18348_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00018_ (net)
                  0.15    0.00    4.64 ^ u0.u2.d[2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.64   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.17    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    3.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.20    0.09    0.13    3.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.09    0.00    3.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    1.21    0.45    0.34    3.47 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.45    0.01    3.48 ^ clkbuf_leaf_3_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.26    0.12    0.21    3.70 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_3_clk (net)
                  0.12    0.00    3.70 ^ u0.u2.d[2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.01    3.71   clock reconvergence pessimism
                         -0.12    3.59   library setup time
                                  3.59   data required time
-----------------------------------------------------------------------------
                                  3.59   data required time
                                 -4.64   data arrival time
-----------------------------------------------------------------------------
                                 -1.04   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.0246188640594482

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7231

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.23959439992904663

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8205

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.37    0.52 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.76 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.76 ^ u0.w[1][1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.51    1.27 v u0.w[1][1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.42    1.69 ^ _16283_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.30    1.99 v _16284_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.48    2.47 ^ _16285_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.20    2.68 v _18031_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.51    3.18 ^ _31898_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.14    3.33 v _18041_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.23    3.56 ^ _18042_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.13    3.69 v _18059_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    3.85 ^ _18060_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.18    4.03 ^ _18306_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.08    4.11 v _18308_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.16    4.27 ^ _18312_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.08    4.35 v _18313_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.10    4.45 ^ _18314_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.07    4.52 v _18315_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.12    4.64 ^ _18348_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    4.64 ^ u0.u2.d[2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.64   data arrival time

   3.00    3.00   clock clk (rise edge)
   0.00    3.00   clock source latency
   0.00    3.00 ^ clk (in)
   0.13    3.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    3.47 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    3.70 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    3.70 ^ u0.u2.d[2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.01    3.71   clock reconvergence pessimism
  -0.12    3.59   library setup time
           3.59   data required time
---------------------------------------------------------
           3.59   data required time
          -4.64   data arrival time
---------------------------------------------------------
          -1.04   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    0.47 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    0.69 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.69 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.46    1.15 ^ u0.w[1][14]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.05    1.21 v _16669_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    1.21 v u0.w[1][14]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.21   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.37    0.52 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24    0.76 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.76 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
  -0.07    0.69   clock reconvergence pessimism
   0.10    0.79   library hold time
           0.79   data required time
---------------------------------------------------------
           0.79   data required time
          -1.21   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.6973

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.7613

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
4.6365

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-1.0420

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-22.473849

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.59e-01   1.68e-01   3.41e-07   5.27e-01   4.1%
Combinational          5.85e+00   6.22e+00   3.77e-06   1.21e+01  94.1%
Clock                  1.33e-01   9.79e-02   1.66e-07   2.31e-01   1.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.35e+00   6.48e+00   4.27e-06   1.28e+01 100.0%
                          49.5%      50.5%       0.0%
