
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 14:20:42 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 40492 ; free virtual = 43196
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 40488 ; free virtual = 43193
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:354).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:349).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:344).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:337).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 40568 ; free virtual = 43272
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_list_pop__dmemL106R' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'init' into 'process_top' (<stdin>:329) automatically.
INFO: [XFORM 203-602] Inlining function 'add' into 'process_top' (<stdin>:332) automatically.
INFO: [XFORM 203-602] Inlining function 'add_at' into 'process_top' (<stdin>:341) automatically.
INFO: [XFORM 203-602] Inlining function 'remove_node' into 'process_top' (<stdin>:347) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 40643 ; free virtual = 43347
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_list_pop__dmemL106R' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'add' into 'process_top' (<stdin>:332) automatically.
INFO: [XFORM 203-602] Inlining function 'add_at' into 'process_top' (<stdin>:341) automatically.
INFO: [XFORM 203-602] Inlining function 'remove_node' into 'process_top' (<stdin>:347) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 40563 ; free virtual = 43267
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemL106R' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemL106R' to '__dst_alloc_free__dm' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:331:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 40365 ; free virtual = 43070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.51 seconds; current allocated memory: 106.602 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 107.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 107.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 107.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 108.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 108.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_rec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 108.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 109.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 109.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 110.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 111.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 114.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_list'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 116.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_rec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_rec'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 118.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 122.998 MB.
INFO: [RTMG 210-278] Implementing memory 'reverse_rec_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'reverse_rec_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_link_pr_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_data_da_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_data_ne_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 626.949 ; gain = 192.000 ; free physical = 40193 ; free virtual = 42953
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:21:23 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.891 ; gain = 2.016 ; free physical = 41409 ; free virtual = 44133
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.891 ; gain = 1.000 ; free physical = 40945 ; free virtual = 43695
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 14:21:55 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 14:21:55 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 14:21:55 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1374.172 ; gain = 0.000 ; free physical = 48499 ; free virtual = 51494
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1806488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.105 ; gain = 78.000 ; free physical = 48306 ; free virtual = 51344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1806036-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1806036-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.855 ; gain = 131.750 ; free physical = 48298 ; free virtual = 51337
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.855 ; gain = 131.750 ; free physical = 48290 ; free virtual = 51330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.855 ; gain = 131.750 ; free physical = 48290 ; free virtual = 51330
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 47502 ; free virtual = 50529
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 47498 ; free virtual = 50525
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2524.559 ; gain = 0.000 ; free physical = 47495 ; free virtual = 50522
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2524.559 ; gain = 1108.453 ; free physical = 47516 ; free virtual = 50519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2524.559 ; gain = 1108.453 ; free physical = 47516 ; free virtual = 50519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2524.559 ; gain = 1108.453 ; free physical = 47515 ; free virtual = 50518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2524.559 ; gain = 1108.453 ; free physical = 47505 ; free virtual = 50509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2524.559 ; gain = 1108.453 ; free physical = 47491 ; free virtual = 50496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2813.059 ; gain = 1396.953 ; free physical = 45719 ; free virtual = 48750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2813.059 ; gain = 1396.953 ; free physical = 45719 ; free virtual = 48749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.074 ; gain = 1405.969 ; free physical = 45718 ; free virtual = 48748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.074 ; gain = 1405.969 ; free physical = 45717 ; free virtual = 48748
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.074 ; gain = 1405.969 ; free physical = 45716 ; free virtual = 48747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.074 ; gain = 1405.969 ; free physical = 45716 ; free virtual = 48747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.074 ; gain = 1405.969 ; free physical = 45716 ; free virtual = 48747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.074 ; gain = 1405.969 ; free physical = 45716 ; free virtual = 48747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.074 ; gain = 1405.969 ; free physical = 45716 ; free virtual = 48747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.074 ; gain = 1405.969 ; free physical = 45716 ; free virtual = 48747
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 2822.074 ; gain = 429.266 ; free physical = 45741 ; free virtual = 48772
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.082 ; gain = 1405.969 ; free physical = 45752 ; free virtual = 48783
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.184 ; gain = 0.000 ; free physical = 45622 ; free virtual = 48653
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:56 . Memory (MB): peak = 2887.184 ; gain = 1513.012 ; free physical = 45671 ; free virtual = 48702
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.184 ; gain = 0.000 ; free physical = 45671 ; free virtual = 48702
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:28:48 2020...
[Sat Jan 25 14:28:49 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:22 ; elapsed = 00:06:54 . Memory (MB): peak = 1610.855 ; gain = 0.000 ; free physical = 47249 ; free virtual = 50276
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.586 ; gain = 0.000 ; free physical = 45254 ; free virtual = 48407
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2615.586 ; gain = 1004.730 ; free physical = 45253 ; free virtual = 48405
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:29:37 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 4788 |     0 |   1182240 |  0.40 |
|   LUT as Logic             | 4657 |     0 |   1182240 |  0.39 |
|   LUT as Memory            |  131 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 4087 |     0 |   2364480 |  0.17 |
|   Register as Flip Flop    | 4087 |     0 |   2364480 |  0.17 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  162 |     0 |    147780 |  0.11 |
| F7 Muxes                   |   56 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 20    |          Yes |         Set |            - |
| 4067  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  644 |     0 |      2160 | 29.81 |
|   RAMB36/FIFO*    |  643 |     0 |      2160 | 29.77 |
|     RAMB36E2 only |  643 |       |           |       |
|   RAMB18          |    2 |     0 |      4320 |  0.05 |
|     RAMB18E2 only |    2 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4067 |            Register |
| LUT6     | 1795 |                 CLB |
| LUT4     | 1044 |                 CLB |
| LUT3     | 1025 |                 CLB |
| LUT5     |  733 |                 CLB |
| RAMB36E2 |  643 |           Block Ram |
| LUT2     |  555 |                 CLB |
| LUT1     |  255 |                 CLB |
| CARRY8   |  162 |                 CLB |
| SRL16E   |   99 |                 CLB |
| MUXF7    |   56 |                 CLB |
| RAMS32   |   32 |                 CLB |
| FDSE     |   20 |            Register |
| RAMB18E2 |    2 |           Block Ram |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 4167.957 ; gain = 1552.371 ; free physical = 39354 ; free virtual = 42467
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:31:35 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.021        0.000                      0                21533        0.031        0.000                      0                21533        1.155        0.000                       0                  4929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.021        0.000                      0                21533        0.031        0.000                      0                21533        1.155        0.000                       0                  4929  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.264ns (43.692%)  route 1.629ns (56.308%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4928, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0/DOUTADOUT[0]
                         net (fo=7, unplaced)         0.216     1.122    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/DOUTADOUT[0]
                         LUT5 (Prop_LUT5_I0_O)        0.115     1.237 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[3]_i_3/O
                         net (fo=5, unplaced)         0.167     1.404    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[3]_i_3_n_4
                         LUT6 (Prop_LUT6_I3_O)        0.083     1.487 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, unplaced)         0.200     1.687    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
                         LUT6 (Prop_LUT6_I3_O)        0.032     1.719 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, unplaced)         0.200     1.919    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
                         LUT5 (Prop_LUT5_I3_O)        0.032     1.951 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, unplaced)         0.158     2.109    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
                         LUT6 (Prop_LUT6_I5_O)        0.032     2.141 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, unplaced)         0.187     2.328    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.360 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, unplaced)        0.239     2.599    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
                         LUT5 (Prop_LUT5_I4_O)        0.032     2.631 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_32_i_18/O
                         net (fo=64, unplaced)        0.262     2.893    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_3[0]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4928, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4928, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.037 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[5]/Q
                         net (fo=143, unplaced)       0.000     0.037    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ADDRARDADDR[5]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4928, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     0.000    
                         RAMB36E2 (Hold_RAMB36E2_CLKARDCLK_ADDRARDADDR[5])
                                                      0.006     0.006    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_22/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_22/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_22/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4167.957 ; gain = 0.000 ; free physical = 39352 ; free virtual = 42466
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4199.973 ; gain = 0.000 ; free physical = 39320 ; free virtual = 42452
[Sat Jan 25 14:31:43 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4199.973 ; gain = 32.016 ; free physical = 39282 ; free virtual = 42401
[Sat Jan 25 14:31:43 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1320.609 ; gain = 0.000 ; free physical = 39058 ; free virtual = 42176
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.016 ; gain = 0.000 ; free physical = 37225 ; free virtual = 40352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:01:02 . Memory (MB): peak = 2644.016 ; gain = 1323.406 ; free physical = 37224 ; free virtual = 40351
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2796.730 ; gain = 88.031 ; free physical = 37181 ; free virtual = 40308

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 115ed3793

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2796.730 ; gain = 0.000 ; free physical = 37171 ; free virtual = 40298

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1167 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6334e9cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2846.727 ; gain = 24.012 ; free physical = 37208 ; free virtual = 40334
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 89c63c36

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2846.727 ; gain = 24.012 ; free physical = 37186 ; free virtual = 40312
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1111f2989

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.727 ; gain = 24.012 ; free physical = 37182 ; free virtual = 40307
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1111f2989

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.727 ; gain = 24.012 ; free physical = 37168 ; free virtual = 40294
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b2cb3523

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.727 ; gain = 24.012 ; free physical = 37163 ; free virtual = 40289
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b2cb3523

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.727 ; gain = 24.012 ; free physical = 37174 ; free virtual = 40300
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              17  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2846.727 ; gain = 0.000 ; free physical = 37165 ; free virtual = 40291
Ending Logic Optimization Task | Checksum: b2cb3523

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2846.727 ; gain = 24.012 ; free physical = 37160 ; free virtual = 40286

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.021 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 645 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 1290
Ending PowerOpt Patch Enables Task | Checksum: b2cb3523

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42219 ; free virtual = 45357
Ending Power Optimization Task | Checksum: b2cb3523

Time (s): cpu = 00:02:27 ; elapsed = 00:02:20 . Memory (MB): peak = 4847.996 ; gain = 2001.270 ; free physical = 42253 ; free virtual = 45391

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b2cb3523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42246 ; free virtual = 45384

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42246 ; free virtual = 45384
Ending Netlist Obfuscation Task | Checksum: b2cb3523

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42245 ; free virtual = 45383
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:30 . Memory (MB): peak = 4847.996 ; gain = 2189.230 ; free physical = 42247 ; free virtual = 45385
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42254 ; free virtual = 45392
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42186 ; free virtual = 45338
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42153 ; free virtual = 45297
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42283 ; free virtual = 45427
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42193 ; free virtual = 45337
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22a11ad9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42193 ; free virtual = 45337
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42193 ; free virtual = 45337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b71f4589

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42131 ; free virtual = 45273

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cb40c3ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42277 ; free virtual = 45427

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cb40c3ca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42278 ; free virtual = 45427
Phase 1 Placer Initialization | Checksum: cb40c3ca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 42277 ; free virtual = 45426

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 161eb703e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 40856 ; free virtual = 44004

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/ap_CS_fsm_state11. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 40039 ; free virtual = 43233
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_3 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_27_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_4 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_31_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_6 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_32_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_2__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_3__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_14_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_14_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_2__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_5_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_1__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_3_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_2__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_5[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_48_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_5_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_1__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_6_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_3_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_3_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_3__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_7[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_40_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_2__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_1__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_2__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_3__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_1__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_8[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_32_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_3__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_2__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_9_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_7_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_4[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_24_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_2[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_14_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_2__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_6_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_1__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_4__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_10_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_5__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_3[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_16_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_7_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_7_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_5_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_11_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_6_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_10_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_3_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_13_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_9_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_6[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_56_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_6__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_7_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_8__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_7_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_14_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_10_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_12_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_6__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_11_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_6__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_6_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_13__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_13__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_7__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_9_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_10__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_12_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_10__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_10__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_16_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_11_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_10_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_15_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_7_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_8__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_13_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_9_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_9__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_6_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_11_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_14_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_15_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_12_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_7__4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_7__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_15_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_10_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_12_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_14_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[3]_0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_1_16_i_2 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 40034 ; free virtual = 43228

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            5  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            5  |              0  |                     1  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f82cf837

Time (s): cpu = 00:03:11 ; elapsed = 00:01:48 . Memory (MB): peak = 4847.996 ; gain = 0.000 ; free physical = 39975 ; free virtual = 43169
Phase 2 Global Placement | Checksum: d4a76a54

Time (s): cpu = 00:03:23 ; elapsed = 00:01:54 . Memory (MB): peak = 4864.004 ; gain = 16.008 ; free physical = 39776 ; free virtual = 42970

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d4a76a54

Time (s): cpu = 00:03:23 ; elapsed = 00:01:55 . Memory (MB): peak = 4864.004 ; gain = 16.008 ; free physical = 39762 ; free virtual = 42956

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 119450b4b

Time (s): cpu = 00:03:28 ; elapsed = 00:01:57 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39629 ; free virtual = 42823

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18378a1cd

Time (s): cpu = 00:03:29 ; elapsed = 00:01:58 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39626 ; free virtual = 42820

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1b96ffe1d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:58 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39631 ; free virtual = 42825

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11010eea7

Time (s): cpu = 00:03:36 ; elapsed = 00:02:02 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39282 ; free virtual = 42472

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 1b31537eb

Time (s): cpu = 00:03:42 ; elapsed = 00:02:08 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39248 ; free virtual = 42412

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: ea82a20c

Time (s): cpu = 00:03:44 ; elapsed = 00:02:09 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39247 ; free virtual = 42411

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 118d70b51

Time (s): cpu = 00:03:45 ; elapsed = 00:02:10 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39172 ; free virtual = 42335

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1785a87fc

Time (s): cpu = 00:03:49 ; elapsed = 00:02:11 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39241 ; free virtual = 42405

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 158e84037

Time (s): cpu = 00:03:50 ; elapsed = 00:02:13 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39305 ; free virtual = 42459

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1dfb29c7a

Time (s): cpu = 00:03:50 ; elapsed = 00:02:13 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 39301 ; free virtual = 42455

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 2818f1d00

Time (s): cpu = 00:04:32 ; elapsed = 00:02:44 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 46277 ; free virtual = 49456
Phase 3 Detail Placement | Checksum: 2818f1d00

Time (s): cpu = 00:04:33 ; elapsed = 00:02:44 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 46275 ; free virtual = 49454

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 255c43a96

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 255c43a96

Time (s): cpu = 00:04:58 ; elapsed = 00:02:51 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 46172 ; free virtual = 49351

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 255c43a96

Time (s): cpu = 00:04:58 ; elapsed = 00:02:52 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 46166 ; free virtual = 49344
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.645. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.645. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 219f95a2d

Time (s): cpu = 00:06:14 ; elapsed = 00:04:08 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 47583 ; free virtual = 50728
Phase 4.1.1 Post Placement Optimization | Checksum: 219f95a2d

Time (s): cpu = 00:06:14 ; elapsed = 00:04:08 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 47684 ; free virtual = 50829
Phase 4.1 Post Commit Optimization | Checksum: 219f95a2d

Time (s): cpu = 00:06:14 ; elapsed = 00:04:09 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 47680 ; free virtual = 50826

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 219f95a2d

Time (s): cpu = 00:06:16 ; elapsed = 00:04:09 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 47700 ; free virtual = 50846

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 219f95a2d

Time (s): cpu = 00:06:46 ; elapsed = 00:04:40 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 46764 ; free virtual = 49896

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46763 ; free virtual = 49895
Phase 4.4 Final Placement Cleanup | Checksum: 1765007a3

Time (s): cpu = 00:06:46 ; elapsed = 00:04:40 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 46756 ; free virtual = 49889
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1765007a3

Time (s): cpu = 00:06:46 ; elapsed = 00:04:40 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 46761 ; free virtual = 49893
Ending Placer Task | Checksum: a763ed90

Time (s): cpu = 00:06:46 ; elapsed = 00:04:40 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 47032 ; free virtual = 50164
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:55 ; elapsed = 00:04:48 . Memory (MB): peak = 4928.035 ; gain = 80.039 ; free physical = 47031 ; free virtual = 50163
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 47030 ; free virtual = 50162
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 47028 ; free virtual = 50165
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46951 ; free virtual = 50138
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46830 ; free virtual = 49970
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46730 ; free virtual = 49870
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46722 ; free virtual = 49862
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46488 ; free virtual = 49628

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.645 | TNS=-2845.470 |
Phase 1 Physical Synthesis Initialization | Checksum: 14f733c12

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 45993 ; free virtual = 49135
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.645 | TNS=-2845.470 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_8[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_7[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_8[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_0_i_20__2_0[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_4[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_0_i_20__2_5[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_7[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 7 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 2 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.645 | TNS=-2844.016 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46808 ; free virtual = 49954
Phase 2 Fanout Optimization | Checksum: 1f1cc4643

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46808 ; free virtual = 49954

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 68 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm_reg[58].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[3].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[4]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[15].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_74__1_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_74__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_130__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_130__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_75__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_75__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/p_dmemL106R_data_ne_12_reg_1103_reg[15].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_132__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_132__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_8[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_6.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_32_i_1__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_0_i_1__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_6_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_104__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_104__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[9]_i_2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[9]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[7]_i_2_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[7]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_106__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_106__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_7_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[1].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[2]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_7[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_24_i_1__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_8[1].  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_36_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_31_i_1__5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_5[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_48_i_17
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_38__2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_38__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_11_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_11
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_55__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_55__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[41]_5.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_150__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_180__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_180__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_115__2_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_115__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_6[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_56_i_17
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_dmemL106R_data_ne_12_reg_1103_reg[9].  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_105__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_169__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_169__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_175__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_175__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_164__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_164__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_128__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_128__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_11_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_158__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_3_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_1__2_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_1__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_22__2_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_22__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_29__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_29__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[14].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[41]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_91__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_140__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_140__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_2__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_26__3_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_26__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_85__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_85__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[12]_i_2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[12]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_7_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_39__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_8_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_108__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_107__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_107__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[14].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[15]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_8_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_12_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_12
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_3_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_8_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_44__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_44__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[41]_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_147__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_173__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_173__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_111__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_111__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[9].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[10]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_1__2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_1__2
INFO: [Physopt 32-661] Optimized 23 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 23 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.612 | TNS=-2809.395 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46681 ; free virtual = 49831
Phase 3 Placement Based Optimization | Checksum: 2584e5602

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46680 ; free virtual = 49830

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 7 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__1_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_164__0_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_175__0_n_4 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_2_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_32__1_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_1_26_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_120__0_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/p_dmemL106R_link_pr_q0[21] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-77] Pass 2. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_164__0_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_q0[8] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-77] Pass 3. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_164__0_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 3 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46608 ; free virtual = 49758
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.612 | TNS=-2808.523 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46608 ; free virtual = 49758
Phase 4 Rewire | Checksum: 285f6ea35

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 46608 ; free virtual = 49757

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm_reg[58] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_6_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_104__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[9]_i_2_n_4. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[7]_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_7_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_38__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_175__0_n_4. Replicated 5 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_8_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_8_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_6[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_7_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/temp_0_i_reg_518_reg[11]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_11_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[11]_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_8[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_32__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_164__0_n_4_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_41__0_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_1__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_2__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_21__1_n_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_26__3_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_85__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[12]_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_8_n_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_22__2_n_4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_42__0_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_110__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_6_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_40__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[14]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_25__2_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_43__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_2_n_4. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_28__3_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_7_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_11_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_54__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_0_1. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_56_i_6_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_6_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_34__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_37__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_5_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_1__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_44__0_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_7[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[11]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_5_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_10_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_52__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[13]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_2__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_9_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_14_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_65__1_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_3_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_29__1_n_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_138__0_n_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_16_n_4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_66__2_n_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[3]_i_3_n_4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[7]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_11_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_164__0_n_4. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[41][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/p_dmemL106R_link_pr_we0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_1_26_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_15_n_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_40_i_8_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_3_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_2__4_n_4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_0_i_20__2_0[0]_repN. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/p_dmemL106R_link_pr_q0[22]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_0_i_20__2_5[0]_repN_1. Net driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_16_i_15__1_replica_1 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_67__1_n_4. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 37 nets. Created 74 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 74 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.609 | TNS=-2728.468 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50603 ; free virtual = 53760
Phase 5 Critical Cell Optimization | Checksum: 28e69517d

Time (s): cpu = 00:09:04 ; elapsed = 00:05:15 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50603 ; free virtual = 53760

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 28e69517d

Time (s): cpu = 00:09:04 ; elapsed = 00:05:15 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50603 ; free virtual = 53760

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_33' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_34' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_35' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_36' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_37' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_38' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_39' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_40' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_41' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_42' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_43' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_44' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_45' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_46' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_47' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_48' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_49' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_50' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_51' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_52' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_53' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_54' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_55' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_56' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_57' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_58' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_59' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_60' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_61' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_62' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_63' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_33' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_34' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_35' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_36' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_37' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_38' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_39' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_40' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 28e69517d

Time (s): cpu = 00:09:04 ; elapsed = 00:05:15 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50602 ; free virtual = 53760

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 28e69517d

Time (s): cpu = 00:09:04 ; elapsed = 00:05:15 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50602 ; free virtual = 53760

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 28e69517d

Time (s): cpu = 00:09:04 ; elapsed = 00:05:15 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50602 ; free virtual = 53760

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 45 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 15 nets.  Swapped 324 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 324 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.579 | TNS=-2687.630 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50619 ; free virtual = 53776
Phase 10 Critical Pin Optimization | Checksum: 28e69517d

Time (s): cpu = 00:09:11 ; elapsed = 00:05:29 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50620 ; free virtual = 53777

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 28e69517d

Time (s): cpu = 00:09:11 ; elapsed = 00:05:29 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50620 ; free virtual = 53778

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 28e69517d

Time (s): cpu = 00:09:11 ; elapsed = 00:05:30 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50619 ; free virtual = 53776
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50619 ; free virtual = 53776
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.579 | TNS=-2687.630 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          1.454  |            7  |              0  |                     2  |           0  |           1  |  00:00:30  |
|  Placement Based    |          0.033  |         34.621  |            0  |              0  |                    23  |           0  |           1  |  00:00:18  |
|  Rewire             |          0.000  |          0.872  |            1  |              0  |                     3  |           0  |           1  |  00:00:04  |
|  Critical Cell      |          0.003  |         80.055  |           74  |              0  |                    37  |           0  |           1  |  00:04:15  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.030  |         40.837  |            0  |              0  |                    15  |           0  |           1  |  00:00:14  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.066  |        157.840  |           82  |              0  |                    80  |           0  |          11  |  00:05:21  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50620 ; free virtual = 53778
Ending Physical Synthesis Task | Checksum: 23ffe7334

Time (s): cpu = 00:09:11 ; elapsed = 00:05:30 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50623 ; free virtual = 53781
INFO: [Common 17-83] Releasing license: Implementation
508 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:09:26 ; elapsed = 00:05:34 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50702 ; free virtual = 53859
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50701 ; free virtual = 53859
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50692 ; free virtual = 53856
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50669 ; free virtual = 53853
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4928.035 ; gain = 0.000 ; free physical = 50444 ; free virtual = 53609
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a3c8e199 ConstDB: 0 ShapeSum: e64bc7fe RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 18323bc99

Time (s): cpu = 00:03:47 ; elapsed = 00:02:44 . Memory (MB): peak = 5602.586 ; gain = 674.551 ; free physical = 48900 ; free virtual = 52072
Post Restoration Checksum: NetGraph: e290f647 NumContArr: a092c652 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18323bc99

Time (s): cpu = 00:03:48 ; elapsed = 00:02:44 . Memory (MB): peak = 5602.586 ; gain = 674.551 ; free physical = 48891 ; free virtual = 52064

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18323bc99

Time (s): cpu = 00:03:48 ; elapsed = 00:02:45 . Memory (MB): peak = 5602.586 ; gain = 674.551 ; free physical = 48749 ; free virtual = 51922

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18323bc99

Time (s): cpu = 00:03:48 ; elapsed = 00:02:45 . Memory (MB): peak = 5602.586 ; gain = 674.551 ; free physical = 48750 ; free virtual = 51922

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 18323bc99

Time (s): cpu = 00:03:54 ; elapsed = 00:02:51 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48690 ; free virtual = 51863

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2416f4f8f

Time (s): cpu = 00:04:06 ; elapsed = 00:02:56 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48710 ; free virtual = 51883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.415 | TNS=-2170.229| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1e233b857

Time (s): cpu = 00:04:14 ; elapsed = 00:02:59 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48699 ; free virtual = 51872

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 100028e72

Time (s): cpu = 00:05:53 ; elapsed = 00:03:39 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48229 ; free virtual = 51402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1231
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.100 | TNS=-5734.926| WHS=0.041  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 22d1b02e0

Time (s): cpu = 00:06:39 ; elapsed = 00:04:03 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48273 ; free virtual = 51446

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.873 | TNS=-5599.223| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1682456c7

Time (s): cpu = 00:06:46 ; elapsed = 00:04:11 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48274 ; free virtual = 51446

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.864 | TNS=-5570.252| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 250e6f29f

Time (s): cpu = 00:06:53 ; elapsed = 00:04:18 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48277 ; free virtual = 51449

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.931 | TNS=-5589.058| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 12ad7e7b3

Time (s): cpu = 00:06:56 ; elapsed = 00:04:21 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48287 ; free virtual = 51459
Phase 4 Rip-up And Reroute | Checksum: 12ad7e7b3

Time (s): cpu = 00:06:57 ; elapsed = 00:04:21 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48286 ; free virtual = 51458

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10dae4344

Time (s): cpu = 00:07:01 ; elapsed = 00:04:24 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48300 ; free virtual = 51473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.864 | TNS=-5570.252| WHS=0.041  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21b706dbc

Time (s): cpu = 00:07:13 ; elapsed = 00:04:27 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48249 ; free virtual = 51422

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21b706dbc

Time (s): cpu = 00:07:13 ; elapsed = 00:04:28 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48250 ; free virtual = 51422
Phase 5 Delay and Skew Optimization | Checksum: 21b706dbc

Time (s): cpu = 00:07:13 ; elapsed = 00:04:28 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48246 ; free virtual = 51419

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 220b117de

Time (s): cpu = 00:07:16 ; elapsed = 00:04:30 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48253 ; free virtual = 51425
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.861 | TNS=-5541.327| WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 220b117de

Time (s): cpu = 00:07:17 ; elapsed = 00:04:30 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48253 ; free virtual = 51426
Phase 6 Post Hold Fix | Checksum: 220b117de

Time (s): cpu = 00:07:17 ; elapsed = 00:04:30 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48254 ; free virtual = 51426

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.649752 %
  Global Horizontal Routing Utilization  = 0.387978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.9718%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.346%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 46.1538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23f5fa2e2

Time (s): cpu = 00:07:21 ; elapsed = 00:04:32 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48243 ; free virtual = 51415

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23f5fa2e2

Time (s): cpu = 00:07:21 ; elapsed = 00:04:32 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48229 ; free virtual = 51401

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23f5fa2e2

Time (s): cpu = 00:07:22 ; elapsed = 00:04:33 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48241 ; free virtual = 51413

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.861 | TNS=-5541.327| WHS=0.041  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 23f5fa2e2

Time (s): cpu = 00:07:23 ; elapsed = 00:04:34 . Memory (MB): peak = 5709.082 ; gain = 781.047 ; free physical = 48248 ; free virtual = 51420
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 4.8e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.823 | TNS=-5436.379 | WHS=0.048 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 23f5fa2e2

Time (s): cpu = 00:08:02 ; elapsed = 00:05:02 . Memory (MB): peak = 6441.309 ; gain = 1513.273 ; free physical = 48172 ; free virtual = 51344
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.823 | TNS=-5436.379 | WHS=0.048 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57_n_103.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[26]_8[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.823 | TNS=-5436.379 | WHS=0.048 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1178d6fc8

Time (s): cpu = 00:08:09 ; elapsed = 00:05:06 . Memory (MB): peak = 6595.027 ; gain = 1666.992 ; free physical = 48108 ; free virtual = 51280
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6595.027 ; gain = 0.000 ; free physical = 48162 ; free virtual = 51334
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.823 | TNS=-5436.379 | WHS=0.048 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 2687ef942

Time (s): cpu = 00:08:10 ; elapsed = 00:05:07 . Memory (MB): peak = 6595.027 ; gain = 1666.992 ; free physical = 48220 ; free virtual = 51393
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:10 ; elapsed = 00:05:07 . Memory (MB): peak = 6595.027 ; gain = 1666.992 ; free physical = 48480 ; free virtual = 51653
INFO: [Common 17-83] Releasing license: Implementation
535 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:20 ; elapsed = 00:05:15 . Memory (MB): peak = 6595.027 ; gain = 1666.992 ; free physical = 48480 ; free virtual = 51653
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6595.027 ; gain = 0.000 ; free physical = 48480 ; free virtual = 51652
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6595.027 ; gain = 0.000 ; free physical = 48481 ; free virtual = 51659
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 6595.027 ; gain = 0.000 ; free physical = 48442 ; free virtual = 51652
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6595.027 ; gain = 0.000 ; free physical = 48463 ; free virtual = 51646
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6683.070 ; gain = 88.043 ; free physical = 48545 ; free virtual = 51728
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 6683.070 ; gain = 0.000 ; free physical = 48485 ; free virtual = 51668
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
547 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 6683.070 ; gain = 0.000 ; free physical = 48466 ; free virtual = 51653
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6683.070 ; gain = 0.000 ; free physical = 48415 ; free virtual = 51601
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:52:26 2020...
[Sat Jan 25 14:52:31 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:20:49 . Memory (MB): peak = 4199.973 ; gain = 0.000 ; free physical = 51967 ; free virtual = 55153
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4318.051 ; gain = 21.070 ; free physical = 51634 ; free virtual = 54817
Restored from archive | CPU: 1.810000 secs | Memory: 30.509590 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4318.051 ; gain = 21.070 ; free physical = 51634 ; free virtual = 54817
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4318.051 ; gain = 0.000 ; free physical = 51635 ; free virtual = 54818
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 4318.051 ; gain = 118.078 ; free physical = 51635 ; free virtual = 54818
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       11870 :
       # of nets not needing routing.......... :        3191 :
           # of internally routed nets........ :        3026 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        8679 :
           # of fully routed nets............. :        8679 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:52:53 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.823ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 1.340ns (28.288%)  route 3.397ns (71.712%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.163     3.213    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y211        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     3.244 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_2/O
                         net (fo=47, routed)          1.493     4.737    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_48_0[0]
    RAMB36_X1Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X1Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                 -1.823    

Slack (VIOLATED) :        -1.760ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 1.357ns (28.823%)  route 3.351ns (71.177%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.168     3.218    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y210        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     3.266 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_1/O
                         net (fo=16, routed)          1.442     4.708    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_59_0
    RAMB36_X1Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X1Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                 -1.760    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_62/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.340ns (28.817%)  route 3.310ns (71.183%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.163     3.213    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y211        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     3.244 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_2/O
                         net (fo=47, routed)          1.406     4.650    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_48_0[0]
    RAMB36_X2Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_62/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_62/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_62
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_62/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.357ns (28.977%)  route 3.326ns (71.023%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.168     3.218    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y210        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     3.266 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_1/O
                         net (fo=16, routed)          1.417     4.683    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_59_0
    RAMB36_X2Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_62/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_62/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_62
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_32/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.391ns (29.863%)  route 3.267ns (70.137%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.165     3.215    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y211        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     3.297 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_27_i_1/O
                         net (fo=17, routed)          1.361     4.658    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_44_0
    RAMB36_X3Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_32/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_32/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X3Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_32
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_63/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.340ns (29.086%)  route 3.267ns (70.914%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.163     3.213    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y211        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     3.244 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_2/O
                         net (fo=47, routed)          1.363     4.607    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_48_0[0]
    RAMB36_X1Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_63/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X1Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_63/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_63
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_56/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.340ns (29.168%)  route 3.254ns (70.832%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.163     3.213    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y211        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     3.244 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_2/O
                         net (fo=47, routed)          1.350     4.594    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_48_0[0]
    RAMB36_X2Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_56/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_56/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_56
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.594    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_5/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.391ns (30.325%)  route 3.196ns (69.675%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.567     3.617    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X52Y207        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.082     3.699 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_0_i_2__2/O
                         net (fo=56, routed)          0.888     4.587    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_13_2[0]
    RAMB36_X2Y33         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y33         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                 -1.673    

Slack (VIOLATED) :        -1.672ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_63/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.357ns (29.372%)  route 3.263ns (70.628%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.168     3.218    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y210        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     3.266 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_1/O
                         net (fo=16, routed)          1.354     4.620    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_59_0
    RAMB36_X1Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_63/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X1Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_63/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_63
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                 -1.672    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.340ns (29.017%)  route 3.278ns (70.983%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 f  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.448     3.498    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X54Y209        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.031     3.529 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_1__6/O
                         net (fo=14, routed)          1.089     4.618    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_1
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                 -1.670    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:52:54 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4783 |     0 |   1182240 |  0.40 |
|   LUT as Logic             | 4712 |     0 |   1182240 |  0.40 |
|   LUT as Memory            |   71 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 4092 |     0 |   2364480 |  0.17 |
|   Register as Flip Flop    | 4092 |     0 |   2364480 |  0.17 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  162 |     0 |    147780 |  0.11 |
| F7 Muxes                   |   56 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 20    |          Yes |         Set |            - |
| 4072  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1550 |     0 |    147780 |  1.05 |
|   CLBL                                     |  880 |     0 |           |       |
|   CLBM                                     |  670 |     0 |           |       |
| LUT as Logic                               | 4712 |     0 |   1182240 |  0.40 |
|   using O5 output only                     |   42 |       |           |       |
|   using O6 output only                     | 3910 |       |           |       |
|   using O5 and O6                          |  760 |       |           |       |
| LUT as Memory                              |   71 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   16 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   16 |       |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 4092 |     0 |   2364480 |  0.17 |
|   Register driven from within the CLB      | 2164 |       |           |       |
|   Register driven from outside the CLB     | 1928 |       |           |       |
|     LUT in front of the register is unused | 1340 |       |           |       |
|     LUT in front of the register is used   |  588 |       |           |       |
| Unique Control Sets                        |  124 |       |    295560 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  644 |     0 |      2160 | 29.81 |
|   RAMB36/FIFO*    |  643 |     0 |      2160 | 29.77 |
|     RAMB36E2 only |  643 |       |           |       |
|   RAMB18          |    2 |     0 |      4320 |  0.05 |
|     RAMB18E2 only |    2 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4072 |            Register |
| LUT6     | 1829 |                 CLB |
| LUT3     | 1049 |                 CLB |
| LUT4     | 1048 |                 CLB |
| LUT5     |  740 |                 CLB |
| RAMB36E2 |  643 |           Block Ram |
| LUT2     |  568 |                 CLB |
| LUT1     |  238 |                 CLB |
| CARRY8   |  162 |                 CLB |
| SRL16E   |   99 |                 CLB |
| MUXF7    |   56 |                 CLB |
| RAMS32   |   32 |                 CLB |
| FDSE     |   20 |            Register |
| RAMB18E2 |    2 |           Block Ram |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1550 |    0 |    0 |   3.15 |   0.00 |   0.00 |
|   CLBL                     |  880 |    0 |    0 |   3.58 |   0.00 |   0.00 |
|   CLBM                     |  670 |    0 |    0 |   2.72 |   0.00 |   0.00 |
| CLB LUTs                   | 4783 |    0 |    0 |   1.21 |   0.00 |   0.00 |
|   LUT as Logic             | 4712 |    0 |    0 |   1.20 |   0.00 |   0.00 |
|   LUT as Memory            |   71 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |   16 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
|     LUT as Shift Register  |   55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              | 4092 |    0 |    0 |   0.52 |   0.00 |   0.00 |
| CARRY8                     |  162 |    0 |    0 |   0.33 |   0.00 |   0.00 |
| F7 Muxes                   |   56 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  644 |    0 |    0 |  89.44 |   0.00 |   0.00 |
|   RAMB36/FIFO              |  643 |    0 |    0 |  89.31 |   0.00 |   0.00 |
|   RAMB18                   |    2 |    0 |    0 |   0.14 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  124 |    0 |    0 |   0.13 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:52:55 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.823    -5436.378                   8707                21538        0.048        0.000                      0                21538        1.155        0.000                       0                  4934  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.823    -5436.378                   8707                21538        0.048        0.000                      0                21538        1.155        0.000                       0                  4934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         8707  Failing Endpoints,  Worst Slack       -1.823ns,  Total Violation    -5436.379ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.823ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 1.340ns (28.288%)  route 3.397ns (71.712%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X2Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=7, routed)           0.878     1.784    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5_0[0]
    SLICE_X51Y197        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     1.872 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/tmpNxt1_reg_72[5]_i_1/O
                         net (fo=4, routed)           0.052     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_q0[4]
    SLICE_X51Y196        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.956 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3/O
                         net (fo=4, routed)           0.161     2.117    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_3_n_4
    SLICE_X51Y202        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.032     2.149 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2/O
                         net (fo=4, routed)           0.104     2.253    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_2_n_4
    SLICE_X52Y202        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.342 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[15]_i_1/O
                         net (fo=4, routed)           0.467     2.809    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_20__4_3[0]
    SLICE_X55Y208        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.081     2.890 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_73__0/O
                         net (fo=1, routed)           0.079     2.969    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_mux_sel__62_rep__0_1
    SLICE_X55Y209        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     3.050 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_20__4/O
                         net (fo=23, routed)          0.163     3.213    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X55Y211        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     3.244 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_1_48_i_2/O
                         net (fo=47, routed)          1.493     4.737    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_48_0[0]
    RAMB36_X1Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X1Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X1Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_57
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                 -1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fallback5_reg_1006_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_reg_1027_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y141        FDRE                                         r  bd_0_i/hls_inst/inst/fallback5_reg_1006_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y141        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/fallback5_reg_1006_reg[26]/Q
                         net (fo=1, routed)           0.056     0.095    bd_0_i/hls_inst/inst/fallback5_reg_1006[26]
    SLICE_X67Y141        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_1027_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4933, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y141        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_1027_reg[26]/C
                         clock pessimism              0.000     0.000    
    SLICE_X67Y141        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_reg_1027_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X9Y27  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_22/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X9Y27  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_22/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X9Y27  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_22/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-1.823355, worst hold slack (WHS)=0.048000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.823355) is less than 0
HLS EXTRACTION: calculating BRAM count: (2 bram18) + 2 * (643 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 4783 4092 0 1288 0 55 1550 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 14:52:56 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1550
LUT:           4783
FF:            4092
DSP:              0
BRAM:          1288
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.279
CP achieved post-implementation:    5.123
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_32768/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:52:56 2020...
INFO: [HLS 200-112] Total elapsed time: 1935.86 seconds; peak allocated memory: 122.998 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 14:52:57 2020...
