digraph G {
"fastmachinelearning/hls4ml" -> "fastmachinelearning/hls4ml-tutorial"
"fastmachinelearning/hls4ml" -> "Xilinx/finn"
"fastmachinelearning/hls4ml" -> "Xilinx/Vitis-Tutorials"
"fastmachinelearning/hls4ml" -> "Xilinx/brevitas"
"fastmachinelearning/hls4ml" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"fastmachinelearning/hls4ml" -> "doonny/PipeCNN"
"fastmachinelearning/hls4ml" -> "Xilinx/Vitis-AI"
"fastmachinelearning/hls4ml" -> "spcl/gemm_hls"
"fastmachinelearning/hls4ml" -> "definelicht/hlslib"
"fastmachinelearning/hls4ml" -> "KastnerRG/pp4fpgas"
"fastmachinelearning/hls4ml" -> "Xilinx/PYNQ"
"fastmachinelearning/hls4ml" -> "dhm2013724/yolov2_xilinx_fpga"
"fastmachinelearning/hls4ml" -> "google/qkeras"
"fastmachinelearning/hls4ml" -> "dgschwend/zynqnet"
"fastmachinelearning/hls4ml" -> "Xilinx/finn-hlslib"
"tensorflow/model-optimization" -> "google/qkeras" ["e"=1]
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ"
"Xilinx/PYNQ_Workshop" -> "Xilinx/BNN-PYNQ"
"Xilinx/PYNQ_Workshop" -> "awai54st/PYNQ-Classification"
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/PYNQ_Workshop" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/PYNQ_Workshop" -> "Xilinx/finn-examples"
"Xilinx/PYNQ_Workshop" -> "louisliuwei/PynqDocs"
"Xilinx/PYNQ_Workshop" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/PYNQ_Workshop" -> "Xilinx/finn"
"Xilinx/PYNQ_Workshop" -> "drichmond/PYNQ-HLS"
"Xilinx/PYNQ_Workshop" -> "Xilinx/LSTM-PYNQ"
"Xilinx/PYNQ_Workshop" -> "Xilinx/DPU-PYNQ"
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ-Networking"
"Xilinx/PYNQ_Workshop" -> "drichmond/RISC-V-On-PYNQ"
"hunterlew/convolution_network_on_FPGA" -> "QShen3/CNN-FPGA"
"hunterlew/convolution_network_on_FPGA" -> "mtmd/FPGA_Based_CNN"
"hunterlew/convolution_network_on_FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"hunterlew/convolution_network_on_FPGA" -> "diaoenmao/FPGA-CNN"
"hunterlew/convolution_network_on_FPGA" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"hunterlew/convolution_network_on_FPGA" -> "lulinchen/cnn_open"
"hunterlew/convolution_network_on_FPGA" -> "doonny/PipeCNN"
"hunterlew/convolution_network_on_FPGA" -> "awai54st/PYNQ-Classification"
"hunterlew/convolution_network_on_FPGA" -> "dgschwend/zynqnet"
"hunterlew/convolution_network_on_FPGA" -> "alan4186/Hardware-CNN"
"hunterlew/convolution_network_on_FPGA" -> "MasLiang/CNN-On-FPGA"
"hunterlew/convolution_network_on_FPGA" -> "AniketBadhan/Convolutional-Neural-Network"
"hunterlew/convolution_network_on_FPGA" -> "cornell-zhang/bnn-fpga"
"hunterlew/convolution_network_on_FPGA" -> "changwoolee/lenet5_hls"
"hunterlew/convolution_network_on_FPGA" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "thedatabusdotio/fpga-ml-accelerator"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "hunterlew/convolution_network_on_FPGA"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "MasLiang/CNN-On-FPGA"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "QShen3/CNN-FPGA"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "eda-lab/CNNAF-CNN-Accelerator_init"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "taoyilee/clacc"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "lulinchen/cnn_open"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "mtmd/FPGA_Based_CNN"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "ilaydayaman/CNN_for_SLR"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "diaoenmao/FPGA-CNN"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "omarelhedaby/CNN-FPGA"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "mfarhadi/CNNIOT"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "666DZY666/Design-and-Implementation-of-Face-Recognition-based-on-PYNQ"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "hisrg/Neural-Network-Compression-and-Accelerator-on-Hardware"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "louisliuwei/PynqDocs"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "hillhao/PYNQ-project"
"Xilinx/PYNQ-HelloWorld" -> "Xilinx/PYNQ_Composable_Pipeline"
"Xilinx/PYNQ-HelloWorld" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/PYNQ-HelloWorld" -> "Xilinx/Kria-PYNQ"
"Xilinx/PYNQ-HelloWorld" -> "Xilinx/DPU-PYNQ"
"Xilinx/PYNQ-HelloWorld" -> "drichmond/PYNQ-HLS"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "adamgallas/fpga_accelerator_yolov3tiny"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "dhm2013724/yolov2_xilinx_fpga"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "matsuda-slab/YOLO_ZYNQ_MASTER"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "xbdxwyh/yolov3_fpga_project"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "bunny965/yolov5-fpga-hardware-acceleration"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "LeiWang1999/ZYNQ-NVDLA"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "huanggeli/yolov3tiny-ZYNQ7000"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "dgschwend/zynqnet"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "Xilinx/DPU-PYNQ"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "xupsh/pp4fpgas-cn-hls"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "omarelhedaby/CNN-FPGA"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "doveyour/mnist-nnet-hls-zynq7020-fpga"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "embedeep/Free-TPU"
"TomG008/SkyNet" -> "jiangwx/SkrSkr"
"TomG008/SkyNet" -> "heheda365/ultra_net"
"TomG008/SkyNet" -> "onioncc/iSmartDNN"
"TomG008/SkyNet" -> "xjtuiair-cag/XJTU-Tripler"
"TomG008/SkyNet" -> "hirayaku/DAC2018-TGIIF"
"TomG008/SkyNet" -> "fpgasystems/spooNN"
"TomG008/SkyNet" -> "jgoeders/dac_sdc_2020_designs"
"TomG008/SkyNet" -> "GATECH-EIC/AutoDNNchip"
"TomG008/SkyNet" -> "xyzxinyizhang/2019-DAC-System-Design-Contest"
"TomG008/SkyNet" -> "xupsh/pp4fpgas-cn-hls"
"TomG008/SkyNet" -> "AILearnerLi/DAC-SDC-2020-SEUer"
"TomG008/SkyNet" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"TomG008/SkyNet" -> "IBM/AccDNN"
"TomG008/SkyNet" -> "DNN-Accelerators/Open-Source-IPs"
"TomG008/SkyNet" -> "heymesut/SJTU_microe"
"ai-techsystems/deepC" -> "ONNC/onnc" ["e"=1]
"nvdla/hw" -> "nvdla/sw" ["e"=1]
"nvdla/hw" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"nvdla/hw" -> "nvdla/doc" ["e"=1]
"ARM-software/SCALE-Sim" -> "jneless/EyerissF" ["e"=1]
"ARM-software/SCALE-Sim" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"project-oak/silveroak" -> "ymherklotz/vericert"
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/SaxonSoc" ["e"=1]
"tomcl/V2releases" -> "ImperialCollegeLondon/Visual2"
"tomcl/V2releases" -> "good-data-movement/manifesto"
"Qirun/ARM_Cortex-M3" -> "Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition"
"Qirun/ARM_Cortex-M3" -> "WalkerLau/DetectHumanFaces"
"ucb-bar/gemmini" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"ucb-bar/gemmini" -> "SingularityKChen/dl_accelerator" ["e"=1]
"WalkerLau/Accelerating-CNN-with-FPGA" -> "doonny/PipeCNN"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "awai54st/PYNQ-Classification"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "dhm2013724/yolov2_xilinx_fpga"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "QShen3/CNN-FPGA"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "changwoolee/lenet5_hls"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "dgschwend/zynqnet"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "xupsh/pp4fpgas-cn"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "suisuisi/FPGAandCNN"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "omarelhedaby/CNN-FPGA"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "lulinchen/cnn_open"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "Xilinx/CHaiDNN"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "Yu-Zhewen/Tiny_YOLO_v3_ZYNQ"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "embedeep/Free-TPU"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "IBM/AccDNN"
"tensorflow/mlir" -> "ONNC/onnc" ["e"=1]
"Xilinx/brevitas" -> "Xilinx/finn"
"Xilinx/brevitas" -> "Xilinx/finn-hlslib"
"Xilinx/brevitas" -> "fastmachinelearning/hls4ml"
"Xilinx/brevitas" -> "666DZY666/micronet" ["e"=1]
"Xilinx/brevitas" -> "Zhen-Dong/HAWQ" ["e"=1]
"Xilinx/brevitas" -> "Xilinx/finn-examples"
"Xilinx/brevitas" -> "Efficient-ML/Awesome-Model-Quantization" ["e"=1]
"Xilinx/brevitas" -> "fastmachinelearning/qonnx"
"Xilinx/brevitas" -> "Xilinx/Vitis-AI"
"Xilinx/brevitas" -> "quic/aimet" ["e"=1]
"Xilinx/brevitas" -> "Xilinx/Vitis-Tutorials"
"Xilinx/brevitas" -> "IntelLabs/distiller" ["e"=1]
"Xilinx/brevitas" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/brevitas" -> "fengbintu/Neural-Networks-on-Silicon"
"Xilinx/brevitas" -> "ModelTC/MQBench" ["e"=1]
"dhm2013724/yolov2_xilinx_fpga" -> "Yu-Zhewen/Tiny_YOLO_v3_ZYNQ"
"dhm2013724/yolov2_xilinx_fpga" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"dhm2013724/yolov2_xilinx_fpga" -> "awai54st/PYNQ-Classification"
"dhm2013724/yolov2_xilinx_fpga" -> "doonny/PipeCNN"
"dhm2013724/yolov2_xilinx_fpga" -> "adamgallas/fpga_accelerator_yolov3tiny"
"dhm2013724/yolov2_xilinx_fpga" -> "dgschwend/zynqnet"
"dhm2013724/yolov2_xilinx_fpga" -> "changwoolee/lenet5_hls"
"dhm2013724/yolov2_xilinx_fpga" -> "xupsh/pp4fpgas-cn"
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/BNN-PYNQ"
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/QNN-MO-PYNQ"
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/Vitis-AI"
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/finn"
"dhm2013724/yolov2_xilinx_fpga" -> "LeiWang1999/ZYNQ-NVDLA"
"dhm2013724/yolov2_xilinx_fpga" -> "xupsh/pp4fpgas-cn-hls"
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/PYNQ"
"nvdla/doc" -> "nvdla/sw"
"nvdla/doc" -> "nvdla/vp"
"nvdla/doc" -> "nvdla/hw" ["e"=1]
"nvdla/doc" -> "nvdla/nvdla.github.io"
"nvdla/doc" -> "JunningWu/Learning-NVDLA-Notes"
"nvdla/doc" -> "ONNC/onnc"
"Xilinx/LSTM-PYNQ" -> "Xilinx/pytorch-ocr"
"Xilinx/LSTM-PYNQ" -> "Xilinx/PYNQ-Networking"
"Xilinx/LSTM-PYNQ" -> "tukl-msd/LSTM-PYNQ"
"Xilinx/LSTM-PYNQ" -> "Xilinx/PYNQ-DL"
"Xilinx/PYNQ-DL" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/PYNQ-DL" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/PYNQ-DL" -> "Xilinx/PYNQ-Networking"
"Xilinx/PYNQ-DL" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/PYNQ-DL" -> "Xilinx/LSTM-PYNQ"
"Xilinx/PYNQ-DL" -> "Xilinx/SDSoC_Examples"
"Xilinx/PYNQ-DL" -> "onioncc/iSmartDNN"
"ilaydayaman/CNN_for_SLR" -> "mtmd/FPGA_Based_CNN"
"ilaydayaman/CNN_for_SLR" -> "pp-Innovate/FPGA-ZynqNet"
"ilaydayaman/CNN_for_SLR" -> "flymin/LeNet-on-Zynq"
"ilaydayaman/CNN_for_SLR" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"ilaydayaman/CNN_for_SLR" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"sampsyo/cs6120" -> "UIUC-ChenLab/scalehls" ["e"=1]
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/PYNQ-DL"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/BNN-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "Avnet/Ultra96-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/PYNQ-Networking"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/LSTM-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "drichmond/RISC-V-On-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/DPU-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "awai54st/PYNQ-Classification"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/PYNQ_Workshop"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/xfopencv"
"Xilinx/PYNQ-ComputerVision" -> "sfox14/pynq-ekf"
"Xilinx/PYNQ-ComputerVision" -> "wbrueckner/cv2pynq"
"Xilinx/PYNQ-ComputerVision" -> "hirayaku/DAC2018-TGIIF"
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" -> "pp-Innovate/FPGA-ZynqNet"
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" -> "a2824256/HLS-LeNet"
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" -> "ZhaoqxCN/PYNQ-CNN-ATTEMPT"
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" -> "changwoolee/lenet5_hls"
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" -> "amiq-consulting/CNN-using-HLS"
"ferrandi/PandA-bambu" -> "UIUC-ChenLab/scalehls"
"ferrandi/PandA-bambu" -> "lana555/dynamatic"
"ferrandi/PandA-bambu" -> "etherzhhb/Shang"
"ferrandi/PandA-bambu" -> "google/xls" ["e"=1]
"ferrandi/PandA-bambu" -> "dillonhuff/ahaHLS"
"ferrandi/PandA-bambu" -> "Xilinx/HLS"
"ferrandi/PandA-bambu" -> "llvm/circt" ["e"=1]
"ferrandi/PandA-bambu" -> "pnnl/soda-opt"
"ferrandi/PandA-bambu" -> "olofk/edalize" ["e"=1]
"ferrandi/PandA-bambu" -> "calyxir/calyx" ["e"=1]
"ferrandi/PandA-bambu" -> "cornell-zhang/rosetta"
"ferrandi/PandA-bambu" -> "JulianKemmerer/PipelineC" ["e"=1]
"ferrandi/PandA-bambu" -> "kumasento/polymer" ["e"=1]
"ferrandi/PandA-bambu" -> "chipsalliance/firrtl" ["e"=1]
"ferrandi/PandA-bambu" -> "pku-liang/Hector" ["e"=1]
"jneless/EyerissF" -> "zihuatanejp/xor-crypto-js" ["e"=1]
"jneless/EyerissF" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"jneless/EyerissF" -> "SingularityKChen/dl_accelerator"
"jneless/EyerissF" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"jneless/EyerissF" -> "tissue3/EyerissSimulator"
"jneless/EyerissF" -> "xuuhaoo/DefenseCrash" ["e"=1]
"jneless/EyerissF" -> "sunyiyue/CCIMLib"
"jneless/EyerissF" -> "milanyangbo/myrpc" ["e"=1]
"jneless/EyerissF" -> "shine977/wefetch" ["e"=1]
"jneless/EyerissF" -> "zhang-rf/mybatis-boost" ["e"=1]
"jneless/EyerissF" -> "taoyilee/clacc"
"jneless/EyerissF" -> "sasou/gene" ["e"=1]
"jneless/EyerissF" -> "haoking/opencvjs" ["e"=1]
"jneless/EyerissF" -> "stanford-mast/nn_dataflow" ["e"=1]
"jneless/EyerissF" -> "fanyev5/fanyev5_base" ["e"=1]
"Xilinx/dma_ip_drivers" -> "Xilinx/XRT" ["e"=1]
"Xilinx/dma_ip_drivers" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/dma_ip_drivers" -> "Xilinx/Vitis_Accel_Examples" ["e"=1]
"Xilinx/finn" -> "Xilinx/brevitas"
"Xilinx/finn" -> "Xilinx/finn-examples"
"Xilinx/finn" -> "Xilinx/finn-hlslib"
"Xilinx/finn" -> "Xilinx/BNN-PYNQ"
"Xilinx/finn" -> "fastmachinelearning/hls4ml"
"Xilinx/finn" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/finn" -> "spcl/gemm_hls"
"Xilinx/finn" -> "Xilinx/DPU-PYNQ"
"Xilinx/finn" -> "Xilinx/Vitis-AI"
"Xilinx/finn" -> "Xilinx/PYNQ"
"Xilinx/finn" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/finn" -> "Xilinx/CHaiDNN"
"Xilinx/finn" -> "changwoolee/lenet5_hls"
"Xilinx/finn" -> "fastmachinelearning/qonnx"
"Xilinx/finn" -> "dgschwend/zynqnet"
"KastnerRG/pp4fpgas" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"KastnerRG/pp4fpgas" -> "xupsh/pp4fpgas-cn"
"KastnerRG/pp4fpgas" -> "definelicht/hlslib"
"KastnerRG/pp4fpgas" -> "Xilinx/Vitis_Libraries"
"KastnerRG/pp4fpgas" -> "Xilinx/Vitis_Accel_Examples"
"KastnerRG/pp4fpgas" -> "spcl/gemm_hls"
"KastnerRG/pp4fpgas" -> "Xilinx/Vitis-Tutorials"
"KastnerRG/pp4fpgas" -> "spcl/hls_tutorial_examples"
"KastnerRG/pp4fpgas" -> "Xilinx/HLx_Examples"
"KastnerRG/pp4fpgas" -> "Xilinx/finn-hlslib"
"KastnerRG/pp4fpgas" -> "fpgasystems/fpga-network-stack" ["e"=1]
"KastnerRG/pp4fpgas" -> "fastmachinelearning/hls4ml"
"KastnerRG/pp4fpgas" -> "fastmachinelearning/hls4ml-tutorial"
"KastnerRG/pp4fpgas" -> "xupsh/pp4fpgas-cn-hls"
"KastnerRG/pp4fpgas" -> "Xilinx/finn"
"keyu-tian/Cpp-Gomoku-with-AI" -> "sunyiyue/CCIMLib" ["e"=1]
"calyxir/calyx" -> "cornell-zhang/heterocl" ["e"=1]
"calyxir/calyx" -> "cornell-zhang/allo" ["e"=1]
"calyxir/calyx" -> "stanford-ppl/spatial" ["e"=1]
"calyxir/calyx" -> "UIUC-ChenLab/scalehls" ["e"=1]
"calyxir/calyx" -> "circt-hls/circt-hls" ["e"=1]
"taoyilee/clacc" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"taoyilee/clacc" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"taoyilee/clacc" -> "jneless/EyerissF"
"taoyilee/clacc" -> "SingularityKChen/dl_accelerator"
"taoyilee/clacc" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"taoyilee/clacc" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"taoyilee/clacc" -> "stanford-mast/nn_dataflow" ["e"=1]
"taoyilee/clacc" -> "IBM/AccDNN"
"taoyilee/clacc" -> "thedatabusdotio/fpga-ml-accelerator"
"taoyilee/clacc" -> "soDLA-publishment/soDLA"
"taoyilee/clacc" -> "BRTResearch/AIChip_Paper_List" ["e"=1]
"jofrfu/tinyTPU" -> "cameronshinn/tiny-tpu"
"jofrfu/tinyTPU" -> "embedeep/Free-TPU"
"jofrfu/tinyTPU" -> "leo47007/TPU-Tensor-Processing-Unit"
"jofrfu/tinyTPU" -> "cea-wind/SimpleTPU"
"jofrfu/tinyTPU" -> "UCSBarchlab/OpenTPU"
"jofrfu/tinyTPU" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU"
"jofrfu/tinyTPU" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"jofrfu/tinyTPU" -> "Dazhuzhu-github/systolic-array"
"jofrfu/tinyTPU" -> "taoyilee/clacc"
"jofrfu/tinyTPU" -> "dldldlfma/super_small_toy_tpu"
"jofrfu/tinyTPU" -> "IBM/AccDNN"
"jofrfu/tinyTPU" -> "intel/fpga-npu"
"jofrfu/tinyTPU" -> "cxdzyq1110/NPU_on_FPGA"
"jofrfu/tinyTPU" -> "spcl/gemm_hls"
"jofrfu/tinyTPU" -> "doonny/PipeCNN"
"adamsolomou/SC-DNN" -> "cceroici/Stochastic-Neural-Network"
"adamsolomou/SC-DNN" -> "diwu1990/UnarySim"
"adamsolomou/SC-DNN" -> "sweetwenwen/Stochastic-computing-based-neural-network-accelerator"
"AniketBadhan/Convolutional-Neural-Network" -> "alan4186/Hardware-CNN"
"AniketBadhan/Convolutional-Neural-Network" -> "romulus0914/CNN_VGG19_verilog"
"AniketBadhan/Convolutional-Neural-Network" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"AniketBadhan/Convolutional-Neural-Network" -> "QShen3/CNN-FPGA"
"AniketBadhan/Convolutional-Neural-Network" -> "hunterlew/convolution_network_on_FPGA"
"AniketBadhan/Convolutional-Neural-Network" -> "lulinchen/cnn_open"
"AniketBadhan/Convolutional-Neural-Network" -> "mtmd/FPGA_Based_CNN"
"AniketBadhan/Convolutional-Neural-Network" -> "ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
"AniketBadhan/Convolutional-Neural-Network" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"AniketBadhan/Convolutional-Neural-Network" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"AniketBadhan/Convolutional-Neural-Network" -> "omarelhedaby/CNN-FPGA"
"AniketBadhan/Convolutional-Neural-Network" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU"
"SpinalHDL/SaxonSoc" -> "SpinalHDL/SpinalWorkshop"
"SpinalHDL/SaxonSoc" -> "SpinalHDL/NaxRiscv" ["e"=1]
"definelicht/hlslib" -> "spcl/gemm_hls"
"definelicht/hlslib" -> "spcl/hls_tutorial_examples"
"definelicht/hlslib" -> "UCLA-VAST/AutoSA"
"definelicht/hlslib" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"definelicht/hlslib" -> "UCLA-VAST/AutoBridge"
"definelicht/hlslib" -> "rapidstream-org/rapidstream-tapa"
"definelicht/hlslib" -> "Xilinx/Vitis_Libraries"
"definelicht/hlslib" -> "Xilinx/finn-hlslib"
"definelicht/hlslib" -> "KastnerRG/pp4fpgas"
"definelicht/hlslib" -> "cornell-zhang/rosetta"
"definelicht/hlslib" -> "cornell-zhang/heterocl"
"definelicht/hlslib" -> "Xilinx/HLS"
"definelicht/hlslib" -> "Xilinx/SDAccel_Examples"
"definelicht/hlslib" -> "Xilinx/Vitis_Accel_Examples"
"definelicht/hlslib" -> "TomG008/SkyNet"
"spcl/hls_tutorial_examples" -> "definelicht/hlslib"
"spcl/hls_tutorial_examples" -> "spcl/gemm_hls"
"spcl/hls_tutorial_examples" -> "amiq-consulting/CNN-using-HLS"
"spcl/hls_tutorial_examples" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"spcl/hls_tutorial_examples" -> "heheda365/ultra_net"
"spcl/hls_tutorial_examples" -> "changwoolee/lenet5_hls"
"spcl/hls_tutorial_examples" -> "Xilinx/finn-hlslib"
"spcl/hls_tutorial_examples" -> "Xilinx/CHaiDNN"
"spcl/hls_tutorial_examples" -> "sharc-lab/FPGA_ECE8893"
"QShen3/CNN-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"QShen3/CNN-FPGA" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"QShen3/CNN-FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"QShen3/CNN-FPGA" -> "suisuisi/FPGAandCNN"
"QShen3/CNN-FPGA" -> "mtmd/FPGA_Based_CNN"
"QShen3/CNN-FPGA" -> "omarelhedaby/CNN-FPGA"
"QShen3/CNN-FPGA" -> "diaoenmao/FPGA-CNN"
"QShen3/CNN-FPGA" -> "MasLiang/CNN-On-FPGA"
"QShen3/CNN-FPGA" -> "doonny/PipeCNN"
"QShen3/CNN-FPGA" -> "awai54st/PYNQ-Classification"
"QShen3/CNN-FPGA" -> "lulinchen/cnn_open"
"QShen3/CNN-FPGA" -> "AniketBadhan/Convolutional-Neural-Network"
"QShen3/CNN-FPGA" -> "dgschwend/zynqnet"
"QShen3/CNN-FPGA" -> "cxdzyq1110/NPU_on_FPGA"
"QShen3/CNN-FPGA" -> "changwoolee/lenet5_hls"
"danielholanda/LeFlow" -> "hsharma35/dnnweaver2"
"danielholanda/LeFlow" -> "dgschwend/zynqnet"
"danielholanda/LeFlow" -> "fastmachinelearning/hls4ml"
"danielholanda/LeFlow" -> "doonny/PipeCNN"
"danielholanda/LeFlow" -> "jofrfu/tinyTPU"
"danielholanda/LeFlow" -> "fpgasystems/spooNN"
"danielholanda/LeFlow" -> "Xilinx/finn"
"danielholanda/LeFlow" -> "mtmd/FPGA_Based_CNN"
"danielholanda/LeFlow" -> "ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
"danielholanda/LeFlow" -> "TF2-Engine/TF2"
"danielholanda/LeFlow" -> "fastmachinelearning/hls4ml-tutorial"
"danielholanda/LeFlow" -> "IBM/AccDNN"
"danielholanda/LeFlow" -> "Xilinx/BNN-PYNQ"
"danielholanda/LeFlow" -> "JulianKemmerer/PipelineC" ["e"=1]
"danielholanda/LeFlow" -> "awai54st/PYNQ-Classification"
"Xilinx/RapidWright" -> "UCLA-VAST/AutoBridge" ["e"=1]
"Xilinx/RapidWright" -> "UCLA-VAST/RapidStream" ["e"=1]
"Xilinx/RapidWright" -> "cornell-zhang/rosetta" ["e"=1]
"Xilinx/RapidWright" -> "Xilinx/HLS" ["e"=1]
"Xilinx/RapidWright" -> "Xilinx/SDAccel_Examples" ["e"=1]
"Xilinx/RapidWright" -> "lana555/dynamatic" ["e"=1]
"EECS-NTNU/bismo" -> "hsharma35/bitfusion"
"EECS-NTNU/bismo" -> "maltanar/fpga-tidbits" ["e"=1]
"lulinchen/cnn_open" -> "hunterlew/convolution_network_on_FPGA"
"lulinchen/cnn_open" -> "MasLiang/CNN-On-FPGA"
"lulinchen/cnn_open" -> "mtmd/FPGA_Based_CNN"
"lulinchen/cnn_open" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"lulinchen/cnn_open" -> "zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16"
"lulinchen/cnn_open" -> "QShen3/CNN-FPGA"
"lulinchen/cnn_open" -> "suisuisi/FPGAandCNN"
"lulinchen/cnn_open" -> "papcjy/mnist_fpga"
"lulinchen/cnn_open" -> "omarelhedaby/CNN-FPGA"
"lulinchen/cnn_open" -> "ilaydayaman/CNN_for_SLR"
"lulinchen/cnn_open" -> "ZFTurbo/MobileNet-in-FPGA"
"lulinchen/cnn_open" -> "AniketBadhan/Convolutional-Neural-Network"
"lulinchen/cnn_open" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"lulinchen/cnn_open" -> "cxlisme/FPGA-proj"
"lulinchen/cnn_open" -> "LeiWang1999/ZYNQ-NVDLA"
"xiaop1/Verilog-Practice" -> "xupsh/pp4fpgas-cn" ["e"=1]
"ac-optimus/Convolution-using-systolic-arrays" -> "wzc810049078/systolic-array-matrix-multiplier"
"dawsonjon/fpu" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" ["e"=1]
"spcl/dace" -> "cornell-zhang/heterocl" ["e"=1]
"spcl/dace" -> "definelicht/hlslib" ["e"=1]
"xupsh/pp4fpgas-cn" -> "xupsh/pp4fpgas-cn-hls"
"xupsh/pp4fpgas-cn" -> "doonny/PipeCNN"
"xupsh/pp4fpgas-cn" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"xupsh/pp4fpgas-cn" -> "KastnerRG/pp4fpgas"
"xupsh/pp4fpgas-cn" -> "dhm2013724/yolov2_xilinx_fpga"
"xupsh/pp4fpgas-cn" -> "awai54st/PYNQ-Classification"
"xupsh/pp4fpgas-cn" -> "changwoolee/lenet5_hls"
"xupsh/pp4fpgas-cn" -> "dgschwend/zynqnet"
"xupsh/pp4fpgas-cn" -> "louisliuwei/PynqDocs"
"xupsh/pp4fpgas-cn" -> "Xilinx/PYNQ"
"xupsh/pp4fpgas-cn" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"xupsh/pp4fpgas-cn" -> "Xilinx/BNN-PYNQ"
"xupsh/pp4fpgas-cn" -> "QShen3/CNN-FPGA"
"xupsh/pp4fpgas-cn" -> "Xilinx/HLx_Examples"
"xupsh/pp4fpgas-cn" -> "dtysky/FPGA-Imaging-Library" ["e"=1]
"Xilinx/XRT" -> "Xilinx/Vitis_Libraries"
"Xilinx/XRT" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/XRT" -> "Xilinx/Vitis-Tutorials"
"Xilinx/XRT" -> "Xilinx/FPGA_as_a_Service"
"Xilinx/XRT" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/XRT" -> "Xilinx/mlir-aie"
"Xilinx/XRT" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/XRT" -> "definelicht/hlslib"
"Xilinx/XRT" -> "Xilinx/Vitis-AI"
"Xilinx/XRT" -> "Xilinx/dma_ip_drivers" ["e"=1]
"Xilinx/XRT" -> "Xilinx/finn"
"Xilinx/XRT" -> "Xilinx/linux-xlnx" ["e"=1]
"Xilinx/XRT" -> "Xilinx/PYNQ"
"Xilinx/XRT" -> "Xilinx/DPU-PYNQ"
"Xilinx/XRT" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP" ["e"=1]
"zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16" -> "yztong/LeNet_RTL"
"zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16" -> "flymin/vgg16-on-Zynq"
"zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16" -> "WenqiJiang/VGG16_FPGA_Accelerator"
"zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16" -> "flymin/LeNet-on-Zynq"
"zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16" -> "romulus0914/CNN_VGG19_verilog"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/SpinalTemplateSbt"
"SpinalHDL/SpinalWorkshop" -> "jijingg/Spinal-bootcamp"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/Spinal-bootcamp"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/SaxonSoc"
"SpinalHDL/SpinalWorkshop" -> "Chainsaw-Team/Chainsaw"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/SpinalHDL" ["e"=1]
"SpinalHDL/SpinalWorkshop" -> "tomverbeure/math"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/SpinalDoc-RTD"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/VexiiRiscv" ["e"=1]
"SpinalHDL/SpinalWorkshop" -> "19801201/SpinalHDL_CNN_Accelerator"
"SpinalHDL/SpinalWorkshop" -> "agra-uni-bremen/microrv32"
"nvdla/vp" -> "nvdla/sw"
"nvdla/vp" -> "nvdla/doc"
"nvdla/vp" -> "JunningWu/Learning-NVDLA-Notes"
"nvdla/vp" -> "nvdla/qbox" ["e"=1]
"ucbdrive/skipnet" -> "cornell-zhang/dnn-gating" ["e"=1]
"progranism/Open-Source-FPGA-Bitcoin-Miner" -> "aws/aws-fpga" ["e"=1]
"ONNC/onnc" -> "nvdla/sw"
"ONNC/onnc" -> "JunningWu/Learning-NVDLA-Notes"
"ONNC/onnc" -> "ONNC/onnc-tutorial"
"ONNC/onnc" -> "CSL-KU/firesim-nvdla"
"ONNC/onnc" -> "soDLA-publishment/soDLA"
"ONNC/onnc" -> "ONNC/onnc-umbrella"
"ONNC/onnc" -> "nvdla/vp"
"ONNC/onnc" -> "nvdla/doc"
"ONNC/onnc" -> "stanford-ppl/spatial"
"ONNC/onnc" -> "OpenDLA/OpenDLA"
"ONNC/onnc" -> "onnx/onnx-mlir" ["e"=1]
"ONNC/onnc" -> "tensorflow/mlir" ["e"=1]
"ONNC/onnc" -> "stanford-mast/nn_dataflow" ["e"=1]
"ONNC/onnc" -> "bu-icsg/dana" ["e"=1]
"ONNC/onnc" -> "NervanaSystems/ngraph" ["e"=1]
"lastweek/fpga_readings" -> "definelicht/hlslib"
"lastweek/fpga_readings" -> "fpgasystems/fpga-network-stack" ["e"=1]
"lastweek/fpga_readings" -> "vmware-archive/cascade" ["e"=1]
"lastweek/fpga_readings" -> "KastnerRG/pp4fpgas"
"lastweek/fpga_readings" -> "slaclab/surf" ["e"=1]
"lastweek/fpga_readings" -> "spcl/hls_tutorial_examples"
"lastweek/fpga_readings" -> "cornell-zhang/bnn-fpga"
"sld-columbia/esp" -> "UCLA-VAST/AutoSA" ["e"=1]
"nvdla/sw" -> "nvdla/vp"
"nvdla/sw" -> "nvdla/doc"
"nvdla/sw" -> "JunningWu/Learning-NVDLA-Notes"
"nvdla/sw" -> "nvdla/hw" ["e"=1]
"nvdla/sw" -> "ONNC/onnc"
"nvdla/sw" -> "CSL-KU/firesim-nvdla"
"nvdla/sw" -> "OpenDLA/OpenDLA"
"nvdla/sw" -> "soDLA-publishment/soDLA"
"nvdla/sw" -> "PrincetonUniversity/openpiton" ["e"=1]
"nvdla/sw" -> "ARM-software/SCALE-Sim" ["e"=1]
"nvdla/sw" -> "LeiWang1999/ZYNQ-NVDLA"
"nvdla/sw" -> "apache/tvm-vta"
"nvdla/sw" -> "ONNC/onnc-tutorial"
"nvdla/sw" -> "ucb-bar/gemmini" ["e"=1]
"nvdla/sw" -> "bu-icsg/dana" ["e"=1]
"lvhao7896/DAC2018" -> "xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2"
"Avnet/Ultra96-PYNQ" -> "Xilinx/DPU-PYNQ"
"Avnet/Ultra96-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Avnet/Ultra96-PYNQ" -> "Xilinx/PYNQ-Networking"
"Avnet/Ultra96-PYNQ" -> "drichmond/PYNQ-HLS"
"Avnet/Ultra96-PYNQ" -> "Xilinx/LSTM-PYNQ"
"Avnet/Ultra96-PYNQ" -> "Avnet/bdf" ["e"=1]
"submission2019/cnn-quantization" -> "cornell-zhang/dnn-quant-ocs" ["e"=1]
"xupsh/pp4fpgas-cn-hls" -> "xupsh/pp4fpgas-cn"
"xupsh/pp4fpgas-cn-hls" -> "TomG008/SkyNet"
"xupsh/pp4fpgas-cn-hls" -> "onioncc/iSmartDNN"
"xupsh/pp4fpgas-cn-hls" -> "heheda365/ultra_net"
"xupsh/pp4fpgas-cn-hls" -> "louisliuwei/PynqDocs"
"xupsh/pp4fpgas-cn-hls" -> "Xilinx/QNN-MO-PYNQ"
"xupsh/pp4fpgas-cn-hls" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"xupsh/pp4fpgas-cn-hls" -> "fpgasystems/spooNN"
"xupsh/pp4fpgas-cn-hls" -> "sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS"
"xupsh/pp4fpgas-cn-hls" -> "jiangwx/SkrSkr"
"xupsh/pp4fpgas-cn-hls" -> "dhm2013724/yolov2_xilinx_fpga"
"xupsh/pp4fpgas-cn-hls" -> "awai54st/PYNQ-Classification"
"xupsh/pp4fpgas-cn-hls" -> "spcl/gemm_hls"
"xupsh/pp4fpgas-cn-hls" -> "xupsh/2019_SummerCamp"
"xupsh/pp4fpgas-cn-hls" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"cxdzyq1110/NPU_on_FPGA" -> "thousrm/universal_NPU-CNN_accelerator"
"cxdzyq1110/NPU_on_FPGA" -> "intel/fpga-npu"
"cxdzyq1110/NPU_on_FPGA" -> "LeiWang1999/ZYNQ-NVDLA"
"cxdzyq1110/NPU_on_FPGA" -> "QShen3/CNN-FPGA"
"cxdzyq1110/NPU_on_FPGA" -> "suisuisi/FPGAandCNN"
"cxdzyq1110/NPU_on_FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"cxdzyq1110/NPU_on_FPGA" -> "Nitcloud/Image_sim"
"cxdzyq1110/NPU_on_FPGA" -> "MasLiang/CNN-On-FPGA"
"cxdzyq1110/NPU_on_FPGA" -> "cxdzyq1110/posture_recognition_CNN"
"nvdla/nvdla.github.io" -> "nvdla/doc"
"drichmond/RISC-V-On-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"drichmond/RISC-V-On-PYNQ" -> "Xilinx/LSTM-PYNQ"
"drichmond/RISC-V-On-PYNQ" -> "sfox14/pynq-ekf"
"drichmond/RISC-V-On-PYNQ" -> "drichmond/PYNQ-HLS"
"drichmond/RISC-V-On-PYNQ" -> "Xilinx/QNN-MO-PYNQ"
"embedeep/Free-TPU" -> "jofrfu/tinyTPU"
"embedeep/Free-TPU" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"embedeep/Free-TPU" -> "leo47007/TPU-Tensor-Processing-Unit"
"embedeep/Free-TPU" -> "cea-wind/SimpleTPU"
"embedeep/Free-TPU" -> "UCSBarchlab/OpenTPU"
"embedeep/Free-TPU" -> "cameronshinn/tiny-tpu"
"embedeep/Free-TPU" -> "IBM/AccDNN"
"embedeep/Free-TPU" -> "Xilinx/CHaiDNN"
"embedeep/Free-TPU" -> "dldldlfma/super_small_toy_tpu"
"embedeep/Free-TPU" -> "JunningWu/Learning-NVDLA-Notes"
"embedeep/Free-TPU" -> "Dazhuzhu-github/systolic-array"
"embedeep/Free-TPU" -> "charley871103/TPU"
"embedeep/Free-TPU" -> "LeiWang1999/ZYNQ-NVDLA"
"embedeep/Free-TPU" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"embedeep/Free-TPU" -> "zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16"
"Er1cZ/Deploying_CNN_on_FPGA_using_OpenCL" -> "tirumalnaidu/opencl-hls-cnn-accelerator"
"Er1cZ/Deploying_CNN_on_FPGA_using_OpenCL" -> "thinkoco/c5soc_opencl"
"becomequantum/Kryon" -> "awai54st/PYNQ-Classification" ["e"=1]
"Xilinx/XilinxBoardStore" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/XilinxBoardStore" -> "Xilinx/XilinxTclStore" ["e"=1]
"Xilinx/XilinxBoardStore" -> "definelicht/hlslib"
"Xilinx/XilinxBoardStore" -> "Xilinx/Vitis-Tutorials"
"Xilinx/XilinxBoardStore" -> "Xilinx/XRT"
"Xilinx/XilinxBoardStore" -> "Xilinx/Vitis_Libraries"
"Xilinx/XilinxBoardStore" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/XilinxBoardStore" -> "Xilinx/open-nic" ["e"=1]
"spcl/gemm_hls" -> "definelicht/hlslib"
"spcl/gemm_hls" -> "spcl/hls_tutorial_examples"
"spcl/gemm_hls" -> "UCLA-VAST/AutoSA"
"spcl/gemm_hls" -> "Xilinx/finn-hlslib"
"spcl/gemm_hls" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"spcl/gemm_hls" -> "Xilinx/Vitis_Accel_Examples"
"spcl/gemm_hls" -> "Xilinx/CHaiDNN"
"spcl/gemm_hls" -> "linghaosong/Sextans"
"spcl/gemm_hls" -> "rapidstream-org/rapidstream-tapa"
"spcl/gemm_hls" -> "IBM/AccDNN"
"spcl/gemm_hls" -> "cornell-zhang/HiSparse"
"spcl/gemm_hls" -> "changwoolee/lenet5_hls"
"spcl/gemm_hls" -> "Xilinx/finn"
"spcl/gemm_hls" -> "hsharma35/dnnweaver2"
"spcl/gemm_hls" -> "Xilinx/gemx"
"JunningWu/Learning-NVDLA-Notes" -> "CSL-KU/firesim-nvdla"
"JunningWu/Learning-NVDLA-Notes" -> "OpenDLA/OpenDLA"
"JunningWu/Learning-NVDLA-Notes" -> "soDLA-publishment/soDLA"
"JunningWu/Learning-NVDLA-Notes" -> "LeiWang1999/ZYNQ-NVDLA"
"JunningWu/Learning-NVDLA-Notes" -> "nvdla/sw"
"JunningWu/Learning-NVDLA-Notes" -> "zeasa/nvdla-compiler"
"JunningWu/Learning-NVDLA-Notes" -> "nvdla/vp"
"JunningWu/Learning-NVDLA-Notes" -> "ONNC/onnc"
"JunningWu/Learning-NVDLA-Notes" -> "JunningWu/AIChip"
"JunningWu/Learning-NVDLA-Notes" -> "sifive/block-nvdla-sifive"
"JunningWu/Learning-NVDLA-Notes" -> "isuckatdrifting/Zeus"
"JunningWu/Learning-NVDLA-Notes" -> "embedeep/Free-TPU"
"flymin/vgg16-on-Zynq" -> "flymin/LeNet-on-Zynq"
"flymin/vgg16-on-Zynq" -> "zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16"
"flymin/vgg16-on-Zynq" -> "WenqiJiang/VGG16_FPGA_Accelerator"
"OpenDLA/OpenDLA" -> "JunningWu/Learning-NVDLA-Notes"
"OpenDLA/OpenDLA" -> "soDLA-publishment/soDLA"
"OpenDLA/OpenDLA" -> "silicontalks01/OpenDLA"
"OpenDLA/OpenDLA" -> "CSL-KU/firesim-nvdla"
"OpenDLA/OpenDLA" -> "nvdla/sw"
"OpenDLA/OpenDLA" -> "nvdla/vp"
"OpenDLA/OpenDLA" -> "zeasa/nvdla-compiler"
"soDLA-publishment/soDLA" -> "CSL-KU/firesim-nvdla"
"soDLA-publishment/soDLA" -> "JunningWu/Learning-NVDLA-Notes"
"soDLA-publishment/soDLA" -> "bu-icsg/dana" ["e"=1]
"soDLA-publishment/soDLA" -> "LeiWang1999/ZYNQ-NVDLA"
"soDLA-publishment/soDLA" -> "SingularityKChen/dl_accelerator"
"soDLA-publishment/soDLA" -> "cnrv/rocket-chip-read" ["e"=1]
"soDLA-publishment/soDLA" -> "OpenDLA/OpenDLA"
"cameronshinn/tiny-tpu" -> "leo47007/TPU-Tensor-Processing-Unit"
"cameronshinn/tiny-tpu" -> "jofrfu/tinyTPU"
"cameronshinn/tiny-tpu" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU"
"cameronshinn/tiny-tpu" -> "cea-wind/SimpleTPU"
"cameronshinn/tiny-tpu" -> "dldldlfma/super_small_toy_tpu"
"cameronshinn/tiny-tpu" -> "charley871103/TPU"
"cameronshinn/tiny-tpu" -> "Dazhuzhu-github/systolic-array"
"cameronshinn/tiny-tpu" -> "UCSBarchlab/OpenTPU"
"cameronshinn/tiny-tpu" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"cameronshinn/tiny-tpu" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"cameronshinn/tiny-tpu" -> "embedeep/Free-TPU"
"hsharma35/dnnweaver2" -> "hsharma35/bitfusion"
"hsharma35/dnnweaver2" -> "jongse-park/dnnweaver2.drone"
"hsharma35/dnnweaver2" -> "stanford-mast/nn_dataflow" ["e"=1]
"hsharma35/dnnweaver2" -> "IBM/AccDNN"
"hsharma35/dnnweaver2" -> "Xilinx/CHaiDNN"
"hsharma35/dnnweaver2" -> "spcl/gemm_hls"
"hsharma35/dnnweaver2" -> "GATECH-EIC/AutoDNNchip"
"hsharma35/dnnweaver2" -> "EECS-NTNU/bismo"
"hsharma35/dnnweaver2" -> "heheda365/ultra_net"
"hsharma35/dnnweaver2" -> "DreamIP/haddoc2"
"hsharma35/dnnweaver2" -> "Xilinx/finn-hlslib"
"hsharma35/dnnweaver2" -> "onioncc/iSmartDNN"
"hillhao/PYNQ-project" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"hillhao/PYNQ-project" -> "Xilinx/LSTM-PYNQ"
"hillhao/PYNQ-project" -> "awai54st/PYNQ-Classification"
"hillhao/PYNQ-project" -> "hirayaku/DAC2018-TGIIF"
"hillhao/PYNQ-project" -> "onioncc/iSmartDNN"
"hillhao/PYNQ-project" -> "mfarhadi/CNNIOT"
"larq/larq" -> "google/qkeras" ["e"=1]
"larq/larq" -> "Xilinx/brevitas" ["e"=1]
"hunterlew/mstar_deeplearning_project" -> "hunterlew/convolution_network_on_FPGA" ["e"=1]
"wbrueckner/cv2pynq" -> "wbrueckner/cv2PYNQ-The-project-behind-the-library"
"Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang" -> "Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition"
"Xilinx/ml-suite" -> "Xilinx/CHaiDNN"
"Xilinx/ml-suite" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/ml-suite" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/ml-suite" -> "Xilinx/BNN-PYNQ"
"Xilinx/ml-suite" -> "Xilinx/SDAccel_Examples"
"Xilinx/ml-suite" -> "dicecco1/fpga_caffe"
"Xilinx/ml-suite" -> "dgschwend/zynqnet"
"Xilinx/ml-suite" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/ml-suite" -> "awai54st/PYNQ-Classification"
"Xilinx/ml-suite" -> "Xilinx/PYNQ-DL"
"Xilinx/ml-suite" -> "Xilinx/LSTM-PYNQ"
"Xilinx/ml-suite" -> "definelicht/hlslib"
"Xilinx/ml-suite" -> "Xilinx/HLx_Examples"
"Xilinx/ml-suite" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/ml-suite" -> "aws/aws-fpga"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "ZFTurbo/MobileNet-in-FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "mtmd/FPGA_Based_CNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "lulinchen/cnn_open"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "ilaydayaman/CNN_for_SLR"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "QShen3/CNN-FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "alan4186/Hardware-CNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "AniketBadhan/Convolutional-Neural-Network"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "suisuisi/FPGAandCNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "danielholanda/LeFlow"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "fpgasystems/spooNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "doonny/PipeCNN"
"fpgasystems/spooNN" -> "onioncc/iSmartDNN"
"fpgasystems/spooNN" -> "hirayaku/DAC2018-TGIIF"
"fpgasystems/spooNN" -> "TomG008/SkyNet"
"fpgasystems/spooNN" -> "Xilinx/QNN-MO-PYNQ"
"fpgasystems/spooNN" -> "heheda365/ultra_net"
"fpgasystems/spooNN" -> "cornell-zhang/bnn-fpga"
"fpgasystems/spooNN" -> "Xilinx/CHaiDNN"
"fpgasystems/spooNN" -> "changwoolee/lenet5_hls"
"fpgasystems/spooNN" -> "jiangwx/SkrSkr"
"fpgasystems/spooNN" -> "Xilinx/PYNQ-DL"
"fpgasystems/spooNN" -> "xjtuiair-cag/XJTU-Tripler"
"fpgasystems/spooNN" -> "xupsh/pp4fpgas-cn-hls"
"fpgasystems/spooNN" -> "awai54st/PYNQ-Classification"
"fpgasystems/spooNN" -> "dgschwend/zynqnet"
"fpgasystems/spooNN" -> "drichmond/PYNQ-HLS"
"ZFTurbo/MobileNet-in-FPGA" -> "ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
"Xilinx/FPGA_as_a_Service" -> "Xilinx/XRT"
"Xilinx/FPGA_as_a_Service" -> "Xilinx/SDAccel-Tutorials"
"cornell-zhang/rosetta" -> "cornell-zhang/quickest"
"cornell-zhang/rosetta" -> "cornell-zhang/FracBNN"
"cornell-zhang/rosetta" -> "breagen/MachSuite" ["e"=1]
"cornell-zhang/rosetta" -> "cornell-zhang/uptune"
"cornell-zhang/rosetta" -> "cornell-zhang/dnn-gating"
"cornell-zhang/rosetta" -> "cornell-zhang/dnn-quant-ocs"
"cornell-zhang/rosetta" -> "cornell-zhang/HiSparse"
"cornell-zhang/rosetta" -> "cornell-zhang/GraphZoom"
"cornell-zhang/rosetta" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/rosetta" -> "cornell-zhang/heterocl"
"cornell-zhang/rosetta" -> "cornell-zhang/GARNET"
"cornell-zhang/rosetta" -> "cornell-zhang/bnn-fpga"
"cornell-zhang/rosetta" -> "cornell-zhang/Polynormer"
"cornell-zhang/rosetta" -> "zslwyuan/Light-HLS" ["e"=1]
"cornell-zhang/rosetta" -> "rapidstream-org/rapidstream-tapa"
"louisliuwei/PynqDocs" -> "sazczmh/PYNQ_Workshop"
"louisliuwei/PynqDocs" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"louisliuwei/PynqDocs" -> "sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS"
"louisliuwei/PynqDocs" -> "xupsh/pp4fpgas-cn-hls"
"louisliuwei/PynqDocs" -> "awai54st/PYNQ-Classification"
"louisliuwei/PynqDocs" -> "Xilinx/PYNQ_Workshop"
"louisliuwei/PynqDocs" -> "xupsh/pp4fpgas-cn"
"louisliuwei/PynqDocs" -> "666DZY666/Design-and-Implementation-of-Face-Recognition-based-on-PYNQ"
"louisliuwei/PynqDocs" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"louisliuwei/PynqDocs" -> "Xilinx/BNN-PYNQ"
"louisliuwei/PynqDocs" -> "heheda365/ultra_net"
"louisliuwei/PynqDocs" -> "drichmond/RISC-V-On-PYNQ"
"louisliuwei/PynqDocs" -> "Xilinx/PYNQ"
"louisliuwei/PynqDocs" -> "fpgasystems/spooNN"
"stanford-ppl/spatial" -> "stanford-ppl/spatial-lang"
"stanford-ppl/spatial" -> "stanford-ppl/spatial-quickstart"
"stanford-ppl/spatial" -> "sfu-arch/muir"
"stanford-ppl/spatial" -> "stanford-ppl/spatial-multiverse"
"stanford-ppl/spatial" -> "jingpu/Halide-HLS" ["e"=1]
"stanford-ppl/spatial" -> "sifive/chisel-circt"
"stanford-ppl/spatial" -> "cornell-zhang/heterocl"
"UCSBarchlab/PyRTL" -> "UCSBarchlab/OpenTPU" ["e"=1]
"firesim/firesim" -> "CSL-KU/firesim-nvdla" ["e"=1]
"Avnet/bdf" -> "Avnet/Ultra96-PYNQ" ["e"=1]
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/BNN-PYNQ"
"Xilinx/QNN-MO-PYNQ" -> "awai54st/PYNQ-Classification"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/QNN-MO-PYNQ" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/PYNQ-DL"
"Xilinx/QNN-MO-PYNQ" -> "fpgasystems/spooNN"
"Xilinx/QNN-MO-PYNQ" -> "drichmond/PYNQ-HLS"
"Xilinx/QNN-MO-PYNQ" -> "onioncc/iSmartDNN"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/DPU-PYNQ"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/ml-suite"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/PYNQ_Workshop"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/xfopencv"
"Xilinx/QNN-MO-PYNQ" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/QNN-MO-PYNQ" -> "xupsh/pp4fpgas-cn-hls"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/LSTM-PYNQ"
"vmware-archive/cascade" -> "lastweek/fpga_readings" ["e"=1]
"sumilao/Zynq-7000-DPU-TRD" -> "JinChen-tw/pynqz2_dpu140"
"Xilinx/SDAccel-Tutorials" -> "Xilinx/SDAccel_Examples"
"Xilinx/SDAccel-Tutorials" -> "Xilinx/Applications"
"Xilinx/SDAccel-Tutorials" -> "Xtra-Computing/ThunderGP"
"leo47007/TPU-Tensor-Processing-Unit" -> "cameronshinn/tiny-tpu"
"leo47007/TPU-Tensor-Processing-Unit" -> "dldldlfma/super_small_toy_tpu"
"leo47007/TPU-Tensor-Processing-Unit" -> "Dazhuzhu-github/systolic-array"
"leo47007/TPU-Tensor-Processing-Unit" -> "charley871103/TPU"
"leo47007/TPU-Tensor-Processing-Unit" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU"
"leo47007/TPU-Tensor-Processing-Unit" -> "jofrfu/tinyTPU"
"leo47007/TPU-Tensor-Processing-Unit" -> "cea-wind/SimpleTPU"
"leo47007/TPU-Tensor-Processing-Unit" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"leo47007/TPU-Tensor-Processing-Unit" -> "embedeep/Free-TPU"
"leo47007/TPU-Tensor-Processing-Unit" -> "hsiehong/tpu"
"cucapra/dahlia" -> "ymherklotz/vericert" ["e"=1]
"mit-han-lab/haq" -> "EECS-NTNU/bismo" ["e"=1]
"blue-oil/blueoil" -> "HirokiNakahara/GUINNESS" ["e"=1]
"intel/intel-device-plugins-for-kubernetes" -> "Xilinx/FPGA_as_a_Service" ["e"=1]
"hsharma35/bitfusion" -> "EECS-NTNU/bismo"
"hsharma35/bitfusion" -> "clevercool/ANT-Quantization"
"hsharma35/bitfusion" -> "hsharma35/dnnweaver2"
"hsharma35/bitfusion" -> "stanford-mast/nn_dataflow" ["e"=1]
"hsharma35/bitfusion" -> "isakedo/DNNsim"
"SpinalHDL/SpinalTemplateSbt" -> "SpinalHDL/Spinal-bootcamp"
"SpinalHDL/SpinalTemplateSbt" -> "SpinalHDL/SpinalWorkshop"
"SpinalHDL/SpinalTemplateSbt" -> "jijingg/Spinal-bootcamp"
"SpinalHDL/SpinalTemplateSbt" -> "SpinalHDL/SpinalDoc-RTD"
"SpinalHDL/SpinalTemplateSbt" -> "thuCGRA/SpinalHDL_Chinese_Doc"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/SDSoC_Examples"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/Embedded-Reference-Platforms-User-Guide"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/CHaiDNN"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/xfopencv"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/PYNQ-DL"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/LSTM-PYNQ"
"Xilinx/CHaiDNN" -> "Xilinx/ml-suite"
"Xilinx/CHaiDNN" -> "changwoolee/lenet5_hls"
"Xilinx/CHaiDNN" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/CHaiDNN" -> "spcl/gemm_hls"
"Xilinx/CHaiDNN" -> "cornell-zhang/bnn-fpga"
"Xilinx/CHaiDNN" -> "onioncc/iSmartDNN"
"Xilinx/CHaiDNN" -> "fpgasystems/spooNN"
"Xilinx/CHaiDNN" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/CHaiDNN" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/CHaiDNN" -> "dgschwend/zynqnet"
"Xilinx/CHaiDNN" -> "Xilinx/xfopencv"
"Xilinx/CHaiDNN" -> "hsharma35/dnnweaver2"
"Xilinx/CHaiDNN" -> "heheda365/ultra_net"
"Xilinx/CHaiDNN" -> "Xilinx/BNN-PYNQ"
"Xilinx/CHaiDNN" -> "Xilinx/QNN-MO-PYNQ"
"mc-imperial/multicore-test-harness" -> "jianyicheng/iiProver"
"CSL-KU/firesim-nvdla" -> "JunningWu/Learning-NVDLA-Notes"
"CSL-KU/firesim-nvdla" -> "soDLA-publishment/soDLA"
"CSL-KU/firesim-nvdla" -> "nvdla/sw"
"CSL-KU/firesim-nvdla" -> "bu-icsg/dana" ["e"=1]
"Tiiiger/QPyTorch" -> "EECS-NTNU/bismo" ["e"=1]
"Tiiiger/QPyTorch" -> "clevercool/ANT-Quantization" ["e"=1]
"cathalmccabe/PYNQ_tutorials" -> "Xilinx/Embedded-Design-Tutorials"
"cea-wind/SimpleTPU" -> "cameronshinn/tiny-tpu"
"cea-wind/SimpleTPU" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"cea-wind/SimpleTPU" -> "leo47007/TPU-Tensor-Processing-Unit"
"cea-wind/SimpleTPU" -> "jofrfu/tinyTPU"
"cea-wind/SimpleTPU" -> "dldldlfma/super_small_toy_tpu"
"cea-wind/SimpleTPU" -> "embedeep/Free-TPU"
"cea-wind/SimpleTPU" -> "charley871103/TPU"
"cea-wind/SimpleTPU" -> "tirumalnaidu/opencl-hls-cnn-accelerator"
"cea-wind/SimpleTPU" -> "UCSBarchlab/OpenTPU"
"hirayaku/DAC2018-TGIIF" -> "onioncc/iSmartDNN"
"hirayaku/DAC2018-TGIIF" -> "fpgasystems/spooNN"
"hirayaku/DAC2018-TGIIF" -> "Xilinx/QNN-MO-PYNQ"
"hirayaku/DAC2018-TGIIF" -> "TomG008/SkyNet"
"hirayaku/DAC2018-TGIIF" -> "Xilinx/PYNQ-DL"
"hirayaku/DAC2018-TGIIF" -> "heheda365/ultra_net"
"hirayaku/DAC2018-TGIIF" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"hirayaku/DAC2018-TGIIF" -> "jiangwx/SkrSkr"
"hirayaku/DAC2018-TGIIF" -> "b9515308/ZCU102_YOLO"
"romulus0914/CNN_VGG19_verilog" -> "xiangze/CNN_FPGA"
"a2824256/HLS-LeNet" -> "FloyedShen/mnist_hls"
"antmicro/google-coral-baseboard" -> "charley871103/TPU" ["e"=1]
"drichmond/PYNQ-HLS" -> "Xilinx/QNN-MO-PYNQ"
"drichmond/PYNQ-HLS" -> "manoharvhr/PYNQ-Torch"
"drichmond/PYNQ-HLS" -> "Xilinx/PYNQ_Bootcamp"
"drichmond/PYNQ-HLS" -> "Xilinx/PYNQ-Networking"
"drichmond/PYNQ-HLS" -> "Avnet/Ultra96-PYNQ"
"drichmond/PYNQ-HLS" -> "mfarhadi/CNNIOT"
"drichmond/PYNQ-HLS" -> "Xilinx/PYNQ-HelloWorld"
"onioncc/iSmartDNN" -> "hirayaku/DAC2018-TGIIF"
"onioncc/iSmartDNN" -> "TomG008/SkyNet"
"onioncc/iSmartDNN" -> "fpgasystems/spooNN"
"onioncc/iSmartDNN" -> "heheda365/ultra_net"
"onioncc/iSmartDNN" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"onioncc/iSmartDNN" -> "jiangwx/SkrSkr"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/ml-suite"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/CHaiDNN"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/xfopencv"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/Embedded-Reference-Platforms-User-Guide"
"Xilinx/Edge-AI-Platform-Tutorials" -> "onioncc/iSmartDNN"
"Xilinx/Edge-AI-Platform-Tutorials" -> "XDF2018/ML_Embedded_Workshop"
"Xilinx/Edge-AI-Platform-Tutorials" -> "TomG008/SkyNet"
"Xilinx/Edge-AI-Platform-Tutorials" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/AI-Model-Zoo"
"Xilinx/Edge-AI-Platform-Tutorials" -> "wutianze/dnndk-pynqz2"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Avnet/Ultra96-PYNQ"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/PYNQ-DL"
"Xilinx/Edge-AI-Platform-Tutorials" -> "HirokiNakahara/GUINNESS"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/QNN-MO-PYNQ"
"yztong/LeNet_RTL" -> "zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16"
"yztong/LeNet_RTL" -> "djtfoo/lenet5-verilog"
"papcjy/mnist_fpga" -> "lulinchen/cnn_open"
"papcjy/mnist_fpga" -> "zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16"
"cornell-zhang/heterocl" -> "UIUC-ChenLab/scalehls"
"cornell-zhang/heterocl" -> "cornell-zhang/HiSparse"
"cornell-zhang/heterocl" -> "cornell-zhang/allo"
"cornell-zhang/heterocl" -> "UCLA-VAST/AutoSA"
"cornell-zhang/heterocl" -> "rapidstream-org/rapidstream-tapa"
"cornell-zhang/heterocl" -> "cornell-zhang/rosetta"
"cornell-zhang/heterocl" -> "cornell-zhang/FracBNN"
"cornell-zhang/heterocl" -> "cornell-zhang/uptune"
"cornell-zhang/heterocl" -> "Xilinx/HLS"
"cornell-zhang/heterocl" -> "cucapra/dahlia" ["e"=1]
"cornell-zhang/heterocl" -> "kumasento/polymer" ["e"=1]
"cornell-zhang/heterocl" -> "arc-research-lab/CHARM"
"cornell-zhang/heterocl" -> "definelicht/hlslib"
"cornell-zhang/heterocl" -> "cornell-zhang/dnn-gating"
"cornell-zhang/heterocl" -> "cornell-zhang/GraphZoom"
"xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2" -> "jndeng/DACSDC-DeepZ"
"xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2" -> "lvhao7896/DAC2018"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "xyzxinyizhang/2019-DAC-System-Design-Contest"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "jndeng/DACSDC-DeepZ"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "onioncc/iSmartDNN"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "jgoeders/dac_2019_contest"
"wbrueckner/cv2PYNQ-The-project-behind-the-library" -> "wbrueckner/cv2pynq"
"BertMoons/QuantizedNeuralNetworks-Keras-Tensorflow" -> "google/qkeras" ["e"=1]
"dillonhuff/ahaHLS" -> "etherzhhb/Shang"
"dillonhuff/ahaHLS" -> "dillonhuff/clockwork"
"dillonhuff/ahaHLS" -> "lana555/dynamatic"
"xjtuiair-cag/XJTU-Tripler" -> "TomG008/SkyNet"
"xjtuiair-cag/XJTU-Tripler" -> "jiangwx/SkrSkr"
"xjtuiair-cag/XJTU-Tripler" -> "heheda365/ultra_net"
"xjtuiair-cag/XJTU-Tripler" -> "hirayaku/DAC2018-TGIIF"
"xjtuiair-cag/XJTU-Tripler" -> "onioncc/iSmartDNN"
"xjtuiair-cag/XJTU-Tripler" -> "fpgasystems/spooNN"
"xjtuiair-cag/XJTU-Tripler" -> "Xilinx/CHaiDNN"
"flymin/LeNet-on-Zynq" -> "flymin/vgg16-on-Zynq"
"ymherklotz/verismith" -> "ymherklotz/vericert"
"ymherklotz/verismith" -> "jianyicheng/DSS"
"ymherklotz/verismith" -> "good-data-movement/manifesto"
"xupsh/2019_SummerCamp" -> "louisliuwei/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS"
"WenqiJiang/VGG16_FPGA_Accelerator" -> "zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16"
"Xilinx/GO-PYNQ" -> "jgoeders/dac_2019_contest"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/dnn-gating"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/uptune"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/GARNET"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/GraphZoom"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/HOGA"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/llm-datatypes"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/SPADE"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/GLAIVE"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/UniSparse"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/Polynormer"
"tomverbeure/math" -> "SpinalHDL/SpinalCrypto"
"tomverbeure/math" -> "Chainsaw-Team/Chainsaw"
"tomverbeure/math" -> "yportne13/SpinalResNet"
"mfarhadi/CNNIOT" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"xyzxinyizhang/2019-DAC-System-Design-Contest" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"xyzxinyizhang/2019-DAC-System-Design-Contest" -> "jgoeders/dac_sdc_2020"
"jndeng/DACSDC-DeepZ" -> "xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2"
"jndeng/DACSDC-DeepZ" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"666DZY666/Design-and-Implementation-of-Face-Recognition-based-on-PYNQ" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"Xilinx/Embedded-Reference-Platforms-User-Guide" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/Embedded-Reference-Platforms-User-Guide" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Embedded-Reference-Platforms-User-Guide" -> "Xilinx/SDSoC_Examples"
"Xilinx/Embedded-Reference-Platforms-User-Guide" -> "Xilinx/xfopencv"
"Xilinx/Embedded-Reference-Platforms-User-Guide" -> "PeterOgden/ZCU104_VideoDemo"
"Xilinx/Embedded-Reference-Platforms-User-Guide" -> "Xilinx/Edge-AI-Platform-Tutorials"
"martinferianc/relax" -> "martinferianc/CPUSimulator-EIE2"
"martinferianc/relax" -> "martinferianc/C90Compiler-EIE2"
"martinferianc/relax" -> "martinferianc/Robotics-EIE3"
"louisliuwei/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS" -> "xupsh/2019_SummerCamp"
"cornell-zhang/quickest" -> "cornell-zhang/uptune"
"cornell-zhang/quickest" -> "cornell-zhang/GLAIVE"
"cornell-zhang/uptune" -> "cornell-zhang/SPADE"
"cornell-zhang/uptune" -> "cornell-zhang/GARNET"
"cornell-zhang/uptune" -> "cornell-zhang/GLAIVE"
"martinferianc/Robotics-EIE3" -> "martinferianc/CPUSimulator-EIE2"
"martinferianc/Robotics-EIE3" -> "martinferianc/relax"
"martinferianc/Robotics-EIE3" -> "martinferianc/C90Compiler-EIE2"
"b9515308/ZCU102_YOLO" -> "b9515308/YOLO_quantize"
"b9515308/YOLO_quantize" -> "b9515308/ZCU102_YOLO"
"LeiWang1999/FPGA" -> "dhm2013724/yolov2_xilinx_fpga" ["e"=1]
"LeiWang1999/FPGA" -> "xupsh/pp4fpgas-cn" ["e"=1]
"MasLiang/CNN-On-FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"MasLiang/CNN-On-FPGA" -> "cxlisme/FPGA-proj"
"MasLiang/CNN-On-FPGA" -> "omarelhedaby/CNN-FPGA"
"MasLiang/CNN-On-FPGA" -> "lulinchen/cnn_open"
"MasLiang/CNN-On-FPGA" -> "suisuisi/FPGAandCNN"
"MasLiang/CNN-On-FPGA" -> "QShen3/CNN-FPGA"
"MasLiang/CNN-On-FPGA" -> "mtmd/FPGA_Based_CNN"
"MasLiang/CNN-On-FPGA" -> "eda-lab/CNNAF-CNN-Accelerator_init"
"MasLiang/CNN-On-FPGA" -> "vipinkmenon/neuralNetwork"
"MasLiang/CNN-On-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"MasLiang/CNN-On-FPGA" -> "papcjy/mnist_fpga"
"MasLiang/CNN-On-FPGA" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"666DZY666/micronet" -> "Xilinx/brevitas" ["e"=1]
"breagen/MachSuite" -> "cornell-zhang/rosetta" ["e"=1]
"breagen/MachSuite" -> "lana555/dynamatic" ["e"=1]
"Xtra-Computing/ThunderGP" -> "Xtra-Computing/ReGraph"
"Xtra-Computing/ThunderGP" -> "cornell-zhang/HiSparse"
"Xtra-Computing/ThunderGP" -> "rapidstream-org/rapidstream-tapa"
"Xtra-Computing/ThunderGP" -> "UCLA-VAST/AutoBridge"
"Xtra-Computing/ThunderGP" -> "cornell-zhang/GraphLily"
"sin-x/FPGA" -> "omarelhedaby/CNN-FPGA" ["e"=1]
"SpinalHDL/SpinalHDL" -> "SpinalHDL/SpinalWorkshop" ["e"=1]
"SpinalHDL/SpinalHDL" -> "jijingg/Spinal-bootcamp" ["e"=1]
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/Vitis-Tutorials" -> "Xilinx/XRT"
"Xilinx/Vitis-Tutorials" -> "Xilinx/PYNQ"
"Xilinx/Vitis-Tutorials" -> "fastmachinelearning/hls4ml"
"Xilinx/Vitis-Tutorials" -> "KastnerRG/pp4fpgas"
"Xilinx/Vitis-Tutorials" -> "Xilinx/finn"
"Xilinx/Vitis-Tutorials" -> "spcl/gemm_hls"
"Xilinx/Vitis-Tutorials" -> "Xilinx/DPU-PYNQ"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vivado-Design-Tutorials"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Vitis-Tutorials" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "spcl/gemm_hls"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "KastnerRG/pp4fpgas"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "definelicht/hlslib"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "spcl/hls_tutorial_examples"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/finn"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/finn-hlslib"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "xupsh/pp4fpgas-cn-hls"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/HLS"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "fastmachinelearning/hls4ml"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "TomG008/SkyNet"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/DPU-PYNQ"
"user-xleo/DNN-Accelerator" -> "eda-lab/CNNAF-CNN-Accelerator_init"
"doonny/basic_knowledge" -> "doonny/PipeCNN" ["e"=1]
"lucidrains/mixture-of-experts" -> "VITA-Group/M3ViT" ["e"=1]
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis_Libraries" -> "Xilinx/XRT"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/Vitis_Libraries" -> "definelicht/hlslib"
"Xilinx/Vitis_Libraries" -> "KastnerRG/pp4fpgas"
"Xilinx/Vitis_Libraries" -> "fpgasystems/fpga-network-stack" ["e"=1]
"Xilinx/Vitis_Libraries" -> "Xilinx/PYNQ"
"Xilinx/Vitis_Libraries" -> "spcl/gemm_hls"
"Xilinx/Vitis_Libraries" -> "Xilinx/HLS"
"Xilinx/Vitis_Libraries" -> "Xilinx/finn"
"Xilinx/Vitis_Libraries" -> "Xilinx/xfopencv"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" -> "Qirun/ARM_Cortex-M3"
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" -> "Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang"
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" -> "WalkerLau/DetectHumanFaces"
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" -> "LeiWang1999/DigitalAlarmClock"
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" -> "Thes0me/pango_video_local_dimming"
"BRTResearch/AIChip_Paper_List" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"BRTResearch/AIChip_Paper_List" -> "taoyilee/clacc" ["e"=1]
"BRTResearch/AIChip_Paper_List" -> "SingularityKChen/dl_accelerator" ["e"=1]
"quic/aimet" -> "Xilinx/brevitas" ["e"=1]
"Xilinx/embeddedsw" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/embeddedsw" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Xilinx/embeddedsw" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/embeddedsw" -> "Xilinx/Vitis-HLS-Introductory-Examples" ["e"=1]
"amiq-consulting/CNN-using-HLS" -> "FedericoSerafini/HLS-CNN"
"amiq-consulting/CNN-using-HLS" -> "changwoolee/lenet5_hls"
"amiq-consulting/CNN-using-HLS" -> "pp-Innovate/FPGA-ZynqNet"
"amiq-consulting/CNN-using-HLS" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis-AI" -> "Xilinx/DPU-PYNQ"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-AI" -> "Xilinx/PYNQ"
"Xilinx/Vitis-AI" -> "Xilinx/finn"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/Vitis-AI" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/Vitis-AI" -> "fastmachinelearning/hls4ml"
"Xilinx/Vitis-AI" -> "Xilinx/XRT"
"Xilinx/Vitis-AI" -> "Xilinx/brevitas"
"Xilinx/Vitis-AI" -> "Xilinx/BNN-PYNQ"
"Xilinx/Vitis-AI" -> "doonny/PipeCNN"
"Xilinx/Vitis-AI" -> "awai54st/PYNQ-Classification"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/DPU-PYNQ"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-AI-Tutorials" -> "fastmachinelearning/hls4ml-tutorial"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Kria-PYNQ"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis-In-Depth-Tutorial"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/AI-Model-Zoo"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/finn"
"Xilinx/Vitis-AI-Tutorials" -> "Yu-Zhewen/Tiny_YOLO_v3_ZYNQ"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/kria-vitis-platforms"
"Xilinx/Vitis-AI-Tutorials" -> "dhm2013724/yolov2_xilinx_fpga"
"eda-lab/CNNAF-CNN-Accelerator_init" -> "eda-lab/CNNAF-CNN-Accelerator"
"eda-lab/CNNAF-CNN-Accelerator_init" -> "mayshin10/CNN-Accelerator"
"tirumalnaidu/opencl-hls-cnn-accelerator" -> "Er1cZ/Deploying_CNN_on_FPGA_using_OpenCL"
"tirumalnaidu/opencl-hls-cnn-accelerator" -> "williamyang4978/PipeCNN_Winograd"
"fpgasystems/Coyote" -> "definelicht/hlslib" ["e"=1]
"fpgasystems/Coyote" -> "arc-research-lab/CHARM" ["e"=1]
"exo-lang/exo" -> "llvm/Polygeist" ["e"=1]
"exo-lang/exo" -> "UCLA-VAST/AutoSA"
"exo-lang/exo" -> "kumasento/polymer" ["e"=1]
"exo-lang/exo" -> "ucb-bar/gemmini" ["e"=1]
"exo-lang/exo" -> "UIUC-ChenLab/scalehls"
"exo-lang/exo" -> "cornell-zhang/heterocl"
"exo-lang/exo" -> "cornell-zhang/allo"
"exo-lang/exo" -> "calyxir/calyx" ["e"=1]
"exo-lang/exo" -> "pku-liang/AMOS" ["e"=1]
"exo-lang/exo" -> "bondhugula/pluto" ["e"=1]
"google/xls" -> "Xilinx/HLS" ["e"=1]
"google/xls" -> "UIUC-ChenLab/scalehls" ["e"=1]
"fastmachinelearning/hls4ml-tutorial" -> "fastmachinelearning/hls4ml"
"fastmachinelearning/hls4ml-tutorial" -> "Xilinx/finn-examples"
"fastmachinelearning/hls4ml-tutorial" -> "fastmachinelearning/qonnx"
"fastmachinelearning/hls4ml-tutorial" -> "google/qkeras"
"fastmachinelearning/hls4ml-tutorial" -> "Xilinx/finn-hlslib"
"fastmachinelearning/hls4ml-tutorial" -> "Xilinx/finn"
"fastmachinelearning/hls4ml-tutorial" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"fastmachinelearning/hls4ml-tutorial" -> "Xilinx/Vitis-AI-Tutorials"
"fastmachinelearning/hls4ml-tutorial" -> "Xilinx/DPU-PYNQ"
"fastmachinelearning/hls4ml-tutorial" -> "thesps/conifer"
"fastmachinelearning/hls4ml-tutorial" -> "spcl/hls_tutorial_examples"
"fastmachinelearning/hls4ml-tutorial" -> "KastnerRG/pp4fpgas"
"fastmachinelearning/hls4ml-tutorial" -> "Xilinx/HLS"
"fastmachinelearning/hls4ml-tutorial" -> "definelicht/hlslib"
"fastmachinelearning/hls4ml-tutorial" -> "tensil-ai/tensil"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/XRT"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Vitis_Accel_Examples" -> "spcl/gemm_hls"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/SDAccel_Examples"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis-In-Depth-Tutorial"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/xup_vitis_network_example" ["e"=1]
"Xilinx/Vitis_Accel_Examples" -> "definelicht/hlslib"
"Xilinx/Vitis_Accel_Examples" -> "KastnerRG/pp4fpgas"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/HLS"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/DPU-PYNQ"
"Xilinx/Vitis_Accel_Examples" -> "fpgasystems/fpga-network-stack" ["e"=1]
"jijingg/Spinal-bootcamp" -> "SpinalHDL/SpinalTemplateSbt"
"jijingg/Spinal-bootcamp" -> "SpinalHDL/SpinalWorkshop"
"jijingg/Spinal-bootcamp" -> "SpinalHDL/SpinalCrypto"
"jijingg/Spinal-bootcamp" -> "SpinalHDL/Spinal-bootcamp"
"jijingg/Spinal-bootcamp" -> "thuCGRA/SpinalHDL_Chinese_Doc"
"jijingg/Spinal-bootcamp" -> "SpinalHDL/SpinalDoc-RTD"
"jijingg/Spinal-bootcamp" -> "SpinalHDL/SpinalHDL" ["e"=1]
"jijingg/Spinal-bootcamp" -> "yportne13/SpinalResNet"
"jijingg/Spinal-bootcamp" -> "tomverbeure/math"
"zhangzek/3x3_matrix_Systolic_Array_multiplier" -> "Dazhuzhu-github/systolic-array"
"llvm/Polygeist" -> "UIUC-ChenLab/scalehls" ["e"=1]
"llvm/Polygeist" -> "Xilinx/mlir-aie" ["e"=1]
"google/qkeras" -> "fastmachinelearning/hls4ml-tutorial"
"google/qkeras" -> "BertMoons/QuantizedNeuralNetworks-Keras-Tensorflow" ["e"=1]
"google/qkeras" -> "fastmachinelearning/hls4ml"
"google/qkeras" -> "larq/larq" ["e"=1]
"google/qkeras" -> "Xilinx/brevitas"
"google/qkeras" -> "fastmachinelearning/qonnx"
"google/qkeras" -> "Xilinx/finn"
"google/qkeras" -> "Zhen-Dong/HAWQ" ["e"=1]
"google/qkeras" -> "mlcommons/tiny" ["e"=1]
"google/qkeras" -> "soon-yau/QNN"
"google/qkeras" -> "tensorflow/model-optimization" ["e"=1]
"google/qkeras" -> "Xilinx/RFNoC-HLS-NeuralNet"
"google/qkeras" -> "sld-columbia/esp" ["e"=1]
"google/qkeras" -> "mit-han-lab/haq" ["e"=1]
"google/qkeras" -> "Xilinx/finn-hlslib"
"mlcommons/tiny" -> "google/qkeras" ["e"=1]
"heheda365/ultra_net" -> "jiangwx/SkrSkr"
"heheda365/ultra_net" -> "TomG008/SkyNet"
"heheda365/ultra_net" -> "AiArtisan/dac_sdc_2022_champion"
"heheda365/ultra_net" -> "onioncc/iSmartDNN"
"heheda365/ultra_net" -> "AILearnerLi/DAC-SDC-2020-SEUer"
"heheda365/ultra_net" -> "jgoeders/dac_sdc_2020_designs"
"heheda365/ultra_net" -> "heymesut/SJTU_microe"
"heheda365/ultra_net" -> "jgoeders/dac_sdc_2022_designs"
"heheda365/ultra_net" -> "jgoeders/dac_sdc_2021_designs"
"heheda365/ultra_net" -> "hirayaku/DAC2018-TGIIF"
"Nitcloud/Digital-IDE" -> "LeiWang1999/ZYNQ-NVDLA" ["e"=1]
"Nitcloud/Digital-IDE" -> "cxdzyq1110/NPU_on_FPGA" ["e"=1]
"thedatabusdotio/fpga-ml-accelerator" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"thedatabusdotio/fpga-ml-accelerator" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"thedatabusdotio/fpga-ml-accelerator" -> "taoyilee/clacc"
"thedatabusdotio/fpga-ml-accelerator" -> "ilaydayaman/CNN_for_SLR"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "SingularityKChen/dl_accelerator"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "jneless/EyerissF"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "taoyilee/clacc"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "rgb000000/eyeriss-chisel3"
"diwu1990/UnarySim" -> "adamsolomou/SC-DNN"
"diwu1990/UnarySim" -> "diwu1990/uSystolic-Sim"
"NNgen/nngen" -> "IBM/AccDNN" ["e"=1]
"NNgen/nngen" -> "TF2-Engine/TF2" ["e"=1]
"zeasa/nvdla-compiler" -> "LeiWang1999/nvdla_loadables"
"zeasa/nvdla-compiler" -> "VVViy/VVViy.github.io"
"sazczmh/PYNQ_Workshop" -> "sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS"
"sazczmh/PYNQ_Workshop" -> "louisliuwei/PynqDocs"
"vipinkmenon/neuralNetwork" -> "MasLiang/CNN-On-FPGA"
"vipinkmenon/neuralNetwork" -> "omarelhedaby/CNN-FPGA"
"vipinkmenon/neuralNetwork" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"vipinkmenon/neuralNetwork" -> "cxlisme/FPGA-proj"
"vipinkmenon/neuralNetwork" -> "thedatabusdotio/fpga-ml-accelerator"
"vipinkmenon/neuralNetwork" -> "Marco-Winzker/Spiking_NN_RGB_FPGA" ["e"=1]
"vipinkmenon/neuralNetwork" -> "suisuisi/FPGAandCNN"
"vipinkmenon/neuralNetwork" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"vipinkmenon/neuralNetwork" -> "QShen3/CNN-FPGA"
"vipinkmenon/neuralNetwork" -> "OpenHEC/SNN-simulator-on-PYNQcluster" ["e"=1]
"vipinkmenon/neuralNetwork" -> "Marco-Winzker/NN_RGB_FPGA"
"vipinkmenon/neuralNetwork" -> "YutongChenVictor/Fpga-accelerator-demos"
"WalkerLau/DetectHumanFaces" -> "Qirun/ARM_Cortex-M3"
"WalkerLau/DetectHumanFaces" -> "Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition"
"WalkerLau/DetectHumanFaces" -> "flyjancy/CortexM0_SoC_Task"
"kssteven418/I-BERT" -> "GATECH-EIC/ViTCoD" ["e"=1]
"apache/tvm-vta" -> "SingularityKChen/dl_accelerator"
"apache/tvm-vta" -> "ucb-bar/gemmini" ["e"=1]
"apache/tvm-vta" -> "UCLA-VAST/AutoSA"
"apache/tvm-vta" -> "stanford-ppl/spatial"
"apache/tvm-vta" -> "harvard-acc/gem5-aladdin" ["e"=1]
"apache/tvm-vta" -> "cornell-zhang/heterocl"
"Xilinx/xup_vitis_network_example" -> "UCLA-VAST/AutoBridge" ["e"=1]
"manoharvhr/PYNQ-Torch" -> "drichmond/PYNQ-HLS"
"Xilinx/Vitis_Embedded_Platform_Source" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis_Embedded_Platform_Source" -> "Xilinx/Embedded-Reference-Platforms-User-Guide"
"Xilinx/Vitis_Embedded_Platform_Source" -> "Xilinx/Vitis-In-Depth-Tutorial"
"Xilinx/Vitis_Embedded_Platform_Source" -> "Xilinx/DPU-PYNQ"
"chiselverify/chiselverify" -> "sifive/chisel-circt" ["e"=1]
"UIUC-ChenLab/scalehls" -> "cornell-zhang/allo"
"UIUC-ChenLab/scalehls" -> "cornell-zhang/heterocl"
"UIUC-ChenLab/scalehls" -> "rapidstream-org/rapidstream-tapa"
"UIUC-ChenLab/scalehls" -> "UCLA-VAST/AutoBridge"
"UIUC-ChenLab/scalehls" -> "hst10/pylog"
"UIUC-ChenLab/scalehls" -> "kumasento/polymer" ["e"=1]
"UIUC-ChenLab/scalehls" -> "cornell-zhang/HiSparse"
"UIUC-ChenLab/scalehls" -> "Xilinx/mlir-air"
"UIUC-ChenLab/scalehls" -> "UCLA-VAST/AutoSA"
"UIUC-ChenLab/scalehls" -> "Xilinx/mlir-aie"
"UIUC-ChenLab/scalehls" -> "UIUC-ChenLab/ScaleHLS-HIDA"
"UIUC-ChenLab/scalehls" -> "llvm/Polygeist" ["e"=1]
"UIUC-ChenLab/scalehls" -> "circt-hls/circt-hls"
"UIUC-ChenLab/scalehls" -> "Xilinx/HLS"
"UIUC-ChenLab/scalehls" -> "lana555/dynamatic"
"IBM/AccDNN" -> "TomG008/SkyNet"
"IBM/AccDNN" -> "spcl/gemm_hls"
"IBM/AccDNN" -> "taoyilee/clacc"
"IBM/AccDNN" -> "hsharma35/dnnweaver2"
"IBM/AccDNN" -> "embedeep/Free-TPU"
"IBM/AccDNN" -> "ARM-software/SCALE-Sim" ["e"=1]
"IBM/AccDNN" -> "stanford-mast/nn_dataflow" ["e"=1]
"IBM/AccDNN" -> "ucb-bar/gemmini" ["e"=1]
"IBM/AccDNN" -> "SingularityKChen/dl_accelerator"
"IBM/AccDNN" -> "TF2-Engine/TF2"
"IBM/AccDNN" -> "EECS-NTNU/bismo"
"IBM/AccDNN" -> "definelicht/hlslib"
"IBM/AccDNN" -> "fengbintu/Neural-Networks-on-Silicon"
"IBM/AccDNN" -> "fpgasystems/spooNN"
"IBM/AccDNN" -> "Xilinx/CHaiDNN"
"iml130/mlir-emitc" -> "Xilinx/mlir-air" ["e"=1]
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" -> "taoyilee/clacc"
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" -> "SingularityKChen/dl_accelerator"
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" -> "jneless/EyerissF"
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" -> "dldldlfma/eyeriss_v1"
"UCLA-VAST/AutoSA" -> "UCLA-VAST/AutoBridge"
"UCLA-VAST/AutoSA" -> "rapidstream-org/rapidstream-tapa"
"UCLA-VAST/AutoSA" -> "arc-research-lab/CHARM"
"UCLA-VAST/AutoSA" -> "spcl/gemm_hls"
"UCLA-VAST/AutoSA" -> "cornell-zhang/heterocl"
"UCLA-VAST/AutoSA" -> "NVlabs/timeloop" ["e"=1]
"UCLA-VAST/AutoSA" -> "UIUC-ChenLab/scalehls"
"UCLA-VAST/AutoSA" -> "definelicht/hlslib"
"UCLA-VAST/AutoSA" -> "UCLA-VAST/RapidStream"
"UCLA-VAST/AutoSA" -> "Xilinx/HLS"
"UCLA-VAST/AutoSA" -> "cornell-zhang/FracBNN"
"UCLA-VAST/AutoSA" -> "cornell-zhang/HiSparse"
"UCLA-VAST/AutoSA" -> "kumasento/polymer" ["e"=1]
"UCLA-VAST/AutoSA" -> "UCLA-VAST/FlexCNN"
"Marco-Winzker/NN_RGB_FPGA" -> "Marco-Winzker/FPGA-Vision"
"wutianze/dnndk-pynqz2" -> "JinChen-tw/pynqz2_dpu140"
"wutianze/dnndk-pynqz2" -> "wutianze/HydraMini"
"wutianze/dnndk-pynqz2" -> "wutianze/pynq_car"
"wutianze/dnndk-pynqz2" -> "louisliuwei/pynq-dpu"
"JinChen-tw/pynqz2_dpu140" -> "wutianze/dnndk-pynqz2"
"JinChen-tw/pynqz2_dpu140" -> "aclich/PYNQ-Z2_Mask_Detection_Sreaming_system"
"JinChen-tw/pynqz2_dpu140" -> "louisliuwei/pynq-dpu"
"JinChen-tw/pynqz2_dpu140" -> "sumilao/Zynq-7000-DPU-TRD"
"TF2-Engine/TF2" -> "williamyang4978/PipeCNN_Winograd"
"TF2-Engine/TF2" -> "IBM/AccDNN"
"Xilinx/finn-hlslib" -> "Xilinx/finn-examples"
"Xilinx/finn-hlslib" -> "Xilinx/finn"
"Xilinx/finn-hlslib" -> "spcl/gemm_hls"
"Xilinx/finn-hlslib" -> "Xilinx/ResNet50-PYNQ"
"Xilinx/finn-hlslib" -> "Xilinx/DPU-PYNQ"
"Xilinx/finn-hlslib" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/finn-hlslib" -> "fastmachinelearning/qonnx"
"Xilinx/finn-hlslib" -> "definelicht/hlslib"
"Xilinx/finn-hlslib" -> "Xilinx/brevitas"
"Xilinx/finn-hlslib" -> "UCLA-VAST/FlexCNN"
"Xilinx/finn-hlslib" -> "spcl/hls_tutorial_examples"
"FloyedShen/mnist_hls" -> "a2824256/HLS-LeNet"
"rapidstream-org/rapidstream-tapa" -> "UCLA-VAST/AutoBridge"
"rapidstream-org/rapidstream-tapa" -> "cornell-zhang/HiSparse"
"rapidstream-org/rapidstream-tapa" -> "UCLA-VAST/RapidStream"
"rapidstream-org/rapidstream-tapa" -> "linghaosong/Sextans"
"rapidstream-org/rapidstream-tapa" -> "cornell-zhang/allo"
"rapidstream-org/rapidstream-tapa" -> "UCLA-VAST/AutoSA"
"rapidstream-org/rapidstream-tapa" -> "UCLA-VAST/FlexCNN"
"rapidstream-org/rapidstream-tapa" -> "Licheng-Guo/vivado-hls-broadcast-optimization"
"rapidstream-org/rapidstream-tapa" -> "cornell-zhang/GraphLily"
"rapidstream-org/rapidstream-tapa" -> "UCLA-VAST/Serpens"
"rapidstream-org/rapidstream-tapa" -> "UIUC-ChenLab/scalehls"
"rapidstream-org/rapidstream-tapa" -> "sharc-lab/LightningSim"
"cornell-zhang/dnn-gating" -> "cornell-zhang/uptune"
"cornell-zhang/dnn-gating" -> "cornell-zhang/GARNET"
"cornell-zhang/dnn-gating" -> "cornell-zhang/dnn-quant-ocs"
"cornell-zhang/dnn-gating" -> "cornell-zhang/SPADE"
"cornell-zhang/dnn-gating" -> "cornell-zhang/UniSparse"
"cornell-zhang/dnn-gating" -> "cornell-zhang/FracBNN"
"cornell-zhang/dnn-gating" -> "cornell-zhang/HOGA"
"cornell-zhang/dnn-gating" -> "cornell-zhang/GraphZoom"
"cornell-zhang/dnn-gating" -> "cornell-zhang/Polynormer"
"cornell-zhang/dnn-gating" -> "cornell-zhang/quickest"
"cornell-zhang/dnn-gating" -> "cornell-zhang/GLAIVE"
"cornell-zhang/dnn-gating" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/dnn-gating" -> "cornell-zhang/GraphLily"
"Xilinx/DPU-PYNQ" -> "Xilinx/Kria-PYNQ"
"Xilinx/DPU-PYNQ" -> "Avnet/Ultra96-PYNQ"
"Xilinx/DPU-PYNQ" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/DPU-PYNQ" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/DPU-PYNQ" -> "Xilinx/Vitis-AI"
"Xilinx/DPU-PYNQ" -> "Xilinx/finn-hlslib"
"Xilinx/DPU-PYNQ" -> "Xilinx/PYNQ_Composable_Pipeline"
"Xilinx/DPU-PYNQ" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/DPU-PYNQ" -> "gewuek/vitis_ai_custom_platform_flow"
"Xilinx/DPU-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/DPU-PYNQ" -> "Xilinx/finn"
"Xilinx/DPU-PYNQ" -> "drichmond/PYNQ-HLS"
"Xilinx/DPU-PYNQ" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/DPU-PYNQ" -> "sumilao/Zynq-7000-DPU-TRD"
"Xilinx/DPU-PYNQ" -> "Xilinx/BNN-PYNQ"
"SingularityKChen/dl_accelerator" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"SingularityKChen/dl_accelerator" -> "jneless/EyerissF"
"SingularityKChen/dl_accelerator" -> "rgb000000/eyeriss-chisel3"
"SingularityKChen/dl_accelerator" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"SingularityKChen/dl_accelerator" -> "taoyilee/clacc"
"SingularityKChen/dl_accelerator" -> "PSAL-POSTECH/ONNXim" ["e"=1]
"SingularityKChen/dl_accelerator" -> "tissue3/EyerissSimulator"
"jiangwx/SkrSkr" -> "heheda365/ultra_net"
"jiangwx/SkrSkr" -> "AILearnerLi/DAC-SDC-2020-SEUer"
"jiangwx/SkrSkr" -> "TomG008/SkyNet"
"jiangwx/SkrSkr" -> "jgoeders/dac_sdc_2020_designs"
"jiangwx/SkrSkr" -> "heymesut/SJTU_microe"
"jiangwx/SkrSkr" -> "onioncc/iSmartDNN"
"jiangwx/SkrSkr" -> "xjtuiair-cag/XJTU-Tripler"
"jiangwx/SkrSkr" -> "xliu0709/DACSDC2021"
"jiangwx/SkrSkr" -> "jgoeders/dac_sdc_2021_designs"
"jiangwx/SkrSkr" -> "AiArtisan/dac_sdc_2022_champion"
"ROCm/rocMLIR" -> "nod-ai/iree-amd-aie" ["e"=1]
"cornell-zhang/GraphZoom" -> "cornell-zhang/uptune"
"cornell-zhang/GraphZoom" -> "cornell-zhang/GARNET"
"cornell-zhang/GraphZoom" -> "cornell-zhang/SPADE"
"cornell-zhang/GraphZoom" -> "cornell-zhang/dnn-gating"
"cornell-zhang/GraphZoom" -> "cornell-zhang/HOGA"
"cornell-zhang/GraphZoom" -> "cornell-zhang/Polynormer"
"cornell-zhang/GraphZoom" -> "cornell-zhang/FracBNN"
"cornell-zhang/GraphZoom" -> "cornell-zhang/dnn-quant-ocs"
"cornell-zhang/GraphZoom" -> "cornell-zhang/UniSparse"
"cornell-zhang/GraphZoom" -> "cornell-zhang/quickest"
"cornell-zhang/GraphZoom" -> "cornell-zhang/GLAIVE"
"cornell-zhang/GraphZoom" -> "cornell-zhang/GraphLily"
"cornell-zhang/GraphZoom" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/GraphZoom" -> "cornell-zhang/rosetta"
"UCLA-VAST/AutoBridge" -> "rapidstream-org/rapidstream-tapa"
"UCLA-VAST/AutoBridge" -> "UCLA-VAST/RapidStream"
"UCLA-VAST/AutoBridge" -> "Licheng-Guo/vivado-hls-broadcast-optimization"
"UCLA-VAST/AutoBridge" -> "UCLA-VAST/AutoSA"
"UCLA-VAST/AutoBridge" -> "jianyicheng/DSS"
"UCLA-VAST/AutoBridge" -> "sharc-lab/LightningSim"
"ymherklotz/vericert" -> "jianyicheng/DSS"
"lana555/dynamatic" -> "jianyicheng/DSS"
"lana555/dynamatic" -> "EPFL-LAP/dynamatic"
"lana555/dynamatic" -> "circt-hls/circt-hls"
"lana555/dynamatic" -> "ymherklotz/vericert"
"wzc810049078/systolic-array-matrix-multiplier" -> "wzc810049078/turbo-interleaver"
"wzc810049078/systolic-array-matrix-multiplier" -> "wzc810049078/ZC-RISCV-CORE"
"Xilinx/Vitis-In-Depth-Tutorial" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Vitis-In-Depth-Tutorial" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-In-Depth-Tutorial" -> "Avnet/Ultra96-PYNQ"
"kumasento/polymer" -> "circt-hls/circt-hls" ["e"=1]
"Marco-Winzker/FPGA-Vision" -> "Marco-Winzker/FPGA-FIR-Filter"
"UCLA-VAST/FlexCNN" -> "rapidstream-org/rapidstream-tapa"
"good-data-movement/manifesto" -> "good-data-movement/awesome-privacy-resources"
"thesps/conifer" -> "calad0i/HGQ"
"sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS" -> "sazczmh/PYNQ_Workshop"
"flyjancy/CortexM0_SoC" -> "flyjancy/CortexM0_SoC_Task"
"AILearnerLi/DAC-SDC-2020-SEUer" -> "AiArtisan/dac_sdc_2022_champion"
"AILearnerLi/DAC-SDC-2020-SEUer" -> "xliu0709/DACSDC2021"
"AILearnerLi/DAC-SDC-2020-SEUer" -> "jgoeders/dac_sdc_2022_designs"
"AILearnerLi/DAC-SDC-2020-SEUer" -> "heymesut/SJTU_microe"
"AILearnerLi/DAC-SDC-2020-SEUer" -> "jgoeders/dac_sdc_2021_designs"
"AILearnerLi/DAC-SDC-2020-SEUer" -> "jiangwx/SkrSkr"
"SpinalHDL/Spinal-bootcamp" -> "SpinalHDL/SpinalTemplateSbt"
"wutianze/HydraMini" -> "wutianze/pynq_car"
"jgoeders/dac_sdc_2020_designs" -> "jgoeders/dac_sdc_2021_designs"
"jgoeders/dac_sdc_2020_designs" -> "jgoeders/dac_sdc_2021"
"martinferianc/BayesianNeuralNets" -> "martinferianc/quantised-bayesian-nets"
"martinferianc/BayesianNeuralNets" -> "martinferianc/relax"
"martinferianc/BayesianNeuralNets" -> "martinferianc/Improving_Per_Esti_for_FPGA-based_Acc_for_CNNs-ARC2020"
"jgoeders/dac_sdc_2020" -> "xyzxinyizhang/2019-DAC-System-Design-Contest"
"jianyicheng/DSS" -> "jianyicheng/iiProver"
"jianyicheng/DSS" -> "Ekdohibs/PolyGen"
"cornell-brg/hb-pytorch" -> "cornell-zhang/SPADE"
"good-data-movement/awesome-privacy-resources" -> "good-data-movement/manifesto"
"martinferianc/Improving_Per_Esti_for_FPGA-based_Acc_for_CNNs-ARC2020" -> "martinferianc/CPUSimulator-EIE2"
"wzc810049078/turbo-interleaver" -> "wzc810049078/ZC-RISCV-CORE"
"wzc810049078/turbo-interleaver" -> "wzc810049078/systolic-array-matrix-multiplier"
"wzc810049078/ZC-RISCV-CORE" -> "wzc810049078/turbo-interleaver"
"abdelazeem201/ASIC-Design-Roadmap" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" ["e"=1]
"Xilinx/kria-vitis-platforms" -> "Xilinx/kria-apps-firmware"
"Xilinx/kria-vitis-platforms" -> "Xilinx/smartcam"
"Xilinx/kria-vitis-platforms" -> "Xilinx/Kria-PYNQ"
"Xilinx/kria-vitis-platforms" -> "Xilinx/Xilinx_Kria_KV260_Workshop"
"Xilinx/kria-vitis-platforms" -> "Xilinx/VVAS"
"dtysky/FPGA-Imaging-Library" -> "hunterlew/convolution_network_on_FPGA" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "WalkerLau/Accelerating-CNN-with-FPGA" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "xupsh/pp4fpgas-cn" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "doonny/PipeCNN" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "diaoenmao/FPGA-CNN" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "mtmd/FPGA_Based_CNN" ["e"=1]
"scalesim-project/scale-sim-v2" -> "GATECH-EIC/ViTCoD" ["e"=1]
"scalesim-project/scale-sim-v2" -> "diwu1990/uSystolic-Sim" ["e"=1]
"Xilinx/open-nic" -> "Xilinx/Vitis_Accel_Examples" ["e"=1]
"google/CFU-Playground" -> "tensil-ai/tensil" ["e"=1]
"google/CFU-Playground" -> "SingularityKChen/dl_accelerator" ["e"=1]
"google/CFU-Playground" -> "UCSBarchlab/OpenTPU" ["e"=1]
"LeiWang1999/ZYNQ-NVDLA" -> "JunningWu/Learning-NVDLA-Notes"
"LeiWang1999/ZYNQ-NVDLA" -> "soDLA-publishment/soDLA"
"LeiWang1999/ZYNQ-NVDLA" -> "19801201/SpinalHDL_CNN_Accelerator"
"LeiWang1999/ZYNQ-NVDLA" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"LeiWang1999/ZYNQ-NVDLA" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"LeiWang1999/ZYNQ-NVDLA" -> "SingularityKChen/dl_accelerator"
"LeiWang1999/ZYNQ-NVDLA" -> "CSL-KU/firesim-nvdla"
"LeiWang1999/ZYNQ-NVDLA" -> "Yu-Zhewen/Tiny_YOLO_v3_ZYNQ"
"LeiWang1999/ZYNQ-NVDLA" -> "dhm2013724/yolov2_xilinx_fpga"
"LeiWang1999/ZYNQ-NVDLA" -> "cxdzyq1110/NPU_on_FPGA"
"LeiWang1999/ZYNQ-NVDLA" -> "adamgallas/fpga_accelerator_yolov3tiny"
"LeiWang1999/ZYNQ-NVDLA" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"LeiWang1999/ZYNQ-NVDLA" -> "taoyilee/clacc"
"LeiWang1999/ZYNQ-NVDLA" -> "jneless/EyerissF"
"LeiWang1999/ZYNQ-NVDLA" -> "ucb-bar/gemmini" ["e"=1]
"omarelhedaby/CNN-FPGA" -> "suisuisi/FPGAandCNN"
"omarelhedaby/CNN-FPGA" -> "QShen3/CNN-FPGA"
"omarelhedaby/CNN-FPGA" -> "MasLiang/CNN-On-FPGA"
"omarelhedaby/CNN-FPGA" -> "cxlisme/FPGA-proj"
"omarelhedaby/CNN-FPGA" -> "XueTianyu24/cnn_accelerator"
"omarelhedaby/CNN-FPGA" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"omarelhedaby/CNN-FPGA" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"omarelhedaby/CNN-FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"omarelhedaby/CNN-FPGA" -> "lulinchen/cnn_open"
"omarelhedaby/CNN-FPGA" -> "dhm2013724/yolov2_xilinx_fpga"
"omarelhedaby/CNN-FPGA" -> "GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array"
"omarelhedaby/CNN-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"omarelhedaby/CNN-FPGA" -> "adamgallas/fpga_accelerator_yolov3tiny"
"omarelhedaby/CNN-FPGA" -> "xddcore/OpenNNA"
"omarelhedaby/CNN-FPGA" -> "vipinkmenon/neuralNetwork"
"doveyour/mnist-nnet-hls-zynq7020-fpga" -> "peilin-chen/hls_for_cnn_mnist"
"Xilinx/Embedded-Design-Tutorials" -> "Xilinx/Vivado-Design-Tutorials"
"Xilinx/Embedded-Design-Tutorials" -> "cathalmccabe/PYNQ_tutorials"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "thousrm/universal_NPU-CNN_accelerator"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "taoyilee/clacc"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "eda-lab/CNNAF-CNN-Accelerator_init"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "8krisv/CNN-ACCELERATOR"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "Dazhuzhu-github/systolic-array"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "cameronshinn/tiny-tpu"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "leo47007/TPU-Tensor-Processing-Unit"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "ac-optimus/Convolution-using-systolic-arrays"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "jofrfu/tinyTPU"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "debtanu09/systolic_array_matrix_multiplier"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "sharc-lab/Edge-MoE"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "dldldlfma/super_small_toy_tpu"
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" -> "abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor" ["e"=1]
"ikwzm/udmabuf" -> "KastnerRG/pp4fpgas" ["e"=1]
"fpgasystems/Vitis_with_100Gbps_TCP-IP" -> "UCLA-VAST/AutoBridge" ["e"=1]
"PyHDI/veriloggen" -> "etherzhhb/Shang" ["e"=1]
"padhi499/Image-Classification-using-CNN-on-FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"padhi499/Image-Classification-using-CNN-on-FPGA" -> "thedatabusdotio/fpga-ml-accelerator"
"padhi499/Image-Classification-using-CNN-on-FPGA" -> "omarelhedaby/CNN-FPGA"
"padhi499/Image-Classification-using-CNN-on-FPGA" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"sony/model_optimization" -> "fastmachinelearning/qonnx" ["e"=1]
"diaoenmao/FPGA-CNN" -> "mtmd/FPGA_Based_CNN"
"diaoenmao/FPGA-CNN" -> "hunterlew/convolution_network_on_FPGA"
"diaoenmao/FPGA-CNN" -> "xiangze/CNN_FPGA"
"diaoenmao/FPGA-CNN" -> "QShen3/CNN-FPGA"
"diaoenmao/FPGA-CNN" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"diaoenmao/FPGA-CNN" -> "romulus0914/CNN_VGG19_verilog"
"diaoenmao/FPGA-CNN" -> "alan4186/Hardware-CNN"
"diaoenmao/FPGA-CNN" -> "cornell-zhang/bnn-fpga"
"diaoenmao/FPGA-CNN" -> "StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator"
"kaitoukito/Integrated-Circuit-Textbooks" -> "Dazhuzhu-github/systolic-array" ["e"=1]
"xiangze/CNN_FPGA" -> "brianhill11/FPGA-CNN"
"NetFPGA/netfpga" -> "Xilinx/HLx_Examples" ["e"=1]
"Xilinx/HLS" -> "UCLA-VAST/AutoBridge"
"Xilinx/HLS" -> "UIUC-ChenLab/scalehls"
"Xilinx/HLS" -> "cornell-zhang/rosetta"
"Xilinx/HLS" -> "UCLA-VAST/AutoSA"
"Xilinx/HLS" -> "cornell-zhang/heterocl"
"Xilinx/HLS" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/HLS" -> "jianyicheng/DSS"
"Xilinx/HLS" -> "definelicht/hlslib"
"Xilinx/HLS" -> "lana555/dynamatic"
"Xilinx/HLS" -> "rapidstream-org/rapidstream-tapa"
"Xilinx/HLS" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/HLS" -> "Xilinx/Vitis_Libraries"
"Xilinx/HLS" -> "google/xls" ["e"=1]
"Xilinx/HLS" -> "etherzhhb/Shang"
"Xilinx/HLS" -> "Xilinx/RapidWright" ["e"=1]
"fastmachinelearning/qonnx" -> "calad0i/HGQ"
"fastmachinelearning/qonnx" -> "Xilinx/finn-examples"
"fastmachinelearning/qonnx" -> "IMPETUS-UdeS/rule4ml"
"fastmachinelearning/qonnx" -> "thesps/conifer"
"fastmachinelearning/qonnx" -> "Xilinx/finn-hlslib"
"UCLA-VAST/RapidStream" -> "UCLA-VAST/AutoBridge"
"UCLA-VAST/RapidStream" -> "rapidstream-org/rapidstream-tapa"
"UCLA-VAST/RapidStream" -> "rachelselinar/DREAMPlaceFPGA" ["e"=1]
"hsiehong/tpu" -> "charley871103/TPU"
"charley871103/TPU" -> "dldldlfma/super_small_toy_tpu"
"charley871103/TPU" -> "hsiehong/tpu"
"sifive/chisel-circt" -> "chipsalliance/firrtl-spec"
"Xilinx/finn-examples" -> "Xilinx/finn"
"Xilinx/finn-examples" -> "Xilinx/finn-hlslib"
"Xilinx/finn-examples" -> "fastmachinelearning/qonnx"
"Xilinx/finn-examples" -> "Xilinx/PYNQ_Composable_Pipeline"
"Xilinx/finn-examples" -> "fastmachinelearning/hls4ml-tutorial"
"Xilinx/finn-examples" -> "sharc-lab/Edge-MoE"
"Xilinx/finn-examples" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/finn-examples" -> "Xilinx/PYNQ_Workshop"
"Xilinx/finn-examples" -> "Xilinx/LSTM-PYNQ"
"Xilinx/finn-examples" -> "Xilinx/DPU-PYNQ"
"Xilinx/finn-examples" -> "Xilinx/logicnets"
"Xilinx/finn-examples" -> "cjg91/trans-fat"
"Xilinx/finn-examples" -> "Xilinx/brevitas"
"Xilinx/finn-examples" -> "Xilinx/ResNet50-PYNQ"
"Xilinx/finn-examples" -> "MakarenaLabs/Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow"
"dicecco1/fpga_caffe" -> "mlzxy/VCNN"
"dicecco1/fpga_caffe" -> "BenBBear/caffe-fpga-opencl"
"dicecco1/fpga_caffe" -> "pp-Innovate/FPGA-ZynqNet"
"dicecco1/fpga_caffe" -> "dicecco1/fpga_cpfp"
"dicecco1/fpga_caffe" -> "Xilinx/RFNoC-HLS-NeuralNet"
"diwu1990/uSystolic-Sim" -> "diwu1990/UnarySim"
"LeiWang1999/nvdla-parser" -> "LeiWang1999/nvdla_loadables"
"LeiWang1999/nvdla_loadables" -> "LeiWang1999/nvdla-parser"
"VincentWang1998/ai_on_chip_project1" -> "Spiritator/FPGA_LeNet5_ws_8x8"
"Xilinx/Vivado-Design-Tutorials" -> "Xilinx/Embedded-Design-Tutorials"
"Xilinx/Vivado-Design-Tutorials" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vivado-Design-Tutorials" -> "Xilinx/xup_fpga_vivado_flow"
"Xilinx/Vivado-Design-Tutorials" -> "Xilinx/XilinxCEDStore"
"hatsu3/Sanger" -> "mit-han-lab/spatten"
"dldldlfma/super_small_toy_tpu" -> "charley871103/TPU"
"dldldlfma/super_small_toy_tpu" -> "Dazhuzhu-github/systolic-array"
"dldldlfma/super_small_toy_tpu" -> "leo47007/TPU-Tensor-Processing-Unit"
"dldldlfma/super_small_toy_tpu" -> "hsiehong/tpu"
"yportne13/SpinalResNet" -> "yportne13/spinalAdderNetMNIST"
"Xilinx/PYNQ_Composable_Pipeline" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/PYNQ_Composable_Pipeline" -> "Xilinx/PYNQ-ZU"
"cornell-zhang/GraphLily" -> "cornell-zhang/uptune"
"cornell-zhang/GraphLily" -> "cornell-zhang/GARNET"
"cornell-zhang/GraphLily" -> "cornell-zhang/HiSparse"
"debtanu09/systolic_array_matrix_multiplier" -> "mvgprasanth/Systolic-Array-Matrix-Multiplication"
"Xilinx/logicnets" -> "MartaAndronic/NeuraLUT"
"Xilinx/logicnets" -> "MartaAndronic/PolyLUT"
"cornell-zhang/FracBNN" -> "cornell-zhang/uptune"
"cornell-zhang/FracBNN" -> "cornell-zhang/dnn-gating"
"cornell-zhang/FracBNN" -> "cornell-zhang/GARNET"
"cornell-zhang/FracBNN" -> "cornell-zhang/SPADE"
"cornell-zhang/FracBNN" -> "cornell-zhang/GraphZoom"
"cornell-zhang/FracBNN" -> "cornell-zhang/Polynormer"
"cornell-zhang/FracBNN" -> "cornell-zhang/HiSparse"
"cornell-zhang/FracBNN" -> "cornell-zhang/GraphLily"
"flyjancy/CortexM0_SoC_Task" -> "flyjancy/CortexM0_SoC"
"jgoeders/dac_sdc_2021_designs" -> "AiArtisan/dac_sdc_2022_champion"
"jgoeders/dac_sdc_2021_designs" -> "jgoeders/dac_sdc_2022_designs"
"jgoeders/dac_sdc_2021_designs" -> "jgoeders/dac_sdc_2020_designs"
"jgoeders/dac_sdc_2021_designs" -> "heymesut/SJTU_microe"
"cornell-zhang/GLAIVE" -> "cornell-zhang/SPADE"
"martinferianc/quantised-bayesian-nets" -> "jianyicheng/iiProver"
"martinferianc/quantised-bayesian-nets" -> "martinferianc/BayesianNeuralNets"
"jgoeders/dac_sdc_2021" -> "jgoeders/dac_sdc_2020_designs"
"Xilinx/Xilinx_Kria_KV260_Workshop" -> "Xilinx/kria-apps-firmware"
"xliu0709/DACSDC2021" -> "jgoeders/dac_sdc_2022_designs"
"Xilinx/kria-apps-firmware" -> "Xilinx/kria-base-hardware"
"suisuisi/FPGAandCNN" -> "omarelhedaby/CNN-FPGA"
"suisuisi/FPGAandCNN" -> "QShen3/CNN-FPGA"
"suisuisi/FPGAandCNN" -> "MasLiang/CNN-On-FPGA"
"suisuisi/FPGAandCNN" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"suisuisi/FPGAandCNN" -> "lulinchen/cnn_open"
"suisuisi/FPGAandCNN" -> "cxlisme/FPGA-proj"
"suisuisi/FPGAandCNN" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"suisuisi/FPGAandCNN" -> "jjejdhhd/License-Plate-Recognition-FPGA"
"suisuisi/FPGAandCNN" -> "cxdzyq1110/NPU_on_FPGA"
"suisuisi/FPGAandCNN" -> "xddcore/OpenNNA"
"suisuisi/FPGAandCNN" -> "Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition"
"suisuisi/FPGAandCNN" -> "GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array"
"suisuisi/FPGAandCNN" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"suisuisi/FPGAandCNN" -> "adamgallas/fpga_accelerator_yolov3tiny"
"suisuisi/FPGAandCNN" -> "LeiWang1999/ZYNQ-NVDLA"
"Digilent/vivado-library" -> "Xilinx/PYNQ" ["e"=1]
"Digilent/vivado-library" -> "Xilinx/Vitis_Libraries" ["e"=1]
"tensil-ai/tensil" -> "19801201/SpinalHDL_CNN_Accelerator"
"tensil-ai/tensil" -> "spcl/gemm_hls"
"tensil-ai/tensil" -> "Xilinx/finn"
"tensil-ai/tensil" -> "SingularityKChen/dl_accelerator"
"tensil-ai/tensil" -> "hsharma35/dnnweaver2"
"tensil-ai/tensil" -> "google/CFU-Playground" ["e"=1]
"tensil-ai/tensil" -> "maltanar/fpga-tidbits" ["e"=1]
"tensil-ai/tensil" -> "apache/tvm-vta"
"tensil-ai/tensil" -> "Xilinx/finn-examples"
"tensil-ai/tensil" -> "fastmachinelearning/hls4ml-tutorial"
"tensil-ai/tensil" -> "sld-columbia/esp" ["e"=1]
"tensil-ai/tensil" -> "ucb-bar/gemmini" ["e"=1]
"tensil-ai/tensil" -> "UCSBarchlab/OpenTPU"
"SpinalHDL/NaxRiscv" -> "SpinalHDL/SaxonSoc" ["e"=1]
"SpinalHDL/NaxRiscv" -> "agra-uni-bremen/microrv32" ["e"=1]
"SpinalHDL/NaxRiscv" -> "tomverbeure/math" ["e"=1]
"SpinalHDL/NaxRiscv" -> "Chainsaw-Team/Chainsaw" ["e"=1]
"cjg91/trans-fat" -> "gnodipac886/ViT-FPGA-TPU"
"cjg91/trans-fat" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"cjg91/trans-fat" -> "gl9544/vit_transformer_fpga"
"cjg91/trans-fat" -> "puccinic/Transformer_dataflow"
"cjg91/trans-fat" -> "sharc-lab/Edge-MoE"
"cjg91/trans-fat" -> "hguq/HG-PIPE"
"Digilent/vivado-boards" -> "Xilinx/PYNQ" ["e"=1]
"Digilent/vivado-boards" -> "Xilinx/XilinxBoardStore" ["e"=1]
"Xilinx/PYNQ" -> "Xilinx/BNN-PYNQ"
"Xilinx/PYNQ" -> "Xilinx/PYNQ_Workshop"
"Xilinx/PYNQ" -> "awai54st/PYNQ-Classification"
"Xilinx/PYNQ" -> "Xilinx/Vitis-Tutorials"
"Xilinx/PYNQ" -> "Xilinx/Vitis-AI"
"Xilinx/PYNQ" -> "Xilinx/finn"
"Xilinx/PYNQ" -> "Xilinx/Vitis_Libraries"
"Xilinx/PYNQ" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/PYNQ" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/PYNQ" -> "dgschwend/zynqnet"
"Xilinx/PYNQ" -> "xupsh/pp4fpgas-cn"
"Xilinx/PYNQ" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/PYNQ" -> "Xilinx/DPU-PYNQ"
"Xilinx/PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/PYNQ" -> "Xilinx/linux-xlnx" ["e"=1]
"bxinquan/zynq_cam_isp_demo" -> "Nitcloud/Image_sim" ["e"=1]
"leamoon/StochasticNet" -> "adamsolomou/SC-DNN"
"qixingzhang/Embedded-System-Standalone-Flow-Design-using-Zynq" -> "Maxwellhyh/AMD_AECG_Summer_School_Projects"
"google-research/vmoe" -> "VITA-Group/M3ViT" ["e"=1]
"XueTianyu24/cnn_accelerator" -> "omarelhedaby/CNN-FPGA"
"XueTianyu24/cnn_accelerator" -> "peilin-chen/hls_for_cnn_mnist"
"XueTianyu24/cnn_accelerator" -> "cxlisme/FPGA-proj"
"XueTianyu24/cnn_accelerator" -> "YutongChenVictor/Fpga-accelerator-demos"
"XueTianyu24/cnn_accelerator" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"XueTianyu24/cnn_accelerator" -> "GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array"
"linghaosong/Sextans" -> "lsq314/SpMM_TCAD"
"linghaosong/Sextans" -> "UCLA-VAST/Serpens"
"linghaosong/Sextans" -> "rapidstream-org/rapidstream-tapa"
"linghaosong/Sextans" -> "cornell-zhang/HiSparse"
"linghaosong/Sextans" -> "linghaosong/Serpens"
"Xilinx/Kria-PYNQ" -> "Xilinx/DPU-PYNQ"
"Xilinx/Kria-PYNQ" -> "Xilinx/Xilinx_Kria_KV260_Workshop"
"Xilinx/Kria-PYNQ" -> "Xilinx/PYNQ_Composable_Pipeline"
"Xilinx/Kria-PYNQ" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/Kria-PYNQ" -> "Xilinx/kria-vitis-platforms"
"Xilinx/Kria-PYNQ" -> "gtaylormb/ultra96v2_imx219_to_displayport" ["e"=1]
"Xilinx/mlir-aie" -> "Xilinx/mlir-air"
"Xilinx/mlir-aie" -> "nod-ai/iree-amd-aie"
"Xilinx/mlir-aie" -> "Xilinx/llvm-aie"
"Xilinx/mlir-aie" -> "arc-research-lab/CHARM"
"Xilinx/mlir-aie" -> "UIUC-ChenLab/scalehls"
"Xilinx/mlir-aie" -> "llvm/Polygeist" ["e"=1]
"Xilinx/mlir-aie" -> "amd/RyzenAI-SW"
"Xilinx/mlir-aie" -> "AMDResearch/Riallto"
"Xilinx/mlir-aie" -> "amd/xdna-driver"
"Xilinx/mlir-aie" -> "cornell-zhang/allo"
"Xilinx/mlir-aie" -> "UCLA-VAST/AutoSA"
"Xilinx/mlir-aie" -> "kumasento/polymer" ["e"=1]
"Xilinx/mlir-aie" -> "cornell-zhang/heterocl"
"Xilinx/mlir-aie" -> "Xilinx/XRT"
"Xilinx/mlir-aie" -> "iml130/mlir-emitc" ["e"=1]
"Xilinx/aie-rt" -> "stephenneuendorffer/vyasa"
"cxlisme/FPGA-proj" -> "MasLiang/CNN-On-FPGA"
"cxlisme/FPGA-proj" -> "omarelhedaby/CNN-FPGA"
"cxlisme/FPGA-proj" -> "XueTianyu24/cnn_accelerator"
"cxlisme/FPGA-proj" -> "suisuisi/FPGAandCNN"
"cxlisme/FPGA-proj" -> "QShen3/CNN-FPGA"
"cxlisme/FPGA-proj" -> "lulinchen/cnn_open"
"cxlisme/FPGA-proj" -> "xddcore/OpenNNA"
"cxlisme/FPGA-proj" -> "vipinkmenon/neuralNetwork"
"pku-liang/Sanger" -> "GATECH-EIC/ViTCoD"
"pku-liang/Sanger" -> "mit-han-lab/spatten"
"pku-liang/Sanger" -> "GATECH-EIC/ViTALiTy"
"hahnyuan/PTQ4ViT" -> "GATECH-EIC/ViTCoD" ["e"=1]
"xddcore/OpenNNA" -> "xddcore/OpenNNA2.0"
"xddcore/OpenNNA" -> "adamgallas/fpga_accelerator_yolov3tiny"
"xddcore/OpenNNA" -> "bunny965/yolov5-fpga-hardware-acceleration"
"xddcore/OpenNNA" -> "omarelhedaby/CNN-FPGA"
"xddcore/OpenNNA" -> "cxlisme/FPGA-proj"
"xddcore/OpenNNA" -> "doveyour/mnist-nnet-hls-zynq7020-fpga"
"xddcore/OpenNNA" -> "suisuisi/FPGAandCNN"
"xddcore/OpenNNA" -> "GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array"
"chipsalliance/firrtl-spec" -> "sifive/chisel-circt"
"19801201/SpinalHDL_CNN_Accelerator" -> "Chainsaw-Team/Chainsaw"
"19801201/SpinalHDL_CNN_Accelerator" -> "yportne13/SpinalResNet"
"19801201/SpinalHDL_CNN_Accelerator" -> "19801201/Ultra_low_power_CNN_Accelerated"
"19801201/SpinalHDL_CNN_Accelerator" -> "LeiWang1999/ZYNQ-NVDLA"
"19801201/SpinalHDL_CNN_Accelerator" -> "liuwei9/SpinalHDL_CNN_Accelerator"
"19801201/SpinalHDL_CNN_Accelerator" -> "tomverbeure/math"
"Xilinx/mlir-air" -> "nod-ai/iree-amd-aie"
"Xilinx/mlir-air" -> "Xilinx/mlir-aie"
"Xilinx/mlir-air" -> "Xilinx/llvm-aie"
"rachelselinar/DREAMPlaceFPGA" -> "UCLA-VAST/RapidStream" ["e"=1]
"intel/fpga-npu" -> "thousrm/universal_NPU-CNN_accelerator"
"intel/fpga-npu" -> "cxdzyq1110/NPU_on_FPGA"
"intel/fpga-npu" -> "gnodipac886/ViT-FPGA-TPU"
"intel/fpga-npu" -> "PSAL-POSTECH/ONNXim" ["e"=1]
"intel/fpga-npu" -> "mpskex/chisel-npu"
"intel/fpga-npu" -> "suchandler96/gem5-NVDLA"
"cornell-zhang/HiSparse" -> "cornell-zhang/GraphLily"
"cornell-zhang/HiSparse" -> "rapidstream-org/rapidstream-tapa"
"cornell-zhang/HiSparse" -> "cornell-zhang/uptune"
"cornell-zhang/HiSparse" -> "UCLA-VAST/Serpens"
"cornell-zhang/HiSparse" -> "linghaosong/Sextans"
"Dazhuzhu-github/systolic-array" -> "dldldlfma/super_small_toy_tpu"
"Dazhuzhu-github/systolic-array" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU"
"Dazhuzhu-github/systolic-array" -> "zhangzek/3x3_matrix_Systolic_Array_multiplier"
"Dazhuzhu-github/systolic-array" -> "leo47007/TPU-Tensor-Processing-Unit"
"Dazhuzhu-github/systolic-array" -> "charley871103/TPU"
"Dazhuzhu-github/systolic-array" -> "VincentWang1998/ai_on_chip_project1"
"Dazhuzhu-github/systolic-array" -> "cameronshinn/tiny-tpu"
"Dazhuzhu-github/systolic-array" -> "ac-optimus/Convolution-using-systolic-arrays"
"etherzhhb/Shang" -> "dillonhuff/ahaHLS"
"polyphony-dev/polyphony" -> "etherzhhb/Shang" ["e"=1]
"heymesut/SJTU_microe" -> "AiArtisan/dac_sdc_2022_champion"
"heymesut/SJTU_microe" -> "jgoeders/dac_sdc_2021_designs"
"heymesut/SJTU_microe" -> "AILearnerLi/DAC-SDC-2020-SEUer"
"UCLA-VAST/Serpens" -> "lsq314/SpMM_TCAD"
"cornell-zhang/UniSparse" -> "cornell-zhang/SPADE"
"adamgallas/fpga_accelerator_yolov3tiny" -> "Yu-Zhewen/Tiny_YOLO_v3_ZYNQ"
"adamgallas/fpga_accelerator_yolov3tiny" -> "huanggeli/yolov3tiny-ZYNQ7000"
"adamgallas/fpga_accelerator_yolov3tiny" -> "xbdxwyh/yolov3_fpga_project"
"adamgallas/fpga_accelerator_yolov3tiny" -> "matsuda-slab/YOLO_ZYNQ_MASTER"
"adamgallas/fpga_accelerator_yolov3tiny" -> "dhm2013724/yolov2_xilinx_fpga"
"adamgallas/fpga_accelerator_yolov3tiny" -> "bunny965/yolov5-fpga-hardware-acceleration"
"adamgallas/fpga_accelerator_yolov3tiny" -> "GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array"
"adamgallas/fpga_accelerator_yolov3tiny" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"adamgallas/fpga_accelerator_yolov3tiny" -> "LeiWang1999/ZYNQ-NVDLA"
"adamgallas/fpga_accelerator_yolov3tiny" -> "19801201/SpinalHDL_CNN_Accelerator"
"adamgallas/fpga_accelerator_yolov3tiny" -> "xddcore/OpenNNA"
"fengbintu/Neural-Networks-on-Silicon" -> "BRTResearch/AIChip_Paper_List" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "basicmi/AI-Chip" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "zssloth/Embedded-Neural-Network" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "ucb-bar/gemmini" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "nvdla/hw" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "doonny/PipeCNN"
"fengbintu/Neural-Networks-on-Silicon" -> "ARM-software/SCALE-Sim" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "dgschwend/zynqnet"
"fengbintu/Neural-Networks-on-Silicon" -> "NVlabs/timeloop" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "IBM/AccDNN"
"fengbintu/Neural-Networks-on-Silicon" -> "ucb-bar/chipyard" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "HewlettPackard/cacti" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "stanford-mast/nn_dataflow" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "dhm2013724/yolov2_xilinx_fpga"
"fengbintu/Neural-Networks-on-Silicon" -> "jbush001/NyuziProcessor" ["e"=1]
"MatthieuCourbariaux/BinaryNet" -> "Xilinx/BNN-PYNQ" ["e"=1]
"MatthieuCourbariaux/BinaryNet" -> "cornell-zhang/bnn-fpga" ["e"=1]
"jha-lab/acceltran" -> "sjtu-zhao-lab/SALO"
"jha-lab/acceltran" -> "mit-han-lab/spatten"
"VITA-Group/M3ViT" -> "sharc-lab/Edge-MoE"
"VITA-Group/M3ViT" -> "GATECH-EIC/ViTCoD"
"VITA-Group/M3ViT" -> "PeiyanFlying/SPViT" ["e"=1]
"SamsungLabs/Butterfly_Acc" -> "mit-han-lab/spatten"
"SamsungLabs/Butterfly_Acc" -> "GATECH-EIC/ViTCoD"
"SamsungLabs/Butterfly_Acc" -> "os-hxfan/BayesNN_FPGA"
"SamsungLabs/Butterfly_Acc" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"SamsungLabs/Butterfly_Acc" -> "SamsungLabs/Sparse-Multi-DNN-Scheduling"
"SamsungLabs/Butterfly_Acc" -> "pku-liang/Sanger"
"SamsungLabs/Butterfly_Acc" -> "hmarkc/parallel-prompt-decoding"
"SamsungLabs/Butterfly_Acc" -> "jha-lab/acceltran"
"aliemo/transfomers-silicon-research" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"aliemo/transfomers-silicon-research" -> "gnodipac886/ViT-FPGA-TPU"
"aliemo/transfomers-silicon-research" -> "cjg91/trans-fat"
"aliemo/transfomers-silicon-research" -> "GATECH-EIC/ViTCoD"
"aliemo/transfomers-silicon-research" -> "sharc-lab/Edge-MoE"
"aliemo/transfomers-silicon-research" -> "SamsungLabs/Butterfly_Acc"
"aliemo/transfomers-silicon-research" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"aliemo/transfomers-silicon-research" -> "jha-lab/acceltran"
"aliemo/transfomers-silicon-research" -> "scalesim-project/scale-sim-v2" ["e"=1]
"aliemo/transfomers-silicon-research" -> "HLSTransform/submission"
"aliemo/transfomers-silicon-research" -> "VITA-Group/M3ViT"
"aliemo/transfomers-silicon-research" -> "zkkli/I-ViT" ["e"=1]
"hamsternz/FPGA_Webserver" -> "aws/aws-fpga" ["e"=1]
"FedericoSerafini/HLS-CNN" -> "amiq-consulting/CNN-using-HLS"
"alan4186/Hardware-CNN" -> "mtmd/FPGA_Based_CNN"
"alan4186/Hardware-CNN" -> "AniketBadhan/Convolutional-Neural-Network"
"alan4186/Hardware-CNN" -> "hunterlew/convolution_network_on_FPGA"
"alan4186/Hardware-CNN" -> "romulus0914/CNN_VGG19_verilog"
"alan4186/Hardware-CNN" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"alan4186/Hardware-CNN" -> "diaoenmao/FPGA-CNN"
"alan4186/Hardware-CNN" -> "taoyilee/clacc"
"alan4186/Hardware-CNN" -> "suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog"
"YutongChenVictor/Fpga-accelerator-demos" -> "peilin-chen/hls_for_cnn_mnist"
"GATECH-EIC/ViTCoD" -> "jha-lab/acceltran"
"GATECH-EIC/ViTCoD" -> "pku-liang/Sanger"
"GATECH-EIC/ViTCoD" -> "mit-han-lab/spatten"
"GATECH-EIC/ViTCoD" -> "sjtu-zhao-lab/SALO"
"GATECH-EIC/ViTCoD" -> "GATECH-EIC/ViTALiTy"
"GATECH-EIC/ViTCoD" -> "sharc-lab/Edge-MoE"
"GATECH-EIC/ViTCoD" -> "maeri-project/FEATHER"
"GATECH-EIC/ViTCoD" -> "diwu1990/uSystolic-Sim"
"GATECH-EIC/ViTCoD" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"GATECH-EIC/ViTCoD" -> "VITA-Group/M3ViT"
"Maxwellhyh/AMD_AECG_Summer_School_Projects" -> "qixingzhang/SummerSchool2022-Vitis-AI"
"ChunxuGuo/SummerSchool2022" -> "Maxwellhyh/AMD_AECG_Summer_School_Projects"
"ChunxuGuo/SummerSchool2022" -> "qixingzhang/Embedded-System-Standalone-Flow-Design-using-Zynq"
"ChunxuGuo/SummerSchool2022" -> "heymesut/SJTU_microe"
"bperez77/xilinx_axidma" -> "dgschwend/zynqnet" ["e"=1]
"Xilinx/HLx_Examples" -> "Xilinx/SDAccel_Examples"
"Xilinx/HLx_Examples" -> "fpgasystems/fpga-network-stack" ["e"=1]
"Xilinx/HLx_Examples" -> "Xilinx/xfopencv"
"Xilinx/HLx_Examples" -> "Xilinx/SDSoC_Examples"
"Xilinx/HLx_Examples" -> "Xilinx/CHaiDNN"
"Xilinx/HLx_Examples" -> "KastnerRG/pp4fpgas"
"Xilinx/HLx_Examples" -> "definelicht/hlslib"
"Xilinx/HLx_Examples" -> "Xilinx/HLS_packet_processing" ["e"=1]
"Xilinx/HLx_Examples" -> "Xilinx/BNN-PYNQ"
"Xilinx/HLx_Examples" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/HLx_Examples" -> "cornell-zhang/bnn-fpga"
"Xilinx/HLx_Examples" -> "changwoolee/lenet5_hls"
"Xilinx/HLx_Examples" -> "fpgadeveloper/fpga-drive-aximm-pcie" ["e"=1]
"Xilinx/HLx_Examples" -> "alexforencich/verilog-axis" ["e"=1]
"Xilinx/HLx_Examples" -> "Xilinx/ml-suite"
"qixingzhang/SummerSchool2022-Vitis-AI" -> "Maxwellhyh/AMD_AECG_Summer_School_Projects"
"peilin-chen/hls_for_cnn_mnist" -> "doveyour/mnist-nnet-hls-zynq7020-fpga"
"peilin-chen/hls_for_cnn_mnist" -> "YutongChenVictor/Fpga-accelerator-demos"
"peilin-chen/hls_for_cnn_mnist" -> "hfwang132/lenet-hls-pynq"
"pmgysel/caffe" -> "HirokiNakahara/GUINNESS" ["e"=1]
"bu-icsg/dana" -> "soDLA-publishment/soDLA" ["e"=1]
"Chainsaw-Team/Chainsaw" -> "proteus-core/proteus"
"libxsmm/tpp-mlir" -> "Xilinx/mlir-air" ["e"=1]
"clevercool/ANT-Quantization" -> "abdelfattah-lab/BitMoD-HPCA-25"
"clevercool/ANT-Quantization" -> "snu-comparch/Tender"
"clevercool/ANT-Quantization" -> "hsharma35/bitfusion"
"EPFL-LAP/dynamatic" -> "lana555/dynamatic"
"arc-research-lab/CHARM" -> "arc-research-lab/SSR"
"arc-research-lab/CHARM" -> "arc-research-lab/AIM"
"arc-research-lab/CHARM" -> "UCLA-VAST/AutoSA"
"arc-research-lab/CHARM" -> "rapidstream-org/rapidstream-tapa"
"arc-research-lab/CHARM" -> "Xilinx/mlir-aie"
"makslevental/openhls" -> "UCLA-VAST/RapidStream"
"xddcore/OpenNNA2.0" -> "xddcore/OpenNNA"
"cornell-zhang/datuner" -> "cornell-zhang/SPADE"
"GATECH-EIC/ViTALiTy" -> "sjtu-zhao-lab/SALO"
"AiArtisan/dac_sdc_2022_champion" -> "jgoeders/dac_sdc_2022_designs"
"AiArtisan/dac_sdc_2022_champion" -> "heymesut/SJTU_microe"
"AiArtisan/dac_sdc_2022_champion" -> "jgoeders/dac_sdc_2021_designs"
"cornell-zhang/GARNET" -> "cornell-zhang/uptune"
"cornell-zhang/GARNET" -> "cornell-zhang/SPADE"
"cornell-zhang/GARNET" -> "cornell-zhang/HOGA"
"jgoeders/dac_sdc_2022_designs" -> "AiArtisan/dac_sdc_2022_champion"
"Vitorian/awesome-fpga" -> "lastweek/fpga_readings" ["e"=1]
"gnodipac886/ViT-FPGA-TPU" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"gnodipac886/ViT-FPGA-TPU" -> "cjg91/trans-fat"
"gnodipac886/ViT-FPGA-TPU" -> "hguq/HG-PIPE"
"gnodipac886/ViT-FPGA-TPU" -> "gl9544/vit_transformer_fpga"
"gnodipac886/ViT-FPGA-TPU" -> "aliemo/transfomers-silicon-research"
"gnodipac886/ViT-FPGA-TPU" -> "sharc-lab/Edge-MoE"
"gnodipac886/ViT-FPGA-TPU" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"gnodipac886/ViT-FPGA-TPU" -> "puccinic/Transformer_dataflow"
"gnodipac886/ViT-FPGA-TPU" -> "jha-lab/acceltran"
"dgschwend/zynqnet" -> "doonny/PipeCNN"
"dgschwend/zynqnet" -> "awai54st/PYNQ-Classification"
"dgschwend/zynqnet" -> "pp-Innovate/FPGA-ZynqNet"
"dgschwend/zynqnet" -> "changwoolee/lenet5_hls"
"dgschwend/zynqnet" -> "cornell-zhang/bnn-fpga"
"dgschwend/zynqnet" -> "dhm2013724/yolov2_xilinx_fpga"
"dgschwend/zynqnet" -> "Xilinx/BNN-PYNQ"
"dgschwend/zynqnet" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"dgschwend/zynqnet" -> "fengbintu/Neural-Networks-on-Silicon"
"dgschwend/zynqnet" -> "Xilinx/CHaiDNN"
"dgschwend/zynqnet" -> "mtmd/FPGA_Based_CNN"
"dgschwend/zynqnet" -> "hunterlew/convolution_network_on_FPGA"
"dgschwend/zynqnet" -> "fpgasystems/spooNN"
"dgschwend/zynqnet" -> "xupsh/pp4fpgas-cn"
"dgschwend/zynqnet" -> "Xilinx/QNN-MO-PYNQ"
"baidu-research/DeepBench" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "cea-wind/SimpleTPU"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "embedeep/Free-TPU"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "gnodipac886/ViT-FPGA-TPU"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "jha-lab/acceltran"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "cameronshinn/tiny-tpu"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "leo47007/TPU-Tensor-Processing-Unit"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "jofrfu/tinyTPU"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "cjg91/trans-fat"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "UCSBarchlab/OpenTPU"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "sharc-lab/Edge-MoE"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "charley871103/TPU"
"embedeep/FREE-TPU-V3plus-for-FPGA" -> "aliemo/transfomers-silicon-research"
"gl9544/vit_transformer_fpga" -> "ShixiangLi/Transformer_FPGA"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "gnodipac886/ViT-FPGA-TPU"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "cjg91/trans-fat"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "aliemo/transfomers-silicon-research"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "hguq/HG-PIPE"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "sharc-lab/Edge-MoE"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "GATECH-EIC/ViTCoD"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "jha-lab/acceltran"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "SamsungLabs/Butterfly_Acc"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "mit-han-lab/spatten"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"Buck008/Transformer-Accelerator-Based-on-FPGA" -> "gl9544/vit_transformer_fpga"
"zssloth/Embedded-Neural-Network" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"zssloth/Embedded-Neural-Network" -> "dgschwend/zynqnet" ["e"=1]
"zssloth/Embedded-Neural-Network" -> "doonny/PipeCNN" ["e"=1]
"zssloth/Embedded-Neural-Network" -> "cornell-zhang/bnn-fpga" ["e"=1]
"zssloth/Embedded-Neural-Network" -> "Xilinx/BNN-PYNQ" ["e"=1]
"fpgasystems/fpga-network-stack" -> "Xilinx/HLx_Examples" ["e"=1]
"fpgasystems/fpga-network-stack" -> "Xilinx/Vitis_Libraries" ["e"=1]
"albertomarchisio/SwiftTron" -> "jha-lab/acceltran"
"tostq/DeepLearningC" -> "fan-wenjie/LeNet-5"
"tostq/DeepLearningC" -> "changwoolee/lenet5_hls"
"tostq/DeepLearningC" -> "0x7dc/LeNet-5"
"GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array" -> "flytt-away/FPGA-Video-Capture"
"GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array" -> "adamgallas/fpga_accelerator_yolov3tiny"
"GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array" -> "bunny965/yolov5-fpga-hardware-acceleration"
"amd/RyzenAI-SW" -> "amd/xdna-driver"
"amd/RyzenAI-SW" -> "Xilinx/mlir-aie"
"amd/RyzenAI-SW" -> "amd/ryzen-ai-documentation"
"amd/RyzenAI-SW" -> "Xilinx/llvm-aie"
"amd/RyzenAI-SW" -> "AMDResearch/Riallto"
"amd/RyzenAI-SW" -> "nod-ai/iree-amd-aie"
"amd/RyzenAI-SW" -> "huggingface/optimum-amd"
"amd/RyzenAI-SW" -> "Xilinx/Vitis-AI"
"amd/RyzenAI-SW" -> "ROCm/composable_kernel" ["e"=1]
"amd/RyzenAI-SW" -> "Xilinx/XRT"
"amd/RyzenAI-SW" -> "amd/gaia"
"amd/RyzenAI-SW" -> "arc-research-lab/CHARM"
"amd/RyzenAI-SW" -> "Xilinx/mlir-air"
"amd/RyzenAI-SW" -> "ROCm/rocm-examples" ["e"=1]
"amd/RyzenAI-SW" -> "Xilinx/aie-rt"
"makslevental/mlir-python-extras" -> "Xilinx/aie-rt" ["e"=1]
"thousrm/universal_NPU-CNN_accelerator" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"thousrm/universal_NPU-CNN_accelerator" -> "8krisv/CNN-ACCELERATOR"
"thousrm/universal_NPU-CNN_accelerator" -> "intel/fpga-npu"
"thousrm/universal_NPU-CNN_accelerator" -> "BoooC/CNN-Accelerator-Based-on-Eyeriss-v2"
"openFPGA666/FpgaGuide" -> "suisuisi/FPGAandCNN" ["e"=1]
"openFPGA666/FpgaGuide" -> "flytt-away/FPGA-Video-Capture" ["e"=1]
"openFPGA666/FpgaGuide" -> "omarelhedaby/CNN-FPGA" ["e"=1]
"sharc-lab/Edge-MoE" -> "VITA-Group/M3ViT"
"sharc-lab/Edge-MoE" -> "jha-lab/acceltran"
"sharc-lab/Edge-MoE" -> "GATECH-EIC/ViTCoD"
"sharc-lab/Edge-MoE" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"sharc-lab/Edge-MoE" -> "cjg91/trans-fat"
"sharc-lab/Edge-MoE" -> "pku-liang/Sanger"
"sharc-lab/Edge-MoE" -> "gnodipac886/ViT-FPGA-TPU"
"sharc-lab/Edge-MoE" -> "HLSTransform/submission"
"Xilinx/SDAccel_Examples" -> "Xilinx/SDAccel-Tutorials"
"Xilinx/SDAccel_Examples" -> "Xilinx/HLx_Examples"
"Xilinx/SDAccel_Examples" -> "aws/aws-fpga"
"Xilinx/SDAccel_Examples" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/SDAccel_Examples" -> "Xilinx/SDSoC_Examples"
"Xilinx/SDAccel_Examples" -> "definelicht/hlslib"
"Xilinx/SDAccel_Examples" -> "Xilinx/ml-suite"
"Xilinx/SDAccel_Examples" -> "Xilinx/Applications"
"Xilinx/SDAccel_Examples" -> "Xilinx/xfopencv"
"Xilinx/SDAccel_Examples" -> "Xilinx/RapidWright" ["e"=1]
"Xilinx/SDAccel_Examples" -> "Xilinx/CHaiDNN"
"Xilinx/SDAccel_Examples" -> "dicecco1/fpga_caffe"
"Xilinx/SDAccel_Examples" -> "Xilinx/Vitis_Libraries"
"Xilinx/SDAccel_Examples" -> "cornell-zhang/bnn-fpga"
"Xilinx/SDAccel_Examples" -> "Xilinx/SDSoC-Tutorials"
"iharbour-heyaonan/FPGA_image_process" -> "BambooWhispering/FPGA-image-simulation"
"iharbour-heyaonan/FPGA_image_process" -> "fivexxxxx/image_processing"
"iharbour-heyaonan/FPGA_image_process" -> "Nitcloud/Image_sim"
"bunny965/yolov5-fpga-hardware-acceleration" -> "flytt-away/FPGA-Video-Capture"
"bunny965/yolov5-fpga-hardware-acceleration" -> "lus-oa/YOLOv5-FPGA"
"bunny965/yolov5-fpga-hardware-acceleration" -> "adamgallas/fpga_accelerator_yolov3tiny"
"cornell-zhang/allo" -> "rapidstream-org/rapidstream-tapa"
"cornell-zhang/allo" -> "UIUC-ChenLab/scalehls"
"cornell-zhang/allo" -> "UIUC-ChenLab/ScaleHLS-HIDA"
"cornell-zhang/allo" -> "cornell-zhang/heterocl"
"cornell-zhang/allo" -> "cornell-zhang/hcl-dialect"
"cornell-zhang/allo" -> "cornell-zhang/FracBNN"
"cornell-zhang/allo" -> "cornell-zhang/HiSparse"
"cornell-zhang/allo" -> "HLSTransform/submission"
"cornell-zhang/allo" -> "cornell-zhang/allo-pldi24-artifact"
"cornell-zhang/allo" -> "arc-research-lab/CHARM"
"cornell-zhang/allo" -> "cornell-zhang/rosetta"
"cornell-zhang/allo" -> "cornell-zhang/HOGA"
"cornell-zhang/allo" -> "linghaosong/Sextans"
"cornell-zhang/allo" -> "Xilinx/mlir-air"
"nachiket/papaa-opencl" -> "xiangze/CNN_FPGA"
"DreamIP/haddoc2" -> "jongse-park/dnnweaver2.drone"
"calad0i/HGQ" -> "IMPETUS-UdeS/rule4ml"
"lsq314/SpMM_TCAD" -> "UCLA-VAST/Serpens"
"MartaAndronic/PolyLUT" -> "MartaAndronic/NeuraLUT"
"arc-research-lab/AIM" -> "arc-research-lab/SCARIF"
"arc-research-lab/AIM" -> "arc-research-lab/SSR"
"cornell-zhang/bnn-fpga" -> "HirokiNakahara/GUINNESS"
"cornell-zhang/bnn-fpga" -> "dgschwend/zynqnet"
"cornell-zhang/bnn-fpga" -> "cornell-zhang/FracBNN"
"cornell-zhang/bnn-fpga" -> "fpgasystems/spooNN"
"cornell-zhang/bnn-fpga" -> "awai54st/PYNQ-Classification"
"cornell-zhang/bnn-fpga" -> "Xilinx/CHaiDNN"
"cornell-zhang/bnn-fpga" -> "cornell-zhang/rosetta"
"cornell-zhang/bnn-fpga" -> "MatthieuCourbariaux/BinaryNet" ["e"=1]
"cornell-zhang/bnn-fpga" -> "Xilinx/BNN-PYNQ"
"cornell-zhang/bnn-fpga" -> "onioncc/iSmartDNN"
"cornell-zhang/bnn-fpga" -> "mtmd/FPGA_Based_CNN"
"cornell-zhang/bnn-fpga" -> "dicecco1/fpga_caffe"
"cornell-zhang/bnn-fpga" -> "doonny/PipeCNN"
"cornell-zhang/bnn-fpga" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/bnn-fpga" -> "cornell-zhang/dnn-gating"
"aws/aws-fpga" -> "Xilinx/SDAccel_Examples"
"aws/aws-fpga" -> "fpgasystems/fpga-network-stack" ["e"=1]
"aws/aws-fpga" -> "Xilinx/Vitis_Accel_Examples"
"aws/aws-fpga" -> "corundum/corundum" ["e"=1]
"aws/aws-fpga" -> "KastnerRG/pp4fpgas"
"aws/aws-fpga" -> "Xilinx/Vitis_Libraries"
"aws/aws-fpga" -> "firesim/firesim" ["e"=1]
"aws/aws-fpga" -> "Xilinx/ml-suite"
"aws/aws-fpga" -> "google/xls" ["e"=1]
"aws/aws-fpga" -> "olofk/fusesoc" ["e"=1]
"aws/aws-fpga" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"aws/aws-fpga" -> "aolofsson/oh" ["e"=1]
"aws/aws-fpga" -> "chipsalliance/firrtl" ["e"=1]
"aws/aws-fpga" -> "Xilinx/Vitis-Tutorials"
"aws/aws-fpga" -> "Xilinx/XRT"
"doonny/PipeCNN" -> "dgschwend/zynqnet"
"doonny/PipeCNN" -> "awai54st/PYNQ-Classification"
"doonny/PipeCNN" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"doonny/PipeCNN" -> "changwoolee/lenet5_hls"
"doonny/PipeCNN" -> "dhm2013724/yolov2_xilinx_fpga"
"doonny/PipeCNN" -> "hunterlew/convolution_network_on_FPGA"
"doonny/PipeCNN" -> "fengbintu/Neural-Networks-on-Silicon"
"doonny/PipeCNN" -> "xupsh/pp4fpgas-cn"
"doonny/PipeCNN" -> "QShen3/CNN-FPGA"
"doonny/PipeCNN" -> "Xilinx/BNN-PYNQ"
"doonny/PipeCNN" -> "cornell-zhang/bnn-fpga"
"doonny/PipeCNN" -> "mtmd/FPGA_Based_CNN"
"doonny/PipeCNN" -> "Xilinx/CHaiDNN"
"doonny/PipeCNN" -> "fastmachinelearning/hls4ml"
"doonny/PipeCNN" -> "zssloth/Embedded-Neural-Network" ["e"=1]
"flytt-away/FPGA-Video-Capture" -> "GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array"
"flytt-away/FPGA-Video-Capture" -> "bunny965/yolov5-fpga-hardware-acceleration"
"flytt-away/FPGA-Video-Capture" -> "Floatkyun/Ultra-Vision"
"flytt-away/FPGA-Video-Capture" -> "zzzzzxh499/Pango_voice_magicbox"
"puccinic/Transformer_dataflow" -> "RakeshUIUC/multihead_attn_accelerator"
"ShixiangLi/Transformer_FPGA" -> "gl9544/vit_transformer_fpga"
"arc-research-lab/SSR" -> "arc-research-lab/AIM"
"arc-research-lab/SSR" -> "arc-research-lab/Aries"
"arc-research-lab/SSR" -> "arc-research-lab/CHARM"
"GraphIt-DSL/graphit" -> "Xtra-Computing/ThunderGP" ["e"=1]
"thinkoco/c5soc_opencl" -> "Er1cZ/Deploying_CNN_on_FPGA_using_OpenCL"
"mtmd/FPGA_Based_CNN" -> "diaoenmao/FPGA-CNN"
"mtmd/FPGA_Based_CNN" -> "hunterlew/convolution_network_on_FPGA"
"mtmd/FPGA_Based_CNN" -> "alan4186/Hardware-CNN"
"mtmd/FPGA_Based_CNN" -> "xiangze/CNN_FPGA"
"mtmd/FPGA_Based_CNN" -> "QShen3/CNN-FPGA"
"mtmd/FPGA_Based_CNN" -> "pp-Innovate/FPGA-ZynqNet"
"mtmd/FPGA_Based_CNN" -> "ilaydayaman/CNN_for_SLR"
"mtmd/FPGA_Based_CNN" -> "romulus0914/CNN_VGG19_verilog"
"mtmd/FPGA_Based_CNN" -> "lulinchen/cnn_open"
"mtmd/FPGA_Based_CNN" -> "MasLiang/CNN-On-FPGA"
"mtmd/FPGA_Based_CNN" -> "eda-lab/CNNAF-CNN-Accelerator_init"
"mtmd/FPGA_Based_CNN" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"mtmd/FPGA_Based_CNN" -> "onioncc/iSmartDNN"
"mtmd/FPGA_Based_CNN" -> "dgschwend/zynqnet"
"mtmd/FPGA_Based_CNN" -> "cornell-zhang/bnn-fpga"
"bondhugula/pluto" -> "UCLA-VAST/AutoSA" ["e"=1]
"nod-ai/iree-amd-aie" -> "Xilinx/mlir-air"
"nod-ai/iree-amd-aie" -> "Xilinx/llvm-aie"
"nod-ai/iree-amd-aie" -> "AMDResearch/Riallto"
"nod-ai/iree-amd-aie" -> "Xilinx/mlir-aie"
"intel/intel-npu-acceleration-library" -> "amd/RyzenAI-SW" ["e"=1]
"intel/intel-npu-acceleration-library" -> "Xilinx/llvm-aie" ["e"=1]
"stanford-mast/nn_dataflow" -> "hsharma35/bitfusion" ["e"=1]
"stanford-mast/nn_dataflow" -> "jneless/EyerissF" ["e"=1]
"stanford-mast/nn_dataflow" -> "SingularityKChen/dl_accelerator" ["e"=1]
"stanford-mast/nn_dataflow" -> "taoyilee/clacc" ["e"=1]
"stanford-mast/nn_dataflow" -> "hsharma35/dnnweaver2" ["e"=1]
"stanford-mast/nn_dataflow" -> "GATECH-EIC/AutoDNNchip" ["e"=1]
"HLSTransform/submission" -> "sharc-lab/Edge-MoE"
"HLSTransform/submission" -> "cjg91/trans-fat"
"amd/xdna-driver" -> "amd/RyzenAI-SW"
"amd/xdna-driver" -> "Xilinx/llvm-aie"
"amd/xdna-driver" -> "Xilinx/mlir-aie"
"amd/xdna-driver" -> "nod-ai/iree-amd-aie"
"amd/xdna-driver" -> "AMDResearch/Riallto"
"amd/xdna-driver" -> "amd/ryzen-ai-documentation"
"amd/xdna-driver" -> "Xilinx/mlir-air"
"amd/xdna-driver" -> "Xilinx/aie-rt"
"amd/xdna-driver" -> "Xilinx/XRT"
"mit-han-lab/spatten" -> "sjtu-zhao-lab/SALO"
"mit-han-lab/spatten" -> "hatsu3/Sanger"
"mit-han-lab/spatten" -> "jha-lab/acceltran"
"mit-han-lab/spatten" -> "GATECH-EIC/ViTCoD"
"mit-han-lab/spatten" -> "pku-liang/Sanger"
"mit-han-lab/spatten" -> "SamsungLabs/Butterfly_Acc"
"DD-DuDa/awesome-vit-quantization-acceleration" -> "hguq/HG-PIPE"
"onnx/turnkeyml" -> "amd/gaia"
"PrincetonUniversity/LLMCompass" -> "clevercool/ANT-Quantization" ["e"=1]
"stanford-ppl/spatial-lang" -> "stanford-ppl/spatial"
"Xilinx/XilinxTclStore" -> "Xilinx/XilinxBoardStore" ["e"=1]
"Xilinx/XilinxTclStore" -> "Xilinx/HLx_Examples" ["e"=1]
"agalimberti/NoCRouter" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" ["e"=1]
"Xilinx/llvm-aie" -> "nod-ai/iree-amd-aie"
"Xilinx/llvm-aie" -> "AMDResearch/Riallto"
"Xilinx/llvm-aie" -> "Xilinx/mlir-air"
"Xilinx/llvm-aie" -> "Xilinx/mlir-aie"
"Xilinx/llvm-aie" -> "arc-research-lab/Aries"
"Xilinx/llvm-aie" -> "amd/xdna-driver"
"cornell-zhang/HOGA" -> "cornell-zhang/Polynormer"
"sjtu-zhao-lab/SALO" -> "GATECH-EIC/ViTALiTy"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/uptune"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/GLAIVE"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/SPADE"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/quickest"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/UniSparse"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/GARNET"
"MartaAndronic/NeuraLUT" -> "MartaAndronic/PolyLUT"
"cornell-zhang/Polynormer" -> "cornell-zhang/HOGA"
"cornell-zhang/Polynormer" -> "cornell-zhang/uptune"
"cornell-zhang/Polynormer" -> "cornell-zhang/UniSparse"
"cornell-zhang/Polynormer" -> "cornell-zhang/SPADE"
"cornell-zhang/Polynormer" -> "cornell-zhang/GARNET"
"cornell-zhang/Polynormer" -> "cornell-zhang/GLAIVE"
"AMDResearch/Riallto" -> "Xilinx/llvm-aie"
"AMDResearch/Riallto" -> "nod-ai/iree-amd-aie"
"arc-research-lab/SCARIF" -> "arc-research-lab/AIM"
"martinferianc/CPUSimulator-EIE2" -> "martinferianc/relax"
"martinferianc/CPUSimulator-EIE2" -> "martinferianc/C90Compiler-EIE2"
"martinferianc/CPUSimulator-EIE2" -> "martinferianc/Robotics-EIE3"
"Xilinx/BNN-PYNQ" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/BNN-PYNQ" -> "awai54st/PYNQ-Classification"
"Xilinx/BNN-PYNQ" -> "Xilinx/PYNQ"
"Xilinx/BNN-PYNQ" -> "Xilinx/finn"
"Xilinx/BNN-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/BNN-PYNQ" -> "Xilinx/PYNQ_Workshop"
"Xilinx/BNN-PYNQ" -> "MatthieuCourbariaux/BinaryNet" ["e"=1]
"Xilinx/BNN-PYNQ" -> "dgschwend/zynqnet"
"Xilinx/BNN-PYNQ" -> "cornell-zhang/bnn-fpga"
"Xilinx/BNN-PYNQ" -> "Xilinx/PYNQ-DL"
"Xilinx/BNN-PYNQ" -> "Xilinx/LSTM-PYNQ"
"Xilinx/BNN-PYNQ" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/BNN-PYNQ" -> "Xilinx/ml-suite"
"Xilinx/BNN-PYNQ" -> "doonny/PipeCNN"
"Xilinx/BNN-PYNQ" -> "Xilinx/CHaiDNN"
"Digilent/digilent-xdc" -> "Xilinx/XilinxBoardStore" ["e"=1]
"Digilent/digilent-xdc" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/XRT" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/Vitis-Tutorials" ["e"=1]
"Xilinx/linux-xlnx" -> "Xilinx/Vitis_Libraries" ["e"=1]
"cnrv/rocket-chip-read" -> "soDLA-publishment/soDLA" ["e"=1]
"leetenki/YOLOv2" -> "HirokiNakahara/GUINNESS" ["e"=1]
"Xilinx/u-boot-xlnx" -> "Xilinx/PYNQ" ["e"=1]
"Xilinx/u-boot-xlnx" -> "Xilinx/Vitis_Libraries" ["e"=1]
"Xilinx/u-boot-xlnx" -> "Xilinx/XRT" ["e"=1]
"hguq/HG-PIPE" -> "gl9544/vit_transformer_fpga"
"hguq/HG-PIPE" -> "gnodipac886/ViT-FPGA-TPU"
"hguq/HG-PIPE" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"HanGuo97/flute" -> "GATECH-EIC/ShiftAddLLM" ["e"=1]
"BoooC/CNN-Accelerator-Based-on-Eyeriss-v2" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"UCSBarchlab/OpenTPU" -> "jofrfu/tinyTPU"
"UCSBarchlab/OpenTPU" -> "UCSBarchlab/PyRTL" ["e"=1]
"UCSBarchlab/OpenTPU" -> "cameronshinn/tiny-tpu"
"UCSBarchlab/OpenTPU" -> "embedeep/FREE-TPU-V3plus-for-FPGA"
"UCSBarchlab/OpenTPU" -> "leo47007/TPU-Tensor-Processing-Unit"
"UCSBarchlab/OpenTPU" -> "embedeep/Free-TPU"
"UCSBarchlab/OpenTPU" -> "cea-wind/SimpleTPU"
"UCSBarchlab/OpenTPU" -> "bu-icsg/dana" ["e"=1]
"UCSBarchlab/OpenTPU" -> "ARM-software/SCALE-Sim" ["e"=1]
"UCSBarchlab/OpenTPU" -> "taoyilee/clacc"
"UCSBarchlab/OpenTPU" -> "stanford-mast/nn_dataflow" ["e"=1]
"UCSBarchlab/OpenTPU" -> "SingularityKChen/dl_accelerator"
"UCSBarchlab/OpenTPU" -> "ucb-bar/gemmini" ["e"=1]
"UCSBarchlab/OpenTPU" -> "VerticalResearchGroup/miaow" ["e"=1]
"UCSBarchlab/OpenTPU" -> "harvard-acc/gem5-aladdin" ["e"=1]
"cornell-zhang/llm-datatypes" -> "cornell-zhang/UniSparse"
"cornell-zhang/llm-datatypes" -> "cornell-zhang/GLAIVE"
"19801201/DOSLAM" -> "19801201/SpinalHDL_CNN_Accelerator"
"GATECH-EIC/ShiftAddLLM" -> "GATECH-EIC/ShiftAddViT"
"GATECH-EIC/ShiftAddLLM" -> "GATECH-EIC/ViTALiTy"
"SpinalHDL/SpinalCrypto" -> "SpinalHDL/SpinalDoc-RTD"
"phanrahan/magma" -> "sifive/chisel-circt" ["e"=1]
"abdelfattah-lab/BitMoD-HPCA-25" -> "clevercool/ANT-Quantization"
"Xilinx/SDSoC_Examples" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/SDSoC_Examples" -> "Xilinx/xfopencv"
"Xilinx/SDSoC_Examples" -> "Xilinx/PYNQ-DL"
"Xilinx/SDSoC_Examples" -> "Xilinx/Embedded-Reference-Platforms-User-Guide"
"Xilinx/xilinx-tiny-cnn" -> "Xilinx/PYNQ-DL"
"Xilinx/xilinx-tiny-cnn" -> "Xilinx/SDSoC_Examples"
"Xilinx/xilinx-tiny-cnn" -> "cornell-zhang/bnn-fpga"
"Xilinx/xilinx-tiny-cnn" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/xilinx-tiny-cnn" -> "Xilinx/CHaiDNN"
"zzzzzxh499/Pango_voice_magicbox" -> "MsaysKid/Pango_Voice_MagicBox_Software"
"MsaysKid/Pango_Voice_MagicBox_Software" -> "zzzzzxh499/Pango_voice_magicbox"
"hmarkc/parallel-prompt-decoding" -> "SamsungLabs/PMPD"
"hmarkc/parallel-prompt-decoding" -> "SamsungLabs/Sparse-Multi-DNN-Scheduling"
"hmarkc/parallel-prompt-decoding" -> "os-hxfan/BayesNN_FPGA"
"martinferianc/C90Compiler-EIE2" -> "martinferianc/CPUSimulator-EIE2"
"martinferianc/C90Compiler-EIE2" -> "martinferianc/relax"
"martinferianc/C90Compiler-EIE2" -> "martinferianc/Robotics-EIE3"
"csarron/awesome-emdl" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"NervanaSystems/ngraph" -> "ONNC/onnc" ["e"=1]
"basicmi/AI-Chip" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"basicmi/AI-Chip" -> "doonny/PipeCNN" ["e"=1]
"basicmi/AI-Chip" -> "dgschwend/zynqnet" ["e"=1]
"basicmi/AI-Chip" -> "IBM/AccDNN" ["e"=1]
"awai54st/PYNQ-Classification" -> "Xilinx/BNN-PYNQ"
"awai54st/PYNQ-Classification" -> "Xilinx/QNN-MO-PYNQ"
"awai54st/PYNQ-Classification" -> "dgschwend/zynqnet"
"awai54st/PYNQ-Classification" -> "doonny/PipeCNN"
"awai54st/PYNQ-Classification" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"awai54st/PYNQ-Classification" -> "dhm2013724/yolov2_xilinx_fpga"
"awai54st/PYNQ-Classification" -> "Xilinx/PYNQ"
"awai54st/PYNQ-Classification" -> "cornell-zhang/bnn-fpga"
"awai54st/PYNQ-Classification" -> "changwoolee/lenet5_hls"
"awai54st/PYNQ-Classification" -> "hunterlew/convolution_network_on_FPGA"
"awai54st/PYNQ-Classification" -> "xupsh/pp4fpgas-cn"
"awai54st/PYNQ-Classification" -> "QShen3/CNN-FPGA"
"awai54st/PYNQ-Classification" -> "Xilinx/PYNQ_Workshop"
"awai54st/PYNQ-Classification" -> "Xilinx/PYNQ-ComputerVision"
"awai54st/PYNQ-Classification" -> "fpgasystems/spooNN"
"changwoolee/lenet5_hls" -> "pp-Innovate/FPGA-ZynqNet"
"changwoolee/lenet5_hls" -> "dgschwend/zynqnet"
"changwoolee/lenet5_hls" -> "doonny/PipeCNN"
"changwoolee/lenet5_hls" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"changwoolee/lenet5_hls" -> "amiq-consulting/CNN-using-HLS"
"changwoolee/lenet5_hls" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"changwoolee/lenet5_hls" -> "Xilinx/CHaiDNN"
"changwoolee/lenet5_hls" -> "awai54st/PYNQ-Classification"
"changwoolee/lenet5_hls" -> "dhm2013724/yolov2_xilinx_fpga"
"changwoolee/lenet5_hls" -> "fpgasystems/spooNN"
"changwoolee/lenet5_hls" -> "spcl/hls_tutorial_examples"
"changwoolee/lenet5_hls" -> "spcl/gemm_hls"
"changwoolee/lenet5_hls" -> "mtmd/FPGA_Based_CNN"
"changwoolee/lenet5_hls" -> "xupsh/pp4fpgas-cn"
"changwoolee/lenet5_hls" -> "Xilinx/finn"
"pp-Innovate/FPGA-ZynqNet" -> "changwoolee/lenet5_hls"
"pp-Innovate/FPGA-ZynqNet" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"pp-Innovate/FPGA-ZynqNet" -> "dgschwend/zynqnet"
"pp-Innovate/FPGA-ZynqNet" -> "onioncc/iSmartDNN"
"pp-Innovate/FPGA-ZynqNet" -> "mtmd/FPGA_Based_CNN"
"pp-Innovate/FPGA-ZynqNet" -> "amiq-consulting/CNN-using-HLS"
"pp-Innovate/FPGA-ZynqNet" -> "ilaydayaman/CNN_for_SLR"
"pp-Innovate/FPGA-ZynqNet" -> "dicecco1/fpga_caffe"
"amd/gaia" -> "onnx/turnkeyml"
"quanzaihh/Neural-Network-Accelerator" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU"
"quanzaihh/Neural-Network-Accelerator" -> "GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array"
"quanzaihh/Neural-Network-Accelerator" -> "adamgallas/fpga_accelerator_yolov3tiny"
"quanzaihh/Neural-Network-Accelerator" -> "bunny965/yolov5-fpga-hardware-acceleration"
"quanzaihh/Neural-Network-Accelerator" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"quanzaihh/Neural-Network-Accelerator" -> "fengzhu2007/anycode" ["e"=1]
"quanzaihh/Neural-Network-Accelerator" -> "cxdzyq1110/NPU_on_FPGA"
"quanzaihh/Neural-Network-Accelerator" -> "hexnn/Stark" ["e"=1]
"quanzaihh/Neural-Network-Accelerator" -> "Auroral0810/EasyRename" ["e"=1]
"quanzaihh/Neural-Network-Accelerator" -> "Buck008/Transformer-Accelerator-Based-on-FPGA"
"Xilinx/xfopencv" -> "Xilinx/SDSoC_Examples"
"Xilinx/xfopencv" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/xfopencv" -> "Xilinx/Embedded-Reference-Platforms-User-Guide"
"Xilinx/xfopencv" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/xfopencv" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/xfopencv" -> "Xilinx/HLx_Examples"
"Xilinx/xfopencv" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/xfopencv" -> "Xilinx/CHaiDNN"
"Xilinx/xfopencv" -> "Xilinx/BNN-PYNQ"
"Xilinx/xfopencv" -> "Xilinx/Vitis_Libraries"
"Xilinx/xfopencv" -> "HirokiNakahara/GUINNESS"
"Xilinx/xfopencv" -> "Xilinx/SDAccel_Examples"
"Xilinx/xfopencv" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/xfopencv" -> "onioncc/iSmartDNN"
"Xilinx/xfopencv" -> "dgschwend/zynqnet"
"HirokiNakahara/GUINNESS" -> "cornell-zhang/bnn-fpga"
"HirokiNakahara/GUINNESS" -> "dicecco1/fpga_caffe"
"HirokiNakahara/GUINNESS" -> "Xilinx/QNN-MO-PYNQ"
"HirokiNakahara/GUINNESS" -> "b9515308/ZCU102_YOLO"
"HirokiNakahara/GUINNESS" -> "hillbig/binary_net" ["e"=1]
"HirokiNakahara/GUINNESS" -> "Xilinx/CHaiDNN"
"HirokiNakahara/GUINNESS" -> "Xilinx/BNN-PYNQ"
"HirokiNakahara/GUINNESS" -> "pmgysel/caffe" ["e"=1]
"HirokiNakahara/GUINNESS" -> "dgschwend/zynqnet"
"HirokiNakahara/GUINNESS" -> "Xilinx/xfopencv"
"HirokiNakahara/GUINNESS" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/RFNoC-HLS-NeuralNet" -> "Xilinx/RFNoC-HLS-ATSC-RX"
"Xilinx/RFNoC-HLS-NeuralNet" -> "dicecco1/fpga_caffe"
"fastmachinelearning/hls4ml" ["l"="31.771,-2.666"]
"fastmachinelearning/hls4ml-tutorial" ["l"="31.757,-2.649"]
"Xilinx/finn" ["l"="31.755,-2.686"]
"Xilinx/Vitis-Tutorials" ["l"="31.726,-2.633"]
"Xilinx/brevitas" ["l"="31.788,-2.649"]
"Xilinx/Vitis-HLS-Introductory-Examples" ["l"="31.716,-2.677"]
"doonny/PipeCNN" ["l"="31.791,-2.745"]
"Xilinx/Vitis-AI" ["l"="31.736,-2.656"]
"spcl/gemm_hls" ["l"="31.733,-2.683"]
"definelicht/hlslib" ["l"="31.699,-2.649"]
"KastnerRG/pp4fpgas" ["l"="31.714,-2.66"]
"Xilinx/PYNQ" ["l"="31.74,-2.704"]
"dhm2013724/yolov2_xilinx_fpga" ["l"="31.785,-2.718"]
"google/qkeras" ["l"="31.763,-2.615"]
"dgschwend/zynqnet" ["l"="31.768,-2.751"]
"Xilinx/finn-hlslib" ["l"="31.75,-2.666"]
"tensorflow/model-optimization" ["l"="45.627,25.723", "c"=68]
"Xilinx/PYNQ_Workshop" ["l"="31.713,-2.739"]
"Xilinx/BNN-PYNQ" ["l"="31.731,-2.734"]
"awai54st/PYNQ-Classification" ["l"="31.751,-2.752"]
"Xilinx/PYNQ-ComputerVision" ["l"="31.697,-2.765"]
"Xilinx/QNN-MO-PYNQ" ["l"="31.706,-2.755"]
"Xilinx/PYNQ-HelloWorld" ["l"="31.693,-2.728"]
"Xilinx/finn-examples" ["l"="31.794,-2.683"]
"louisliuwei/PynqDocs" ["l"="31.736,-2.79"]
"drichmond/PYNQ-HLS" ["l"="31.673,-2.779"]
"Xilinx/LSTM-PYNQ" ["l"="31.686,-2.768"]
"Xilinx/DPU-PYNQ" ["l"="31.702,-2.703"]
"Xilinx/PYNQ-Networking" ["l"="31.665,-2.789"]
"drichmond/RISC-V-On-PYNQ" ["l"="31.707,-2.797"]
"hunterlew/convolution_network_on_FPGA" ["l"="31.825,-2.769"]
"QShen3/CNN-FPGA" ["l"="31.848,-2.748"]
"mtmd/FPGA_Based_CNN" ["l"="31.815,-2.759"]
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" ["l"="31.873,-2.769"]
"diaoenmao/FPGA-CNN" ["l"="31.841,-2.765"]
"WalkerLau/Accelerating-CNN-with-FPGA" ["l"="31.824,-2.744"]
"lulinchen/cnn_open" ["l"="31.86,-2.769"]
"alan4186/Hardware-CNN" ["l"="31.845,-2.8"]
"MasLiang/CNN-On-FPGA" ["l"="31.876,-2.751"]
"AniketBadhan/Convolutional-Neural-Network" ["l"="31.869,-2.785"]
"cornell-zhang/bnn-fpga" ["l"="31.713,-2.722"]
"changwoolee/lenet5_hls" ["l"="31.754,-2.738"]
"dtysky/FPGA-Imaging-Library" ["l"="32.751,-2.598", "c"=561]
"thedatabusdotio/fpga-ml-accelerator" ["l"="31.884,-2.79"]
"padhi499/Image-Classification-using-CNN-on-FPGA" ["l"="31.892,-2.762"]
"lirui-shanghaitech/CNN-Accelerator-VLSI" ["l"="31.927,-2.773"]
"eda-lab/CNNAF-CNN-Accelerator_init" ["l"="31.882,-2.707"]
"taoyilee/clacc" ["l"="31.899,-2.803"]
"ilaydayaman/CNN_for_SLR" ["l"="31.825,-2.796"]
"zhan6841/FPGA-Accelerator-for-AES-LeNet-VGG16" ["l"="31.869,-2.843"]
"omarelhedaby/CNN-FPGA" ["l"="31.879,-2.734"]
"hisrg/PYNQ_CNN_Accelerator_Tutorial" ["l"="31.74,-2.829"]
"mfarhadi/CNNIOT" ["l"="31.709,-2.837"]
"666DZY666/Design-and-Implementation-of-Face-Recognition-based-on-PYNQ" ["l"="31.733,-2.854"]
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" ["l"="31.772,-2.789"]
"hisrg/Neural-Network-Compression-and-Accelerator-on-Hardware" ["l"="31.721,-2.894"]
"hillhao/PYNQ-project" ["l"="31.721,-2.813"]
"Xilinx/PYNQ_Composable_Pipeline" ["l"="31.713,-2.708"]
"Xilinx/Kria-PYNQ" ["l"="31.642,-2.71"]
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" ["l"="31.842,-2.717"]
"adamgallas/fpga_accelerator_yolov3tiny" ["l"="31.901,-2.707"]
"matsuda-slab/YOLO_ZYNQ_MASTER" ["l"="31.875,-2.686"]
"xbdxwyh/yolov3_fpga_project" ["l"="31.876,-2.669"]
"bunny965/yolov5-fpga-hardware-acceleration" ["l"="31.941,-2.693"]
"LeiWang1999/ZYNQ-NVDLA" ["l"="31.901,-2.78"]
"huanggeli/yolov3tiny-ZYNQ7000" ["l"="31.889,-2.678"]
"xupsh/pp4fpgas-cn-hls" ["l"="31.731,-2.763"]
"doveyour/mnist-nnet-hls-zynq7020-fpga" ["l"="31.913,-2.663"]
"embedeep/Free-TPU" ["l"="31.914,-2.786"]
"TomG008/SkyNet" ["l"="31.692,-2.799"]
"jiangwx/SkrSkr" ["l"="31.682,-2.821"]
"heheda365/ultra_net" ["l"="31.693,-2.812"]
"onioncc/iSmartDNN" ["l"="31.703,-2.786"]
"xjtuiair-cag/XJTU-Tripler" ["l"="31.706,-2.819"]
"hirayaku/DAC2018-TGIIF" ["l"="31.683,-2.787"]
"fpgasystems/spooNN" ["l"="31.724,-2.779"]
"jgoeders/dac_sdc_2020_designs" ["l"="31.662,-2.844"]
"GATECH-EIC/AutoDNNchip" ["l"="31.713,-2.853"]
"xyzxinyizhang/2019-DAC-System-Design-Contest" ["l"="31.624,-2.843"]
"AILearnerLi/DAC-SDC-2020-SEUer" ["l"="31.675,-2.84"]
"xyzxinyizhang/2018-DAC-System-Design-Contest" ["l"="31.643,-2.836"]
"IBM/AccDNN" ["l"="31.804,-2.773"]
"DNN-Accelerators/Open-Source-IPs" ["l"="31.653,-2.826"]
"heymesut/SJTU_microe" ["l"="31.663,-2.857"]
"ai-techsystems/deepC" ["l"="-16.146,-42.573", "c"=387]
"ONNC/onnc" ["l"="31.903,-2.926"]
"nvdla/hw" ["l"="31.917,-3.876", "c"=188]
"nvdla/sw" ["l"="31.906,-2.901"]
"fengbintu/Neural-Networks-on-Silicon" ["l"="31.792,-2.807"]
"nvdla/doc" ["l"="31.927,-2.947"]
"ARM-software/SCALE-Sim" ["l"="31.037,-2.894", "c"=1037]
"jneless/EyerissF" ["l"="31.91,-2.834"]
"project-oak/silveroak" ["l"="31.507,-2.433"]
"ymherklotz/vericert" ["l"="31.554,-2.455"]
"litex-hub/linux-on-litex-vexriscv" ["l"="32.842,-3.822", "c"=180]
"SpinalHDL/SaxonSoc" ["l"="32.093,-2.548"]
"tomcl/V2releases" ["l"="31.513,-2.323"]
"ImperialCollegeLondon/Visual2" ["l"="31.502,-2.295"]
"good-data-movement/manifesto" ["l"="31.532,-2.365"]
"Qirun/ARM_Cortex-M3" ["l"="32.145,-2.643"]
"Starrynightzyq/Nexys4DDR-ARM-M3-Plate-Recognition" ["l"="32.114,-2.66"]
"WalkerLau/DetectHumanFaces" ["l"="32.167,-2.636"]
"ucb-bar/gemmini" ["l"="31.825,-3.938", "c"=188]
"SingularityKChen/dl_accelerator" ["l"="31.89,-2.817"]
"xupsh/pp4fpgas-cn" ["l"="31.761,-2.722"]
"suisuisi/FPGAandCNN" ["l"="31.907,-2.745"]
"Xilinx/CHaiDNN" ["l"="31.721,-2.754"]
"tensorflow/mlir" ["l"="37.156,0.945", "c"=112]
"666DZY666/micronet" ["l"="52.669,33.387", "c"=271]
"Zhen-Dong/HAWQ" ["l"="52.575,33.451", "c"=271]
"Efficient-ML/Awesome-Model-Quantization" ["l"="52.603,33.399", "c"=271]
"fastmachinelearning/qonnx" ["l"="31.788,-2.627"]
"quic/aimet" ["l"="52.582,33.376", "c"=271]
"IntelLabs/distiller" ["l"="52.71,33.427", "c"=271]
"ModelTC/MQBench" ["l"="52.551,33.403", "c"=271]
"nvdla/vp" ["l"="31.933,-2.925"]
"nvdla/nvdla.github.io" ["l"="31.938,-2.98"]
"JunningWu/Learning-NVDLA-Notes" ["l"="31.936,-2.882"]
"Xilinx/pytorch-ocr" ["l"="31.618,-2.797"]
"tukl-msd/LSTM-PYNQ" ["l"="31.628,-2.785"]
"Xilinx/PYNQ-DL" ["l"="31.672,-2.766"]
"Xilinx/SDSoC_Examples" ["l"="31.639,-2.748"]
"pp-Innovate/FPGA-ZynqNet" ["l"="31.761,-2.772"]
"flymin/LeNet-on-Zynq" ["l"="31.845,-2.853"]
"sampsyo/cs6120" ["l"="-22.215,-18.571", "c"=763]
"UIUC-ChenLab/scalehls" ["l"="31.665,-2.547"]
"Avnet/Ultra96-PYNQ" ["l"="31.662,-2.754"]
"Xilinx/xfopencv" ["l"="31.673,-2.741"]
"sfox14/pynq-ekf" ["l"="31.692,-2.831"]
"wbrueckner/cv2pynq" ["l"="31.639,-2.857"]
"a2824256/HLS-LeNet" ["l"="31.801,-2.868"]
"ZhaoqxCN/PYNQ-CNN-ATTEMPT" ["l"="31.822,-2.728"]
"amiq-consulting/CNN-using-HLS" ["l"="31.774,-2.737"]
"ferrandi/PandA-bambu" ["l"="31.6,-2.534"]
"lana555/dynamatic" ["l"="31.602,-2.503"]
"etherzhhb/Shang" ["l"="31.575,-2.535"]
"google/xls" ["l"="32.934,-3.7", "c"=180]
"dillonhuff/ahaHLS" ["l"="31.557,-2.51"]
"Xilinx/HLS" ["l"="31.662,-2.598"]
"llvm/circt" ["l"="31.812,-3.85", "c"=188]
"pnnl/soda-opt" ["l"="31.566,-2.493"]
"olofk/edalize" ["l"="32.923,-3.679", "c"=180]
"calyxir/calyx" ["l"="32.871,-3.471", "c"=180]
"cornell-zhang/rosetta" ["l"="31.645,-2.612"]
"JulianKemmerer/PipelineC" ["l"="32.847,-3.726", "c"=180]
"kumasento/polymer" ["l"="37.159,1.093", "c"=112]
"chipsalliance/firrtl" ["l"="31.759,-3.918", "c"=188]
"pku-liang/Hector" ["l"="31.576,-4.062", "c"=188]
"zihuatanejp/xor-crypto-js" ["l"="-51.569,-14.679", "c"=788]
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" ["l"="31.923,-2.813"]
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" ["l"="31.934,-2.82"]
"tissue3/EyerissSimulator" ["l"="31.894,-2.854"]
"xuuhaoo/DefenseCrash" ["l"="-51.552,-14.711", "c"=788]
"sunyiyue/CCIMLib" ["l"="31.894,-2.874"]
"milanyangbo/myrpc" ["l"="-51.559,-14.697", "c"=788]
"shine977/wefetch" ["l"="-51.556,-14.721", "c"=788]
"zhang-rf/mybatis-boost" ["l"="-51.542,-14.712", "c"=788]
"sasou/gene" ["l"="-51.562,-14.76", "c"=788]
"haoking/opencvjs" ["l"="-51.542,-14.726", "c"=788]
"stanford-mast/nn_dataflow" ["l"="31.021,-2.853", "c"=1037]
"fanyev5/fanyev5_base" ["l"="-51.552,-14.732", "c"=788]
"Xilinx/dma_ip_drivers" ["l"="32.67,-2.688", "c"=561]
"Xilinx/XRT" ["l"="31.703,-2.615"]
"Xilinx/Vitis_Accel_Examples" ["l"="31.679,-2.649"]
"Xilinx/Vitis_Libraries" ["l"="31.689,-2.664"]
"spcl/hls_tutorial_examples" ["l"="31.721,-2.701"]
"Xilinx/HLx_Examples" ["l"="31.683,-2.71"]
"fpgasystems/fpga-network-stack" ["l"="32.71,-2.754", "c"=561]
"keyu-tian/Cpp-Gomoku-with-AI" ["l"="-51.57,-14.721", "c"=788]
"cornell-zhang/heterocl" ["l"="31.679,-2.606"]
"cornell-zhang/allo" ["l"="31.695,-2.561"]
"stanford-ppl/spatial" ["l"="31.785,-2.885"]
"circt-hls/circt-hls" ["l"="31.626,-2.497"]
"soDLA-publishment/soDLA" ["l"="31.918,-2.863"]
"BRTResearch/AIChip_Paper_List" ["l"="31.013,-2.907", "c"=1037]
"jofrfu/tinyTPU" ["l"="31.921,-2.761"]
"cameronshinn/tiny-tpu" ["l"="31.957,-2.785"]
"leo47007/TPU-Tensor-Processing-Unit" ["l"="31.957,-2.771"]
"cea-wind/SimpleTPU" ["l"="31.958,-2.755"]
"UCSBarchlab/OpenTPU" ["l"="31.938,-2.787"]
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" ["l"="31.972,-2.783"]
"embedeep/FREE-TPU-V3plus-for-FPGA" ["l"="31.988,-2.775"]
"Dazhuzhu-github/systolic-array" ["l"="31.981,-2.754"]
"dldldlfma/super_small_toy_tpu" ["l"="31.967,-2.762"]
"intel/fpga-npu" ["l"="31.992,-2.799"]
"cxdzyq1110/NPU_on_FPGA" ["l"="31.94,-2.754"]
"adamsolomou/SC-DNN" ["l"="32.271,-2.813"]
"cceroici/Stochastic-Neural-Network" ["l"="32.286,-2.831"]
"diwu1990/UnarySim" ["l"="32.232,-2.803"]
"sweetwenwen/Stochastic-computing-based-neural-network-accelerator" ["l"="32.29,-2.803"]
"romulus0914/CNN_VGG19_verilog" ["l"="31.855,-2.792"]
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" ["l"="31.839,-2.78"]
"SpinalHDL/SpinalWorkshop" ["l"="32.053,-2.547"]
"SpinalHDL/NaxRiscv" ["l"="31.73,-3.695", "c"=188]
"UCLA-VAST/AutoSA" ["l"="31.686,-2.589"]
"UCLA-VAST/AutoBridge" ["l"="31.641,-2.565"]
"rapidstream-org/rapidstream-tapa" ["l"="31.663,-2.575"]
"Xilinx/SDAccel_Examples" ["l"="31.656,-2.697"]
"sharc-lab/FPGA_ECE8893" ["l"="31.744,-2.775"]
"danielholanda/LeFlow" ["l"="31.807,-2.727"]
"hsharma35/dnnweaver2" ["l"="31.753,-2.793"]
"TF2-Engine/TF2" ["l"="31.855,-2.7"]
"Xilinx/RapidWright" ["l"="32.9,-3.744", "c"=180]
"UCLA-VAST/RapidStream" ["l"="31.619,-2.554"]
"EECS-NTNU/bismo" ["l"="31.771,-2.855"]
"hsharma35/bitfusion" ["l"="31.746,-2.887"]
"maltanar/fpga-tidbits" ["l"="31.727,-4.033", "c"=188]
"papcjy/mnist_fpga" ["l"="31.869,-2.81"]
"ZFTurbo/MobileNet-in-FPGA" ["l"="31.846,-2.824"]
"cxlisme/FPGA-proj" ["l"="31.9,-2.729"]
"xiaop1/Verilog-Practice" ["l"="32.819,-2.712", "c"=561]
"ac-optimus/Convolution-using-systolic-arrays" ["l"="32.03,-2.737"]
"wzc810049078/systolic-array-matrix-multiplier" ["l"="32.084,-2.715"]
"dawsonjon/fpu" ["l"="32.843,-2.722", "c"=561]
"spcl/dace" ["l"="37.354,1.1", "c"=112]
"Xilinx/FPGA_as_a_Service" ["l"="31.632,-2.629"]
"Xilinx/Vitis_Embedded_Platform_Source" ["l"="31.669,-2.683"]
"Xilinx/mlir-aie" ["l"="31.71,-2.53"]
"Xilinx/linux-xlnx" ["l"="32.643,-2.625", "c"=561]
"fpgasystems/Vitis_with_100Gbps_TCP-IP" ["l"="32.719,-2.803", "c"=561]
"yztong/LeNet_RTL" ["l"="31.86,-2.894"]
"flymin/vgg16-on-Zynq" ["l"="31.855,-2.87"]
"WenqiJiang/VGG16_FPGA_Accelerator" ["l"="31.872,-2.872"]
"SpinalHDL/SpinalTemplateSbt" ["l"="32.074,-2.517"]
"jijingg/Spinal-bootcamp" ["l"="32.059,-2.53"]
"SpinalHDL/Spinal-bootcamp" ["l"="32.087,-2.527"]
"Chainsaw-Team/Chainsaw" ["l"="32.008,-2.565"]
"SpinalHDL/SpinalHDL" ["l"="32.825,-3.682", "c"=180]
"tomverbeure/math" ["l"="32.029,-2.562"]
"SpinalHDL/SpinalDoc-RTD" ["l"="32.055,-2.513"]
"SpinalHDL/VexiiRiscv" ["l"="31.703,-3.668", "c"=188]
"19801201/SpinalHDL_CNN_Accelerator" ["l"="31.967,-2.639"]
"agra-uni-bremen/microrv32" ["l"="32.063,-2.496"]
"nvdla/qbox" ["l"="31.37,-3.627", "c"=188]
"ucbdrive/skipnet" ["l"="49.351,32.792", "c"=401]
"cornell-zhang/dnn-gating" ["l"="31.622,-2.61"]
"progranism/Open-Source-FPGA-Bitcoin-Miner" ["l"="-20.715,5.819", "c"=163]
"aws/aws-fpga" ["l"="31.639,-2.659"]
"ONNC/onnc-tutorial" ["l"="31.894,-2.953"]
"CSL-KU/firesim-nvdla" ["l"="31.918,-2.884"]
"ONNC/onnc-umbrella" ["l"="31.903,-2.973"]
"OpenDLA/OpenDLA" ["l"="31.938,-2.906"]
"onnx/onnx-mlir" ["l"="37.108,0.982", "c"=112]
"bu-icsg/dana" ["l"="31.693,-3.999", "c"=188]
"NervanaSystems/ngraph" ["l"="37.206,0.889", "c"=112]
"lastweek/fpga_readings" ["l"="31.663,-2.669"]
"vmware-archive/cascade" ["l"="32.886,-3.574", "c"=180]
"slaclab/surf" ["l"="33.01,-3.699", "c"=180]
"sld-columbia/esp" ["l"="31.654,-3.772", "c"=188]
"PrincetonUniversity/openpiton" ["l"="31.767,-3.811", "c"=188]
"apache/tvm-vta" ["l"="31.787,-2.772"]
"lvhao7896/DAC2018" ["l"="31.592,-2.901"]
"xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2" ["l"="31.608,-2.88"]
"Avnet/bdf" ["l"="32.581,-2.492", "c"=561]
"submission2019/cnn-quantization" ["l"="52.578,33.482", "c"=271]
"cornell-zhang/dnn-quant-ocs" ["l"="31.591,-2.586"]
"sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS" ["l"="31.74,-2.816"]
"xupsh/2019_SummerCamp" ["l"="31.697,-2.877"]
"thousrm/universal_NPU-CNN_accelerator" ["l"="31.965,-2.807"]
"Nitcloud/Image_sim" ["l"="32.055,-2.725"]
"cxdzyq1110/posture_recognition_CNN" ["l"="31.992,-2.715"]
"charley871103/TPU" ["l"="31.974,-2.771"]
"Er1cZ/Deploying_CNN_on_FPGA_using_OpenCL" ["l"="32.055,-2.643"]
"tirumalnaidu/opencl-hls-cnn-accelerator" ["l"="32.012,-2.674"]
"thinkoco/c5soc_opencl" ["l"="32.08,-2.625"]
"becomequantum/Kryon" ["l"="32.753,-2.548", "c"=561]
"Xilinx/XilinxBoardStore" ["l"="31.683,-2.626"]
"Xilinx/XilinxTclStore" ["l"="32.667,-2.633", "c"=561]
"Xilinx/open-nic" ["l"="32.7,-2.8", "c"=561]
"linghaosong/Sextans" ["l"="31.679,-2.571"]
"cornell-zhang/HiSparse" ["l"="31.653,-2.585"]
"Xilinx/gemx" ["l"="31.661,-2.635"]
"zeasa/nvdla-compiler" ["l"="31.974,-2.936"]
"JunningWu/AIChip" ["l"="31.965,-2.912"]
"sifive/block-nvdla-sifive" ["l"="31.985,-2.912"]
"isuckatdrifting/Zeus" ["l"="31.972,-2.897"]
"silicontalks01/OpenDLA" ["l"="31.958,-2.945"]
"cnrv/rocket-chip-read" ["l"="31.696,-3.986", "c"=188]
"jongse-park/dnnweaver2.drone" ["l"="31.757,-2.844"]
"DreamIP/haddoc2" ["l"="31.751,-2.864"]
"larq/larq" ["l"="52.486,33.589", "c"=271]
"hunterlew/mstar_deeplearning_project" ["l"="35.865,4.424", "c"=128]
"wbrueckner/cv2PYNQ-The-project-behind-the-library" ["l"="31.626,-2.885"]
"Starrynightzyq/ZYNQ-PYNQ-Z2-Gobang" ["l"="32.125,-2.635"]
"Xilinx/ml-suite" ["l"="31.679,-2.727"]
"Xilinx/Edge-AI-Platform-Tutorials" ["l"="31.651,-2.763"]
"dicecco1/fpga_caffe" ["l"="31.653,-2.727"]
"Xilinx/SDSoC-Tutorials" ["l"="31.653,-2.742"]
"StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator" ["l"="31.86,-2.734"]
"Xilinx/SDAccel-Tutorials" ["l"="31.601,-2.659"]
"cornell-zhang/quickest" ["l"="31.614,-2.586"]
"cornell-zhang/FracBNN" ["l"="31.639,-2.599"]
"breagen/MachSuite" ["l"="31.04,-2.829", "c"=1037]
"cornell-zhang/uptune" ["l"="31.622,-2.595"]
"cornell-zhang/GraphZoom" ["l"="31.612,-2.601"]
"cornell-zhang/facedetect-fpga" ["l"="31.611,-2.622"]
"cornell-zhang/GARNET" ["l"="31.607,-2.592"]
"cornell-zhang/Polynormer" ["l"="31.604,-2.581"]
"zslwyuan/Light-HLS" ["l"="32.975,-5.65", "c"=830]
"sazczmh/PYNQ_Workshop" ["l"="31.727,-2.833"]
"stanford-ppl/spatial-lang" ["l"="31.79,-2.925"]
"stanford-ppl/spatial-quickstart" ["l"="31.804,-2.938"]
"sfu-arch/muir" ["l"="31.768,-2.919"]
"stanford-ppl/spatial-multiverse" ["l"="31.774,-2.938"]
"jingpu/Halide-HLS" ["l"="32.754,-3.325", "c"=180]
"sifive/chisel-circt" ["l"="31.784,-2.972"]
"UCSBarchlab/PyRTL" ["l"="32.881,-3.526", "c"=180]
"firesim/firesim" ["l"="31.783,-3.929", "c"=188]
"sumilao/Zynq-7000-DPU-TRD" ["l"="31.588,-2.768"]
"JinChen-tw/pynqz2_dpu140" ["l"="31.549,-2.799"]
"Xilinx/Applications" ["l"="31.584,-2.678"]
"Xtra-Computing/ThunderGP" ["l"="31.597,-2.609"]
"hsiehong/tpu" ["l"="31.989,-2.762"]
"cucapra/dahlia" ["l"="32.862,-3.448", "c"=180]
"mit-han-lab/haq" ["l"="52.605,33.479", "c"=271]
"blue-oil/blueoil" ["l"="33.008,-3.222", "c"=180]
"HirokiNakahara/GUINNESS" ["l"="31.685,-2.752"]
"intel/intel-device-plugins-for-kubernetes" ["l"="8.305,-9.503", "c"=14]
"clevercool/ANT-Quantization" ["l"="31.727,-2.947"]
"isakedo/DNNsim" ["l"="31.736,-2.926"]
"thuCGRA/SpinalHDL_Chinese_Doc" ["l"="32.089,-2.499"]
"Xilinx/Embedded-Reference-Platforms-User-Guide" ["l"="31.632,-2.732"]
"mc-imperial/multicore-test-harness" ["l"="31.514,-2.405"]
"jianyicheng/iiProver" ["l"="31.529,-2.429"]
"Tiiiger/QPyTorch" ["l"="52.585,33.519", "c"=271]
"cathalmccabe/PYNQ_tutorials" ["l"="31.828,-2.443"]
"Xilinx/Embedded-Design-Tutorials" ["l"="31.814,-2.475"]
"b9515308/ZCU102_YOLO" ["l"="31.648,-2.802"]
"xiangze/CNN_FPGA" ["l"="31.858,-2.718"]
"FloyedShen/mnist_hls" ["l"="31.811,-2.899"]
"antmicro/google-coral-baseboard" ["l"="-17.96,-42.243", "c"=55]
"manoharvhr/PYNQ-Torch" ["l"="31.634,-2.809"]
"Xilinx/PYNQ_Bootcamp" ["l"="31.607,-2.814"]
"XDF2018/ML_Embedded_Workshop" ["l"="31.601,-2.785"]
"Xilinx/AI-Model-Zoo" ["l"="31.615,-2.724"]
"wutianze/dnndk-pynqz2" ["l"="31.557,-2.819"]
"djtfoo/lenet5-verilog" ["l"="31.855,-2.936"]
"arc-research-lab/CHARM" ["l"="31.689,-2.534"]
"jndeng/DACSDC-DeepZ" ["l"="31.619,-2.864"]
"jgoeders/dac_2019_contest" ["l"="31.594,-2.874"]
"BertMoons/QuantizedNeuralNetworks-Keras-Tensorflow" ["l"="52.581,33.704", "c"=271]
"dillonhuff/clockwork" ["l"="31.516,-2.492"]
"ymherklotz/verismith" ["l"="31.554,-2.421"]
"jianyicheng/DSS" ["l"="31.587,-2.49"]
"louisliuwei/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS" ["l"="31.685,-2.909"]
"Xilinx/GO-PYNQ" ["l"="31.566,-2.898"]
"cornell-zhang/HOGA" ["l"="31.619,-2.574"]
"cornell-zhang/llm-datatypes" ["l"="31.564,-2.586"]
"cornell-zhang/SPADE" ["l"="31.588,-2.598"]
"cornell-zhang/GLAIVE" ["l"="31.597,-2.598"]
"cornell-zhang/UniSparse" ["l"="31.581,-2.603"]
"SpinalHDL/SpinalCrypto" ["l"="32.038,-2.521"]
"yportne13/SpinalResNet" ["l"="32.019,-2.578"]
"jgoeders/dac_sdc_2020" ["l"="31.595,-2.857"]
"PeterOgden/ZCU104_VideoDemo" ["l"="31.58,-2.744"]
"martinferianc/relax" ["l"="31.431,-2.34"]
"martinferianc/CPUSimulator-EIE2" ["l"="31.418,-2.341"]
"martinferianc/C90Compiler-EIE2" ["l"="31.424,-2.324"]
"martinferianc/Robotics-EIE3" ["l"="31.411,-2.33"]
"b9515308/YOLO_quantize" ["l"="31.624,-2.821"]
"LeiWang1999/FPGA" ["l"="32.757,-2.745", "c"=561]
"vipinkmenon/neuralNetwork" ["l"="31.893,-2.718"]
"Xtra-Computing/ReGraph" ["l"="31.553,-2.613"]
"cornell-zhang/GraphLily" ["l"="31.628,-2.584"]
"sin-x/FPGA" ["l"="32.741,-2.707", "c"=561]
"Xilinx/Vitis-AI-Tutorials" ["l"="31.699,-2.684"]
"Xilinx/Vivado-Design-Tutorials" ["l"="31.785,-2.53"]
"user-xleo/DNN-Accelerator" ["l"="31.903,-2.637"]
"doonny/basic_knowledge" ["l"="31.973,-4.047", "c"=188]
"lucidrains/mixture-of-experts" ["l"="38.611,-0.435", "c"=39]
"VITA-Group/M3ViT" ["l"="32.063,-2.751"]
"LeiWang1999/DigitalAlarmClock" ["l"="32.161,-2.666"]
"Thes0me/pango_video_local_dimming" ["l"="32.141,-2.669"]
"Xilinx/embeddedsw" ["l"="32.667,-2.603", "c"=561]
"FedericoSerafini/HLS-CNN" ["l"="31.802,-2.703"]
"Xilinx/Vitis-In-Depth-Tutorial" ["l"="31.645,-2.684"]
"Xilinx/kria-vitis-platforms" ["l"="31.585,-2.703"]
"eda-lab/CNNAF-CNN-Accelerator" ["l"="31.903,-2.677"]
"mayshin10/CNN-Accelerator" ["l"="31.894,-2.659"]
"williamyang4978/PipeCNN_Winograd" ["l"="31.947,-2.669"]
"fpgasystems/Coyote" ["l"="32.686,-2.804", "c"=561]
"exo-lang/exo" ["l"="31.652,-2.52"]
"llvm/Polygeist" ["l"="37.132,1.05", "c"=112]
"pku-liang/AMOS" ["l"="37.001,1.054", "c"=112]
"bondhugula/pluto" ["l"="37.108,1.083", "c"=112]
"thesps/conifer" ["l"="31.791,-2.596"]
"tensil-ai/tensil" ["l"="31.825,-2.698"]
"Xilinx/xup_vitis_network_example" ["l"="32.703,-2.819", "c"=561]
"zhangzek/3x3_matrix_Systolic_Array_multiplier" ["l"="32.008,-2.731"]
"mlcommons/tiny" ["l"="-16.139,-42.535", "c"=387]
"soon-yau/QNN" ["l"="31.795,-2.558"]
"Xilinx/RFNoC-HLS-NeuralNet" ["l"="31.624,-2.683"]
"AiArtisan/dac_sdc_2022_champion" ["l"="31.685,-2.85"]
"jgoeders/dac_sdc_2022_designs" ["l"="31.682,-2.863"]
"jgoeders/dac_sdc_2021_designs" ["l"="31.673,-2.851"]
"Nitcloud/Digital-IDE" ["l"="32.687,-2.66", "c"=561]
"rgb000000/eyeriss-chisel3" ["l"="31.933,-2.843"]
"diwu1990/uSystolic-Sim" ["l"="32.185,-2.793"]
"NNgen/nngen" ["l"="32.949,-3.407", "c"=180]
"LeiWang1999/nvdla_loadables" ["l"="31.996,-2.973"]
"VVViy/VVViy.github.io" ["l"="31.995,-2.956"]
"Marco-Winzker/Spiking_NN_RGB_FPGA" ["l"="60.599,33.586", "c"=607]
"OpenHEC/SNN-simulator-on-PYNQcluster" ["l"="60.549,33.634", "c"=607]
"Marco-Winzker/NN_RGB_FPGA" ["l"="31.927,-2.616"]
"YutongChenVictor/Fpga-accelerator-demos" ["l"="31.93,-2.663"]
"flyjancy/CortexM0_SoC_Task" ["l"="32.213,-2.618"]
"kssteven418/I-BERT" ["l"="52.518,33.443", "c"=271]
"GATECH-EIC/ViTCoD" ["l"="32.08,-2.769"]
"harvard-acc/gem5-aladdin" ["l"="31.041,-2.91", "c"=1037]
"chiselverify/chiselverify" ["l"="31.679,-3.986", "c"=188]
"hst10/pylog" ["l"="31.643,-2.482"]
"Xilinx/mlir-air" ["l"="31.704,-2.507"]
"UIUC-ChenLab/ScaleHLS-HIDA" ["l"="31.673,-2.514"]
"iml130/mlir-emitc" ["l"="37.165,1.063", "c"=112]
"dldldlfma/eyeriss_v1" ["l"="31.96,-2.853"]
"NVlabs/timeloop" ["l"="31.019,-2.883", "c"=1037]
"UCLA-VAST/FlexCNN" ["l"="31.71,-2.584"]
"Marco-Winzker/FPGA-Vision" ["l"="31.945,-2.567"]
"wutianze/HydraMini" ["l"="31.523,-2.838"]
"wutianze/pynq_car" ["l"="31.536,-2.844"]
"louisliuwei/pynq-dpu" ["l"="31.532,-2.82"]
"aclich/PYNQ-Z2_Mask_Detection_Sreaming_system" ["l"="31.516,-2.81"]
"Xilinx/ResNet50-PYNQ" ["l"="31.812,-2.636"]
"Licheng-Guo/vivado-hls-broadcast-optimization" ["l"="31.635,-2.544"]
"UCLA-VAST/Serpens" ["l"="31.653,-2.558"]
"sharc-lab/LightningSim" ["l"="31.626,-2.534"]
"gewuek/vitis_ai_custom_platform_flow" ["l"="31.615,-2.703"]
"PSAL-POSTECH/ONNXim" ["l"="31.068,-2.992", "c"=1037]
"xliu0709/DACSDC2021" ["l"="31.669,-2.865"]
"ROCm/rocMLIR" ["l"="37.179,1.07", "c"=112]
"nod-ai/iree-amd-aie" ["l"="31.716,-2.493"]
"EPFL-LAP/dynamatic" ["l"="31.592,-2.465"]
"wzc810049078/turbo-interleaver" ["l"="32.101,-2.704"]
"wzc810049078/ZC-RISCV-CORE" ["l"="32.113,-2.711"]
"Marco-Winzker/FPGA-FIR-Filter" ["l"="31.955,-2.54"]
"good-data-movement/awesome-privacy-resources" ["l"="31.524,-2.35"]
"calad0i/HGQ" ["l"="31.809,-2.584"]
"flyjancy/CortexM0_SoC" ["l"="32.237,-2.608"]
"jgoeders/dac_sdc_2021" ["l"="31.649,-2.875"]
"martinferianc/BayesianNeuralNets" ["l"="31.456,-2.367"]
"martinferianc/quantised-bayesian-nets" ["l"="31.482,-2.388"]
"martinferianc/Improving_Per_Esti_for_FPGA-based_Acc_for_CNNs-ARC2020" ["l"="31.434,-2.357"]
"Ekdohibs/PolyGen" ["l"="31.57,-2.467"]
"cornell-brg/hb-pytorch" ["l"="31.547,-2.595"]
"abdelazeem201/ASIC-Design-Roadmap" ["l"="32.693,-4.657", "c"=972]
"Xilinx/kria-apps-firmware" ["l"="31.539,-2.717"]
"Xilinx/smartcam" ["l"="31.541,-2.69"]
"Xilinx/Xilinx_Kria_KV260_Workshop" ["l"="31.568,-2.715"]
"Xilinx/VVAS" ["l"="31.529,-2.701"]
"scalesim-project/scale-sim-v2" ["l"="31.027,-2.921", "c"=1037]
"google/CFU-Playground" ["l"="33.03,-3.785", "c"=180]
"XueTianyu24/cnn_accelerator" ["l"="31.918,-2.695"]
"GuoningHuang/FPGA-CNN-accelerator-based-on-systolic-array" ["l"="31.943,-2.718"]
"xddcore/OpenNNA" ["l"="31.924,-2.71"]
"peilin-chen/hls_for_cnn_mnist" ["l"="31.936,-2.642"]
"8krisv/CNN-ACCELERATOR" ["l"="31.96,-2.826"]
"debtanu09/systolic_array_matrix_multiplier" ["l"="32.026,-2.85"]
"Buck008/Transformer-Accelerator-Based-on-FPGA" ["l"="32.04,-2.775"]
"sharc-lab/Edge-MoE" ["l"="32.016,-2.752"]
"abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor" ["l"="32.649,-4.637", "c"=972]
"ikwzm/udmabuf" ["l"="32.631,-2.677", "c"=561]
"PyHDI/veriloggen" ["l"="32.917,-3.494", "c"=180]
"sony/model_optimization" ["l"="-34.876,22.144", "c"=429]
"kaitoukito/Integrated-Circuit-Textbooks" ["l"="31.97,-3.97", "c"=188]
"brianhill11/FPGA-CNN" ["l"="31.859,-2.67"]
"NetFPGA/netfpga" ["l"="32.791,-2.722", "c"=561]
"IMPETUS-UdeS/rule4ml" ["l"="31.815,-2.599"]
"rachelselinar/DREAMPlaceFPGA" ["l"="33.002,-5.514", "c"=830]
"chipsalliance/firrtl-spec" ["l"="31.782,-3.003"]
"Xilinx/logicnets" ["l"="31.856,-2.581"]
"cjg91/trans-fat" ["l"="32.002,-2.762"]
"MakarenaLabs/Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow" ["l"="31.833,-2.639"]
"mlzxy/VCNN" ["l"="31.608,-2.739"]
"BenBBear/caffe-fpga-opencl" ["l"="31.591,-2.734"]
"dicecco1/fpga_cpfp" ["l"="31.609,-2.751"]
"LeiWang1999/nvdla-parser" ["l"="32.008,-2.99"]
"VincentWang1998/ai_on_chip_project1" ["l"="32.029,-2.717"]
"Spiritator/FPGA_LeNet5_ws_8x8" ["l"="32.056,-2.7"]
"Xilinx/xup_fpga_vivado_flow" ["l"="31.798,-2.496"]
"Xilinx/XilinxCEDStore" ["l"="31.819,-2.501"]
"hatsu3/Sanger" ["l"="32.117,-2.817"]
"mit-han-lab/spatten" ["l"="32.09,-2.795"]
"yportne13/spinalAdderNetMNIST" ["l"="32.019,-2.548"]
"Xilinx/PYNQ-ZU" ["l"="31.77,-2.697"]
"mvgprasanth/Systolic-Array-Matrix-Multiplication" ["l"="32.052,-2.877"]
"MartaAndronic/NeuraLUT" ["l"="31.88,-2.551"]
"MartaAndronic/PolyLUT" ["l"="31.876,-2.535"]
"Xilinx/kria-base-hardware" ["l"="31.506,-2.718"]
"jjejdhhd/License-Plate-Recognition-FPGA" ["l"="31.979,-2.819"]
"Digilent/vivado-library" ["l"="32.699,-2.605", "c"=561]
"gnodipac886/ViT-FPGA-TPU" ["l"="32.023,-2.78"]
"gl9544/vit_transformer_fpga" ["l"="32.038,-2.793"]
"puccinic/Transformer_dataflow" ["l"="32.03,-2.803"]
"hguq/HG-PIPE" ["l"="32.049,-2.799"]
"Digilent/vivado-boards" ["l"="32.632,-2.518", "c"=561]
"bxinquan/zynq_cam_isp_demo" ["l"="-34.595,22.314", "c"=429]
"leamoon/StochasticNet" ["l"="32.317,-2.821"]
"qixingzhang/Embedded-System-Standalone-Flow-Design-using-Zynq" ["l"="31.604,-2.964"]
"Maxwellhyh/AMD_AECG_Summer_School_Projects" ["l"="31.59,-2.972"]
"google-research/vmoe" ["l"="38.598,-0.457", "c"=39]
"lsq314/SpMM_TCAD" ["l"="31.651,-2.541"]
"linghaosong/Serpens" ["l"="31.673,-2.531"]
"gtaylormb/ultra96v2_imx219_to_displayport" ["l"="32.499,-3.717", "c"=180]
"Xilinx/llvm-aie" ["l"="31.706,-2.482"]
"amd/RyzenAI-SW" ["l"="31.734,-2.509"]
"AMDResearch/Riallto" ["l"="31.721,-2.472"]
"amd/xdna-driver" ["l"="31.734,-2.49"]
"Xilinx/aie-rt" ["l"="31.758,-2.475"]
"stephenneuendorffer/vyasa" ["l"="31.772,-2.445"]
"pku-liang/Sanger" ["l"="32.079,-2.785"]
"GATECH-EIC/ViTALiTy" ["l"="32.12,-2.799"]
"hahnyuan/PTQ4ViT" ["l"="52.511,33.42", "c"=271]
"xddcore/OpenNNA2.0" ["l"="31.958,-2.681"]
"19801201/Ultra_low_power_CNN_Accelerated" ["l"="31.989,-2.623"]
"liuwei9/SpinalHDL_CNN_Accelerator" ["l"="31.979,-2.609"]
"mpskex/chisel-npu" ["l"="32.013,-2.831"]
"suchandler96/gem5-NVDLA" ["l"="32.028,-2.826"]
"polyphony-dev/polyphony" ["l"="32.944,-3.376", "c"=180]
"basicmi/AI-Chip" ["l"="37.291,0.775", "c"=112]
"zssloth/Embedded-Neural-Network" ["l"="52.669,33.545", "c"=271]
"ucb-bar/chipyard" ["l"="31.795,-3.901", "c"=188]
"HewlettPackard/cacti" ["l"="31.062,-2.902", "c"=1037]
"jbush001/NyuziProcessor" ["l"="31.931,-3.842", "c"=188]
"MatthieuCourbariaux/BinaryNet" ["l"="52.596,33.617", "c"=271]
"jha-lab/acceltran" ["l"="32.062,-2.782"]
"sjtu-zhao-lab/SALO" ["l"="32.104,-2.789"]
"PeiyanFlying/SPViT" ["l"="49.025,33.241", "c"=401]
"SamsungLabs/Butterfly_Acc" ["l"="32.097,-2.775"]
"os-hxfan/BayesNN_FPGA" ["l"="32.133,-2.772"]
"SamsungLabs/Sparse-Multi-DNN-Scheduling" ["l"="32.14,-2.79"]
"hmarkc/parallel-prompt-decoding" ["l"="32.15,-2.773"]
"aliemo/transfomers-silicon-research" ["l"="32.038,-2.756"]
"HLSTransform/submission" ["l"="31.961,-2.704"]
"zkkli/I-ViT" ["l"="-52.898,-12.1", "c"=400]
"hamsternz/FPGA_Webserver" ["l"="32.748,-3.669", "c"=180]
"suhasr1991/Convolutional-Neural-Network-hardware-using-Verilog" ["l"="31.833,-2.844"]
"maeri-project/FEATHER" ["l"="32.121,-2.754"]
"qixingzhang/SummerSchool2022-Vitis-AI" ["l"="31.577,-2.99"]
"ChunxuGuo/SummerSchool2022" ["l"="31.617,-2.936"]
"bperez77/xilinx_axidma" ["l"="32.632,-2.647", "c"=561]
"Xilinx/HLS_packet_processing" ["l"="32.75,-2.933", "c"=561]
"fpgadeveloper/fpga-drive-aximm-pcie" ["l"="32.667,-2.669", "c"=561]
"alexforencich/verilog-axis" ["l"="32.751,-2.66", "c"=561]
"hfwang132/lenet-hls-pynq" ["l"="31.955,-2.599"]
"pmgysel/caffe" ["l"="52.666,33.591", "c"=271]
"proteus-core/proteus" ["l"="32.006,-2.524"]
"libxsmm/tpp-mlir" ["l"="37.172,1.093", "c"=112]
"abdelfattah-lab/BitMoD-HPCA-25" ["l"="31.726,-2.974"]
"snu-comparch/Tender" ["l"="31.709,-2.974"]
"arc-research-lab/SSR" ["l"="31.68,-2.487"]
"arc-research-lab/AIM" ["l"="31.67,-2.472"]
"makslevental/openhls" ["l"="31.543,-2.537"]
"cornell-zhang/datuner" ["l"="31.543,-2.581"]
"Vitorian/awesome-fpga" ["l"="25.804,-26.592", "c"=32]
"baidu-research/DeepBench" ["l"="37.226,0.818", "c"=112]
"ShixiangLi/Transformer_FPGA" ["l"="32.055,-2.813"]
"albertomarchisio/SwiftTron" ["l"="32.093,-2.819"]
"tostq/DeepLearningC" ["l"="31.561,-2.775"]
"fan-wenjie/LeNet-5" ["l"="31.5,-2.792"]
"0x7dc/LeNet-5" ["l"="31.514,-2.773"]
"flytt-away/FPGA-Video-Capture" ["l"="31.984,-2.683"]
"amd/ryzen-ai-documentation" ["l"="31.748,-2.462"]
"huggingface/optimum-amd" ["l"="31.737,-2.443"]
"ROCm/composable_kernel" ["l"="64.195,-1.714", "c"=477]
"amd/gaia" ["l"="31.741,-2.394"]
"ROCm/rocm-examples" ["l"="64.182,-1.756", "c"=477]
"makslevental/mlir-python-extras" ["l"="37.25,1.11", "c"=112]
"BoooC/CNN-Accelerator-Based-on-Eyeriss-v2" ["l"="31.979,-2.846"]
"openFPGA666/FpgaGuide" ["l"="32.696,-2.708", "c"=561]
"iharbour-heyaonan/FPGA_image_process" ["l"="32.135,-2.72"]
"BambooWhispering/FPGA-image-simulation" ["l"="32.165,-2.71"]
"fivexxxxx/image_processing" ["l"="32.176,-2.725"]
"lus-oa/YOLOv5-FPGA" ["l"="31.978,-2.661"]
"cornell-zhang/hcl-dialect" ["l"="31.683,-2.501"]
"cornell-zhang/allo-pldi24-artifact" ["l"="31.69,-2.517"]
"nachiket/papaa-opencl" ["l"="31.873,-2.646"]
"arc-research-lab/SCARIF" ["l"="31.663,-2.446"]
"corundum/corundum" ["l"="32.721,-2.717", "c"=561]
"olofk/fusesoc" ["l"="32.897,-3.71", "c"=180]
"aolofsson/oh" ["l"="32.787,-2.644", "c"=561]
"Floatkyun/Ultra-Vision" ["l"="32.018,-2.647"]
"zzzzzxh499/Pango_voice_magicbox" ["l"="32.032,-2.669"]
"RakeshUIUC/multihead_attn_accelerator" ["l"="32.053,-2.829"]
"arc-research-lab/Aries" ["l"="31.689,-2.458"]
"GraphIt-DSL/graphit" ["l"="51.462,15.327", "c"=1231]
"intel/intel-npu-acceleration-library" ["l"="64.076,-2.433", "c"=1153]
"DD-DuDa/awesome-vit-quantization-acceleration" ["l"="32.087,-2.846"]
"onnx/turnkeyml" ["l"="31.744,-2.357"]
"PrincetonUniversity/LLMCompass" ["l"="31.044,-2.994", "c"=1037]
"agalimberti/NoCRouter" ["l"="31.496,-3.717", "c"=188]
"Digilent/digilent-xdc" ["l"="32.663,-2.534", "c"=561]
"leetenki/YOLOv2" ["l"="-34.583,20.507", "c"=1031]
"Xilinx/u-boot-xlnx" ["l"="32.633,-2.594", "c"=561]
"HanGuo97/flute" ["l"="38.883,-0.261", "c"=39]
"GATECH-EIC/ShiftAddLLM" ["l"="32.171,-2.833"]
"VerticalResearchGroup/miaow" ["l"="31.907,-3.836", "c"=188]
"19801201/DOSLAM" ["l"="32.002,-2.605"]
"GATECH-EIC/ShiftAddViT" ["l"="32.198,-2.851"]
"phanrahan/magma" ["l"="32.842,-3.467", "c"=180]
"Xilinx/xilinx-tiny-cnn" ["l"="31.653,-2.779"]
"MsaysKid/Pango_Voice_MagicBox_Software" ["l"="32.053,-2.666"]
"SamsungLabs/PMPD" ["l"="32.176,-2.771"]
"csarron/awesome-emdl" ["l"="52.67,33.513", "c"=271]
"quanzaihh/Neural-Network-Accelerator" ["l"="31.971,-2.731"]
"fengzhu2007/anycode" ["l"="38.034,-0.044", "c"=39]
"hexnn/Stark" ["l"="38.031,-0.029", "c"=39]
"Auroral0810/EasyRename" ["l"="38.044,-0.033", "c"=39]
"hillbig/binary_net" ["l"="-34.62,20.524", "c"=1031]
"Xilinx/RFNoC-HLS-ATSC-RX" ["l"="31.567,-2.673"]
}