
EggIncubatorFirst.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fd8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002724  0800a0e8  0800a0e8  0000b0e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c80c  0800c80c  0000e1fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c80c  0800c80c  0000d80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c814  0800c814  0000e1fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c814  0800c814  0000d814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c818  0800c818  0000d818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  0800c81c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000704  200001fc  0800ca18  0000e1fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000900  0800ca18  0000e900  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e1fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a8c  00000000  00000000  0000e225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cf7  00000000  00000000  0001ecb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  000219a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e23  00000000  00000000  00022be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019af5  00000000  00000000  00023a0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001468d  00000000  00000000  0003d500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fa0e  00000000  00000000  00051b8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e159b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006314  00000000  00000000  000e15e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000e78f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a0d0 	.word	0x0800a0d0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	0800a0d0 	.word	0x0800a0d0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_d2lz>:
 800115c:	b538      	push	{r3, r4, r5, lr}
 800115e:	2200      	movs	r2, #0
 8001160:	2300      	movs	r3, #0
 8001162:	4604      	mov	r4, r0
 8001164:	460d      	mov	r5, r1
 8001166:	f7ff fc29 	bl	80009bc <__aeabi_dcmplt>
 800116a:	b928      	cbnz	r0, 8001178 <__aeabi_d2lz+0x1c>
 800116c:	4620      	mov	r0, r4
 800116e:	4629      	mov	r1, r5
 8001170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001174:	f000 b80a 	b.w	800118c <__aeabi_d2ulz>
 8001178:	4620      	mov	r0, r4
 800117a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800117e:	f000 f805 	bl	800118c <__aeabi_d2ulz>
 8001182:	4240      	negs	r0, r0
 8001184:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001188:	bd38      	pop	{r3, r4, r5, pc}
 800118a:	bf00      	nop

0800118c <__aeabi_d2ulz>:
 800118c:	b5d0      	push	{r4, r6, r7, lr}
 800118e:	2200      	movs	r2, #0
 8001190:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <__aeabi_d2ulz+0x34>)
 8001192:	4606      	mov	r6, r0
 8001194:	460f      	mov	r7, r1
 8001196:	f7ff f99f 	bl	80004d8 <__aeabi_dmul>
 800119a:	f7ff fc75 	bl	8000a88 <__aeabi_d2uiz>
 800119e:	4604      	mov	r4, r0
 80011a0:	f7ff f920 	bl	80003e4 <__aeabi_ui2d>
 80011a4:	2200      	movs	r2, #0
 80011a6:	4b07      	ldr	r3, [pc, #28]	@ (80011c4 <__aeabi_d2ulz+0x38>)
 80011a8:	f7ff f996 	bl	80004d8 <__aeabi_dmul>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4630      	mov	r0, r6
 80011b2:	4639      	mov	r1, r7
 80011b4:	f7fe ffd8 	bl	8000168 <__aeabi_dsub>
 80011b8:	f7ff fc66 	bl	8000a88 <__aeabi_d2uiz>
 80011bc:	4621      	mov	r1, r4
 80011be:	bdd0      	pop	{r4, r6, r7, pc}
 80011c0:	3df00000 	.word	0x3df00000
 80011c4:	41f00000 	.word	0x41f00000

080011c8 <Ds18b20_Init_one_device>:
	return true;
}
#endif
//###########################################################################################
bool	Ds18b20_Init_one_device(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0

		OneWire_Init(&OneWire,_DS18B20_GPIO ,_DS18B20_PIN);
 80011cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011d0:	4910      	ldr	r1, [pc, #64]	@ (8001214 <Ds18b20_Init_one_device+0x4c>)
 80011d2:	4811      	ldr	r0, [pc, #68]	@ (8001218 <Ds18b20_Init_one_device+0x50>)
 80011d4:	f000 fe6e 	bl	8001eb4 <OneWire_Init>
		if(!OneWire_First(&OneWire)){
 80011d8:	480f      	ldr	r0, [pc, #60]	@ (8001218 <Ds18b20_Init_one_device+0x50>)
 80011da:	f000 ff9a 	bl	8002112 <OneWire_First>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d101      	bne.n	80011e8 <Ds18b20_Init_one_device+0x20>
			return false;
 80011e4:	2300      	movs	r3, #0
 80011e6:	e013      	b.n	8001210 <Ds18b20_Init_one_device+0x48>
		}

		OneWire_GetFullROM(&OneWire, my_ds18b20_Sensor.Address);
 80011e8:	490c      	ldr	r1, [pc, #48]	@ (800121c <Ds18b20_Init_one_device+0x54>)
 80011ea:	480b      	ldr	r0, [pc, #44]	@ (8001218 <Ds18b20_Init_one_device+0x50>)
 80011ec:	f001 f898 	bl	8002320 <OneWire_GetFullROM>

		Ds18b20Delay(50);
 80011f0:	2032      	movs	r0, #50	@ 0x32
 80011f2:	f002 f9a7 	bl	8003544 <HAL_Delay>
    DS18B20_SetResolution(&OneWire, my_ds18b20_Sensor.Address, DS18B20_Resolution_11bits);
 80011f6:	220b      	movs	r2, #11
 80011f8:	4908      	ldr	r1, [pc, #32]	@ (800121c <Ds18b20_Init_one_device+0x54>)
 80011fa:	4807      	ldr	r0, [pc, #28]	@ (8001218 <Ds18b20_Init_one_device+0x50>)
 80011fc:	f000 f93e 	bl	800147c <DS18B20_SetResolution>
		Ds18b20Delay(50);
 8001200:	2032      	movs	r0, #50	@ 0x32
 8001202:	f002 f99f 	bl	8003544 <HAL_Delay>
    DS18B20_DisableAlarmTemperature(&OneWire,  my_ds18b20_Sensor.Address);
 8001206:	4905      	ldr	r1, [pc, #20]	@ (800121c <Ds18b20_Init_one_device+0x54>)
 8001208:	4803      	ldr	r0, [pc, #12]	@ (8001218 <Ds18b20_Init_one_device+0x50>)
 800120a:	f000 f9cf 	bl	80015ac <DS18B20_DisableAlarmTemperature>

	return true;
 800120e:	2301      	movs	r3, #1
}
 8001210:	4618      	mov	r0, r3
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40010c00 	.word	0x40010c00
 8001218:	20000228 	.word	0x20000228
 800121c:	20000218 	.word	0x20000218

08001220 <Ds18b20_Simple_Convert>:



bool	Ds18b20_Simple_Convert(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	DS18B20_StartAll(&OneWire);
 8001224:	480f      	ldr	r0, [pc, #60]	@ (8001264 <Ds18b20_Simple_Convert+0x44>)
 8001226:	f000 f823 	bl	8001270 <DS18B20_StartAll>
	Ds18b20Delay(100);
 800122a:	2064      	movs	r0, #100	@ 0x64
 800122c:	f002 f98a 	bl	8003544 <HAL_Delay>
	while (!DS18B20_AllDone(&OneWire))
 8001230:	e002      	b.n	8001238 <Ds18b20_Simple_Convert+0x18>

	{
		Ds18b20Delay(10);
 8001232:	200a      	movs	r0, #10
 8001234:	f002 f986 	bl	8003544 <HAL_Delay>
	while (!DS18B20_AllDone(&OneWire))
 8001238:	480a      	ldr	r0, [pc, #40]	@ (8001264 <Ds18b20_Simple_Convert+0x44>)
 800123a:	f000 fa12 	bl	8001662 <DS18B20_AllDone>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d0f6      	beq.n	8001232 <Ds18b20_Simple_Convert+0x12>
	}

	Ds18b20Delay(100);
 8001244:	2064      	movs	r0, #100	@ 0x64
 8001246:	f002 f97d 	bl	8003544 <HAL_Delay>
	my_ds18b20_Sensor.DataIsValid = DS18B20_Read(&OneWire, my_ds18b20_Sensor.Address, &my_ds18b20_Sensor.Temperature);
 800124a:	4a07      	ldr	r2, [pc, #28]	@ (8001268 <Ds18b20_Simple_Convert+0x48>)
 800124c:	4907      	ldr	r1, [pc, #28]	@ (800126c <Ds18b20_Simple_Convert+0x4c>)
 800124e:	4805      	ldr	r0, [pc, #20]	@ (8001264 <Ds18b20_Simple_Convert+0x44>)
 8001250:	f000 f822 	bl	8001298 <DS18B20_Read>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	4b04      	ldr	r3, [pc, #16]	@ (800126c <Ds18b20_Simple_Convert+0x4c>)
 800125a:	731a      	strb	r2, [r3, #12]
	return true;
 800125c:	2301      	movs	r3, #1
}
 800125e:	4618      	mov	r0, r3
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000228 	.word	0x20000228
 8001268:	20000220 	.word	0x20000220
 800126c:	20000218 	.word	0x20000218

08001270 <DS18B20_StartAll>:

	return 1;
}

void DS18B20_StartAll(OneWire_t* OneWire)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f000 fe49 	bl	8001f10 <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 800127e:	21cc      	movs	r1, #204	@ 0xcc
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f000 ff07 	bl	8002094 <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8001286:	2144      	movs	r1, #68	@ 0x44
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 ff03 	bl	8002094 <OneWire_WriteByte>
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination)
{
 8001298:	b590      	push	{r4, r7, lr}
 800129a:	b08b      	sub	sp, #44	@ 0x2c
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	float decimal;
	uint8_t i = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;

	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 80012ae:	68b8      	ldr	r0, [r7, #8]
 80012b0:	f000 f96c 	bl	800158c <DS18B20_Is>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <DS18B20_Read+0x26>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e0d8      	b.n	8001470 <DS18B20_Read+0x1d8>
	}

	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire))
 80012be:	68f8      	ldr	r0, [r7, #12]
 80012c0:	f000 feaa 	bl	8002018 <OneWire_ReadBit>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <DS18B20_Read+0x36>
	{
		/* Conversion is not finished yet */
		return false;
 80012ca:	2300      	movs	r3, #0
 80012cc:	e0d0      	b.n	8001470 <DS18B20_Read+0x1d8>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 80012ce:	68f8      	ldr	r0, [r7, #12]
 80012d0:	f000 fe1e 	bl	8001f10 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80012d4:	68b9      	ldr	r1, [r7, #8]
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f001 f803 	bl	80022e2 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80012dc:	21be      	movs	r1, #190	@ 0xbe
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	f000 fed8 	bl	8002094 <OneWire_WriteByte>

	/* Get data */
	for (i = 0; i < 9; i++)
 80012e4:	2300      	movs	r3, #0
 80012e6:	77fb      	strb	r3, [r7, #31]
 80012e8:	e00d      	b.n	8001306 <DS18B20_Read+0x6e>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 80012ea:	7ffc      	ldrb	r4, [r7, #31]
 80012ec:	68f8      	ldr	r0, [r7, #12]
 80012ee:	f000 feef 	bl	80020d0 <OneWire_ReadByte>
 80012f2:	4603      	mov	r3, r0
 80012f4:	461a      	mov	r2, r3
 80012f6:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 80012fa:	443b      	add	r3, r7
 80012fc:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++)
 8001300:	7ffb      	ldrb	r3, [r7, #31]
 8001302:	3301      	adds	r3, #1
 8001304:	77fb      	strb	r3, [r7, #31]
 8001306:	7ffb      	ldrb	r3, [r7, #31]
 8001308:	2b08      	cmp	r3, #8
 800130a:	d9ee      	bls.n	80012ea <DS18B20_Read+0x52>
	}

	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	2108      	movs	r1, #8
 8001312:	4618      	mov	r0, r3
 8001314:	f001 f820 	bl	8002358 <OneWire_CRC8>
 8001318:	4603      	mov	r3, r0
 800131a:	77bb      	strb	r3, [r7, #30]

	/* Check if CRC is ok */
	if (crc != data[8])
 800131c:	7f3b      	ldrb	r3, [r7, #28]
 800131e:	7fba      	ldrb	r2, [r7, #30]
 8001320:	429a      	cmp	r2, r3
 8001322:	d001      	beq.n	8001328 <DS18B20_Read+0x90>
		/* CRC invalid */
		return 0;
 8001324:	2300      	movs	r3, #0
 8001326:	e0a3      	b.n	8001470 <DS18B20_Read+0x1d8>


	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 8001328:	7d3b      	ldrb	r3, [r7, #20]
 800132a:	b21a      	sxth	r2, r3
 800132c:	7d7b      	ldrb	r3, [r7, #21]
 800132e:	021b      	lsls	r3, r3, #8
 8001330:	b21b      	sxth	r3, r3
 8001332:	4313      	orrs	r3, r2
 8001334:	b21b      	sxth	r3, r3
 8001336:	84fb      	strh	r3, [r7, #38]	@ 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 8001338:	68f8      	ldr	r0, [r7, #12]
 800133a:	f000 fde9 	bl	8001f10 <OneWire_Reset>

	/* Check if temperature is negative */
	if (temperature & 0x8000)
 800133e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001342:	2b00      	cmp	r3, #0
 8001344:	da05      	bge.n	8001352 <DS18B20_Read+0xba>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 8001346:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001348:	425b      	negs	r3, r3
 800134a:	84fb      	strh	r3, [r7, #38]	@ 0x26
		minus = 1;
 800134c:	2301      	movs	r3, #1
 800134e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	}


	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8001352:	7e3b      	ldrb	r3, [r7, #24]
 8001354:	115b      	asrs	r3, r3, #5
 8001356:	b2db      	uxtb	r3, r3
 8001358:	f003 0303 	and.w	r3, r3, #3
 800135c:	b2db      	uxtb	r3, r3
 800135e:	3309      	adds	r3, #9
 8001360:	777b      	strb	r3, [r7, #29]


	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 8001362:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001364:	091b      	lsrs	r3, r3, #4
 8001366:	b29b      	uxth	r3, r3
 8001368:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 800136c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800136e:	0a1b      	lsrs	r3, r3, #8
 8001370:	b29b      	uxth	r3, r3
 8001372:	011b      	lsls	r3, r3, #4
 8001374:	b25b      	sxtb	r3, r3
 8001376:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800137a:	b25a      	sxtb	r2, r3
 800137c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001380:	4313      	orrs	r3, r2
 8001382:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	/* Store decimal digits */
	switch (resolution)
 8001386:	7f7b      	ldrb	r3, [r7, #29]
 8001388:	3b09      	subs	r3, #9
 800138a:	2b03      	cmp	r3, #3
 800138c:	d850      	bhi.n	8001430 <DS18B20_Read+0x198>
 800138e:	a201      	add	r2, pc, #4	@ (adr r2, 8001394 <DS18B20_Read+0xfc>)
 8001390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001394:	080013a5 	.word	0x080013a5
 8001398:	080013c9 	.word	0x080013c9
 800139c:	080013ed 	.word	0x080013ed
 80013a0:	08001411 	.word	0x08001411
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 80013a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80013a6:	08db      	lsrs	r3, r3, #3
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff fc94 	bl	8000cdc <__aeabi_i2f>
 80013b4:	4603      	mov	r3, r0
 80013b6:	623b      	str	r3, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 80013b8:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80013bc:	6a38      	ldr	r0, [r7, #32]
 80013be:	f7ff fce1 	bl	8000d84 <__aeabi_fmul>
 80013c2:	4603      	mov	r3, r0
 80013c4:	623b      	str	r3, [r7, #32]
		break;
 80013c6:	e038      	b.n	800143a <DS18B20_Read+0x1a2>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 80013c8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff fc82 	bl	8000cdc <__aeabi_i2f>
 80013d8:	4603      	mov	r3, r0
 80013da:	623b      	str	r3, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 80013dc:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 80013e0:	6a38      	ldr	r0, [r7, #32]
 80013e2:	f7ff fccf 	bl	8000d84 <__aeabi_fmul>
 80013e6:	4603      	mov	r3, r0
 80013e8:	623b      	str	r3, [r7, #32]
		 break;
 80013ea:	e026      	b.n	800143a <DS18B20_Read+0x1a2>
		case 11:
			decimal = (temperature >> 1) & 0x07;
 80013ec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80013ee:	085b      	lsrs	r3, r3, #1
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fc70 	bl	8000cdc <__aeabi_i2f>
 80013fc:	4603      	mov	r3, r0
 80013fe:	623b      	str	r3, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8001400:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8001404:	6a38      	ldr	r0, [r7, #32]
 8001406:	f7ff fcbd 	bl	8000d84 <__aeabi_fmul>
 800140a:	4603      	mov	r3, r0
 800140c:	623b      	str	r3, [r7, #32]
		break;
 800140e:	e014      	b.n	800143a <DS18B20_Read+0x1a2>
		case 12:
			decimal = temperature & 0x0F;
 8001410:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001412:	f003 030f 	and.w	r3, r3, #15
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fc60 	bl	8000cdc <__aeabi_i2f>
 800141c:	4603      	mov	r3, r0
 800141e:	623b      	str	r3, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8001420:	f04f 5176 	mov.w	r1, #1031798784	@ 0x3d800000
 8001424:	6a38      	ldr	r0, [r7, #32]
 8001426:	f7ff fcad 	bl	8000d84 <__aeabi_fmul>
 800142a:	4603      	mov	r3, r0
 800142c:	623b      	str	r3, [r7, #32]
		 break;
 800142e:	e004      	b.n	800143a <DS18B20_Read+0x1a2>
		default:
			decimal = 0xFF;
 8001430:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <DS18B20_Read+0x1e0>)
 8001432:	623b      	str	r3, [r7, #32]
			digit = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	}

	/* Check for negative part */
	decimal = digit + decimal;
 800143a:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fc4c 	bl	8000cdc <__aeabi_i2f>
 8001444:	4603      	mov	r3, r0
 8001446:	4619      	mov	r1, r3
 8001448:	6a38      	ldr	r0, [r7, #32]
 800144a:	f7ff fb93 	bl	8000b74 <__addsf3>
 800144e:	4603      	mov	r3, r0
 8001450:	623b      	str	r3, [r7, #32]
	if (minus)
 8001452:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8001456:	2b00      	cmp	r3, #0
 8001458:	d006      	beq.n	8001468 <DS18B20_Read+0x1d0>
		decimal = 0 - decimal;
 800145a:	6a39      	ldr	r1, [r7, #32]
 800145c:	f04f 0000 	mov.w	r0, #0
 8001460:	f7ff fb86 	bl	8000b70 <__aeabi_fsub>
 8001464:	4603      	mov	r3, r0
 8001466:	623b      	str	r3, [r7, #32]


	/* Set to pointer */
	*destination = decimal;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a3a      	ldr	r2, [r7, #32]
 800146c:	601a      	str	r2, [r3, #0]

	/* Return 1, temperature valid */
	return true;
 800146e:	2301      	movs	r3, #1
}
 8001470:	4618      	mov	r0, r3
 8001472:	372c      	adds	r7, #44	@ 0x2c
 8001474:	46bd      	mov	sp, r7
 8001476:	bd90      	pop	{r4, r7, pc}
 8001478:	437f0000 	.word	0x437f0000

0800147c <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	4613      	mov	r3, r2
 8001488:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM))
 800148a:	68b8      	ldr	r0, [r7, #8]
 800148c:	f000 f87e 	bl	800158c <DS18B20_Is>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <DS18B20_SetResolution+0x1e>
		return 0;
 8001496:	2300      	movs	r3, #0
 8001498:	e074      	b.n	8001584 <DS18B20_SetResolution+0x108>


	/* Reset line */
	OneWire_Reset(OneWire);
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f000 fd38 	bl	8001f10 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80014a0:	68b9      	ldr	r1, [r7, #8]
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f000 ff1d 	bl	80022e2 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80014a8:	21be      	movs	r1, #190	@ 0xbe
 80014aa:	68f8      	ldr	r0, [r7, #12]
 80014ac:	f000 fdf2 	bl	8002094 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 80014b0:	68f8      	ldr	r0, [r7, #12]
 80014b2:	f000 fe0d 	bl	80020d0 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 80014b6:	68f8      	ldr	r0, [r7, #12]
 80014b8:	f000 fe0a 	bl	80020d0 <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f000 fe07 	bl	80020d0 <OneWire_ReadByte>
 80014c2:	4603      	mov	r3, r0
 80014c4:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 80014c6:	68f8      	ldr	r0, [r7, #12]
 80014c8:	f000 fe02 	bl	80020d0 <OneWire_ReadByte>
 80014cc:	4603      	mov	r3, r0
 80014ce:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 80014d0:	68f8      	ldr	r0, [r7, #12]
 80014d2:	f000 fdfd 	bl	80020d0 <OneWire_ReadByte>
 80014d6:	4603      	mov	r3, r0
 80014d8:	75fb      	strb	r3, [r7, #23]

	if (resolution == DS18B20_Resolution_9bits)
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	2b09      	cmp	r3, #9
 80014de:	d108      	bne.n	80014f2 <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 80014e0:	7dfb      	ldrb	r3, [r7, #23]
 80014e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80014e6:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 80014e8:	7dfb      	ldrb	r3, [r7, #23]
 80014ea:	f023 0320 	bic.w	r3, r3, #32
 80014ee:	75fb      	strb	r3, [r7, #23]
 80014f0:	e022      	b.n	8001538 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	2b0a      	cmp	r3, #10
 80014f6:	d108      	bne.n	800150a <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 80014f8:	7dfb      	ldrb	r3, [r7, #23]
 80014fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80014fe:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	f043 0320 	orr.w	r3, r3, #32
 8001506:	75fb      	strb	r3, [r7, #23]
 8001508:	e016      	b.n	8001538 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	2b0b      	cmp	r3, #11
 800150e:	d108      	bne.n	8001522 <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001510:	7dfb      	ldrb	r3, [r7, #23]
 8001512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001516:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001518:	7dfb      	ldrb	r3, [r7, #23]
 800151a:	f023 0320 	bic.w	r3, r3, #32
 800151e:	75fb      	strb	r3, [r7, #23]
 8001520:	e00a      	b.n	8001538 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	2b0c      	cmp	r3, #12
 8001526:	d107      	bne.n	8001538 <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001528:	7dfb      	ldrb	r3, [r7, #23]
 800152a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800152e:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001530:	7dfb      	ldrb	r3, [r7, #23]
 8001532:	f043 0320 	orr.w	r3, r3, #32
 8001536:	75fb      	strb	r3, [r7, #23]
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8001538:	68f8      	ldr	r0, [r7, #12]
 800153a:	f000 fce9 	bl	8001f10 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800153e:	68b9      	ldr	r1, [r7, #8]
 8001540:	68f8      	ldr	r0, [r7, #12]
 8001542:	f000 fece 	bl	80022e2 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8001546:	214e      	movs	r1, #78	@ 0x4e
 8001548:	68f8      	ldr	r0, [r7, #12]
 800154a:	f000 fda3 	bl	8002094 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 800154e:	7dbb      	ldrb	r3, [r7, #22]
 8001550:	4619      	mov	r1, r3
 8001552:	68f8      	ldr	r0, [r7, #12]
 8001554:	f000 fd9e 	bl	8002094 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8001558:	7d7b      	ldrb	r3, [r7, #21]
 800155a:	4619      	mov	r1, r3
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f000 fd99 	bl	8002094 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8001562:	7dfb      	ldrb	r3, [r7, #23]
 8001564:	4619      	mov	r1, r3
 8001566:	68f8      	ldr	r0, [r7, #12]
 8001568:	f000 fd94 	bl	8002094 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 800156c:	68f8      	ldr	r0, [r7, #12]
 800156e:	f000 fccf 	bl	8001f10 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001572:	68b9      	ldr	r1, [r7, #8]
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f000 feb4 	bl	80022e2 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 800157a:	2148      	movs	r1, #72	@ 0x48
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f000 fd89 	bl	8002094 <OneWire_WriteByte>

	return 1;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b28      	cmp	r3, #40	@ 0x28
 800159a:	d101      	bne.n	80015a0 <DS18B20_Is+0x14>
		return 1;
 800159c:	2301      	movs	r3, #1
 800159e:	e000      	b.n	80015a2 <DS18B20_Is+0x16>

	return 0;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <DS18B20_DisableAlarmTemperature>:

	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM))
 80015b6:	6838      	ldr	r0, [r7, #0]
 80015b8:	f7ff ffe8 	bl	800158c <DS18B20_Is>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d101      	bne.n	80015c6 <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	e049      	b.n	800165a <DS18B20_DisableAlarmTemperature+0xae>

	/* Reset line */
	OneWire_Reset(OneWire);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 fca2 	bl	8001f10 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80015cc:	6839      	ldr	r1, [r7, #0]
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f000 fe87 	bl	80022e2 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80015d4:	21be      	movs	r1, #190	@ 0xbe
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f000 fd5c 	bl	8002094 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f000 fd77 	bl	80020d0 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f000 fd74 	bl	80020d0 <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f000 fd71 	bl	80020d0 <OneWire_ReadByte>
 80015ee:	4603      	mov	r3, r0
 80015f0:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f000 fd6c 	bl	80020d0 <OneWire_ReadByte>
 80015f8:	4603      	mov	r3, r0
 80015fa:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f000 fd67 	bl	80020d0 <OneWire_ReadByte>
 8001602:	4603      	mov	r3, r0
 8001604:	737b      	strb	r3, [r7, #13]

	th = 125;
 8001606:	237d      	movs	r3, #125	@ 0x7d
 8001608:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 800160a:	23c9      	movs	r3, #201	@ 0xc9
 800160c:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f000 fc7e 	bl	8001f10 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001614:	6839      	ldr	r1, [r7, #0]
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f000 fe63 	bl	80022e2 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 800161c:	214e      	movs	r1, #78	@ 0x4e
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f000 fd38 	bl	8002094 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8001624:	7bfb      	ldrb	r3, [r7, #15]
 8001626:	4619      	mov	r1, r3
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 fd33 	bl	8002094 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 800162e:	7bbb      	ldrb	r3, [r7, #14]
 8001630:	4619      	mov	r1, r3
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 fd2e 	bl	8002094 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8001638:	7b7b      	ldrb	r3, [r7, #13]
 800163a:	4619      	mov	r1, r3
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f000 fd29 	bl	8002094 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f000 fc64 	bl	8001f10 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8001648:	6839      	ldr	r1, [r7, #0]
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f000 fe49 	bl	80022e2 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8001650:	2148      	movs	r1, #72	@ 0x48
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f000 fd1e 	bl	8002094 <OneWire_WriteByte>

	return 1;
 8001658:	2301      	movs	r3, #1
}
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 fcd4 	bl	8002018 <OneWire_ReadBit>
 8001670:	4603      	mov	r3, r0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
	...

0800167c <lcd_init>:
#define bit(b) (1UL << (b))

static SPI_HandleTypeDef * m_hspi;


void lcd_init(SPI_HandleTypeDef * hspi){
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
	m_hspi = hspi;
 8001684:	4a03      	ldr	r2, [pc, #12]	@ (8001694 <lcd_init+0x18>)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6013      	str	r3, [r2, #0]
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr
 8001694:	2000023c 	.word	0x2000023c

08001698 <setDigit>:
    0xF6     /* Segments to light for 9  */ //11110110
};


void setDigit(uint8_t row, uint8_t digit, int decimalPoint)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	603a      	str	r2, [r7, #0]
 80016a2:	71fb      	strb	r3, [r7, #7]
 80016a4:	460b      	mov	r3, r1
 80016a6:	71bb      	strb	r3, [r7, #6]
	//3 1 0
	uint8_t rowSelector;
      uint8_t data;
      rowSelector = bit(3-row)<<4;
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	f1c3 0303 	rsb	r3, r3, #3
 80016ae:	2201      	movs	r2, #1
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	011b      	lsls	r3, r3, #4
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	73fb      	strb	r3, [r7, #15]


      data =  ~  (hexDigitValue[ digit & 0xF]);
 80016bc:	79bb      	ldrb	r3, [r7, #6]
 80016be:	f003 030f 	and.w	r3, r3, #15
 80016c2:	4a16      	ldr	r2, [pc, #88]	@ (800171c <setDigit+0x84>)
 80016c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	43db      	mvns	r3, r3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	73bb      	strb	r3, [r7, #14]
      if(decimalPoint){
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d004      	beq.n	80016e0 <setDigit+0x48>
    	  data &= 0xFE;
 80016d6:	7bbb      	ldrb	r3, [r7, #14]
 80016d8:	f023 0301 	bic.w	r3, r3, #1
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	73bb      	strb	r3, [r7, #14]
      }

	     //HAL_SPI_Transmit(m_hspi, &digit, 1, 100);
	     HAL_SPI_Transmit(m_hspi, &data, 1, 100);
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <setDigit+0x88>)
 80016e2:	6818      	ldr	r0, [r3, #0]
 80016e4:	f107 010e 	add.w	r1, r7, #14
 80016e8:	2364      	movs	r3, #100	@ 0x64
 80016ea:	2201      	movs	r2, #1
 80016ec:	f003 fb5e 	bl	8004dac <HAL_SPI_Transmit>

    	      // Now shift 4 row bits into the first 74HC595 and latch
    	      //digitalWrite(ST_CP, LOW);
//    	     HAL_SPI_Transmit(m_hspi, &row, 1, 100);
    	     HAL_SPI_Transmit(m_hspi, &rowSelector, 1, 100);
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <setDigit+0x88>)
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	f107 010f 	add.w	r1, r7, #15
 80016f8:	2364      	movs	r3, #100	@ 0x64
 80016fa:	2201      	movs	r2, #1
 80016fc:	f003 fb56 	bl	8004dac <HAL_SPI_Transmit>

    	     HAL_GPIO_WritePin(PA6_RCLK_GPIO_Port, PA6_RCLK_Pin, 1);
 8001700:	2201      	movs	r2, #1
 8001702:	2140      	movs	r1, #64	@ 0x40
 8001704:	4807      	ldr	r0, [pc, #28]	@ (8001724 <setDigit+0x8c>)
 8001706:	f002 f9ea 	bl	8003ade <HAL_GPIO_WritePin>


    	     HAL_GPIO_WritePin(PA6_RCLK_GPIO_Port, PA6_RCLK_Pin, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2140      	movs	r1, #64	@ 0x40
 800170e:	4805      	ldr	r0, [pc, #20]	@ (8001724 <setDigit+0x8c>)
 8001710:	f002 f9e5 	bl	8003ade <HAL_GPIO_WritePin>

      }
 8001714:	bf00      	nop
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000000 	.word	0x20000000
 8001720:	2000023c 	.word	0x2000023c
 8001724:	40010800 	.word	0x40010800

08001728 <displayTemperature>:
}
*/

static uint8_t m_tempercount = 0;

void displayTemperature(int temperature){
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
/*	n1 = (int) temperature % 10; //4
	n2 = (int) ((temperature % 100)) / 10; // 3
	n3 = (int) ((temperature)) / 100; //2
	n4 = (int) ((temperature)) / 1000; //1
*/
	n1 = (int) temperature % 10; //4
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	4b56      	ldr	r3, [pc, #344]	@ (800188c <displayTemperature+0x164>)
 8001734:	fb83 1302 	smull	r1, r3, r3, r2
 8001738:	1099      	asrs	r1, r3, #2
 800173a:	17d3      	asrs	r3, r2, #31
 800173c:	1ac9      	subs	r1, r1, r3
 800173e:	460b      	mov	r3, r1
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	440b      	add	r3, r1
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	617b      	str	r3, [r7, #20]
	n2 = (int) (temperature/10) % 10; //3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a4f      	ldr	r2, [pc, #316]	@ (800188c <displayTemperature+0x164>)
 800174e:	fb82 1203 	smull	r1, r2, r2, r3
 8001752:	1092      	asrs	r2, r2, #2
 8001754:	17db      	asrs	r3, r3, #31
 8001756:	1ad2      	subs	r2, r2, r3
 8001758:	4b4c      	ldr	r3, [pc, #304]	@ (800188c <displayTemperature+0x164>)
 800175a:	fb83 1302 	smull	r1, r3, r3, r2
 800175e:	1099      	asrs	r1, r3, #2
 8001760:	17d3      	asrs	r3, r2, #31
 8001762:	1ac9      	subs	r1, r1, r3
 8001764:	460b      	mov	r3, r1
 8001766:	009b      	lsls	r3, r3, #2
 8001768:	440b      	add	r3, r1
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	613b      	str	r3, [r7, #16]
	n3 = (int) (temperature/100) % 10; //2
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4a47      	ldr	r2, [pc, #284]	@ (8001890 <displayTemperature+0x168>)
 8001774:	fb82 1203 	smull	r1, r2, r2, r3
 8001778:	1152      	asrs	r2, r2, #5
 800177a:	17db      	asrs	r3, r3, #31
 800177c:	1ad2      	subs	r2, r2, r3
 800177e:	4b43      	ldr	r3, [pc, #268]	@ (800188c <displayTemperature+0x164>)
 8001780:	fb83 1302 	smull	r1, r3, r3, r2
 8001784:	1099      	asrs	r1, r3, #2
 8001786:	17d3      	asrs	r3, r2, #31
 8001788:	1ac9      	subs	r1, r1, r3
 800178a:	460b      	mov	r3, r1
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	440b      	add	r3, r1
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	60fb      	str	r3, [r7, #12]
	n4 = (int) (temperature/1000) % 10; // 1
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a3e      	ldr	r2, [pc, #248]	@ (8001894 <displayTemperature+0x16c>)
 800179a:	fb82 1203 	smull	r1, r2, r2, r3
 800179e:	1192      	asrs	r2, r2, #6
 80017a0:	17db      	asrs	r3, r3, #31
 80017a2:	1ad2      	subs	r2, r2, r3
 80017a4:	4b39      	ldr	r3, [pc, #228]	@ (800188c <displayTemperature+0x164>)
 80017a6:	fb83 1302 	smull	r1, r3, r3, r2
 80017aa:	1099      	asrs	r1, r3, #2
 80017ac:	17d3      	asrs	r3, r2, #31
 80017ae:	1ac9      	subs	r1, r1, r3
 80017b0:	460b      	mov	r3, r1
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	60bb      	str	r3, [r7, #8]
	 	  setDigit(0, 1234%10,0);
	      setDigit(1, (1234/10)%10,0);
	      setDigit(2, (1234/100)%10,0);
	      setDigit(3, (1234/1000)%10,0);
*/
	switch (m_tempercount) {
 80017bc:	4b36      	ldr	r3, [pc, #216]	@ (8001898 <displayTemperature+0x170>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b03      	cmp	r3, #3
 80017c2:	d832      	bhi.n	800182a <displayTemperature+0x102>
 80017c4:	a201      	add	r2, pc, #4	@ (adr r2, 80017cc <displayTemperature+0xa4>)
 80017c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ca:	bf00      	nop
 80017cc:	080017dd 	.word	0x080017dd
 80017d0:	080017ed 	.word	0x080017ed
 80017d4:	080017fd 	.word	0x080017fd
 80017d8:	08001813 	.word	0x08001813

	case 0:
		//	      setDigit(i, temperature % 10, 0); // display righmost 4 bits (1 digit)

		//send_port(_LED_0F[n1], 0b0001); //0
		setDigit(0, n1, 0);
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	2200      	movs	r2, #0
 80017e2:	4619      	mov	r1, r3
 80017e4:	2000      	movs	r0, #0
 80017e6:	f7ff ff57 	bl	8001698 <setDigit>
		break;
 80017ea:	e023      	b.n	8001834 <displayTemperature+0x10c>
	case 1:
//		send_port(_LED_0F[n2] & 0x7F, 0b0010); //1
		setDigit(1, n2, 1);
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2201      	movs	r2, #1
 80017f2:	4619      	mov	r1, r3
 80017f4:	2001      	movs	r0, #1
 80017f6:	f7ff ff4f 	bl	8001698 <setDigit>
		break;
 80017fa:	e01b      	b.n	8001834 <displayTemperature+0x10c>
	case 2:
		if (temperature > 99) {
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b63      	cmp	r3, #99	@ 0x63
 8001800:	dd15      	ble.n	800182e <displayTemperature+0x106>
// 
			setDigit(2, n3, 0);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2200      	movs	r2, #0
 8001808:	4619      	mov	r1, r3
 800180a:	2002      	movs	r0, #2
 800180c:	f7ff ff44 	bl	8001698 <setDigit>
			//send_port(_LED_0F[n3], 0b0100);
		}
		break;
 8001810:	e00d      	b.n	800182e <displayTemperature+0x106>
	case 3:
		if (temperature > 999) {
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001818:	db0b      	blt.n	8001832 <displayTemperature+0x10a>
			setDigit(3, n4, 0);
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2200      	movs	r2, #0
 8001820:	4619      	mov	r1, r3
 8001822:	2003      	movs	r0, #3
 8001824:	f7ff ff38 	bl	8001698 <setDigit>
			//send_port(_LED_0F[n4], 0b1000);
		}
		break;
 8001828:	e003      	b.n	8001832 <displayTemperature+0x10a>
	default:
		break;
 800182a:	bf00      	nop
 800182c:	e002      	b.n	8001834 <displayTemperature+0x10c>
		break;
 800182e:	bf00      	nop
 8001830:	e000      	b.n	8001834 <displayTemperature+0x10c>
		break;
 8001832:	bf00      	nop
	}

	m_tempercount++;
 8001834:	4b18      	ldr	r3, [pc, #96]	@ (8001898 <displayTemperature+0x170>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	3301      	adds	r3, #1
 800183a:	b2da      	uxtb	r2, r3
 800183c:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <displayTemperature+0x170>)
 800183e:	701a      	strb	r2, [r3, #0]

	if (temperature > 999 && m_tempercount >= 5) {
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001846:	db07      	blt.n	8001858 <displayTemperature+0x130>
 8001848:	4b13      	ldr	r3, [pc, #76]	@ (8001898 <displayTemperature+0x170>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b04      	cmp	r3, #4
 800184e:	d903      	bls.n	8001858 <displayTemperature+0x130>
		m_tempercount = 0;
 8001850:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <displayTemperature+0x170>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
 8001856:	e015      	b.n	8001884 <displayTemperature+0x15c>
	}else if(temperature > 99 && m_tempercount >= 4){
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2b63      	cmp	r3, #99	@ 0x63
 800185c:	dd07      	ble.n	800186e <displayTemperature+0x146>
 800185e:	4b0e      	ldr	r3, [pc, #56]	@ (8001898 <displayTemperature+0x170>)
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b03      	cmp	r3, #3
 8001864:	d903      	bls.n	800186e <displayTemperature+0x146>
		m_tempercount = 0;
 8001866:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <displayTemperature+0x170>)
 8001868:	2200      	movs	r2, #0
 800186a:	701a      	strb	r2, [r3, #0]
 800186c:	e00a      	b.n	8001884 <displayTemperature+0x15c>
	}else if(temperature <= 99 && m_tempercount >= 3){
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2b63      	cmp	r3, #99	@ 0x63
 8001872:	dc07      	bgt.n	8001884 <displayTemperature+0x15c>
 8001874:	4b08      	ldr	r3, [pc, #32]	@ (8001898 <displayTemperature+0x170>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	2b02      	cmp	r3, #2
 800187a:	d903      	bls.n	8001884 <displayTemperature+0x15c>
		m_tempercount = 0;
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <displayTemperature+0x170>)
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]
	}

}
 8001882:	e7ff      	b.n	8001884 <displayTemperature+0x15c>
 8001884:	bf00      	nop
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	66666667 	.word	0x66666667
 8001890:	51eb851f 	.word	0x51eb851f
 8001894:	10624dd3 	.word	0x10624dd3
 8001898:	20000240 	.word	0x20000240

0800189c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018a2:	f001 fded 	bl	8003480 <HAL_Init>

  /* USER CODE BEGIN Init */
  static uint8_t heater_state = 0;
  //1814401 and 1814402 for time_Preparing is just a code.
  //0~1814400 is reserved since 21 x 24 x 60 x 60 is 181440
  uint32_t time_Preparing =1814401;
 80018a6:	4b4a      	ldr	r3, [pc, #296]	@ (80019d0 <main+0x134>)
 80018a8:	60fb      	str	r3, [r7, #12]
  uint32_t startTime = HAL_GetTick()/1000;
 80018aa:	f001 fe41 	bl	8003530 <HAL_GetTick>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4a48      	ldr	r2, [pc, #288]	@ (80019d4 <main+0x138>)
 80018b2:	fba2 2303 	umull	r2, r3, r2, r3
 80018b6:	099b      	lsrs	r3, r3, #6
 80018b8:	60bb      	str	r3, [r7, #8]
  uint32_t time_completed = 1814402;
 80018ba:	4b47      	ldr	r3, [pc, #284]	@ (80019d8 <main+0x13c>)
 80018bc:	607b      	str	r3, [r7, #4]


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018be:	f000 f8a3 	bl	8001a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c2:	f000 f9e7 	bl	8001c94 <MX_GPIO_Init>
  MX_SPI1_Init();
 80018c6:	f000 f913 	bl	8001af0 <MX_SPI1_Init>
  MX_TIM2_Init();
 80018ca:	f000 f997 	bl	8001bfc <MX_TIM2_Init>
  MX_TIM1_Init();
 80018ce:	f000 f945 	bl	8001b5c <MX_TIM1_Init>
  MX_I2C1_Init();
 80018d2:	f000 f8df 	bl	8001a94 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_egg_incubator_booting();
 80018d6:	f001 f93b 	bl	8002b50 <ssd1306_egg_incubator_booting>
  lcd_init(&hspi1);
 80018da:	4840      	ldr	r0, [pc, #256]	@ (80019dc <main+0x140>)
 80018dc:	f7ff fece 	bl	800167c <lcd_init>
  Ds18b20_Init_one_device();
 80018e0:	f7ff fc72 	bl	80011c8 <Ds18b20_Init_one_device>
  HAL_TIM_Base_Start_IT(&htim1);
 80018e4:	483e      	ldr	r0, [pc, #248]	@ (80019e0 <main+0x144>)
 80018e6:	f003 fce5 	bl	80052b4 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      switch (global_var_control) {
 80018ea:	4b3e      	ldr	r3, [pc, #248]	@ (80019e4 <main+0x148>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d056      	beq.n	80019a0 <main+0x104>
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	dcf9      	bgt.n	80018ea <main+0x4e>
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <main+0x64>
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d017      	beq.n	800192e <main+0x92>
 80018fe:	e7f4      	b.n	80018ea <main+0x4e>
          case PREPARING:
              //Tasks to perform in Preparing state

        	  if(heater_state){
 8001900:	4b39      	ldr	r3, [pc, #228]	@ (80019e8 <main+0x14c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d008      	beq.n	800191a <main+0x7e>
        			  //turn the heater off if the heater is on in Preparing state
        			  HAL_GPIO_WritePin(GPIO_RELAY_GPIO_Port, GPIO_RELAY_Pin, 0);
 8001908:	2200      	movs	r2, #0
 800190a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800190e:	4837      	ldr	r0, [pc, #220]	@ (80019ec <main+0x150>)
 8001910:	f002 f8e5 	bl	8003ade <HAL_GPIO_WritePin>
        			  heater_state = 0;
 8001914:	4b34      	ldr	r3, [pc, #208]	@ (80019e8 <main+0x14c>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
        		  }
        	  display_ssd1306(&time_Preparing, "Preparing", temperature, heater_state);
 800191a:	4b35      	ldr	r3, [pc, #212]	@ (80019f0 <main+0x154>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	4b32      	ldr	r3, [pc, #200]	@ (80019e8 <main+0x14c>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	f107 000c 	add.w	r0, r7, #12
 8001926:	4933      	ldr	r1, [pc, #204]	@ (80019f4 <main+0x158>)
 8001928:	f001 fab2 	bl	8002e90 <display_ssd1306>
              break;
 800192c:	e04e      	b.n	80019cc <main+0x130>
          case INCUBATING:
              //Tasks to perform in Incubating state

        	  Ds18b20_Simple_Convert();
 800192e:	f7ff fc77 	bl	8001220 <Ds18b20_Simple_Convert>
        	  temperature = my_ds18b20_Sensor.Temperature;
 8001932:	4b31      	ldr	r3, [pc, #196]	@ (80019f8 <main+0x15c>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	4a2e      	ldr	r2, [pc, #184]	@ (80019f0 <main+0x154>)
 8001938:	6013      	str	r3, [r2, #0]

        	  if(heater_state){
 800193a:	4b2b      	ldr	r3, [pc, #172]	@ (80019e8 <main+0x14c>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d012      	beq.n	8001968 <main+0xcc>
        		  if(temperature >40){
 8001942:	4b2b      	ldr	r3, [pc, #172]	@ (80019f0 <main+0x154>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	492d      	ldr	r1, [pc, #180]	@ (80019fc <main+0x160>)
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fbd7 	bl	80010fc <__aeabi_fcmpgt>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d01b      	beq.n	800198c <main+0xf0>
        			  //turn the heater off
        			  HAL_GPIO_WritePin(GPIO_RELAY_GPIO_Port, GPIO_RELAY_Pin, 0);
 8001954:	2200      	movs	r2, #0
 8001956:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800195a:	4824      	ldr	r0, [pc, #144]	@ (80019ec <main+0x150>)
 800195c:	f002 f8bf 	bl	8003ade <HAL_GPIO_WritePin>
        			  heater_state = 0;
 8001960:	4b21      	ldr	r3, [pc, #132]	@ (80019e8 <main+0x14c>)
 8001962:	2200      	movs	r2, #0
 8001964:	701a      	strb	r2, [r3, #0]
 8001966:	e011      	b.n	800198c <main+0xf0>
        		  }
        	  }else{
        		  if(temperature<40){
 8001968:	4b21      	ldr	r3, [pc, #132]	@ (80019f0 <main+0x154>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4923      	ldr	r1, [pc, #140]	@ (80019fc <main+0x160>)
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff fba6 	bl	80010c0 <__aeabi_fcmplt>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d008      	beq.n	800198c <main+0xf0>
        			  //turn the heater on
        			  HAL_GPIO_WritePin(GPIO_RELAY_GPIO_Port, GPIO_RELAY_Pin, 1);
 800197a:	2201      	movs	r2, #1
 800197c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001980:	481a      	ldr	r0, [pc, #104]	@ (80019ec <main+0x150>)
 8001982:	f002 f8ac 	bl	8003ade <HAL_GPIO_WritePin>
        			  heater_state = 1;
 8001986:	4b18      	ldr	r3, [pc, #96]	@ (80019e8 <main+0x14c>)
 8001988:	2201      	movs	r2, #1
 800198a:	701a      	strb	r2, [r3, #0]
        		  }

        	  }
        	  display_ssd1306(&startTime, "Incubating", temperature, heater_state);
 800198c:	4b18      	ldr	r3, [pc, #96]	@ (80019f0 <main+0x154>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <main+0x14c>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	f107 0008 	add.w	r0, r7, #8
 8001998:	4919      	ldr	r1, [pc, #100]	@ (8001a00 <main+0x164>)
 800199a:	f001 fa79 	bl	8002e90 <display_ssd1306>

              break;
 800199e:	e015      	b.n	80019cc <main+0x130>
          case COMPLETED:
              //Tasks to perform in Complete state
        	  //21 days in seconds, 21*60*60*24 = 1814400

        	  if(heater_state){
 80019a0:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <main+0x14c>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d008      	beq.n	80019ba <main+0x11e>
        			  //turn the heater off if the heater is on in Preparing state
        			  HAL_GPIO_WritePin(GPIO_RELAY_GPIO_Port, GPIO_RELAY_Pin, 0);
 80019a8:	2200      	movs	r2, #0
 80019aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019ae:	480f      	ldr	r0, [pc, #60]	@ (80019ec <main+0x150>)
 80019b0:	f002 f895 	bl	8003ade <HAL_GPIO_WritePin>
        			  heater_state = 0;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <main+0x14c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	701a      	strb	r2, [r3, #0]
        		  }
        	  display_ssd1306(&time_completed, "Completed", temperature, heater_state);
 80019ba:	4b0d      	ldr	r3, [pc, #52]	@ (80019f0 <main+0x154>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	4b0a      	ldr	r3, [pc, #40]	@ (80019e8 <main+0x14c>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	1d38      	adds	r0, r7, #4
 80019c4:	490f      	ldr	r1, [pc, #60]	@ (8001a04 <main+0x168>)
 80019c6:	f001 fa63 	bl	8002e90 <display_ssd1306>

              break;
 80019ca:	bf00      	nop
      switch (global_var_control) {
 80019cc:	e78d      	b.n	80018ea <main+0x4e>
 80019ce:	bf00      	nop
 80019d0:	001baf81 	.word	0x001baf81
 80019d4:	10624dd3 	.word	0x10624dd3
 80019d8:	001baf82 	.word	0x001baf82
 80019dc:	20000298 	.word	0x20000298
 80019e0:	200002f0 	.word	0x200002f0
 80019e4:	20000384 	.word	0x20000384
 80019e8:	20000388 	.word	0x20000388
 80019ec:	40010c00 	.word	0x40010c00
 80019f0:	20000380 	.word	0x20000380
 80019f4:	0800a0e8 	.word	0x0800a0e8
 80019f8:	20000218 	.word	0x20000218
 80019fc:	42200000 	.word	0x42200000
 8001a00:	0800a0f4 	.word	0x0800a0f4
 8001a04:	0800a100 	.word	0x0800a100

08001a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b090      	sub	sp, #64	@ 0x40
 8001a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a0e:	f107 0318 	add.w	r3, r7, #24
 8001a12:	2228      	movs	r2, #40	@ 0x28
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f005 fdfa 	bl	8007610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
 8001a28:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a2e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a32:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a34:	2300      	movs	r3, #0
 8001a36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a44:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a46:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a4c:	f107 0318 	add.w	r3, r7, #24
 8001a50:	4618      	mov	r0, r3
 8001a52:	f002 fd2b 	bl	80044ac <HAL_RCC_OscConfig>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001a5c:	f000 f9b2 	bl	8001dc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a60:	230f      	movs	r3, #15
 8001a62:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a64:	2302      	movs	r3, #2
 8001a66:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a70:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a76:	1d3b      	adds	r3, r7, #4
 8001a78:	2102      	movs	r1, #2
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f002 ff98 	bl	80049b0 <HAL_RCC_ClockConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a86:	f000 f99d 	bl	8001dc4 <Error_Handler>
  }
}
 8001a8a:	bf00      	nop
 8001a8c:	3740      	adds	r7, #64	@ 0x40
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a98:	4b12      	ldr	r3, [pc, #72]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001a9a:	4a13      	ldr	r2, [pc, #76]	@ (8001ae8 <MX_I2C1_Init+0x54>)
 8001a9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001aa0:	4a12      	ldr	r2, [pc, #72]	@ (8001aec <MX_I2C1_Init+0x58>)
 8001aa2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001ab2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ab6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001abe:	4b09      	ldr	r3, [pc, #36]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ac4:	4b07      	ldr	r3, [pc, #28]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001aca:	4b06      	ldr	r3, [pc, #24]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ad0:	4804      	ldr	r0, [pc, #16]	@ (8001ae4 <MX_I2C1_Init+0x50>)
 8001ad2:	f002 f83f 	bl	8003b54 <HAL_I2C_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001adc:	f000 f972 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000244 	.word	0x20000244
 8001ae8:	40005400 	.word	0x40005400
 8001aec:	00061a80 	.word	0x00061a80

08001af0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001af4:	4b17      	ldr	r3, [pc, #92]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001af6:	4a18      	ldr	r2, [pc, #96]	@ (8001b58 <MX_SPI1_Init+0x68>)
 8001af8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001afa:	4b16      	ldr	r3, [pc, #88]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001afc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b02:	4b14      	ldr	r3, [pc, #80]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b08:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b0e:	4b11      	ldr	r3, [pc, #68]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b10:	2202      	movs	r2, #2
 8001b12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001b14:	4b0f      	ldr	r3, [pc, #60]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b16:	2201      	movs	r2, #1
 8001b18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b20:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001b22:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b24:	2210      	movs	r2, #16
 8001b26:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8001b28:	4b0a      	ldr	r3, [pc, #40]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b2a:	2280      	movs	r2, #128	@ 0x80
 8001b2c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b2e:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b34:	4b07      	ldr	r3, [pc, #28]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001b3a:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b3c:	220a      	movs	r2, #10
 8001b3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b40:	4804      	ldr	r0, [pc, #16]	@ (8001b54 <MX_SPI1_Init+0x64>)
 8001b42:	f003 f8af 	bl	8004ca4 <HAL_SPI_Init>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b4c:	f000 f93a 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000298 	.word	0x20000298
 8001b58:	40013000 	.word	0x40013000

08001b5c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b62:	f107 0308 	add.w	r3, r7, #8
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	605a      	str	r2, [r3, #4]
 8001b6c:	609a      	str	r2, [r3, #8]
 8001b6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b70:	463b      	mov	r3, r7
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b78:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001b7a:	4a1f      	ldr	r2, [pc, #124]	@ (8001bf8 <MX_TIM1_Init+0x9c>)
 8001b7c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = (72-1);
 8001b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001b80:	2247      	movs	r2, #71	@ 0x47
 8001b82:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b84:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001b8c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b90:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b92:	4b18      	ldr	r3, [pc, #96]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b98:	4b16      	ldr	r3, [pc, #88]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b9e:	4b15      	ldr	r3, [pc, #84]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001ba0:	2280      	movs	r2, #128	@ 0x80
 8001ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ba4:	4813      	ldr	r0, [pc, #76]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001ba6:	f003 faeb 	bl	8005180 <HAL_TIM_Base_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001bb0:	f000 f908 	bl	8001dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bb8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bba:	f107 0308 	add.w	r3, r7, #8
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	480c      	ldr	r0, [pc, #48]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001bc2:	f003 fcd1 	bl	8005568 <HAL_TIM_ConfigClockSource>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001bcc:	f000 f8fa 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bd8:	463b      	mov	r3, r7
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <MX_TIM1_Init+0x98>)
 8001bde:	f003 feaf 	bl	8005940 <HAL_TIMEx_MasterConfigSynchronization>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001be8:	f000 f8ec 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bec:	bf00      	nop
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	200002f0 	.word	0x200002f0
 8001bf8:	40012c00 	.word	0x40012c00

08001bfc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c02:	f107 0308 	add.w	r3, r7, #8
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c10:	463b      	mov	r3, r7
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c18:	4b1d      	ldr	r3, [pc, #116]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001c20:	4b1b      	ldr	r3, [pc, #108]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c22:	2247      	movs	r2, #71	@ 0x47
 8001c24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c26:	4b1a      	ldr	r3, [pc, #104]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001c2c:	4b18      	ldr	r3, [pc, #96]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c34:	4b16      	ldr	r3, [pc, #88]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3a:	4b15      	ldr	r3, [pc, #84]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c40:	4813      	ldr	r0, [pc, #76]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c42:	f003 fa9d 	bl	8005180 <HAL_TIM_Base_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c4c:	f000 f8ba 	bl	8001dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c56:	f107 0308 	add.w	r3, r7, #8
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	480c      	ldr	r0, [pc, #48]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c5e:	f003 fc83 	bl	8005568 <HAL_TIM_ConfigClockSource>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c68:	f000 f8ac 	bl	8001dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c74:	463b      	mov	r3, r7
 8001c76:	4619      	mov	r1, r3
 8001c78:	4805      	ldr	r0, [pc, #20]	@ (8001c90 <MX_TIM2_Init+0x94>)
 8001c7a:	f003 fe61 	bl	8005940 <HAL_TIMEx_MasterConfigSynchronization>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001c84:	f000 f89e 	bl	8001dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c88:	bf00      	nop
 8001c8a:	3718      	adds	r7, #24
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000338 	.word	0x20000338

08001c94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b088      	sub	sp, #32
 8001c98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9a:	f107 0310 	add.w	r3, r7, #16
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	609a      	str	r2, [r3, #8]
 8001ca6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca8:	4b42      	ldr	r3, [pc, #264]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	4a41      	ldr	r2, [pc, #260]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cae:	f043 0310 	orr.w	r3, r3, #16
 8001cb2:	6193      	str	r3, [r2, #24]
 8001cb4:	4b3f      	ldr	r3, [pc, #252]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	f003 0310 	and.w	r3, r3, #16
 8001cbc:	60fb      	str	r3, [r7, #12]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cc0:	4b3c      	ldr	r3, [pc, #240]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	4a3b      	ldr	r2, [pc, #236]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cc6:	f043 0320 	orr.w	r3, r3, #32
 8001cca:	6193      	str	r3, [r2, #24]
 8001ccc:	4b39      	ldr	r3, [pc, #228]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f003 0320 	and.w	r3, r3, #32
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd8:	4b36      	ldr	r3, [pc, #216]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	4a35      	ldr	r2, [pc, #212]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cde:	f043 0304 	orr.w	r3, r3, #4
 8001ce2:	6193      	str	r3, [r2, #24]
 8001ce4:	4b33      	ldr	r3, [pc, #204]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	f003 0304 	and.w	r3, r3, #4
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf0:	4b30      	ldr	r3, [pc, #192]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	4a2f      	ldr	r2, [pc, #188]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cf6:	f043 0308 	orr.w	r3, r3, #8
 8001cfa:	6193      	str	r3, [r2, #24]
 8001cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001db4 <MX_GPIO_Init+0x120>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	f003 0308 	and.w	r3, r3, #8
 8001d04:	603b      	str	r3, [r7, #0]
 8001d06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PA6_RCLK_GPIO_Port, PA6_RCLK_Pin, GPIO_PIN_RESET);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2140      	movs	r1, #64	@ 0x40
 8001d0c:	482a      	ldr	r0, [pc, #168]	@ (8001db8 <MX_GPIO_Init+0x124>)
 8001d0e:	f001 fee6 	bl	8003ade <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PB10_TEMP_GPIO_Port, PB10_TEMP_Pin, GPIO_PIN_SET);
 8001d12:	2201      	movs	r2, #1
 8001d14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d18:	4828      	ldr	r0, [pc, #160]	@ (8001dbc <MX_GPIO_Init+0x128>)
 8001d1a:	f001 fee0 	bl	8003ade <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_RELAY_GPIO_Port, GPIO_RELAY_Pin, GPIO_PIN_RESET);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d24:	4825      	ldr	r0, [pc, #148]	@ (8001dbc <MX_GPIO_Init+0x128>)
 8001d26:	f001 feda 	bl	8003ade <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_Control_Switch_Pin */
  GPIO_InitStruct.Pin = GPIO_Control_Switch_Pin;
 8001d2a:	2304      	movs	r3, #4
 8001d2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d2e:	4b24      	ldr	r3, [pc, #144]	@ (8001dc0 <MX_GPIO_Init+0x12c>)
 8001d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIO_Control_Switch_GPIO_Port, &GPIO_InitStruct);
 8001d36:	f107 0310 	add.w	r3, r7, #16
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	481e      	ldr	r0, [pc, #120]	@ (8001db8 <MX_GPIO_Init+0x124>)
 8001d3e:	f001 fd33 	bl	80037a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6_RCLK_Pin */
  GPIO_InitStruct.Pin = PA6_RCLK_Pin;
 8001d42:	2340      	movs	r3, #64	@ 0x40
 8001d44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d46:	2301      	movs	r3, #1
 8001d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PA6_RCLK_GPIO_Port, &GPIO_InitStruct);
 8001d52:	f107 0310 	add.w	r3, r7, #16
 8001d56:	4619      	mov	r1, r3
 8001d58:	4817      	ldr	r0, [pc, #92]	@ (8001db8 <MX_GPIO_Init+0x124>)
 8001d5a:	f001 fd25 	bl	80037a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10_TEMP_Pin */
  GPIO_InitStruct.Pin = PB10_TEMP_Pin;
 8001d5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d64:	2301      	movs	r3, #1
 8001d66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PB10_TEMP_GPIO_Port, &GPIO_InitStruct);
 8001d70:	f107 0310 	add.w	r3, r7, #16
 8001d74:	4619      	mov	r1, r3
 8001d76:	4811      	ldr	r0, [pc, #68]	@ (8001dbc <MX_GPIO_Init+0x128>)
 8001d78:	f001 fd16 	bl	80037a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RELAY_Pin */
  GPIO_InitStruct.Pin = GPIO_RELAY_Pin;
 8001d7c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d86:	2302      	movs	r3, #2
 8001d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_RELAY_GPIO_Port, &GPIO_InitStruct);
 8001d8e:	f107 0310 	add.w	r3, r7, #16
 8001d92:	4619      	mov	r1, r3
 8001d94:	4809      	ldr	r0, [pc, #36]	@ (8001dbc <MX_GPIO_Init+0x128>)
 8001d96:	f001 fd07 	bl	80037a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	2008      	movs	r0, #8
 8001da0:	f001 fccb 	bl	800373a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001da4:	2008      	movs	r0, #8
 8001da6:	f001 fce4 	bl	8003772 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001daa:	bf00      	nop
 8001dac:	3720      	adds	r7, #32
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40021000 	.word	0x40021000
 8001db8:	40010800 	.word	0x40010800
 8001dbc:	40010c00 	.word	0x40010c00
 8001dc0:	10110000 	.word	0x10110000

08001dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc8:	b672      	cpsid	i
}
 8001dca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <Error_Handler+0x8>

08001dd0 <isInterrruptLocked>:
 */
#include "onewire.h"
#include "ds18b20Config.h"
//#include "tim.h"
static uint8_t interrupt_lock =0;
uint8_t isInterrruptLocked(){
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0

	return interrupt_lock;
 8001dd4:	4b02      	ldr	r3, [pc, #8]	@ (8001de0 <isInterrruptLocked+0x10>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]

}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr
 8001de0:	20000389 	.word	0x20000389

08001de4 <ONEWIRE_DELAY>:

void ONEWIRE_DELAY(uint16_t time_us)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 8001dee:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <ONEWIRE_DELAY+0x2c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2200      	movs	r2, #0
 8001df4:	625a      	str	r2, [r3, #36]	@ 0x24
	while(_DS18B20_TIMER.Instance->CNT <= time_us);
 8001df6:	bf00      	nop
 8001df8:	4b05      	ldr	r3, [pc, #20]	@ (8001e10 <ONEWIRE_DELAY+0x2c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d9f9      	bls.n	8001df8 <ONEWIRE_DELAY+0x14>
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bc80      	pop	{r7}
 8001e0e:	4770      	bx	lr
 8001e10:	20000338 	.word	0x20000338

08001e14 <ONEWIRE_LOW>:
void ONEWIRE_LOW(OneWire_t *gp)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	889b      	ldrh	r3, [r3, #4]
 8001e20:	461a      	mov	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	0412      	lsls	r2, r2, #16
 8001e28:	611a      	str	r2, [r3, #16]
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr

08001e34 <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	889a      	ldrh	r2, [r3, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	611a      	str	r2, [r3, #16]
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	60fb      	str	r3, [r7, #12]
	gpinit.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	613b      	str	r3, [r7, #16]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	617b      	str	r3, [r7, #20]
	gpinit.Pin = gp->GPIO_Pin;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	889b      	ldrh	r3, [r3, #4]
 8001e68:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f107 0208 	add.w	r2, r7, #8
 8001e72:	4611      	mov	r1, r2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f001 fc97 	bl	80037a8 <HAL_GPIO_Init>
}
 8001e7a:	bf00      	nop
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b086      	sub	sp, #24
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 8001e8a:	2311      	movs	r3, #17
 8001e8c:	60fb      	str	r3, [r7, #12]
	gpinit.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e92:	2303      	movs	r3, #3
 8001e94:	617b      	str	r3, [r7, #20]
	gpinit.Pin = gp->GPIO_Pin;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	889b      	ldrh	r3, [r3, #4]
 8001e9a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f107 0208 	add.w	r2, r7, #8
 8001ea4:	4611      	mov	r1, r2
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f001 fc7e 	bl	80037a8 <HAL_GPIO_Init>

}
 8001eac:	bf00      	nop
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER);
 8001ec2:	4812      	ldr	r0, [pc, #72]	@ (8001f0c <OneWire_Init+0x58>)
 8001ec4:	f003 f9ac 	bl	8005220 <HAL_TIM_Base_Start>

	OneWireStruct->GPIOx = GPIOx;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	88fa      	ldrh	r2, [r7, #6]
 8001ed2:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f7ff ffd4 	bl	8001e82 <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 8001eda:	68f8      	ldr	r0, [r7, #12]
 8001edc:	f7ff ffaa 	bl	8001e34 <ONEWIRE_HIGH>
	OneWireDelay(1000);
 8001ee0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ee4:	f001 fb2e 	bl	8003544 <HAL_Delay>
	ONEWIRE_LOW(OneWireStruct);
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f7ff ff93 	bl	8001e14 <ONEWIRE_LOW>
	OneWireDelay(1000);
 8001eee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ef2:	f001 fb27 	bl	8003544 <HAL_Delay>
	ONEWIRE_HIGH(OneWireStruct);
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f7ff ff9c 	bl	8001e34 <ONEWIRE_HIGH>
	OneWireDelay(2000);
 8001efc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001f00:	f001 fb20 	bl	8003544 <HAL_Delay>
}
 8001f04:	bf00      	nop
 8001f06:	3710      	adds	r7, #16
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20000338 	.word	0x20000338

08001f10 <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7ff ff7b 	bl	8001e14 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7ff ffaf 	bl	8001e82 <ONEWIRE_OUTPUT>
	ONEWIRE_DELAY(480);
 8001f24:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8001f28:	f7ff ff5c 	bl	8001de4 <ONEWIRE_DELAY>
	ONEWIRE_DELAY(20);
 8001f2c:	2014      	movs	r0, #20
 8001f2e:	f7ff ff59 	bl	8001de4 <ONEWIRE_DELAY>
	/* Release line and wait for 70us */
	interrupt_lock = 1;
 8001f32:	4b0f      	ldr	r3, [pc, #60]	@ (8001f70 <OneWire_Reset+0x60>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	701a      	strb	r2, [r3, #0]
	ONEWIRE_INPUT(OneWireStruct);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f7ff ff89 	bl	8001e50 <ONEWIRE_INPUT>
	ONEWIRE_DELAY(70);
 8001f3e:	2046      	movs	r0, #70	@ 0x46
 8001f40:	f7ff ff50 	bl	8001de4 <ONEWIRE_DELAY>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	889b      	ldrh	r3, [r3, #4]
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	4610      	mov	r0, r2
 8001f50:	f001 fdae 	bl	8003ab0 <HAL_GPIO_ReadPin>
 8001f54:	4603      	mov	r3, r0
 8001f56:	73fb      	strb	r3, [r7, #15]
	interrupt_lock = 0;
 8001f58:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <OneWire_Reset+0x60>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	701a      	strb	r2, [r3, #0]

	/* Delay for 410 us */
	ONEWIRE_DELAY(410);
 8001f5e:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8001f62:	f7ff ff3f 	bl	8001de4 <ONEWIRE_DELAY>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3710      	adds	r7, #16
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000389 	.word	0x20000389

08001f74 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	70fb      	strb	r3, [r7, #3]


	if (bit)
 8001f80:	78fb      	ldrb	r3, [r7, #3]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d024      	beq.n	8001fd0 <OneWire_WriteBit+0x5c>
	{
		/* Set line low */
		interrupt_lock = 1;
 8001f86:	4b23      	ldr	r3, [pc, #140]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
		ONEWIRE_LOW(OneWireStruct);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ff41 	bl	8001e14 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f7ff ff75 	bl	8001e82 <ONEWIRE_OUTPUT>
		ONEWIRE_DELAY(10);
 8001f98:	200a      	movs	r0, #10
 8001f9a:	f7ff ff23 	bl	8001de4 <ONEWIRE_DELAY>
		interrupt_lock = 0;
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	701a      	strb	r2, [r3, #0]

		/* Bit high */
		interrupt_lock = 1;
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	701a      	strb	r2, [r3, #0]
		ONEWIRE_INPUT(OneWireStruct);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff ff50 	bl	8001e50 <ONEWIRE_INPUT>
		interrupt_lock = 0;
 8001fb0:	4b18      	ldr	r3, [pc, #96]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	701a      	strb	r2, [r3, #0]
		/* Wait for 55 us and release the line */

		ONEWIRE_DELAY(55);
 8001fb6:	2037      	movs	r0, #55	@ 0x37
 8001fb8:	f7ff ff14 	bl	8001de4 <ONEWIRE_DELAY>

		interrupt_lock = 1;
 8001fbc:	4b15      	ldr	r3, [pc, #84]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	701a      	strb	r2, [r3, #0]
		ONEWIRE_INPUT(OneWireStruct);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7ff ff44 	bl	8001e50 <ONEWIRE_INPUT>
		interrupt_lock = 0;
 8001fc8:	4b12      	ldr	r3, [pc, #72]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	701a      	strb	r2, [r3, #0]
		ONEWIRE_INPUT(OneWireStruct);
		interrupt_lock = 0;
	}


}
 8001fce:	e01d      	b.n	800200c <OneWire_WriteBit+0x98>
		interrupt_lock = 1;
 8001fd0:	4b10      	ldr	r3, [pc, #64]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	701a      	strb	r2, [r3, #0]
		ONEWIRE_LOW(OneWireStruct);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff ff1c 	bl	8001e14 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff ff50 	bl	8001e82 <ONEWIRE_OUTPUT>
		interrupt_lock = 0;
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
		ONEWIRE_DELAY(65);
 8001fe8:	2041      	movs	r0, #65	@ 0x41
 8001fea:	f7ff fefb 	bl	8001de4 <ONEWIRE_DELAY>
		interrupt_lock = 1;
 8001fee:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	701a      	strb	r2, [r3, #0]
		ONEWIRE_INPUT(OneWireStruct);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff2b 	bl	8001e50 <ONEWIRE_INPUT>
		ONEWIRE_DELAY(5);
 8001ffa:	2005      	movs	r0, #5
 8001ffc:	f7ff fef2 	bl	8001de4 <ONEWIRE_DELAY>
		ONEWIRE_INPUT(OneWireStruct);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f7ff ff25 	bl	8001e50 <ONEWIRE_INPUT>
		interrupt_lock = 0;
 8002006:	4b03      	ldr	r3, [pc, #12]	@ (8002014 <OneWire_WriteBit+0xa0>)
 8002008:	2200      	movs	r2, #0
 800200a:	701a      	strb	r2, [r3, #0]
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20000389 	.word	0x20000389

08002018 <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 8002020:	2300      	movs	r3, #0
 8002022:	73fb      	strb	r3, [r7, #15]

	/* Line low */

	interrupt_lock = 1;
 8002024:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <OneWire_ReadBit+0x78>)
 8002026:	2201      	movs	r2, #1
 8002028:	701a      	strb	r2, [r3, #0]
	ONEWIRE_LOW(OneWireStruct);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff fef2 	bl	8001e14 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f7ff ff26 	bl	8001e82 <ONEWIRE_OUTPUT>

	ONEWIRE_DELAY(2);
 8002036:	2002      	movs	r0, #2
 8002038:	f7ff fed4 	bl	8001de4 <ONEWIRE_DELAY>
	interrupt_lock = 0;
 800203c:	4b14      	ldr	r3, [pc, #80]	@ (8002090 <OneWire_ReadBit+0x78>)
 800203e:	2200      	movs	r2, #0
 8002040:	701a      	strb	r2, [r3, #0]

	/* Release line */
	interrupt_lock = 1;
 8002042:	4b13      	ldr	r3, [pc, #76]	@ (8002090 <OneWire_ReadBit+0x78>)
 8002044:	2201      	movs	r2, #1
 8002046:	701a      	strb	r2, [r3, #0]
	ONEWIRE_INPUT(OneWireStruct);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f7ff ff01 	bl	8001e50 <ONEWIRE_INPUT>

	ONEWIRE_DELAY(10);
 800204e:	200a      	movs	r0, #10
 8002050:	f7ff fec8 	bl	8001de4 <ONEWIRE_DELAY>
	interrupt_lock = 0;
 8002054:	4b0e      	ldr	r3, [pc, #56]	@ (8002090 <OneWire_ReadBit+0x78>)
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]


	/* Read line value */
	interrupt_lock = 1;
 800205a:	4b0d      	ldr	r3, [pc, #52]	@ (8002090 <OneWire_ReadBit+0x78>)
 800205c:	2201      	movs	r2, #1
 800205e:	701a      	strb	r2, [r3, #0]
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	889b      	ldrh	r3, [r3, #4]
 8002068:	4619      	mov	r1, r3
 800206a:	4610      	mov	r0, r2
 800206c:	f001 fd20 	bl	8003ab0 <HAL_GPIO_ReadPin>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <OneWire_ReadBit+0x62>
		/* Bit is HIGH */
		bit = 1;
 8002076:	2301      	movs	r3, #1
 8002078:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	interrupt_lock = 0;
 800207a:	4b05      	ldr	r3, [pc, #20]	@ (8002090 <OneWire_ReadBit+0x78>)
 800207c:	2200      	movs	r2, #0
 800207e:	701a      	strb	r2, [r3, #0]
	ONEWIRE_DELAY(50);
 8002080:	2032      	movs	r0, #50	@ 0x32
 8002082:	f7ff feaf 	bl	8001de4 <ONEWIRE_DELAY>


	/* Return bit value */
	return bit;
 8002086:	7bfb      	ldrb	r3, [r7, #15]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000389 	.word	0x20000389

08002094 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	460b      	mov	r3, r1
 800209e:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 80020a0:	2308      	movs	r3, #8
 80020a2:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 80020a4:	e00a      	b.n	80020bc <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 80020a6:	78fb      	ldrb	r3, [r7, #3]
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	4619      	mov	r1, r3
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff ff5f 	bl	8001f74 <OneWire_WriteBit>
		byte >>= 1;
 80020b6:	78fb      	ldrb	r3, [r7, #3]
 80020b8:	085b      	lsrs	r3, r3, #1
 80020ba:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	1e5a      	subs	r2, r3, #1
 80020c0:	73fa      	strb	r2, [r7, #15]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1ef      	bne.n	80020a6 <OneWire_WriteByte+0x12>
	}
}
 80020c6:	bf00      	nop
 80020c8:	bf00      	nop
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 80020d8:	2308      	movs	r3, #8
 80020da:	73fb      	strb	r3, [r7, #15]
 80020dc:	2300      	movs	r3, #0
 80020de:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80020e0:	e00d      	b.n	80020fe <OneWire_ReadByte+0x2e>
		byte >>= 1;
 80020e2:	7bbb      	ldrb	r3, [r7, #14]
 80020e4:	085b      	lsrs	r3, r3, #1
 80020e6:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f7ff ff95 	bl	8002018 <OneWire_ReadBit>
 80020ee:	4603      	mov	r3, r0
 80020f0:	01db      	lsls	r3, r3, #7
 80020f2:	b25a      	sxtb	r2, r3
 80020f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	b25b      	sxtb	r3, r3
 80020fc:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	1e5a      	subs	r2, r3, #1
 8002102:	73fa      	strb	r2, [r7, #15]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1ec      	bne.n	80020e2 <OneWire_ReadByte+0x12>
	}

	return byte;
 8002108:	7bbb      	ldrb	r3, [r7, #14]
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f809 	bl	8002132 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8002120:	21f0      	movs	r1, #240	@ 0xf0
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f817 	bl	8002156 <OneWire_Search>
 8002128:	4603      	mov	r3, r0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <OneWire_ResetSearch>:
uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
}

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	71da      	strb	r2, [r3, #7]
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	bc80      	pop	{r7}
 8002154:	4770      	bx	lr

08002156 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 8002156:	b580      	push	{r7, lr}
 8002158:	b084      	sub	sp, #16
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
 800215e:	460b      	mov	r3, r1
 8002160:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8002162:	2301      	movs	r3, #1
 8002164:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 800216a:	2300      	movs	r3, #0
 800216c:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 800216e:	2301      	movs	r3, #1
 8002170:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8002172:	2300      	movs	r3, #0
 8002174:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	7a1b      	ldrb	r3, [r3, #8]
 800217a:	2b00      	cmp	r3, #0
 800217c:	f040 809a 	bne.w	80022b4 <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct))
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f7ff fec5 	bl	8001f10 <OneWire_Reset>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00a      	beq.n	80021a2 <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	71da      	strb	r2, [r3, #7]
			return 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	e09b      	b.n	80022da <OneWire_Search+0x184>
		}

		// issue the search command
		OneWire_WriteByte(OneWireStruct, command);
 80021a2:	78fb      	ldrb	r3, [r7, #3]
 80021a4:	4619      	mov	r1, r3
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7ff ff74 	bl	8002094 <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f7ff ff33 	bl	8002018 <OneWire_ReadBit>
 80021b2:	4603      	mov	r3, r0
 80021b4:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f7ff ff2e 	bl	8002018 <OneWire_ReadBit>
 80021bc:	4603      	mov	r3, r0
 80021be:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 80021c0:	7a7b      	ldrb	r3, [r7, #9]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d102      	bne.n	80021cc <OneWire_Search+0x76>
 80021c6:	7a3b      	ldrb	r3, [r7, #8]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d064      	beq.n	8002296 <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 80021cc:	7a7a      	ldrb	r2, [r7, #9]
 80021ce:	7a3b      	ldrb	r3, [r7, #8]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d002      	beq.n	80021da <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 80021d4:	7a7b      	ldrb	r3, [r7, #9]
 80021d6:	72bb      	strb	r3, [r7, #10]
 80021d8:	e026      	b.n	8002228 <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	799b      	ldrb	r3, [r3, #6]
 80021de:	7bfa      	ldrb	r2, [r7, #15]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d20d      	bcs.n	8002200 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 80021e4:	7b7b      	ldrb	r3, [r7, #13]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	7a5a      	ldrb	r2, [r3, #9]
 80021ec:	7afb      	ldrb	r3, [r7, #11]
 80021ee:	4013      	ands	r3, r2
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	bf14      	ite	ne
 80021f6:	2301      	movne	r3, #1
 80021f8:	2300      	moveq	r3, #0
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	72bb      	strb	r3, [r7, #10]
 80021fe:	e008      	b.n	8002212 <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	799b      	ldrb	r3, [r3, #6]
 8002204:	7bfa      	ldrb	r2, [r7, #15]
 8002206:	429a      	cmp	r2, r3
 8002208:	bf0c      	ite	eq
 800220a:	2301      	moveq	r3, #1
 800220c:	2300      	movne	r3, #0
 800220e:	b2db      	uxtb	r3, r3
 8002210:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8002212:	7abb      	ldrb	r3, [r7, #10]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d107      	bne.n	8002228 <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8002218:	7bfb      	ldrb	r3, [r7, #15]
 800221a:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 800221c:	7bbb      	ldrb	r3, [r7, #14]
 800221e:	2b08      	cmp	r3, #8
 8002220:	d802      	bhi.n	8002228 <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	7bba      	ldrb	r2, [r7, #14]
 8002226:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8002228:	7abb      	ldrb	r3, [r7, #10]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d10c      	bne.n	8002248 <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 800222e:	7b7b      	ldrb	r3, [r7, #13]
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	4413      	add	r3, r2
 8002234:	7a59      	ldrb	r1, [r3, #9]
 8002236:	7b7b      	ldrb	r3, [r7, #13]
 8002238:	7afa      	ldrb	r2, [r7, #11]
 800223a:	430a      	orrs	r2, r1
 800223c:	b2d1      	uxtb	r1, r2
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	460a      	mov	r2, r1
 8002244:	725a      	strb	r2, [r3, #9]
 8002246:	e010      	b.n	800226a <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8002248:	7b7b      	ldrb	r3, [r7, #13]
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	4413      	add	r3, r2
 800224e:	7a5b      	ldrb	r3, [r3, #9]
 8002250:	b25a      	sxtb	r2, r3
 8002252:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002256:	43db      	mvns	r3, r3
 8002258:	b25b      	sxtb	r3, r3
 800225a:	4013      	ands	r3, r2
 800225c:	b25a      	sxtb	r2, r3
 800225e:	7b7b      	ldrb	r3, [r7, #13]
 8002260:	b2d1      	uxtb	r1, r2
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	4413      	add	r3, r2
 8002266:	460a      	mov	r2, r1
 8002268:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 800226a:	7abb      	ldrb	r3, [r7, #10]
 800226c:	4619      	mov	r1, r3
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff fe80 	bl	8001f74 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8002274:	7bfb      	ldrb	r3, [r7, #15]
 8002276:	3301      	adds	r3, #1
 8002278:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 800227a:	7afb      	ldrb	r3, [r7, #11]
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8002280:	7afb      	ldrb	r3, [r7, #11]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d104      	bne.n	8002290 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8002286:	7b7b      	ldrb	r3, [r7, #13]
 8002288:	3301      	adds	r3, #1
 800228a:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 800228c:	2301      	movs	r3, #1
 800228e:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8002290:	7b7b      	ldrb	r3, [r7, #13]
 8002292:	2b07      	cmp	r3, #7
 8002294:	d98a      	bls.n	80021ac <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	2b40      	cmp	r3, #64	@ 0x40
 800229a:	d90b      	bls.n	80022b4 <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	7bba      	ldrb	r2, [r7, #14]
 80022a0:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	799b      	ldrb	r3, [r3, #6]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d102      	bne.n	80022b0 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2201      	movs	r2, #1
 80022ae:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 80022b0:	2301      	movs	r3, #1
 80022b2:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 80022b4:	7b3b      	ldrb	r3, [r7, #12]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <OneWire_Search+0x16c>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	7a5b      	ldrb	r3, [r3, #9]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10a      	bne.n	80022d8 <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 80022d8:	7b3b      	ldrb	r3, [r7, #12]
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3710      	adds	r7, #16
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b084      	sub	sp, #16
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 80022ec:	2155      	movs	r1, #85	@ 0x55
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff fed0 	bl	8002094 <OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 80022f4:	2300      	movs	r3, #0
 80022f6:	73fb      	strb	r3, [r7, #15]
 80022f8:	e00a      	b.n	8002310 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	4413      	add	r3, r2
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	4619      	mov	r1, r3
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7ff fec5 	bl	8002094 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	3301      	adds	r3, #1
 800230e:	73fb      	strb	r3, [r7, #15]
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	2b07      	cmp	r3, #7
 8002314:	d9f1      	bls.n	80022fa <OneWire_SelectWithPointer+0x18>
	}
}
 8002316:	bf00      	nop
 8002318:	bf00      	nop
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 800232a:	2300      	movs	r3, #0
 800232c:	73fb      	strb	r3, [r7, #15]
 800232e:	e00a      	b.n	8002346 <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8002330:	7bfa      	ldrb	r2, [r7, #15]
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	6839      	ldr	r1, [r7, #0]
 8002336:	440b      	add	r3, r1
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	440a      	add	r2, r1
 800233c:	7a52      	ldrb	r2, [r2, #9]
 800233e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8002340:	7bfb      	ldrb	r3, [r7, #15]
 8002342:	3301      	adds	r3, #1
 8002344:	73fb      	strb	r3, [r7, #15]
 8002346:	7bfb      	ldrb	r3, [r7, #15]
 8002348:	2b07      	cmp	r3, #7
 800234a:	d9f1      	bls.n	8002330 <OneWire_GetFullROM+0x10>
	}
}
 800234c:	bf00      	nop
 800234e:	bf00      	nop
 8002350:	3714      	adds	r7, #20
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr

08002358 <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 8002364:	2300      	movs	r3, #0
 8002366:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8002368:	e022      	b.n	80023b0 <OneWire_CRC8+0x58>
		inbyte = *addr++;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	1c5a      	adds	r2, r3, #1
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8002374:	2308      	movs	r3, #8
 8002376:	737b      	strb	r3, [r7, #13]
 8002378:	e017      	b.n	80023aa <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 800237a:	7bfa      	ldrb	r2, [r7, #15]
 800237c:	7bbb      	ldrb	r3, [r7, #14]
 800237e:	4053      	eors	r3, r2
 8002380:	b2db      	uxtb	r3, r3
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	085b      	lsrs	r3, r3, #1
 800238c:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 800238e:	7b3b      	ldrb	r3, [r7, #12]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d004      	beq.n	800239e <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 800239a:	43db      	mvns	r3, r3
 800239c:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 800239e:	7bbb      	ldrb	r3, [r7, #14]
 80023a0:	085b      	lsrs	r3, r3, #1
 80023a2:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 80023a4:	7b7b      	ldrb	r3, [r7, #13]
 80023a6:	3b01      	subs	r3, #1
 80023a8:	737b      	strb	r3, [r7, #13]
 80023aa:	7b7b      	ldrb	r3, [r7, #13]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1e4      	bne.n	800237a <OneWire_CRC8+0x22>
	while (len--) {
 80023b0:	78fb      	ldrb	r3, [r7, #3]
 80023b2:	1e5a      	subs	r2, r3, #1
 80023b4:	70fa      	strb	r2, [r7, #3]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1d7      	bne.n	800236a <OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr

080023c6 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80023c6:	b480      	push	{r7}
 80023c8:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80023ca:	bf00      	nop
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bc80      	pop	{r7}
 80023d0:	4770      	bx	lr
	...

080023d4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af04      	add	r7, sp, #16
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80023de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023e2:	9302      	str	r3, [sp, #8]
 80023e4:	2301      	movs	r3, #1
 80023e6:	9301      	str	r3, [sp, #4]
 80023e8:	1dfb      	adds	r3, r7, #7
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	2301      	movs	r3, #1
 80023ee:	2200      	movs	r2, #0
 80023f0:	2178      	movs	r1, #120	@ 0x78
 80023f2:	4803      	ldr	r0, [pc, #12]	@ (8002400 <ssd1306_WriteCommand+0x2c>)
 80023f4:	f001 fcf2 	bl	8003ddc <HAL_I2C_Mem_Write>
}
 80023f8:	bf00      	nop
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000244 	.word	0x20000244

08002404 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af04      	add	r7, sp, #16
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	b29b      	uxth	r3, r3
 8002412:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002416:	9202      	str	r2, [sp, #8]
 8002418:	9301      	str	r3, [sp, #4]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	2301      	movs	r3, #1
 8002420:	2240      	movs	r2, #64	@ 0x40
 8002422:	2178      	movs	r1, #120	@ 0x78
 8002424:	4803      	ldr	r0, [pc, #12]	@ (8002434 <ssd1306_WriteData+0x30>)
 8002426:	f001 fcd9 	bl	8003ddc <HAL_I2C_Mem_Write>
}
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000244 	.word	0x20000244

08002438 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800243c:	f7ff ffc3 	bl	80023c6 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002440:	2064      	movs	r0, #100	@ 0x64
 8002442:	f001 f87f 	bl	8003544 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002446:	2000      	movs	r0, #0
 8002448:	f000 fa2e 	bl	80028a8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800244c:	2020      	movs	r0, #32
 800244e:	f7ff ffc1 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002452:	2000      	movs	r0, #0
 8002454:	f7ff ffbe 	bl	80023d4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002458:	20b0      	movs	r0, #176	@ 0xb0
 800245a:	f7ff ffbb 	bl	80023d4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800245e:	20c8      	movs	r0, #200	@ 0xc8
 8002460:	f7ff ffb8 	bl	80023d4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002464:	2000      	movs	r0, #0
 8002466:	f7ff ffb5 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800246a:	2010      	movs	r0, #16
 800246c:	f7ff ffb2 	bl	80023d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002470:	2040      	movs	r0, #64	@ 0x40
 8002472:	f7ff ffaf 	bl	80023d4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002476:	20ff      	movs	r0, #255	@ 0xff
 8002478:	f000 fa03 	bl	8002882 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800247c:	20a1      	movs	r0, #161	@ 0xa1
 800247e:	f7ff ffa9 	bl	80023d4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002482:	20a6      	movs	r0, #166	@ 0xa6
 8002484:	f7ff ffa6 	bl	80023d4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002488:	20a8      	movs	r0, #168	@ 0xa8
 800248a:	f7ff ffa3 	bl	80023d4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800248e:	203f      	movs	r0, #63	@ 0x3f
 8002490:	f7ff ffa0 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002494:	20a4      	movs	r0, #164	@ 0xa4
 8002496:	f7ff ff9d 	bl	80023d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800249a:	20d3      	movs	r0, #211	@ 0xd3
 800249c:	f7ff ff9a 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80024a0:	2000      	movs	r0, #0
 80024a2:	f7ff ff97 	bl	80023d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80024a6:	20d5      	movs	r0, #213	@ 0xd5
 80024a8:	f7ff ff94 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80024ac:	20f0      	movs	r0, #240	@ 0xf0
 80024ae:	f7ff ff91 	bl	80023d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80024b2:	20d9      	movs	r0, #217	@ 0xd9
 80024b4:	f7ff ff8e 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80024b8:	2022      	movs	r0, #34	@ 0x22
 80024ba:	f7ff ff8b 	bl	80023d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80024be:	20da      	movs	r0, #218	@ 0xda
 80024c0:	f7ff ff88 	bl	80023d4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80024c4:	2012      	movs	r0, #18
 80024c6:	f7ff ff85 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80024ca:	20db      	movs	r0, #219	@ 0xdb
 80024cc:	f7ff ff82 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80024d0:	2020      	movs	r0, #32
 80024d2:	f7ff ff7f 	bl	80023d4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80024d6:	208d      	movs	r0, #141	@ 0x8d
 80024d8:	f7ff ff7c 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80024dc:	2014      	movs	r0, #20
 80024de:	f7ff ff79 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80024e2:	2001      	movs	r0, #1
 80024e4:	f000 f9e0 	bl	80028a8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80024e8:	2000      	movs	r0, #0
 80024ea:	f000 f80f 	bl	800250c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80024ee:	f000 f825 	bl	800253c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80024f2:	4b05      	ldr	r3, [pc, #20]	@ (8002508 <ssd1306_Init+0xd0>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80024f8:	4b03      	ldr	r3, [pc, #12]	@ (8002508 <ssd1306_Init+0xd0>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80024fe:	4b02      	ldr	r3, [pc, #8]	@ (8002508 <ssd1306_Init+0xd0>)
 8002500:	2201      	movs	r2, #1
 8002502:	711a      	strb	r2, [r3, #4]
}
 8002504:	bf00      	nop
 8002506:	bd80      	pop	{r7, pc}
 8002508:	2000078c 	.word	0x2000078c

0800250c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d101      	bne.n	8002520 <ssd1306_Fill+0x14>
 800251c:	2300      	movs	r3, #0
 800251e:	e000      	b.n	8002522 <ssd1306_Fill+0x16>
 8002520:	23ff      	movs	r3, #255	@ 0xff
 8002522:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002526:	4619      	mov	r1, r3
 8002528:	4803      	ldr	r0, [pc, #12]	@ (8002538 <ssd1306_Fill+0x2c>)
 800252a:	f005 f871 	bl	8007610 <memset>
}
 800252e:	bf00      	nop
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000038c 	.word	0x2000038c

0800253c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002542:	2300      	movs	r3, #0
 8002544:	71fb      	strb	r3, [r7, #7]
 8002546:	e016      	b.n	8002576 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	3b50      	subs	r3, #80	@ 0x50
 800254c:	b2db      	uxtb	r3, r3
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff ff40 	bl	80023d4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002554:	2000      	movs	r0, #0
 8002556:	f7ff ff3d 	bl	80023d4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800255a:	2010      	movs	r0, #16
 800255c:	f7ff ff3a 	bl	80023d4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	01db      	lsls	r3, r3, #7
 8002564:	4a08      	ldr	r2, [pc, #32]	@ (8002588 <ssd1306_UpdateScreen+0x4c>)
 8002566:	4413      	add	r3, r2
 8002568:	2180      	movs	r1, #128	@ 0x80
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff ff4a 	bl	8002404 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	3301      	adds	r3, #1
 8002574:	71fb      	strb	r3, [r7, #7]
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	2b07      	cmp	r3, #7
 800257a:	d9e5      	bls.n	8002548 <ssd1306_UpdateScreen+0xc>
    }
}
 800257c:	bf00      	nop
 800257e:	bf00      	nop
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	2000038c 	.word	0x2000038c

0800258c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	71fb      	strb	r3, [r7, #7]
 8002596:	460b      	mov	r3, r1
 8002598:	71bb      	strb	r3, [r7, #6]
 800259a:	4613      	mov	r3, r2
 800259c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	db3d      	blt.n	8002622 <ssd1306_DrawPixel+0x96>
 80025a6:	79bb      	ldrb	r3, [r7, #6]
 80025a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80025aa:	d83a      	bhi.n	8002622 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80025ac:	797b      	ldrb	r3, [r7, #5]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d11a      	bne.n	80025e8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80025b2:	79fa      	ldrb	r2, [r7, #7]
 80025b4:	79bb      	ldrb	r3, [r7, #6]
 80025b6:	08db      	lsrs	r3, r3, #3
 80025b8:	b2d8      	uxtb	r0, r3
 80025ba:	4603      	mov	r3, r0
 80025bc:	01db      	lsls	r3, r3, #7
 80025be:	4413      	add	r3, r2
 80025c0:	4a1a      	ldr	r2, [pc, #104]	@ (800262c <ssd1306_DrawPixel+0xa0>)
 80025c2:	5cd3      	ldrb	r3, [r2, r3]
 80025c4:	b25a      	sxtb	r2, r3
 80025c6:	79bb      	ldrb	r3, [r7, #6]
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	2101      	movs	r1, #1
 80025ce:	fa01 f303 	lsl.w	r3, r1, r3
 80025d2:	b25b      	sxtb	r3, r3
 80025d4:	4313      	orrs	r3, r2
 80025d6:	b259      	sxtb	r1, r3
 80025d8:	79fa      	ldrb	r2, [r7, #7]
 80025da:	4603      	mov	r3, r0
 80025dc:	01db      	lsls	r3, r3, #7
 80025de:	4413      	add	r3, r2
 80025e0:	b2c9      	uxtb	r1, r1
 80025e2:	4a12      	ldr	r2, [pc, #72]	@ (800262c <ssd1306_DrawPixel+0xa0>)
 80025e4:	54d1      	strb	r1, [r2, r3]
 80025e6:	e01d      	b.n	8002624 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80025e8:	79fa      	ldrb	r2, [r7, #7]
 80025ea:	79bb      	ldrb	r3, [r7, #6]
 80025ec:	08db      	lsrs	r3, r3, #3
 80025ee:	b2d8      	uxtb	r0, r3
 80025f0:	4603      	mov	r3, r0
 80025f2:	01db      	lsls	r3, r3, #7
 80025f4:	4413      	add	r3, r2
 80025f6:	4a0d      	ldr	r2, [pc, #52]	@ (800262c <ssd1306_DrawPixel+0xa0>)
 80025f8:	5cd3      	ldrb	r3, [r2, r3]
 80025fa:	b25a      	sxtb	r2, r3
 80025fc:	79bb      	ldrb	r3, [r7, #6]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	2101      	movs	r1, #1
 8002604:	fa01 f303 	lsl.w	r3, r1, r3
 8002608:	b25b      	sxtb	r3, r3
 800260a:	43db      	mvns	r3, r3
 800260c:	b25b      	sxtb	r3, r3
 800260e:	4013      	ands	r3, r2
 8002610:	b259      	sxtb	r1, r3
 8002612:	79fa      	ldrb	r2, [r7, #7]
 8002614:	4603      	mov	r3, r0
 8002616:	01db      	lsls	r3, r3, #7
 8002618:	4413      	add	r3, r2
 800261a:	b2c9      	uxtb	r1, r1
 800261c:	4a03      	ldr	r2, [pc, #12]	@ (800262c <ssd1306_DrawPixel+0xa0>)
 800261e:	54d1      	strb	r1, [r2, r3]
 8002620:	e000      	b.n	8002624 <ssd1306_DrawPixel+0x98>
        return;
 8002622:	bf00      	nop
    }
}
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	bc80      	pop	{r7}
 800262a:	4770      	bx	lr
 800262c:	2000038c 	.word	0x2000038c

08002630 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002630:	b590      	push	{r4, r7, lr}
 8002632:	b089      	sub	sp, #36	@ 0x24
 8002634:	af00      	add	r7, sp, #0
 8002636:	4604      	mov	r4, r0
 8002638:	4638      	mov	r0, r7
 800263a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800263e:	4623      	mov	r3, r4
 8002640:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	2b1f      	cmp	r3, #31
 8002646:	d902      	bls.n	800264e <ssd1306_WriteChar+0x1e>
 8002648:	7bfb      	ldrb	r3, [r7, #15]
 800264a:	2b7e      	cmp	r3, #126	@ 0x7e
 800264c:	d901      	bls.n	8002652 <ssd1306_WriteChar+0x22>
        return 0;
 800264e:	2300      	movs	r3, #0
 8002650:	e077      	b.n	8002742 <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002652:	4b3e      	ldr	r3, [pc, #248]	@ (800274c <ssd1306_WriteChar+0x11c>)
 8002654:	881b      	ldrh	r3, [r3, #0]
 8002656:	461a      	mov	r2, r3
 8002658:	783b      	ldrb	r3, [r7, #0]
 800265a:	4413      	add	r3, r2
 800265c:	2b80      	cmp	r3, #128	@ 0x80
 800265e:	dc06      	bgt.n	800266e <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002660:	4b3a      	ldr	r3, [pc, #232]	@ (800274c <ssd1306_WriteChar+0x11c>)
 8002662:	885b      	ldrh	r3, [r3, #2]
 8002664:	461a      	mov	r2, r3
 8002666:	787b      	ldrb	r3, [r7, #1]
 8002668:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 800266a:	2b40      	cmp	r3, #64	@ 0x40
 800266c:	dd01      	ble.n	8002672 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 800266e:	2300      	movs	r3, #0
 8002670:	e067      	b.n	8002742 <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
 8002676:	e04e      	b.n	8002716 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	7bfb      	ldrb	r3, [r7, #15]
 800267c:	3b20      	subs	r3, #32
 800267e:	7879      	ldrb	r1, [r7, #1]
 8002680:	fb01 f303 	mul.w	r3, r1, r3
 8002684:	4619      	mov	r1, r3
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	440b      	add	r3, r1
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	4413      	add	r3, r2
 800268e:	881b      	ldrh	r3, [r3, #0]
 8002690:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8002692:	2300      	movs	r3, #0
 8002694:	61bb      	str	r3, [r7, #24]
 8002696:	e036      	b.n	8002706 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8002698:	697a      	ldr	r2, [r7, #20]
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d013      	beq.n	80026d0 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80026a8:	4b28      	ldr	r3, [pc, #160]	@ (800274c <ssd1306_WriteChar+0x11c>)
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	4413      	add	r3, r2
 80026b4:	b2d8      	uxtb	r0, r3
 80026b6:	4b25      	ldr	r3, [pc, #148]	@ (800274c <ssd1306_WriteChar+0x11c>)
 80026b8:	885b      	ldrh	r3, [r3, #2]
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	4413      	add	r3, r2
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80026c8:	4619      	mov	r1, r3
 80026ca:	f7ff ff5f 	bl	800258c <ssd1306_DrawPixel>
 80026ce:	e017      	b.n	8002700 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80026d0:	4b1e      	ldr	r3, [pc, #120]	@ (800274c <ssd1306_WriteChar+0x11c>)
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	4413      	add	r3, r2
 80026dc:	b2d8      	uxtb	r0, r3
 80026de:	4b1b      	ldr	r3, [pc, #108]	@ (800274c <ssd1306_WriteChar+0x11c>)
 80026e0:	885b      	ldrh	r3, [r3, #2]
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	4413      	add	r3, r2
 80026ea:	b2d9      	uxtb	r1, r3
 80026ec:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	bf0c      	ite	eq
 80026f4:	2301      	moveq	r3, #1
 80026f6:	2300      	movne	r3, #0
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	461a      	mov	r2, r3
 80026fc:	f7ff ff46 	bl	800258c <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	3301      	adds	r3, #1
 8002704:	61bb      	str	r3, [r7, #24]
 8002706:	783b      	ldrb	r3, [r7, #0]
 8002708:	461a      	mov	r2, r3
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	4293      	cmp	r3, r2
 800270e:	d3c3      	bcc.n	8002698 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	3301      	adds	r3, #1
 8002714:	61fb      	str	r3, [r7, #28]
 8002716:	787b      	ldrb	r3, [r7, #1]
 8002718:	461a      	mov	r2, r3
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	4293      	cmp	r3, r2
 800271e:	d3ab      	bcc.n	8002678 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8002720:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <ssd1306_WriteChar+0x11c>)
 8002722:	881b      	ldrh	r3, [r3, #0]
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	2a00      	cmp	r2, #0
 8002728:	d005      	beq.n	8002736 <ssd1306_WriteChar+0x106>
 800272a:	68b9      	ldr	r1, [r7, #8]
 800272c:	7bfa      	ldrb	r2, [r7, #15]
 800272e:	3a20      	subs	r2, #32
 8002730:	440a      	add	r2, r1
 8002732:	7812      	ldrb	r2, [r2, #0]
 8002734:	e000      	b.n	8002738 <ssd1306_WriteChar+0x108>
 8002736:	783a      	ldrb	r2, [r7, #0]
 8002738:	4413      	add	r3, r2
 800273a:	b29a      	uxth	r2, r3
 800273c:	4b03      	ldr	r3, [pc, #12]	@ (800274c <ssd1306_WriteChar+0x11c>)
 800273e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002740:	7bfb      	ldrb	r3, [r7, #15]
}
 8002742:	4618      	mov	r0, r3
 8002744:	3724      	adds	r7, #36	@ 0x24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd90      	pop	{r4, r7, pc}
 800274a:	bf00      	nop
 800274c:	2000078c 	.word	0x2000078c

08002750 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af02      	add	r7, sp, #8
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	4638      	mov	r0, r7
 800275a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800275e:	e013      	b.n	8002788 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	7818      	ldrb	r0, [r3, #0]
 8002764:	7e3b      	ldrb	r3, [r7, #24]
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	463b      	mov	r3, r7
 800276a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800276c:	f7ff ff60 	bl	8002630 <ssd1306_WriteChar>
 8002770:	4603      	mov	r3, r0
 8002772:	461a      	mov	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	429a      	cmp	r2, r3
 800277a:	d002      	beq.n	8002782 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	e008      	b.n	8002794 <ssd1306_WriteString+0x44>
        }
        str++;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	3301      	adds	r3, #1
 8002786:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1e7      	bne.n	8002760 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	781b      	ldrb	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	460a      	mov	r2, r1
 80027a6:	71fb      	strb	r3, [r7, #7]
 80027a8:	4613      	mov	r3, r2
 80027aa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80027ac:	79fb      	ldrb	r3, [r7, #7]
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	4b05      	ldr	r3, [pc, #20]	@ (80027c8 <ssd1306_SetCursor+0x2c>)
 80027b2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80027b4:	79bb      	ldrb	r3, [r7, #6]
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	4b03      	ldr	r3, [pc, #12]	@ (80027c8 <ssd1306_SetCursor+0x2c>)
 80027ba:	805a      	strh	r2, [r3, #2]
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	2000078c 	.word	0x2000078c

080027cc <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	603a      	str	r2, [r7, #0]
 80027d4:	461a      	mov	r2, r3
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]
 80027da:	460b      	mov	r3, r1
 80027dc:	71bb      	strb	r3, [r7, #6]
 80027de:	4613      	mov	r3, r2
 80027e0:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80027e2:	797b      	ldrb	r3, [r7, #5]
 80027e4:	3307      	adds	r3, #7
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	da00      	bge.n	80027ec <ssd1306_DrawBitmap+0x20>
 80027ea:	3307      	adds	r3, #7
 80027ec:	10db      	asrs	r3, r3, #3
 80027ee:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80027f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	db3e      	blt.n	800287a <ssd1306_DrawBitmap+0xae>
 80027fc:	79bb      	ldrb	r3, [r7, #6]
 80027fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8002800:	d83b      	bhi.n	800287a <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8002802:	2300      	movs	r3, #0
 8002804:	73bb      	strb	r3, [r7, #14]
 8002806:	e033      	b.n	8002870 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002808:	2300      	movs	r3, #0
 800280a:	737b      	strb	r3, [r7, #13]
 800280c:	e026      	b.n	800285c <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 800280e:	7b7b      	ldrb	r3, [r7, #13]
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002818:	7bfb      	ldrb	r3, [r7, #15]
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	73fb      	strb	r3, [r7, #15]
 800281e:	e00d      	b.n	800283c <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002820:	7bbb      	ldrb	r3, [r7, #14]
 8002822:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002826:	fb02 f303 	mul.w	r3, r2, r3
 800282a:	7b7a      	ldrb	r2, [r7, #13]
 800282c:	08d2      	lsrs	r2, r2, #3
 800282e:	b2d2      	uxtb	r2, r2
 8002830:	4413      	add	r3, r2
 8002832:	461a      	mov	r2, r3
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	4413      	add	r3, r2
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 800283c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002840:	2b00      	cmp	r3, #0
 8002842:	da08      	bge.n	8002856 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002844:	79fa      	ldrb	r2, [r7, #7]
 8002846:	7b7b      	ldrb	r3, [r7, #13]
 8002848:	4413      	add	r3, r2
 800284a:	b2db      	uxtb	r3, r3
 800284c:	7f3a      	ldrb	r2, [r7, #28]
 800284e:	79b9      	ldrb	r1, [r7, #6]
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff fe9b 	bl	800258c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8002856:	7b7b      	ldrb	r3, [r7, #13]
 8002858:	3301      	adds	r3, #1
 800285a:	737b      	strb	r3, [r7, #13]
 800285c:	7b7a      	ldrb	r2, [r7, #13]
 800285e:	797b      	ldrb	r3, [r7, #5]
 8002860:	429a      	cmp	r2, r3
 8002862:	d3d4      	bcc.n	800280e <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002864:	7bbb      	ldrb	r3, [r7, #14]
 8002866:	3301      	adds	r3, #1
 8002868:	73bb      	strb	r3, [r7, #14]
 800286a:	79bb      	ldrb	r3, [r7, #6]
 800286c:	3301      	adds	r3, #1
 800286e:	71bb      	strb	r3, [r7, #6]
 8002870:	7bba      	ldrb	r2, [r7, #14]
 8002872:	7e3b      	ldrb	r3, [r7, #24]
 8002874:	429a      	cmp	r2, r3
 8002876:	d3c7      	bcc.n	8002808 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8002878:	e000      	b.n	800287c <ssd1306_DrawBitmap+0xb0>
        return;
 800287a:	bf00      	nop
}
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002882:	b580      	push	{r7, lr}
 8002884:	b084      	sub	sp, #16
 8002886:	af00      	add	r7, sp, #0
 8002888:	4603      	mov	r3, r0
 800288a:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800288c:	2381      	movs	r3, #129	@ 0x81
 800288e:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002890:	7bfb      	ldrb	r3, [r7, #15]
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff fd9e 	bl	80023d4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff fd9a 	bl	80023d4 <ssd1306_WriteCommand>
}
 80028a0:	bf00      	nop
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	4603      	mov	r3, r0
 80028b0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d005      	beq.n	80028c4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80028b8:	23af      	movs	r3, #175	@ 0xaf
 80028ba:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80028bc:	4b08      	ldr	r3, [pc, #32]	@ (80028e0 <ssd1306_SetDisplayOn+0x38>)
 80028be:	2201      	movs	r2, #1
 80028c0:	715a      	strb	r2, [r3, #5]
 80028c2:	e004      	b.n	80028ce <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80028c4:	23ae      	movs	r3, #174	@ 0xae
 80028c6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80028c8:	4b05      	ldr	r3, [pc, #20]	@ (80028e0 <ssd1306_SetDisplayOn+0x38>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff fd7f 	bl	80023d4 <ssd1306_WriteCommand>
}
 80028d6:	bf00      	nop
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	2000078c 	.word	0x2000078c

080028e4 <ssd1306_draw_egg_shaking>:
*/
}



void ssd1306_draw_egg_shaking(){
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af02      	add	r7, sp, #8
	//egg standing still
    ssd1306_Fill(Black);
 80028ea:	2000      	movs	r0, #0
 80028ec:	f7ff fe0e 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,egg_centre_63x64,63,64,White);
 80028f0:	2301      	movs	r3, #1
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	2340      	movs	r3, #64	@ 0x40
 80028f6:	9300      	str	r3, [sp, #0]
 80028f8:	233f      	movs	r3, #63	@ 0x3f
 80028fa:	4a46      	ldr	r2, [pc, #280]	@ (8002a14 <ssd1306_draw_egg_shaking+0x130>)
 80028fc:	2100      	movs	r1, #0
 80028fe:	2020      	movs	r0, #32
 8002900:	f7ff ff64 	bl	80027cc <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8002904:	f7ff fe1a 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(1000);
 8002908:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800290c:	f000 fe1a 	bl	8003544 <HAL_Delay>

    //Egg shaking starts
    ssd1306_Fill(Black);
 8002910:	2000      	movs	r0, #0
 8002912:	f7ff fdfb 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(39,0,egg_tilt_left1_49x64,49,64,White);
 8002916:	2301      	movs	r3, #1
 8002918:	9301      	str	r3, [sp, #4]
 800291a:	2340      	movs	r3, #64	@ 0x40
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	2331      	movs	r3, #49	@ 0x31
 8002920:	4a3d      	ldr	r2, [pc, #244]	@ (8002a18 <ssd1306_draw_egg_shaking+0x134>)
 8002922:	2100      	movs	r1, #0
 8002924:	2027      	movs	r0, #39	@ 0x27
 8002926:	f7ff ff51 	bl	80027cc <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 800292a:	f7ff fe07 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(200);
 800292e:	20c8      	movs	r0, #200	@ 0xc8
 8002930:	f000 fe08 	bl	8003544 <HAL_Delay>

    ssd1306_Fill(Black);
 8002934:	2000      	movs	r0, #0
 8002936:	f7ff fde9 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(35,0,egg_tilt_left2_57x64,57,64,White);
 800293a:	2301      	movs	r3, #1
 800293c:	9301      	str	r3, [sp, #4]
 800293e:	2340      	movs	r3, #64	@ 0x40
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	2339      	movs	r3, #57	@ 0x39
 8002944:	4a35      	ldr	r2, [pc, #212]	@ (8002a1c <ssd1306_draw_egg_shaking+0x138>)
 8002946:	2100      	movs	r1, #0
 8002948:	2023      	movs	r0, #35	@ 0x23
 800294a:	f7ff ff3f 	bl	80027cc <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 800294e:	f7ff fdf5 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(200);
 8002952:	20c8      	movs	r0, #200	@ 0xc8
 8002954:	f000 fdf6 	bl	8003544 <HAL_Delay>

    ssd1306_Fill(Black);
 8002958:	2000      	movs	r0, #0
 800295a:	f7ff fdd7 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,egg_centre_63x64,63,64,White);
 800295e:	2301      	movs	r3, #1
 8002960:	9301      	str	r3, [sp, #4]
 8002962:	2340      	movs	r3, #64	@ 0x40
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	233f      	movs	r3, #63	@ 0x3f
 8002968:	4a2a      	ldr	r2, [pc, #168]	@ (8002a14 <ssd1306_draw_egg_shaking+0x130>)
 800296a:	2100      	movs	r1, #0
 800296c:	2020      	movs	r0, #32
 800296e:	f7ff ff2d 	bl	80027cc <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8002972:	f7ff fde3 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(200);
 8002976:	20c8      	movs	r0, #200	@ 0xc8
 8002978:	f000 fde4 	bl	8003544 <HAL_Delay>

    ssd1306_Fill(Black);
 800297c:	2000      	movs	r0, #0
 800297e:	f7ff fdc5 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(37,0,egg_tilt_right1_53x64,53,64,White);
 8002982:	2301      	movs	r3, #1
 8002984:	9301      	str	r3, [sp, #4]
 8002986:	2340      	movs	r3, #64	@ 0x40
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	2335      	movs	r3, #53	@ 0x35
 800298c:	4a24      	ldr	r2, [pc, #144]	@ (8002a20 <ssd1306_draw_egg_shaking+0x13c>)
 800298e:	2100      	movs	r1, #0
 8002990:	2025      	movs	r0, #37	@ 0x25
 8002992:	f7ff ff1b 	bl	80027cc <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8002996:	f7ff fdd1 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(200);
 800299a:	20c8      	movs	r0, #200	@ 0xc8
 800299c:	f000 fdd2 	bl	8003544 <HAL_Delay>

    ssd1306_Fill(Black);
 80029a0:	2000      	movs	r0, #0
 80029a2:	f7ff fdb3 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(40,0,egg_tilt_right2_48x64,48,64,White);
 80029a6:	2301      	movs	r3, #1
 80029a8:	9301      	str	r3, [sp, #4]
 80029aa:	2340      	movs	r3, #64	@ 0x40
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	2330      	movs	r3, #48	@ 0x30
 80029b0:	4a1c      	ldr	r2, [pc, #112]	@ (8002a24 <ssd1306_draw_egg_shaking+0x140>)
 80029b2:	2100      	movs	r1, #0
 80029b4:	2028      	movs	r0, #40	@ 0x28
 80029b6:	f7ff ff09 	bl	80027cc <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 80029ba:	f7ff fdbf 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(200);
 80029be:	20c8      	movs	r0, #200	@ 0xc8
 80029c0:	f000 fdc0 	bl	8003544 <HAL_Delay>

    ssd1306_Fill(Black);
 80029c4:	2000      	movs	r0, #0
 80029c6:	f7ff fda1 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(37,0,egg_tilt_right1_53x64,53,64,White);
 80029ca:	2301      	movs	r3, #1
 80029cc:	9301      	str	r3, [sp, #4]
 80029ce:	2340      	movs	r3, #64	@ 0x40
 80029d0:	9300      	str	r3, [sp, #0]
 80029d2:	2335      	movs	r3, #53	@ 0x35
 80029d4:	4a12      	ldr	r2, [pc, #72]	@ (8002a20 <ssd1306_draw_egg_shaking+0x13c>)
 80029d6:	2100      	movs	r1, #0
 80029d8:	2025      	movs	r0, #37	@ 0x25
 80029da:	f7ff fef7 	bl	80027cc <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 80029de:	f7ff fdad 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(200);
 80029e2:	20c8      	movs	r0, #200	@ 0xc8
 80029e4:	f000 fdae 	bl	8003544 <HAL_Delay>

    //egg standing still
    ssd1306_Fill(Black);
 80029e8:	2000      	movs	r0, #0
 80029ea:	f7ff fd8f 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(32,0,egg_centre_63x64 ,63,64,White);
 80029ee:	2301      	movs	r3, #1
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	2340      	movs	r3, #64	@ 0x40
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	233f      	movs	r3, #63	@ 0x3f
 80029f8:	4a06      	ldr	r2, [pc, #24]	@ (8002a14 <ssd1306_draw_egg_shaking+0x130>)
 80029fa:	2100      	movs	r1, #0
 80029fc:	2020      	movs	r0, #32
 80029fe:	f7ff fee5 	bl	80027cc <ssd1306_DrawBitmap>
    ssd1306_UpdateScreen();
 8002a02:	f7ff fd9b 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(1000);
 8002a06:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a0a:	f000 fd9b 	bl	8003544 <HAL_Delay>

}
 8002a0e:	bf00      	nop
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	0800b6b8 	.word	0x0800b6b8
 8002a18:	0800b8b8 	.word	0x0800b8b8
 8002a1c:	0800ba78 	.word	0x0800ba78
 8002a20:	0800bc78 	.word	0x0800bc78
 8002a24:	0800be38 	.word	0x0800be38

08002a28 <ssd1306_draw_egg_breaking>:

void ssd1306_draw_egg_breaking(){
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af02      	add	r7, sp, #8
    //egg breaking
    int x = 44;
 8002a2e:	232c      	movs	r3, #44	@ 0x2c
 8002a30:	617b      	str	r3, [r7, #20]
    int y = 30;
 8002a32:	231e      	movs	r3, #30
 8002a34:	607b      	str	r3, [r7, #4]
    int crack_height = 0;
 8002a36:	2300      	movs	r3, #0
 8002a38:	613b      	str	r3, [r7, #16]
    int direction = 1;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	60fb      	str	r3, [r7, #12]
    int buffer = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60bb      	str	r3, [r7, #8]

    ssd1306_SetCursor(35, 55);
 8002a42:	2137      	movs	r1, #55	@ 0x37
 8002a44:	2023      	movs	r0, #35	@ 0x23
 8002a46:	f7ff fea9 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Hatching..", Font_6x8, Black);
 8002a4a:	4b22      	ldr	r3, [pc, #136]	@ (8002ad4 <ssd1306_draw_egg_breaking+0xac>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	9200      	str	r2, [sp, #0]
 8002a50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a52:	4821      	ldr	r0, [pc, #132]	@ (8002ad8 <ssd1306_draw_egg_breaking+0xb0>)
 8002a54:	f7ff fe7c 	bl	8002750 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8002a58:	f7ff fd70 	bl	800253c <ssd1306_UpdateScreen>

    //draw from 30 < y < 33
    // to make y fluctuate from 30~33, use an equation y = y + buffer+ crack_height*direction
    // Y must be going from 30 to 33, and come back to 30 again and repeat. (30 - 31 - 32 - 33 - 32 - 31 - 30 * n times)

    while(x<84){
 8002a5c:	e031      	b.n	8002ac2 <ssd1306_draw_egg_breaking+0x9a>
        ssd1306_DrawPixel(x, y + buffer+ crack_height*direction, Black);
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	b2d8      	uxtb	r0, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	4413      	add	r3, r2
 8002a6c:	b2da      	uxtb	r2, r3
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	68f9      	ldr	r1, [r7, #12]
 8002a74:	b2c9      	uxtb	r1, r1
 8002a76:	fb01 f303 	mul.w	r3, r1, r3
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	4413      	add	r3, r2
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2200      	movs	r2, #0
 8002a82:	4619      	mov	r1, r3
 8002a84:	f7ff fd82 	bl	800258c <ssd1306_DrawPixel>
        ssd1306_UpdateScreen();
 8002a88:	f7ff fd58 	bl	800253c <ssd1306_UpdateScreen>
        HAL_Delay(50);
 8002a8c:	2032      	movs	r0, #50	@ 0x32
 8002a8e:	f000 fd59 	bl	8003544 <HAL_Delay>

        x++;
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	3301      	adds	r3, #1
 8002a96:	617b      	str	r3, [r7, #20]
        crack_height++;
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	613b      	str	r3, [r7, #16]
        if(crack_height ==4){
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d10e      	bne.n	8002ac2 <ssd1306_draw_egg_breaking+0x9a>
        	crack_height =0;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	613b      	str	r3, [r7, #16]

        	if(direction ==1){
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d105      	bne.n	8002aba <ssd1306_draw_egg_breaking+0x92>
        		direction =-1;
 8002aae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ab2:	60fb      	str	r3, [r7, #12]
        		buffer =3;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	e003      	b.n	8002ac2 <ssd1306_draw_egg_breaking+0x9a>
        	}
        	else{
        		direction =1;
 8002aba:	2301      	movs	r3, #1
 8002abc:	60fb      	str	r3, [r7, #12]
        		buffer =0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60bb      	str	r3, [r7, #8]
    while(x<84){
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2b53      	cmp	r3, #83	@ 0x53
 8002ac6:	ddca      	ble.n	8002a5e <ssd1306_draw_egg_breaking+0x36>



    }

}
 8002ac8:	bf00      	nop
 8002aca:	bf00      	nop
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	0800b6a0 	.word	0x0800b6a0
 8002ad8:	0800a1d4 	.word	0x0800a1d4

08002adc <ssd1306_draw_egg_hatching>:

void ssd1306_draw_egg_hatching(){
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af02      	add	r7, sp, #8
    HAL_Delay(3000);
 8002ae2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002ae6:	f000 fd2d 	bl	8003544 <HAL_Delay>
    ssd1306_Fill(Black);
 8002aea:	2000      	movs	r0, #0
 8002aec:	f7ff fd0e 	bl	800250c <ssd1306_Fill>
    ssd1306_DrawBitmap(0,0,egg_hatching_128x64,128,64,White);
 8002af0:	2301      	movs	r3, #1
 8002af2:	9301      	str	r3, [sp, #4]
 8002af4:	2340      	movs	r3, #64	@ 0x40
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	2380      	movs	r3, #128	@ 0x80
 8002afa:	4a11      	ldr	r2, [pc, #68]	@ (8002b40 <ssd1306_draw_egg_hatching+0x64>)
 8002afc:	2100      	movs	r1, #0
 8002afe:	2000      	movs	r0, #0
 8002b00:	f7ff fe64 	bl	80027cc <ssd1306_DrawBitmap>

    ssd1306_SetCursor(0, 45);
 8002b04:	212d      	movs	r1, #45	@ 0x2d
 8002b06:	2000      	movs	r0, #0
 8002b08:	f7ff fe48 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Your little ones' ", Font_6x8, Black);
 8002b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002b44 <ssd1306_draw_egg_hatching+0x68>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	9200      	str	r2, [sp, #0]
 8002b12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b14:	480c      	ldr	r0, [pc, #48]	@ (8002b48 <ssd1306_draw_egg_hatching+0x6c>)
 8002b16:	f7ff fe1b 	bl	8002750 <ssd1306_WriteString>
    ssd1306_SetCursor(45, 55);
 8002b1a:	2137      	movs	r1, #55	@ 0x37
 8002b1c:	202d      	movs	r0, #45	@ 0x2d
 8002b1e:	f7ff fe3d 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("best start", Font_6x8, Black);
 8002b22:	4b08      	ldr	r3, [pc, #32]	@ (8002b44 <ssd1306_draw_egg_hatching+0x68>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	9200      	str	r2, [sp, #0]
 8002b28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b2a:	4808      	ldr	r0, [pc, #32]	@ (8002b4c <ssd1306_draw_egg_hatching+0x70>)
 8002b2c:	f7ff fe10 	bl	8002750 <ssd1306_WriteString>



    ssd1306_UpdateScreen();
 8002b30:	f7ff fd04 	bl	800253c <ssd1306_UpdateScreen>

    ssd1306_UpdateScreen();
 8002b34:	f7ff fd02 	bl	800253c <ssd1306_UpdateScreen>



}
 8002b38:	bf00      	nop
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	0800bfb8 	.word	0x0800bfb8
 8002b44:	0800b6a0 	.word	0x0800b6a0
 8002b48:	0800a1e0 	.word	0x0800a1e0
 8002b4c:	0800a1f4 	.word	0x0800a1f4

08002b50 <ssd1306_egg_incubator_booting>:

void ssd1306_egg_incubator_booting(){
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
	ssd1306_Init();
 8002b54:	f7ff fc70 	bl	8002438 <ssd1306_Init>
	ssd1306_draw_egg_shaking();
 8002b58:	f7ff fec4 	bl	80028e4 <ssd1306_draw_egg_shaking>
	ssd1306_draw_egg_shaking();
 8002b5c:	f7ff fec2 	bl	80028e4 <ssd1306_draw_egg_shaking>
	ssd1306_draw_egg_breaking();
 8002b60:	f7ff ff62 	bl	8002a28 <ssd1306_draw_egg_breaking>
	ssd1306_draw_egg_hatching();
 8002b64:	f7ff ffba 	bl	8002adc <ssd1306_draw_egg_hatching>
	HAL_Delay(2000);
 8002b68:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002b6c:	f000 fcea 	bl	8003544 <HAL_Delay>
}
 8002b70:	bf00      	nop
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <ssd1306_show_egg_incubator_state_first_page>:

void ssd1306_show_egg_incubator_state_first_page(char* status, float temperature, int heater_state){
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b08e      	sub	sp, #56	@ 0x38
 8002b78:	af02      	add	r7, sp, #8
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]

    char buffer[32]; //    

	ssd1306_Fill(Black);
 8002b80:	2000      	movs	r0, #0
 8002b82:	f7ff fcc3 	bl	800250c <ssd1306_Fill>
    ssd1306_SetCursor(30, 4);
 8002b86:	2104      	movs	r1, #4
 8002b88:	201e      	movs	r0, #30
 8002b8a:	f7ff fe07 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Egg Incubator", Font_6x8, White);
 8002b8e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c7c <ssd1306_show_egg_incubator_state_first_page+0x108>)
 8002b90:	2201      	movs	r2, #1
 8002b92:	9200      	str	r2, [sp, #0]
 8002b94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b96:	483a      	ldr	r0, [pc, #232]	@ (8002c80 <ssd1306_show_egg_incubator_state_first_page+0x10c>)
 8002b98:	f7ff fdda 	bl	8002750 <ssd1306_WriteString>
    ssd1306_SetCursor(4, 14);
 8002b9c:	210e      	movs	r1, #14
 8002b9e:	2004      	movs	r0, #4
 8002ba0:	f7ff fdfc 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString(" ---------------------", Font_6x8, White);
 8002ba4:	4b35      	ldr	r3, [pc, #212]	@ (8002c7c <ssd1306_show_egg_incubator_state_first_page+0x108>)
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	9200      	str	r2, [sp, #0]
 8002baa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bac:	4835      	ldr	r0, [pc, #212]	@ (8002c84 <ssd1306_show_egg_incubator_state_first_page+0x110>)
 8002bae:	f7ff fdcf 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 24);
 8002bb2:	2118      	movs	r1, #24
 8002bb4:	2004      	movs	r0, #4
 8002bb6:	f7ff fdf1 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Current Status:  ", Font_6x8, White);
 8002bba:	4b30      	ldr	r3, [pc, #192]	@ (8002c7c <ssd1306_show_egg_incubator_state_first_page+0x108>)
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	9200      	str	r2, [sp, #0]
 8002bc0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bc2:	4831      	ldr	r0, [pc, #196]	@ (8002c88 <ssd1306_show_egg_incubator_state_first_page+0x114>)
 8002bc4:	f7ff fdc4 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 34);
 8002bc8:	2122      	movs	r1, #34	@ 0x22
 8002bca:	2004      	movs	r0, #4
 8002bcc:	f7ff fde6 	bl	800279c <ssd1306_SetCursor>
    sprintf(buffer, "%s", status);
 8002bd0:	f107 0310 	add.w	r3, r7, #16
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	492d      	ldr	r1, [pc, #180]	@ (8002c8c <ssd1306_show_egg_incubator_state_first_page+0x118>)
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f003 fd8d 	bl	80066f8 <siprintf>
    ssd1306_WriteString(buffer, Font_6x8, White);
 8002bde:	4b27      	ldr	r3, [pc, #156]	@ (8002c7c <ssd1306_show_egg_incubator_state_first_page+0x108>)
 8002be0:	f107 0010 	add.w	r0, r7, #16
 8002be4:	2201      	movs	r2, #1
 8002be6:	9200      	str	r2, [sp, #0]
 8002be8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bea:	f7ff fdb1 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 44);
 8002bee:	212c      	movs	r1, #44	@ 0x2c
 8002bf0:	2004      	movs	r0, #4
 8002bf2:	f7ff fdd3 	bl	800279c <ssd1306_SetCursor>
    sprintf(buffer, "Temperature: %.1f C", temperature);
 8002bf6:	68b8      	ldr	r0, [r7, #8]
 8002bf8:	f7fd fc16 	bl	8000428 <__aeabi_f2d>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	460b      	mov	r3, r1
 8002c00:	f107 0010 	add.w	r0, r7, #16
 8002c04:	4922      	ldr	r1, [pc, #136]	@ (8002c90 <ssd1306_show_egg_incubator_state_first_page+0x11c>)
 8002c06:	f003 fd77 	bl	80066f8 <siprintf>
    ssd1306_WriteString(buffer, Font_6x8, White);
 8002c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002c7c <ssd1306_show_egg_incubator_state_first_page+0x108>)
 8002c0c:	f107 0010 	add.w	r0, r7, #16
 8002c10:	2201      	movs	r2, #1
 8002c12:	9200      	str	r2, [sp, #0]
 8002c14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c16:	f7ff fd9b 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 54);
 8002c1a:	2136      	movs	r1, #54	@ 0x36
 8002c1c:	2004      	movs	r0, #4
 8002c1e:	f7ff fdbd 	bl	800279c <ssd1306_SetCursor>

    if(heater_state){
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00f      	beq.n	8002c48 <ssd1306_show_egg_incubator_state_first_page+0xd4>
        sprintf(buffer, "Heater: %s", "On");
 8002c28:	f107 0310 	add.w	r3, r7, #16
 8002c2c:	4a19      	ldr	r2, [pc, #100]	@ (8002c94 <ssd1306_show_egg_incubator_state_first_page+0x120>)
 8002c2e:	491a      	ldr	r1, [pc, #104]	@ (8002c98 <ssd1306_show_egg_incubator_state_first_page+0x124>)
 8002c30:	4618      	mov	r0, r3
 8002c32:	f003 fd61 	bl	80066f8 <siprintf>
        ssd1306_WriteString(buffer, Font_6x8, White);
 8002c36:	4b11      	ldr	r3, [pc, #68]	@ (8002c7c <ssd1306_show_egg_incubator_state_first_page+0x108>)
 8002c38:	f107 0010 	add.w	r0, r7, #16
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	9200      	str	r2, [sp, #0]
 8002c40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c42:	f7ff fd85 	bl	8002750 <ssd1306_WriteString>
 8002c46:	e00e      	b.n	8002c66 <ssd1306_show_egg_incubator_state_first_page+0xf2>
    }else{
        sprintf(buffer, "Heater: %s", "Off");
 8002c48:	f107 0310 	add.w	r3, r7, #16
 8002c4c:	4a13      	ldr	r2, [pc, #76]	@ (8002c9c <ssd1306_show_egg_incubator_state_first_page+0x128>)
 8002c4e:	4912      	ldr	r1, [pc, #72]	@ (8002c98 <ssd1306_show_egg_incubator_state_first_page+0x124>)
 8002c50:	4618      	mov	r0, r3
 8002c52:	f003 fd51 	bl	80066f8 <siprintf>
        ssd1306_WriteString(buffer, Font_6x8, White);
 8002c56:	4b09      	ldr	r3, [pc, #36]	@ (8002c7c <ssd1306_show_egg_incubator_state_first_page+0x108>)
 8002c58:	f107 0010 	add.w	r0, r7, #16
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	9200      	str	r2, [sp, #0]
 8002c60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c62:	f7ff fd75 	bl	8002750 <ssd1306_WriteString>
    }




    ssd1306_UpdateScreen();
 8002c66:	f7ff fc69 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(4000);
 8002c6a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8002c6e:	f000 fc69 	bl	8003544 <HAL_Delay>

}
 8002c72:	bf00      	nop
 8002c74:	3730      	adds	r7, #48	@ 0x30
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	0800b6a0 	.word	0x0800b6a0
 8002c80:	0800a200 	.word	0x0800a200
 8002c84:	0800a210 	.word	0x0800a210
 8002c88:	0800a228 	.word	0x0800a228
 8002c8c:	0800a23c 	.word	0x0800a23c
 8002c90:	0800a240 	.word	0x0800a240
 8002c94:	0800a254 	.word	0x0800a254
 8002c98:	0800a258 	.word	0x0800a258
 8002c9c:	0800a264 	.word	0x0800a264

08002ca0 <ssd1306_show_egg_incubator_state_second_page>:

void ssd1306_show_egg_incubator_state_second_page(){
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b08a      	sub	sp, #40	@ 0x28
 8002ca4:	af02      	add	r7, sp, #8
	//calculate_time();
	char buffer[32];
	ssd1306_Fill(Black);
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	f7ff fc30 	bl	800250c <ssd1306_Fill>
    ssd1306_SetCursor(4, 4);
 8002cac:	2104      	movs	r1, #4
 8002cae:	2004      	movs	r0, #4
 8002cb0:	f7ff fd74 	bl	800279c <ssd1306_SetCursor>
    sprintf(buffer, "Progress: %lu %%", incubator_info.progress);
 8002cb4:	4b2f      	ldr	r3, [pc, #188]	@ (8002d74 <ssd1306_show_egg_incubator_state_second_page+0xd4>)
 8002cb6:	691a      	ldr	r2, [r3, #16]
 8002cb8:	463b      	mov	r3, r7
 8002cba:	492f      	ldr	r1, [pc, #188]	@ (8002d78 <ssd1306_show_egg_incubator_state_second_page+0xd8>)
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f003 fd1b 	bl	80066f8 <siprintf>
    ssd1306_WriteString(buffer, Font_6x8, White);
 8002cc2:	4b2e      	ldr	r3, [pc, #184]	@ (8002d7c <ssd1306_show_egg_incubator_state_second_page+0xdc>)
 8002cc4:	4638      	mov	r0, r7
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	9200      	str	r2, [sp, #0]
 8002cca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ccc:	f7ff fd40 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 14);
 8002cd0:	210e      	movs	r1, #14
 8002cd2:	2004      	movs	r0, #4
 8002cd4:	f7ff fd62 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString(" ---------------------", Font_6x8, White);
 8002cd8:	4b28      	ldr	r3, [pc, #160]	@ (8002d7c <ssd1306_show_egg_incubator_state_second_page+0xdc>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	9200      	str	r2, [sp, #0]
 8002cde:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ce0:	4827      	ldr	r0, [pc, #156]	@ (8002d80 <ssd1306_show_egg_incubator_state_second_page+0xe0>)
 8002ce2:	f7ff fd35 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 24);
 8002ce6:	2118      	movs	r1, #24
 8002ce8:	2004      	movs	r0, #4
 8002cea:	f7ff fd57 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Incubation Period: ", Font_6x8, White);
 8002cee:	4b23      	ldr	r3, [pc, #140]	@ (8002d7c <ssd1306_show_egg_incubator_state_second_page+0xdc>)
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	9200      	str	r2, [sp, #0]
 8002cf4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cf6:	4823      	ldr	r0, [pc, #140]	@ (8002d84 <ssd1306_show_egg_incubator_state_second_page+0xe4>)
 8002cf8:	f7ff fd2a 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 34);
 8002cfc:	2122      	movs	r1, #34	@ 0x22
 8002cfe:	2004      	movs	r0, #4
 8002d00:	f7ff fd4c 	bl	800279c <ssd1306_SetCursor>
    sprintf(buffer, "  %lu days %lu hours", incubator_info.elapsed_days, incubator_info.elapsed_hours);
 8002d04:	4b1b      	ldr	r3, [pc, #108]	@ (8002d74 <ssd1306_show_egg_incubator_state_second_page+0xd4>)
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	4b1a      	ldr	r3, [pc, #104]	@ (8002d74 <ssd1306_show_egg_incubator_state_second_page+0xd4>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	4638      	mov	r0, r7
 8002d0e:	491e      	ldr	r1, [pc, #120]	@ (8002d88 <ssd1306_show_egg_incubator_state_second_page+0xe8>)
 8002d10:	f003 fcf2 	bl	80066f8 <siprintf>
    ssd1306_WriteString(buffer, Font_6x8, White);
 8002d14:	4b19      	ldr	r3, [pc, #100]	@ (8002d7c <ssd1306_show_egg_incubator_state_second_page+0xdc>)
 8002d16:	4638      	mov	r0, r7
 8002d18:	2201      	movs	r2, #1
 8002d1a:	9200      	str	r2, [sp, #0]
 8002d1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d1e:	f7ff fd17 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 44);
 8002d22:	212c      	movs	r1, #44	@ 0x2c
 8002d24:	2004      	movs	r0, #4
 8002d26:	f7ff fd39 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Time to Hatch:", Font_6x8, White);
 8002d2a:	4b14      	ldr	r3, [pc, #80]	@ (8002d7c <ssd1306_show_egg_incubator_state_second_page+0xdc>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	9200      	str	r2, [sp, #0]
 8002d30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d32:	4816      	ldr	r0, [pc, #88]	@ (8002d8c <ssd1306_show_egg_incubator_state_second_page+0xec>)
 8002d34:	f7ff fd0c 	bl	8002750 <ssd1306_WriteString>

    ssd1306_SetCursor(4, 54);
 8002d38:	2136      	movs	r1, #54	@ 0x36
 8002d3a:	2004      	movs	r0, #4
 8002d3c:	f7ff fd2e 	bl	800279c <ssd1306_SetCursor>
    sprintf(buffer, "  %lu days %lu hours", incubator_info.remaining_days, incubator_info.remaining_hours);
 8002d40:	4b0c      	ldr	r3, [pc, #48]	@ (8002d74 <ssd1306_show_egg_incubator_state_second_page+0xd4>)
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	4b0b      	ldr	r3, [pc, #44]	@ (8002d74 <ssd1306_show_egg_incubator_state_second_page+0xd4>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	4638      	mov	r0, r7
 8002d4a:	490f      	ldr	r1, [pc, #60]	@ (8002d88 <ssd1306_show_egg_incubator_state_second_page+0xe8>)
 8002d4c:	f003 fcd4 	bl	80066f8 <siprintf>
    ssd1306_WriteString(buffer, Font_6x8, White);
 8002d50:	4b0a      	ldr	r3, [pc, #40]	@ (8002d7c <ssd1306_show_egg_incubator_state_second_page+0xdc>)
 8002d52:	4638      	mov	r0, r7
 8002d54:	2201      	movs	r2, #1
 8002d56:	9200      	str	r2, [sp, #0]
 8002d58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002d5a:	f7ff fcf9 	bl	8002750 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8002d5e:	f7ff fbed 	bl	800253c <ssd1306_UpdateScreen>
    HAL_Delay(4000);
 8002d62:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8002d66:	f000 fbed 	bl	8003544 <HAL_Delay>


}
 8002d6a:	bf00      	nop
 8002d6c:	3720      	adds	r7, #32
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000794 	.word	0x20000794
 8002d78:	0800a268 	.word	0x0800a268
 8002d7c:	0800b6a0 	.word	0x0800b6a0
 8002d80:	0800a210 	.word	0x0800a210
 8002d84:	0800a27c 	.word	0x0800a27c
 8002d88:	0800a290 	.word	0x0800a290
 8002d8c:	0800a2a8 	.word	0x0800a2a8

08002d90 <calculate_time>:




void calculate_time(uint32_t *startTime) {
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08c      	sub	sp, #48	@ 0x30
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
    // Reset if the program startup was not saved
    if (*startTime == 0) {
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d108      	bne.n	8002db2 <calculate_time+0x22>
    	*startTime = HAL_GetTick()/1000;
 8002da0:	f000 fbc6 	bl	8003530 <HAL_GetTick>
 8002da4:	4603      	mov	r3, r0
 8002da6:	4a33      	ldr	r2, [pc, #204]	@ (8002e74 <calculate_time+0xe4>)
 8002da8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dac:	099a      	lsrs	r2, r3, #6
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	601a      	str	r2, [r3, #0]
    }

    uint32_t current_time = HAL_GetTick()/1000;
 8002db2:	f000 fbbd 	bl	8003530 <HAL_GetTick>
 8002db6:	4603      	mov	r3, r0
 8002db8:	4a2e      	ldr	r2, [pc, #184]	@ (8002e74 <calculate_time+0xe4>)
 8002dba:	fba2 2303 	umull	r2, r3, r2, r3
 8002dbe:	099b      	lsrs	r3, r3, #6
 8002dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Calculate elapsed time (in seconds) from the start of the program
    uint32_t elapsed_seconds  = current_time - (*startTime);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // Convert seconds to days and hours

    //1814400 = 21days * 24hours * 60minutes * 60seconds
    //if the status is preparing
    if (*startTime == 1814401) {
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a29      	ldr	r2, [pc, #164]	@ (8002e78 <calculate_time+0xe8>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d101      	bne.n	8002dda <calculate_time+0x4a>
    	elapsed_seconds = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    //if the status is completed
    if (*startTime == 1814402) {
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a27      	ldr	r2, [pc, #156]	@ (8002e7c <calculate_time+0xec>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d101      	bne.n	8002de8 <calculate_time+0x58>
    	elapsed_seconds = 1814400;
 8002de4:	4b26      	ldr	r3, [pc, #152]	@ (8002e80 <calculate_time+0xf0>)
 8002de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }


    uint32_t days_elapsed = elapsed_seconds / (60 * 60 * 24);
 8002de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dea:	4a26      	ldr	r2, [pc, #152]	@ (8002e84 <calculate_time+0xf4>)
 8002dec:	fba2 2303 	umull	r2, r3, r2, r3
 8002df0:	0c1b      	lsrs	r3, r3, #16
 8002df2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t hours_elapsed = (int)((elapsed_seconds / (60 * 60)) - (days_elapsed * 24));
 8002df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df6:	4a24      	ldr	r2, [pc, #144]	@ (8002e88 <calculate_time+0xf8>)
 8002df8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfc:	0ad9      	lsrs	r1, r3, #11
 8002dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e00:	4613      	mov	r3, r2
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	4413      	add	r3, r2
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	1acb      	subs	r3, r1, r3
 8002e0a:	623b      	str	r3, [r7, #32]

    incubator_info.elapsed_days = days_elapsed;
 8002e0c:	4a1f      	ldr	r2, [pc, #124]	@ (8002e8c <calculate_time+0xfc>)
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e10:	6013      	str	r3, [r2, #0]
    incubator_info.elapsed_hours = hours_elapsed;
 8002e12:	4a1e      	ldr	r2, [pc, #120]	@ (8002e8c <calculate_time+0xfc>)
 8002e14:	6a3b      	ldr	r3, [r7, #32]
 8002e16:	6053      	str	r3, [r2, #4]

    // calculate remaining seconds
    uint32_t total_seconds = TOTAL_DAYS * 24 * 60 * 60;
 8002e18:	4b19      	ldr	r3, [pc, #100]	@ (8002e80 <calculate_time+0xf0>)
 8002e1a:	61fb      	str	r3, [r7, #28]
    uint32_t remaining_seconds = total_seconds - elapsed_seconds;
 8002e1c:	69fa      	ldr	r2, [r7, #28]
 8002e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	61bb      	str	r3, [r7, #24]

    // Convert seconds to days and hours
    uint32_t days_left = remaining_seconds / (60 * 60 * 24);
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	4a17      	ldr	r2, [pc, #92]	@ (8002e84 <calculate_time+0xf4>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	0c1b      	lsrs	r3, r3, #16
 8002e2e:	617b      	str	r3, [r7, #20]
    uint32_t hours_left = (uint32_t)((remaining_seconds / (60 * 60)) - (days_left * 24));
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	4a15      	ldr	r2, [pc, #84]	@ (8002e88 <calculate_time+0xf8>)
 8002e34:	fba2 2303 	umull	r2, r3, r2, r3
 8002e38:	0ad9      	lsrs	r1, r3, #11
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4413      	add	r3, r2
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	1acb      	subs	r3, r1, r3
 8002e46:	613b      	str	r3, [r7, #16]
    incubator_info.remaining_days = days_left;
 8002e48:	4a10      	ldr	r2, [pc, #64]	@ (8002e8c <calculate_time+0xfc>)
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	6093      	str	r3, [r2, #8]
    incubator_info.remaining_hours = hours_left;
 8002e4e:	4a0f      	ldr	r2, [pc, #60]	@ (8002e8c <calculate_time+0xfc>)
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	60d3      	str	r3, [r2, #12]

    // Progress Calculation
    uint32_t progress_percent = (elapsed_seconds * 100)/ total_seconds;
 8002e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e56:	2264      	movs	r2, #100	@ 0x64
 8002e58:	fb03 f202 	mul.w	r2, r3, r2
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e62:	60fb      	str	r3, [r7, #12]
    incubator_info.progress = progress_percent;
 8002e64:	4a09      	ldr	r2, [pc, #36]	@ (8002e8c <calculate_time+0xfc>)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6113      	str	r3, [r2, #16]

}
 8002e6a:	bf00      	nop
 8002e6c:	3730      	adds	r7, #48	@ 0x30
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	10624dd3 	.word	0x10624dd3
 8002e78:	001baf81 	.word	0x001baf81
 8002e7c:	001baf82 	.word	0x001baf82
 8002e80:	001baf80 	.word	0x001baf80
 8002e84:	c22e4507 	.word	0xc22e4507
 8002e88:	91a2b3c5 	.word	0x91a2b3c5
 8002e8c:	20000794 	.word	0x20000794

08002e90 <display_ssd1306>:


void display_ssd1306(uint32_t *startTime, char *status, float temperature, int heater_state){
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	603b      	str	r3, [r7, #0]
/*	if(updateDue==60||updateDue==0){
		calculate_time(startTime);
		updateDue =0;
	}*/
	calculate_time(startTime);
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f7ff ff76 	bl	8002d90 <calculate_time>



	ssd1306_show_egg_incubator_state_first_page(status, temperature, heater_state);
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	6879      	ldr	r1, [r7, #4]
 8002ea8:	68b8      	ldr	r0, [r7, #8]
 8002eaa:	f7ff fe63 	bl	8002b74 <ssd1306_show_egg_incubator_state_first_page>
	ssd1306_show_egg_incubator_state_second_page();
 8002eae:	f7ff fef7 	bl	8002ca0 <ssd1306_show_egg_incubator_state_second_page>
	HAL_Delay(1000);
 8002eb2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002eb6:	f000 fb45 	bl	8003544 <HAL_Delay>
	updateDue++;
 8002eba:	4b04      	ldr	r3, [pc, #16]	@ (8002ecc <display_ssd1306+0x3c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	4a02      	ldr	r2, [pc, #8]	@ (8002ecc <display_ssd1306+0x3c>)
 8002ec2:	6013      	str	r3, [r2, #0]
}
 8002ec4:	bf00      	nop
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	200007a8 	.word	0x200007a8

08002ed0 <ssd1306_Preparig_transition>:


    ssd1306_UpdateScreen();
}

void ssd1306_Preparig_transition(){
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	f7ff fb18 	bl	800250c <ssd1306_Fill>
    ssd1306_SetCursor(2, 0);
 8002edc:	2100      	movs	r1, #0
 8002ede:	2002      	movs	r0, #2
 8002ee0:	f7ff fc5c 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Preparing", Font_11x18, White);
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <ssd1306_Preparig_transition+0x44>)
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	9200      	str	r2, [sp, #0]
 8002eea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002eec:	480a      	ldr	r0, [pc, #40]	@ (8002f18 <ssd1306_Preparig_transition+0x48>)
 8002eee:	f7ff fc2f 	bl	8002750 <ssd1306_WriteString>
    ssd1306_SetCursor(2, 30);
 8002ef2:	211e      	movs	r1, #30
 8002ef4:	2002      	movs	r0, #2
 8002ef6:	f7ff fc51 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Incubating.", Font_11x18, White);
 8002efa:	4b06      	ldr	r3, [pc, #24]	@ (8002f14 <ssd1306_Preparig_transition+0x44>)
 8002efc:	2201      	movs	r2, #1
 8002efe:	9200      	str	r2, [sp, #0]
 8002f00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f02:	4806      	ldr	r0, [pc, #24]	@ (8002f1c <ssd1306_Preparig_transition+0x4c>)
 8002f04:	f7ff fc24 	bl	8002750 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8002f08:	f7ff fb18 	bl	800253c <ssd1306_UpdateScreen>
    //HAL_Delay(500);
}
 8002f0c:	bf00      	nop
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	0800b6ac 	.word	0x0800b6ac
 8002f18:	0800a31c 	.word	0x0800a31c
 8002f1c:	0800a328 	.word	0x0800a328

08002f20 <ssd1306_Incubating_transition>:

void ssd1306_Incubating_transition(){
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8002f26:	2000      	movs	r0, #0
 8002f28:	f7ff faf0 	bl	800250c <ssd1306_Fill>
    ssd1306_SetCursor(2, 0);
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	2002      	movs	r0, #2
 8002f30:	f7ff fc34 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Start", Font_11x18, White);
 8002f34:	4b0b      	ldr	r3, [pc, #44]	@ (8002f64 <ssd1306_Incubating_transition+0x44>)
 8002f36:	2201      	movs	r2, #1
 8002f38:	9200      	str	r2, [sp, #0]
 8002f3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f3c:	480a      	ldr	r0, [pc, #40]	@ (8002f68 <ssd1306_Incubating_transition+0x48>)
 8002f3e:	f7ff fc07 	bl	8002750 <ssd1306_WriteString>
    ssd1306_SetCursor(2, 30);
 8002f42:	211e      	movs	r1, #30
 8002f44:	2002      	movs	r0, #2
 8002f46:	f7ff fc29 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Incubating.", Font_11x18, White);
 8002f4a:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <ssd1306_Incubating_transition+0x44>)
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	9200      	str	r2, [sp, #0]
 8002f50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f52:	4806      	ldr	r0, [pc, #24]	@ (8002f6c <ssd1306_Incubating_transition+0x4c>)
 8002f54:	f7ff fbfc 	bl	8002750 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8002f58:	f7ff faf0 	bl	800253c <ssd1306_UpdateScreen>
    //HAL_Delay(500);

}
 8002f5c:	bf00      	nop
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	0800b6ac 	.word	0x0800b6ac
 8002f68:	0800a334 	.word	0x0800a334
 8002f6c:	0800a328 	.word	0x0800a328

08002f70 <ssd1306_Completing_transition>:

void ssd1306_Completing_transition(){
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8002f76:	2000      	movs	r0, #0
 8002f78:	f7ff fac8 	bl	800250c <ssd1306_Fill>
    ssd1306_SetCursor(2, 0);
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	2002      	movs	r0, #2
 8002f80:	f7ff fc0c 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Completing", Font_11x18, White);
 8002f84:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb4 <ssd1306_Completing_transition+0x44>)
 8002f86:	2201      	movs	r2, #1
 8002f88:	9200      	str	r2, [sp, #0]
 8002f8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f8c:	480a      	ldr	r0, [pc, #40]	@ (8002fb8 <ssd1306_Completing_transition+0x48>)
 8002f8e:	f7ff fbdf 	bl	8002750 <ssd1306_WriteString>
    ssd1306_SetCursor(2, 30);
 8002f92:	211e      	movs	r1, #30
 8002f94:	2002      	movs	r0, #2
 8002f96:	f7ff fc01 	bl	800279c <ssd1306_SetCursor>
    ssd1306_WriteString("Incubating!", Font_11x18, White);
 8002f9a:	4b06      	ldr	r3, [pc, #24]	@ (8002fb4 <ssd1306_Completing_transition+0x44>)
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	9200      	str	r2, [sp, #0]
 8002fa0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fa2:	4806      	ldr	r0, [pc, #24]	@ (8002fbc <ssd1306_Completing_transition+0x4c>)
 8002fa4:	f7ff fbd4 	bl	8002750 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8002fa8:	f7ff fac8 	bl	800253c <ssd1306_UpdateScreen>
    //HAL_Delay(500);


}
 8002fac:	bf00      	nop
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	0800b6ac 	.word	0x0800b6ac
 8002fb8:	0800a33c 	.word	0x0800a33c
 8002fbc:	0800a348 	.word	0x0800a348

08002fc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002fc6:	4b15      	ldr	r3, [pc, #84]	@ (800301c <HAL_MspInit+0x5c>)
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	4a14      	ldr	r2, [pc, #80]	@ (800301c <HAL_MspInit+0x5c>)
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	6193      	str	r3, [r2, #24]
 8002fd2:	4b12      	ldr	r3, [pc, #72]	@ (800301c <HAL_MspInit+0x5c>)
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	60bb      	str	r3, [r7, #8]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fde:	4b0f      	ldr	r3, [pc, #60]	@ (800301c <HAL_MspInit+0x5c>)
 8002fe0:	69db      	ldr	r3, [r3, #28]
 8002fe2:	4a0e      	ldr	r2, [pc, #56]	@ (800301c <HAL_MspInit+0x5c>)
 8002fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fe8:	61d3      	str	r3, [r2, #28]
 8002fea:	4b0c      	ldr	r3, [pc, #48]	@ (800301c <HAL_MspInit+0x5c>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff2:	607b      	str	r3, [r7, #4]
 8002ff4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 8002ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8003020 <HAL_MspInit+0x60>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	4a04      	ldr	r2, [pc, #16]	@ (8003020 <HAL_MspInit+0x60>)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003012:	bf00      	nop
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	40021000 	.word	0x40021000
 8003020:	40010000 	.word	0x40010000

08003024 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b088      	sub	sp, #32
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800302c:	f107 0310 	add.w	r3, r7, #16
 8003030:	2200      	movs	r2, #0
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	605a      	str	r2, [r3, #4]
 8003036:	609a      	str	r2, [r3, #8]
 8003038:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a15      	ldr	r2, [pc, #84]	@ (8003094 <HAL_I2C_MspInit+0x70>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d123      	bne.n	800308c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003044:	4b14      	ldr	r3, [pc, #80]	@ (8003098 <HAL_I2C_MspInit+0x74>)
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	4a13      	ldr	r2, [pc, #76]	@ (8003098 <HAL_I2C_MspInit+0x74>)
 800304a:	f043 0308 	orr.w	r3, r3, #8
 800304e:	6193      	str	r3, [r2, #24]
 8003050:	4b11      	ldr	r3, [pc, #68]	@ (8003098 <HAL_I2C_MspInit+0x74>)
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	f003 0308 	and.w	r3, r3, #8
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800305c:	23c0      	movs	r3, #192	@ 0xc0
 800305e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003060:	2312      	movs	r3, #18
 8003062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003064:	2303      	movs	r3, #3
 8003066:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003068:	f107 0310 	add.w	r3, r7, #16
 800306c:	4619      	mov	r1, r3
 800306e:	480b      	ldr	r0, [pc, #44]	@ (800309c <HAL_I2C_MspInit+0x78>)
 8003070:	f000 fb9a 	bl	80037a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003074:	4b08      	ldr	r3, [pc, #32]	@ (8003098 <HAL_I2C_MspInit+0x74>)
 8003076:	69db      	ldr	r3, [r3, #28]
 8003078:	4a07      	ldr	r2, [pc, #28]	@ (8003098 <HAL_I2C_MspInit+0x74>)
 800307a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800307e:	61d3      	str	r3, [r2, #28]
 8003080:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <HAL_I2C_MspInit+0x74>)
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800308c:	bf00      	nop
 800308e:	3720      	adds	r7, #32
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40005400 	.word	0x40005400
 8003098:	40021000 	.word	0x40021000
 800309c:	40010c00 	.word	0x40010c00

080030a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a8:	f107 0310 	add.w	r3, r7, #16
 80030ac:	2200      	movs	r2, #0
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	605a      	str	r2, [r3, #4]
 80030b2:	609a      	str	r2, [r3, #8]
 80030b4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a15      	ldr	r2, [pc, #84]	@ (8003110 <HAL_SPI_MspInit+0x70>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d123      	bne.n	8003108 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030c0:	4b14      	ldr	r3, [pc, #80]	@ (8003114 <HAL_SPI_MspInit+0x74>)
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	4a13      	ldr	r2, [pc, #76]	@ (8003114 <HAL_SPI_MspInit+0x74>)
 80030c6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030ca:	6193      	str	r3, [r2, #24]
 80030cc:	4b11      	ldr	r3, [pc, #68]	@ (8003114 <HAL_SPI_MspInit+0x74>)
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030d4:	60fb      	str	r3, [r7, #12]
 80030d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003114 <HAL_SPI_MspInit+0x74>)
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003114 <HAL_SPI_MspInit+0x74>)
 80030de:	f043 0304 	orr.w	r3, r3, #4
 80030e2:	6193      	str	r3, [r2, #24]
 80030e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003114 <HAL_SPI_MspInit+0x74>)
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = PA5_SPI_SCLK_Pin|PA7_SPI_DIO_Pin;
 80030f0:	23a0      	movs	r3, #160	@ 0xa0
 80030f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f4:	2302      	movs	r3, #2
 80030f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030f8:	2303      	movs	r3, #3
 80030fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fc:	f107 0310 	add.w	r3, r7, #16
 8003100:	4619      	mov	r1, r3
 8003102:	4805      	ldr	r0, [pc, #20]	@ (8003118 <HAL_SPI_MspInit+0x78>)
 8003104:	f000 fb50 	bl	80037a8 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003108:	bf00      	nop
 800310a:	3720      	adds	r7, #32
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40013000 	.word	0x40013000
 8003114:	40021000 	.word	0x40021000
 8003118:	40010800 	.word	0x40010800

0800311c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a1a      	ldr	r2, [pc, #104]	@ (8003194 <HAL_TIM_Base_MspInit+0x78>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d114      	bne.n	8003158 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800312e:	4b1a      	ldr	r3, [pc, #104]	@ (8003198 <HAL_TIM_Base_MspInit+0x7c>)
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	4a19      	ldr	r2, [pc, #100]	@ (8003198 <HAL_TIM_Base_MspInit+0x7c>)
 8003134:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003138:	6193      	str	r3, [r2, #24]
 800313a:	4b17      	ldr	r3, [pc, #92]	@ (8003198 <HAL_TIM_Base_MspInit+0x7c>)
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003142:	60fb      	str	r3, [r7, #12]
 8003144:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8003146:	2200      	movs	r2, #0
 8003148:	2100      	movs	r1, #0
 800314a:	2019      	movs	r0, #25
 800314c:	f000 faf5 	bl	800373a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003150:	2019      	movs	r0, #25
 8003152:	f000 fb0e 	bl	8003772 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003156:	e018      	b.n	800318a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM2)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003160:	d113      	bne.n	800318a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003162:	4b0d      	ldr	r3, [pc, #52]	@ (8003198 <HAL_TIM_Base_MspInit+0x7c>)
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	4a0c      	ldr	r2, [pc, #48]	@ (8003198 <HAL_TIM_Base_MspInit+0x7c>)
 8003168:	f043 0301 	orr.w	r3, r3, #1
 800316c:	61d3      	str	r3, [r2, #28]
 800316e:	4b0a      	ldr	r3, [pc, #40]	@ (8003198 <HAL_TIM_Base_MspInit+0x7c>)
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800317a:	2200      	movs	r2, #0
 800317c:	2100      	movs	r1, #0
 800317e:	201c      	movs	r0, #28
 8003180:	f000 fadb 	bl	800373a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003184:	201c      	movs	r0, #28
 8003186:	f000 faf4 	bl	8003772 <HAL_NVIC_EnableIRQ>
}
 800318a:	bf00      	nop
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40012c00 	.word	0x40012c00
 8003198:	40021000 	.word	0x40021000

0800319c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031a0:	bf00      	nop
 80031a2:	e7fd      	b.n	80031a0 <NMI_Handler+0x4>

080031a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031a8:	bf00      	nop
 80031aa:	e7fd      	b.n	80031a8 <HardFault_Handler+0x4>

080031ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031b0:	bf00      	nop
 80031b2:	e7fd      	b.n	80031b0 <MemManage_Handler+0x4>

080031b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031b8:	bf00      	nop
 80031ba:	e7fd      	b.n	80031b8 <BusFault_Handler+0x4>

080031bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031c0:	bf00      	nop
 80031c2:	e7fd      	b.n	80031c0 <UsageFault_Handler+0x4>

080031c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031c8:	bf00      	nop
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031d4:	bf00      	nop
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr

080031dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031e0:	bf00      	nop
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bc80      	pop	{r7}
 80031e6:	4770      	bx	lr

080031e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031ec:	f000 f98e 	bl	800350c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031f0:	bf00      	nop
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_Control_Switch_Pin);
 80031f8:	2004      	movs	r0, #4
 80031fa:	f000 fc89 	bl	8003b10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  global_var_control = (global_var_control+1) %3;
 80031fe:	4b12      	ldr	r3, [pc, #72]	@ (8003248 <EXTI2_IRQHandler+0x54>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	1c59      	adds	r1, r3, #1
 8003204:	4b11      	ldr	r3, [pc, #68]	@ (800324c <EXTI2_IRQHandler+0x58>)
 8003206:	fb83 3201 	smull	r3, r2, r3, r1
 800320a:	17cb      	asrs	r3, r1, #31
 800320c:	1ad2      	subs	r2, r2, r3
 800320e:	4613      	mov	r3, r2
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	4413      	add	r3, r2
 8003214:	1aca      	subs	r2, r1, r3
 8003216:	4b0c      	ldr	r3, [pc, #48]	@ (8003248 <EXTI2_IRQHandler+0x54>)
 8003218:	601a      	str	r2, [r3, #0]

  switch (global_var_control) {
 800321a:	4b0b      	ldr	r3, [pc, #44]	@ (8003248 <EXTI2_IRQHandler+0x54>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2b02      	cmp	r3, #2
 8003220:	d00c      	beq.n	800323c <EXTI2_IRQHandler+0x48>
 8003222:	2b02      	cmp	r3, #2
 8003224:	dc0d      	bgt.n	8003242 <EXTI2_IRQHandler+0x4e>
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <EXTI2_IRQHandler+0x3c>
 800322a:	2b01      	cmp	r3, #1
 800322c:	d003      	beq.n	8003236 <EXTI2_IRQHandler+0x42>
	case 2:
		ssd1306_Completing_transition();
		break;

	default:
		break;
 800322e:	e008      	b.n	8003242 <EXTI2_IRQHandler+0x4e>
		  ssd1306_Preparig_transition();
 8003230:	f7ff fe4e 	bl	8002ed0 <ssd1306_Preparig_transition>
		break;
 8003234:	e006      	b.n	8003244 <EXTI2_IRQHandler+0x50>
		  ssd1306_Incubating_transition();
 8003236:	f7ff fe73 	bl	8002f20 <ssd1306_Incubating_transition>
		break;
 800323a:	e003      	b.n	8003244 <EXTI2_IRQHandler+0x50>
		ssd1306_Completing_transition();
 800323c:	f7ff fe98 	bl	8002f70 <ssd1306_Completing_transition>
		break;
 8003240:	e000      	b.n	8003244 <EXTI2_IRQHandler+0x50>
		break;
 8003242:	bf00      	nop

}

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003244:	bf00      	nop
 8003246:	bd80      	pop	{r7, pc}
 8003248:	20000384 	.word	0x20000384
 800324c:	55555556 	.word	0x55555556

08003250 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003254:	480b      	ldr	r0, [pc, #44]	@ (8003284 <TIM1_UP_IRQHandler+0x34>)
 8003256:	f002 f87f 	bl	8005358 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */
  if(!isInterrruptLocked()){
 800325a:	f7fe fdb9 	bl	8001dd0 <isInterrruptLocked>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10d      	bne.n	8003280 <TIM1_UP_IRQHandler+0x30>
	  displayTemperature((int)(my_ds18b20_Sensor.Temperature * 10));
 8003264:	4b08      	ldr	r3, [pc, #32]	@ (8003288 <TIM1_UP_IRQHandler+0x38>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	4908      	ldr	r1, [pc, #32]	@ (800328c <TIM1_UP_IRQHandler+0x3c>)
 800326a:	4618      	mov	r0, r3
 800326c:	f7fd fd8a 	bl	8000d84 <__aeabi_fmul>
 8003270:	4603      	mov	r3, r0
 8003272:	4618      	mov	r0, r3
 8003274:	f7fd ff4c 	bl	8001110 <__aeabi_f2iz>
 8003278:	4603      	mov	r3, r0
 800327a:	4618      	mov	r0, r3
 800327c:	f7fe fa54 	bl	8001728 <displayTemperature>
  }

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003280:	bf00      	nop
 8003282:	bd80      	pop	{r7, pc}
 8003284:	200002f0 	.word	0x200002f0
 8003288:	20000218 	.word	0x20000218
 800328c:	41200000 	.word	0x41200000

08003290 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003294:	4802      	ldr	r0, [pc, #8]	@ (80032a0 <TIM2_IRQHandler+0x10>)
 8003296:	f002 f85f 	bl	8005358 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */


  /* USER CODE END TIM2_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000338 	.word	0x20000338

080032a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  return 1;
 80032a8:	2301      	movs	r3, #1
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr

080032b2 <_kill>:

int _kill(int pid, int sig)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b082      	sub	sp, #8
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
 80032ba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032bc:	f004 f9b4 	bl	8007628 <__errno>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2216      	movs	r2, #22
 80032c4:	601a      	str	r2, [r3, #0]
  return -1;
 80032c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <_exit>:

void _exit (int status)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b082      	sub	sp, #8
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80032da:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f7ff ffe7 	bl	80032b2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80032e4:	bf00      	nop
 80032e6:	e7fd      	b.n	80032e4 <_exit+0x12>

080032e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f4:	2300      	movs	r3, #0
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	e00a      	b.n	8003310 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032fa:	f3af 8000 	nop.w
 80032fe:	4601      	mov	r1, r0
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	1c5a      	adds	r2, r3, #1
 8003304:	60ba      	str	r2, [r7, #8]
 8003306:	b2ca      	uxtb	r2, r1
 8003308:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	3301      	adds	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	429a      	cmp	r2, r3
 8003316:	dbf0      	blt.n	80032fa <_read+0x12>
  }

  return len;
 8003318:	687b      	ldr	r3, [r7, #4]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b086      	sub	sp, #24
 8003326:	af00      	add	r7, sp, #0
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	e009      	b.n	8003348 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	60ba      	str	r2, [r7, #8]
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	3301      	adds	r3, #1
 8003346:	617b      	str	r3, [r7, #20]
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	429a      	cmp	r2, r3
 800334e:	dbf1      	blt.n	8003334 <_write+0x12>
  }
  return len;
 8003350:	687b      	ldr	r3, [r7, #4]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3718      	adds	r7, #24
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <_close>:

int _close(int file)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003362:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003366:	4618      	mov	r0, r3
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr

08003370 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003380:	605a      	str	r2, [r3, #4]
  return 0;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr

0800338e <_isatty>:

int _isatty(int file)
{
 800338e:	b480      	push	{r7}
 8003390:	b083      	sub	sp, #12
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003396:	2301      	movs	r3, #1
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr

080033a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b085      	sub	sp, #20
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	60f8      	str	r0, [r7, #12]
 80033aa:	60b9      	str	r1, [r7, #8]
 80033ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bc80      	pop	{r7}
 80033b8:	4770      	bx	lr
	...

080033bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033c4:	4a14      	ldr	r2, [pc, #80]	@ (8003418 <_sbrk+0x5c>)
 80033c6:	4b15      	ldr	r3, [pc, #84]	@ (800341c <_sbrk+0x60>)
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033d0:	4b13      	ldr	r3, [pc, #76]	@ (8003420 <_sbrk+0x64>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d102      	bne.n	80033de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033d8:	4b11      	ldr	r3, [pc, #68]	@ (8003420 <_sbrk+0x64>)
 80033da:	4a12      	ldr	r2, [pc, #72]	@ (8003424 <_sbrk+0x68>)
 80033dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033de:	4b10      	ldr	r3, [pc, #64]	@ (8003420 <_sbrk+0x64>)
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4413      	add	r3, r2
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d207      	bcs.n	80033fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033ec:	f004 f91c 	bl	8007628 <__errno>
 80033f0:	4603      	mov	r3, r0
 80033f2:	220c      	movs	r2, #12
 80033f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033fa:	e009      	b.n	8003410 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033fc:	4b08      	ldr	r3, [pc, #32]	@ (8003420 <_sbrk+0x64>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003402:	4b07      	ldr	r3, [pc, #28]	@ (8003420 <_sbrk+0x64>)
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4413      	add	r3, r2
 800340a:	4a05      	ldr	r2, [pc, #20]	@ (8003420 <_sbrk+0x64>)
 800340c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800340e:	68fb      	ldr	r3, [r7, #12]
}
 8003410:	4618      	mov	r0, r3
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	20005000 	.word	0x20005000
 800341c:	00000400 	.word	0x00000400
 8003420:	200007ac 	.word	0x200007ac
 8003424:	20000900 	.word	0x20000900

08003428 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800342c:	bf00      	nop
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr

08003434 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003434:	f7ff fff8 	bl	8003428 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003438:	480b      	ldr	r0, [pc, #44]	@ (8003468 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800343a:	490c      	ldr	r1, [pc, #48]	@ (800346c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800343c:	4a0c      	ldr	r2, [pc, #48]	@ (8003470 <LoopFillZerobss+0x16>)
  movs r3, #0
 800343e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003440:	e002      	b.n	8003448 <LoopCopyDataInit>

08003442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003446:	3304      	adds	r3, #4

08003448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800344a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800344c:	d3f9      	bcc.n	8003442 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800344e:	4a09      	ldr	r2, [pc, #36]	@ (8003474 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003450:	4c09      	ldr	r4, [pc, #36]	@ (8003478 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003454:	e001      	b.n	800345a <LoopFillZerobss>

08003456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003458:	3204      	adds	r2, #4

0800345a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800345a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800345c:	d3fb      	bcc.n	8003456 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800345e:	f004 f8e9 	bl	8007634 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003462:	f7fe fa1b 	bl	800189c <main>
  bx lr
 8003466:	4770      	bx	lr
  ldr r0, =_sdata
 8003468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800346c:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8003470:	0800c81c 	.word	0x0800c81c
  ldr r2, =_sbss
 8003474:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8003478:	20000900 	.word	0x20000900

0800347c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800347c:	e7fe      	b.n	800347c <ADC1_2_IRQHandler>
	...

08003480 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003484:	4b08      	ldr	r3, [pc, #32]	@ (80034a8 <HAL_Init+0x28>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a07      	ldr	r2, [pc, #28]	@ (80034a8 <HAL_Init+0x28>)
 800348a:	f043 0310 	orr.w	r3, r3, #16
 800348e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003490:	2003      	movs	r0, #3
 8003492:	f000 f947 	bl	8003724 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003496:	200f      	movs	r0, #15
 8003498:	f000 f808 	bl	80034ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800349c:	f7ff fd90 	bl	8002fc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40022000 	.word	0x40022000

080034ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034b4:	4b12      	ldr	r3, [pc, #72]	@ (8003500 <HAL_InitTick+0x54>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	4b12      	ldr	r3, [pc, #72]	@ (8003504 <HAL_InitTick+0x58>)
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	4619      	mov	r1, r3
 80034be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80034c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ca:	4618      	mov	r0, r3
 80034cc:	f000 f95f 	bl	800378e <HAL_SYSTICK_Config>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e00e      	b.n	80034f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b0f      	cmp	r3, #15
 80034de:	d80a      	bhi.n	80034f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034e0:	2200      	movs	r2, #0
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80034e8:	f000 f927 	bl	800373a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034ec:	4a06      	ldr	r2, [pc, #24]	@ (8003508 <HAL_InitTick+0x5c>)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
 80034f4:	e000      	b.n	80034f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	20000028 	.word	0x20000028
 8003504:	20000030 	.word	0x20000030
 8003508:	2000002c 	.word	0x2000002c

0800350c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003510:	4b05      	ldr	r3, [pc, #20]	@ (8003528 <HAL_IncTick+0x1c>)
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	461a      	mov	r2, r3
 8003516:	4b05      	ldr	r3, [pc, #20]	@ (800352c <HAL_IncTick+0x20>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4413      	add	r3, r2
 800351c:	4a03      	ldr	r2, [pc, #12]	@ (800352c <HAL_IncTick+0x20>)
 800351e:	6013      	str	r3, [r2, #0]
}
 8003520:	bf00      	nop
 8003522:	46bd      	mov	sp, r7
 8003524:	bc80      	pop	{r7}
 8003526:	4770      	bx	lr
 8003528:	20000030 	.word	0x20000030
 800352c:	200007b0 	.word	0x200007b0

08003530 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return uwTick;
 8003534:	4b02      	ldr	r3, [pc, #8]	@ (8003540 <HAL_GetTick+0x10>)
 8003536:	681b      	ldr	r3, [r3, #0]
}
 8003538:	4618      	mov	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr
 8003540:	200007b0 	.word	0x200007b0

08003544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800354c:	f7ff fff0 	bl	8003530 <HAL_GetTick>
 8003550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800355c:	d005      	beq.n	800356a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800355e:	4b0a      	ldr	r3, [pc, #40]	@ (8003588 <HAL_Delay+0x44>)
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	461a      	mov	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4413      	add	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800356a:	bf00      	nop
 800356c:	f7ff ffe0 	bl	8003530 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	429a      	cmp	r2, r3
 800357a:	d8f7      	bhi.n	800356c <HAL_Delay+0x28>
  {
  }
}
 800357c:	bf00      	nop
 800357e:	bf00      	nop
 8003580:	3710      	adds	r7, #16
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	20000030 	.word	0x20000030

0800358c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f003 0307 	and.w	r3, r3, #7
 800359a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800359c:	4b0c      	ldr	r3, [pc, #48]	@ (80035d0 <__NVIC_SetPriorityGrouping+0x44>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035a2:	68ba      	ldr	r2, [r7, #8]
 80035a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035a8:	4013      	ands	r3, r2
 80035aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80035b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035be:	4a04      	ldr	r2, [pc, #16]	@ (80035d0 <__NVIC_SetPriorityGrouping+0x44>)
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	60d3      	str	r3, [r2, #12]
}
 80035c4:	bf00      	nop
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	e000ed00 	.word	0xe000ed00

080035d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035d8:	4b04      	ldr	r3, [pc, #16]	@ (80035ec <__NVIC_GetPriorityGrouping+0x18>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	0a1b      	lsrs	r3, r3, #8
 80035de:	f003 0307 	and.w	r3, r3, #7
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	e000ed00 	.word	0xe000ed00

080035f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	db0b      	blt.n	800361a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003602:	79fb      	ldrb	r3, [r7, #7]
 8003604:	f003 021f 	and.w	r2, r3, #31
 8003608:	4906      	ldr	r1, [pc, #24]	@ (8003624 <__NVIC_EnableIRQ+0x34>)
 800360a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360e:	095b      	lsrs	r3, r3, #5
 8003610:	2001      	movs	r0, #1
 8003612:	fa00 f202 	lsl.w	r2, r0, r2
 8003616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800361a:	bf00      	nop
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	bc80      	pop	{r7}
 8003622:	4770      	bx	lr
 8003624:	e000e100 	.word	0xe000e100

08003628 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	4603      	mov	r3, r0
 8003630:	6039      	str	r1, [r7, #0]
 8003632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003638:	2b00      	cmp	r3, #0
 800363a:	db0a      	blt.n	8003652 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	b2da      	uxtb	r2, r3
 8003640:	490c      	ldr	r1, [pc, #48]	@ (8003674 <__NVIC_SetPriority+0x4c>)
 8003642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003646:	0112      	lsls	r2, r2, #4
 8003648:	b2d2      	uxtb	r2, r2
 800364a:	440b      	add	r3, r1
 800364c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003650:	e00a      	b.n	8003668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	b2da      	uxtb	r2, r3
 8003656:	4908      	ldr	r1, [pc, #32]	@ (8003678 <__NVIC_SetPriority+0x50>)
 8003658:	79fb      	ldrb	r3, [r7, #7]
 800365a:	f003 030f 	and.w	r3, r3, #15
 800365e:	3b04      	subs	r3, #4
 8003660:	0112      	lsls	r2, r2, #4
 8003662:	b2d2      	uxtb	r2, r2
 8003664:	440b      	add	r3, r1
 8003666:	761a      	strb	r2, [r3, #24]
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	bc80      	pop	{r7}
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	e000e100 	.word	0xe000e100
 8003678:	e000ed00 	.word	0xe000ed00

0800367c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800367c:	b480      	push	{r7}
 800367e:	b089      	sub	sp, #36	@ 0x24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	f1c3 0307 	rsb	r3, r3, #7
 8003696:	2b04      	cmp	r3, #4
 8003698:	bf28      	it	cs
 800369a:	2304      	movcs	r3, #4
 800369c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	3304      	adds	r3, #4
 80036a2:	2b06      	cmp	r3, #6
 80036a4:	d902      	bls.n	80036ac <NVIC_EncodePriority+0x30>
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	3b03      	subs	r3, #3
 80036aa:	e000      	b.n	80036ae <NVIC_EncodePriority+0x32>
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ba:	43da      	mvns	r2, r3
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	401a      	ands	r2, r3
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	fa01 f303 	lsl.w	r3, r1, r3
 80036ce:	43d9      	mvns	r1, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036d4:	4313      	orrs	r3, r2
         );
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3724      	adds	r7, #36	@ 0x24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr

080036e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036f0:	d301      	bcc.n	80036f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036f2:	2301      	movs	r3, #1
 80036f4:	e00f      	b.n	8003716 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003720 <SysTick_Config+0x40>)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	3b01      	subs	r3, #1
 80036fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036fe:	210f      	movs	r1, #15
 8003700:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003704:	f7ff ff90 	bl	8003628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003708:	4b05      	ldr	r3, [pc, #20]	@ (8003720 <SysTick_Config+0x40>)
 800370a:	2200      	movs	r2, #0
 800370c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800370e:	4b04      	ldr	r3, [pc, #16]	@ (8003720 <SysTick_Config+0x40>)
 8003710:	2207      	movs	r2, #7
 8003712:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	e000e010 	.word	0xe000e010

08003724 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f7ff ff2d 	bl	800358c <__NVIC_SetPriorityGrouping>
}
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800373a:	b580      	push	{r7, lr}
 800373c:	b086      	sub	sp, #24
 800373e:	af00      	add	r7, sp, #0
 8003740:	4603      	mov	r3, r0
 8003742:	60b9      	str	r1, [r7, #8]
 8003744:	607a      	str	r2, [r7, #4]
 8003746:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003748:	2300      	movs	r3, #0
 800374a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800374c:	f7ff ff42 	bl	80035d4 <__NVIC_GetPriorityGrouping>
 8003750:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	68b9      	ldr	r1, [r7, #8]
 8003756:	6978      	ldr	r0, [r7, #20]
 8003758:	f7ff ff90 	bl	800367c <NVIC_EncodePriority>
 800375c:	4602      	mov	r2, r0
 800375e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003762:	4611      	mov	r1, r2
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff ff5f 	bl	8003628 <__NVIC_SetPriority>
}
 800376a:	bf00      	nop
 800376c:	3718      	adds	r7, #24
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b082      	sub	sp, #8
 8003776:	af00      	add	r7, sp, #0
 8003778:	4603      	mov	r3, r0
 800377a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800377c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff ff35 	bl	80035f0 <__NVIC_EnableIRQ>
}
 8003786:	bf00      	nop
 8003788:	3708      	adds	r7, #8
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}

0800378e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b082      	sub	sp, #8
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7ff ffa2 	bl	80036e0 <SysTick_Config>
 800379c:	4603      	mov	r3, r0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
	...

080037a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b08b      	sub	sp, #44	@ 0x2c
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037b2:	2300      	movs	r3, #0
 80037b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80037b6:	2300      	movs	r3, #0
 80037b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037ba:	e169      	b.n	8003a90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80037bc:	2201      	movs	r2, #1
 80037be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	69fa      	ldr	r2, [r7, #28]
 80037cc:	4013      	ands	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	f040 8158 	bne.w	8003a8a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	4a9a      	ldr	r2, [pc, #616]	@ (8003a48 <HAL_GPIO_Init+0x2a0>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d05e      	beq.n	80038a2 <HAL_GPIO_Init+0xfa>
 80037e4:	4a98      	ldr	r2, [pc, #608]	@ (8003a48 <HAL_GPIO_Init+0x2a0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d875      	bhi.n	80038d6 <HAL_GPIO_Init+0x12e>
 80037ea:	4a98      	ldr	r2, [pc, #608]	@ (8003a4c <HAL_GPIO_Init+0x2a4>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d058      	beq.n	80038a2 <HAL_GPIO_Init+0xfa>
 80037f0:	4a96      	ldr	r2, [pc, #600]	@ (8003a4c <HAL_GPIO_Init+0x2a4>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d86f      	bhi.n	80038d6 <HAL_GPIO_Init+0x12e>
 80037f6:	4a96      	ldr	r2, [pc, #600]	@ (8003a50 <HAL_GPIO_Init+0x2a8>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d052      	beq.n	80038a2 <HAL_GPIO_Init+0xfa>
 80037fc:	4a94      	ldr	r2, [pc, #592]	@ (8003a50 <HAL_GPIO_Init+0x2a8>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d869      	bhi.n	80038d6 <HAL_GPIO_Init+0x12e>
 8003802:	4a94      	ldr	r2, [pc, #592]	@ (8003a54 <HAL_GPIO_Init+0x2ac>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d04c      	beq.n	80038a2 <HAL_GPIO_Init+0xfa>
 8003808:	4a92      	ldr	r2, [pc, #584]	@ (8003a54 <HAL_GPIO_Init+0x2ac>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d863      	bhi.n	80038d6 <HAL_GPIO_Init+0x12e>
 800380e:	4a92      	ldr	r2, [pc, #584]	@ (8003a58 <HAL_GPIO_Init+0x2b0>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d046      	beq.n	80038a2 <HAL_GPIO_Init+0xfa>
 8003814:	4a90      	ldr	r2, [pc, #576]	@ (8003a58 <HAL_GPIO_Init+0x2b0>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d85d      	bhi.n	80038d6 <HAL_GPIO_Init+0x12e>
 800381a:	2b12      	cmp	r3, #18
 800381c:	d82a      	bhi.n	8003874 <HAL_GPIO_Init+0xcc>
 800381e:	2b12      	cmp	r3, #18
 8003820:	d859      	bhi.n	80038d6 <HAL_GPIO_Init+0x12e>
 8003822:	a201      	add	r2, pc, #4	@ (adr r2, 8003828 <HAL_GPIO_Init+0x80>)
 8003824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003828:	080038a3 	.word	0x080038a3
 800382c:	0800387d 	.word	0x0800387d
 8003830:	0800388f 	.word	0x0800388f
 8003834:	080038d1 	.word	0x080038d1
 8003838:	080038d7 	.word	0x080038d7
 800383c:	080038d7 	.word	0x080038d7
 8003840:	080038d7 	.word	0x080038d7
 8003844:	080038d7 	.word	0x080038d7
 8003848:	080038d7 	.word	0x080038d7
 800384c:	080038d7 	.word	0x080038d7
 8003850:	080038d7 	.word	0x080038d7
 8003854:	080038d7 	.word	0x080038d7
 8003858:	080038d7 	.word	0x080038d7
 800385c:	080038d7 	.word	0x080038d7
 8003860:	080038d7 	.word	0x080038d7
 8003864:	080038d7 	.word	0x080038d7
 8003868:	080038d7 	.word	0x080038d7
 800386c:	08003885 	.word	0x08003885
 8003870:	08003899 	.word	0x08003899
 8003874:	4a79      	ldr	r2, [pc, #484]	@ (8003a5c <HAL_GPIO_Init+0x2b4>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d013      	beq.n	80038a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800387a:	e02c      	b.n	80038d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	623b      	str	r3, [r7, #32]
          break;
 8003882:	e029      	b.n	80038d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	3304      	adds	r3, #4
 800388a:	623b      	str	r3, [r7, #32]
          break;
 800388c:	e024      	b.n	80038d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	3308      	adds	r3, #8
 8003894:	623b      	str	r3, [r7, #32]
          break;
 8003896:	e01f      	b.n	80038d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	330c      	adds	r3, #12
 800389e:	623b      	str	r3, [r7, #32]
          break;
 80038a0:	e01a      	b.n	80038d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d102      	bne.n	80038b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80038aa:	2304      	movs	r3, #4
 80038ac:	623b      	str	r3, [r7, #32]
          break;
 80038ae:	e013      	b.n	80038d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d105      	bne.n	80038c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80038b8:	2308      	movs	r3, #8
 80038ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	69fa      	ldr	r2, [r7, #28]
 80038c0:	611a      	str	r2, [r3, #16]
          break;
 80038c2:	e009      	b.n	80038d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80038c4:	2308      	movs	r3, #8
 80038c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	69fa      	ldr	r2, [r7, #28]
 80038cc:	615a      	str	r2, [r3, #20]
          break;
 80038ce:	e003      	b.n	80038d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80038d0:	2300      	movs	r3, #0
 80038d2:	623b      	str	r3, [r7, #32]
          break;
 80038d4:	e000      	b.n	80038d8 <HAL_GPIO_Init+0x130>
          break;
 80038d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	2bff      	cmp	r3, #255	@ 0xff
 80038dc:	d801      	bhi.n	80038e2 <HAL_GPIO_Init+0x13a>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	e001      	b.n	80038e6 <HAL_GPIO_Init+0x13e>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	3304      	adds	r3, #4
 80038e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	2bff      	cmp	r3, #255	@ 0xff
 80038ec:	d802      	bhi.n	80038f4 <HAL_GPIO_Init+0x14c>
 80038ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	e002      	b.n	80038fa <HAL_GPIO_Init+0x152>
 80038f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f6:	3b08      	subs	r3, #8
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	210f      	movs	r1, #15
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	fa01 f303 	lsl.w	r3, r1, r3
 8003908:	43db      	mvns	r3, r3
 800390a:	401a      	ands	r2, r3
 800390c:	6a39      	ldr	r1, [r7, #32]
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	fa01 f303 	lsl.w	r3, r1, r3
 8003914:	431a      	orrs	r2, r3
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80b1 	beq.w	8003a8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003928:	4b4d      	ldr	r3, [pc, #308]	@ (8003a60 <HAL_GPIO_Init+0x2b8>)
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	4a4c      	ldr	r2, [pc, #304]	@ (8003a60 <HAL_GPIO_Init+0x2b8>)
 800392e:	f043 0301 	orr.w	r3, r3, #1
 8003932:	6193      	str	r3, [r2, #24]
 8003934:	4b4a      	ldr	r3, [pc, #296]	@ (8003a60 <HAL_GPIO_Init+0x2b8>)
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	f003 0301 	and.w	r3, r3, #1
 800393c:	60bb      	str	r3, [r7, #8]
 800393e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003940:	4a48      	ldr	r2, [pc, #288]	@ (8003a64 <HAL_GPIO_Init+0x2bc>)
 8003942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003944:	089b      	lsrs	r3, r3, #2
 8003946:	3302      	adds	r3, #2
 8003948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800394c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003950:	f003 0303 	and.w	r3, r3, #3
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	220f      	movs	r2, #15
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	43db      	mvns	r3, r3
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	4013      	ands	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a40      	ldr	r2, [pc, #256]	@ (8003a68 <HAL_GPIO_Init+0x2c0>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d013      	beq.n	8003994 <HAL_GPIO_Init+0x1ec>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a3f      	ldr	r2, [pc, #252]	@ (8003a6c <HAL_GPIO_Init+0x2c4>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d00d      	beq.n	8003990 <HAL_GPIO_Init+0x1e8>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a3e      	ldr	r2, [pc, #248]	@ (8003a70 <HAL_GPIO_Init+0x2c8>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d007      	beq.n	800398c <HAL_GPIO_Init+0x1e4>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a3d      	ldr	r2, [pc, #244]	@ (8003a74 <HAL_GPIO_Init+0x2cc>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d101      	bne.n	8003988 <HAL_GPIO_Init+0x1e0>
 8003984:	2303      	movs	r3, #3
 8003986:	e006      	b.n	8003996 <HAL_GPIO_Init+0x1ee>
 8003988:	2304      	movs	r3, #4
 800398a:	e004      	b.n	8003996 <HAL_GPIO_Init+0x1ee>
 800398c:	2302      	movs	r3, #2
 800398e:	e002      	b.n	8003996 <HAL_GPIO_Init+0x1ee>
 8003990:	2301      	movs	r3, #1
 8003992:	e000      	b.n	8003996 <HAL_GPIO_Init+0x1ee>
 8003994:	2300      	movs	r3, #0
 8003996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003998:	f002 0203 	and.w	r2, r2, #3
 800399c:	0092      	lsls	r2, r2, #2
 800399e:	4093      	lsls	r3, r2
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80039a6:	492f      	ldr	r1, [pc, #188]	@ (8003a64 <HAL_GPIO_Init+0x2bc>)
 80039a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039aa:	089b      	lsrs	r3, r3, #2
 80039ac:	3302      	adds	r3, #2
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d006      	beq.n	80039ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80039c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	492c      	ldr	r1, [pc, #176]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	608b      	str	r3, [r1, #8]
 80039cc:	e006      	b.n	80039dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80039ce:	4b2a      	ldr	r3, [pc, #168]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 80039d0:	689a      	ldr	r2, [r3, #8]
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	43db      	mvns	r3, r3
 80039d6:	4928      	ldr	r1, [pc, #160]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 80039d8:	4013      	ands	r3, r2
 80039da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d006      	beq.n	80039f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80039e8:	4b23      	ldr	r3, [pc, #140]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 80039ea:	68da      	ldr	r2, [r3, #12]
 80039ec:	4922      	ldr	r1, [pc, #136]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	60cb      	str	r3, [r1, #12]
 80039f4:	e006      	b.n	8003a04 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80039f6:	4b20      	ldr	r3, [pc, #128]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	43db      	mvns	r3, r3
 80039fe:	491e      	ldr	r1, [pc, #120]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d006      	beq.n	8003a1e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a10:	4b19      	ldr	r3, [pc, #100]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	4918      	ldr	r1, [pc, #96]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	604b      	str	r3, [r1, #4]
 8003a1c:	e006      	b.n	8003a2c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003a1e:	4b16      	ldr	r3, [pc, #88]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	43db      	mvns	r3, r3
 8003a26:	4914      	ldr	r1, [pc, #80]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 8003a28:	4013      	ands	r3, r2
 8003a2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d021      	beq.n	8003a7c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a38:	4b0f      	ldr	r3, [pc, #60]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	490e      	ldr	r1, [pc, #56]	@ (8003a78 <HAL_GPIO_Init+0x2d0>)
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	600b      	str	r3, [r1, #0]
 8003a44:	e021      	b.n	8003a8a <HAL_GPIO_Init+0x2e2>
 8003a46:	bf00      	nop
 8003a48:	10320000 	.word	0x10320000
 8003a4c:	10310000 	.word	0x10310000
 8003a50:	10220000 	.word	0x10220000
 8003a54:	10210000 	.word	0x10210000
 8003a58:	10120000 	.word	0x10120000
 8003a5c:	10110000 	.word	0x10110000
 8003a60:	40021000 	.word	0x40021000
 8003a64:	40010000 	.word	0x40010000
 8003a68:	40010800 	.word	0x40010800
 8003a6c:	40010c00 	.word	0x40010c00
 8003a70:	40011000 	.word	0x40011000
 8003a74:	40011400 	.word	0x40011400
 8003a78:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003aac <HAL_GPIO_Init+0x304>)
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	43db      	mvns	r3, r3
 8003a84:	4909      	ldr	r1, [pc, #36]	@ (8003aac <HAL_GPIO_Init+0x304>)
 8003a86:	4013      	ands	r3, r2
 8003a88:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a96:	fa22 f303 	lsr.w	r3, r2, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f47f ae8e 	bne.w	80037bc <HAL_GPIO_Init+0x14>
  }
}
 8003aa0:	bf00      	nop
 8003aa2:	bf00      	nop
 8003aa4:	372c      	adds	r7, #44	@ 0x2c
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bc80      	pop	{r7}
 8003aaa:	4770      	bx	lr
 8003aac:	40010400 	.word	0x40010400

08003ab0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	460b      	mov	r3, r1
 8003aba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	887b      	ldrh	r3, [r7, #2]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d002      	beq.n	8003ace <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	73fb      	strb	r3, [r7, #15]
 8003acc:	e001      	b.n	8003ad2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc80      	pop	{r7}
 8003adc:	4770      	bx	lr

08003ade <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	807b      	strh	r3, [r7, #2]
 8003aea:	4613      	mov	r3, r2
 8003aec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003aee:	787b      	ldrb	r3, [r7, #1]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003af4:	887a      	ldrh	r2, [r7, #2]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003afa:	e003      	b.n	8003b04 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003afc:	887b      	ldrh	r3, [r7, #2]
 8003afe:	041a      	lsls	r2, r3, #16
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	611a      	str	r2, [r3, #16]
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bc80      	pop	{r7}
 8003b0c:	4770      	bx	lr
	...

08003b10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	4603      	mov	r3, r0
 8003b18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b1a:	4b08      	ldr	r3, [pc, #32]	@ (8003b3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b1c:	695a      	ldr	r2, [r3, #20]
 8003b1e:	88fb      	ldrh	r3, [r7, #6]
 8003b20:	4013      	ands	r3, r2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d006      	beq.n	8003b34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b26:	4a05      	ldr	r2, [pc, #20]	@ (8003b3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b28:	88fb      	ldrh	r3, [r7, #6]
 8003b2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b2c:	88fb      	ldrh	r3, [r7, #6]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 f806 	bl	8003b40 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b34:	bf00      	nop
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	40010400 	.word	0x40010400

08003b40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	4603      	mov	r3, r0
 8003b48:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003b4a:	bf00      	nop
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr

08003b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e12b      	b.n	8003dbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d106      	bne.n	8003b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7ff fa52 	bl	8003024 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2224      	movs	r2, #36	@ 0x24
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0201 	bic.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ba6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003bb8:	f001 f842 	bl	8004c40 <HAL_RCC_GetPCLK1Freq>
 8003bbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	4a81      	ldr	r2, [pc, #516]	@ (8003dc8 <HAL_I2C_Init+0x274>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d807      	bhi.n	8003bd8 <HAL_I2C_Init+0x84>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4a80      	ldr	r2, [pc, #512]	@ (8003dcc <HAL_I2C_Init+0x278>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	bf94      	ite	ls
 8003bd0:	2301      	movls	r3, #1
 8003bd2:	2300      	movhi	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	e006      	b.n	8003be6 <HAL_I2C_Init+0x92>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	4a7d      	ldr	r2, [pc, #500]	@ (8003dd0 <HAL_I2C_Init+0x27c>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	bf94      	ite	ls
 8003be0:	2301      	movls	r3, #1
 8003be2:	2300      	movhi	r3, #0
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0e7      	b.n	8003dbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	4a78      	ldr	r2, [pc, #480]	@ (8003dd4 <HAL_I2C_Init+0x280>)
 8003bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf6:	0c9b      	lsrs	r3, r3, #18
 8003bf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	4a6a      	ldr	r2, [pc, #424]	@ (8003dc8 <HAL_I2C_Init+0x274>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d802      	bhi.n	8003c28 <HAL_I2C_Init+0xd4>
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	3301      	adds	r3, #1
 8003c26:	e009      	b.n	8003c3c <HAL_I2C_Init+0xe8>
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c2e:	fb02 f303 	mul.w	r3, r2, r3
 8003c32:	4a69      	ldr	r2, [pc, #420]	@ (8003dd8 <HAL_I2C_Init+0x284>)
 8003c34:	fba2 2303 	umull	r2, r3, r2, r3
 8003c38:	099b      	lsrs	r3, r3, #6
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6812      	ldr	r2, [r2, #0]
 8003c40:	430b      	orrs	r3, r1
 8003c42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	495c      	ldr	r1, [pc, #368]	@ (8003dc8 <HAL_I2C_Init+0x274>)
 8003c58:	428b      	cmp	r3, r1
 8003c5a:	d819      	bhi.n	8003c90 <HAL_I2C_Init+0x13c>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	1e59      	subs	r1, r3, #1
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c6a:	1c59      	adds	r1, r3, #1
 8003c6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c70:	400b      	ands	r3, r1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HAL_I2C_Init+0x138>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	1e59      	subs	r1, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c84:	3301      	adds	r3, #1
 8003c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c8a:	e051      	b.n	8003d30 <HAL_I2C_Init+0x1dc>
 8003c8c:	2304      	movs	r3, #4
 8003c8e:	e04f      	b.n	8003d30 <HAL_I2C_Init+0x1dc>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d111      	bne.n	8003cbc <HAL_I2C_Init+0x168>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	1e58      	subs	r0, r3, #1
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6859      	ldr	r1, [r3, #4]
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	440b      	add	r3, r1
 8003ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003caa:	3301      	adds	r3, #1
 8003cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	bf0c      	ite	eq
 8003cb4:	2301      	moveq	r3, #1
 8003cb6:	2300      	movne	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	e012      	b.n	8003ce2 <HAL_I2C_Init+0x18e>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	1e58      	subs	r0, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6859      	ldr	r1, [r3, #4]
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	440b      	add	r3, r1
 8003cca:	0099      	lsls	r1, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	bf0c      	ite	eq
 8003cdc:	2301      	moveq	r3, #1
 8003cde:	2300      	movne	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_I2C_Init+0x196>
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e022      	b.n	8003d30 <HAL_I2C_Init+0x1dc>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10e      	bne.n	8003d10 <HAL_I2C_Init+0x1bc>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	1e58      	subs	r0, r3, #1
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6859      	ldr	r1, [r3, #4]
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	440b      	add	r3, r1
 8003d00:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d04:	3301      	adds	r3, #1
 8003d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d0e:	e00f      	b.n	8003d30 <HAL_I2C_Init+0x1dc>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	1e58      	subs	r0, r3, #1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6859      	ldr	r1, [r3, #4]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	0099      	lsls	r1, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d26:	3301      	adds	r3, #1
 8003d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	6809      	ldr	r1, [r1, #0]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69da      	ldr	r2, [r3, #28]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	6911      	ldr	r1, [r2, #16]
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	68d2      	ldr	r2, [r2, #12]
 8003d6a:	4311      	orrs	r1, r2
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6812      	ldr	r2, [r2, #0]
 8003d70:	430b      	orrs	r3, r1
 8003d72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	431a      	orrs	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f042 0201 	orr.w	r2, r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2220      	movs	r2, #32
 8003daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	000186a0 	.word	0x000186a0
 8003dcc:	001e847f 	.word	0x001e847f
 8003dd0:	003d08ff 	.word	0x003d08ff
 8003dd4:	431bde83 	.word	0x431bde83
 8003dd8:	10624dd3 	.word	0x10624dd3

08003ddc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af02      	add	r7, sp, #8
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	4608      	mov	r0, r1
 8003de6:	4611      	mov	r1, r2
 8003de8:	461a      	mov	r2, r3
 8003dea:	4603      	mov	r3, r0
 8003dec:	817b      	strh	r3, [r7, #10]
 8003dee:	460b      	mov	r3, r1
 8003df0:	813b      	strh	r3, [r7, #8]
 8003df2:	4613      	mov	r3, r2
 8003df4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003df6:	f7ff fb9b 	bl	8003530 <HAL_GetTick>
 8003dfa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b20      	cmp	r3, #32
 8003e06:	f040 80d9 	bne.w	8003fbc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	2319      	movs	r3, #25
 8003e10:	2201      	movs	r2, #1
 8003e12:	496d      	ldr	r1, [pc, #436]	@ (8003fc8 <HAL_I2C_Mem_Write+0x1ec>)
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f000 f971 	bl	80040fc <I2C_WaitOnFlagUntilTimeout>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003e20:	2302      	movs	r3, #2
 8003e22:	e0cc      	b.n	8003fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d101      	bne.n	8003e32 <HAL_I2C_Mem_Write+0x56>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	e0c5      	b.n	8003fbe <HAL_I2C_Mem_Write+0x1e2>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d007      	beq.n	8003e58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f042 0201 	orr.w	r2, r2, #1
 8003e56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2221      	movs	r2, #33	@ 0x21
 8003e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2240      	movs	r2, #64	@ 0x40
 8003e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6a3a      	ldr	r2, [r7, #32]
 8003e82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4a4d      	ldr	r2, [pc, #308]	@ (8003fcc <HAL_I2C_Mem_Write+0x1f0>)
 8003e98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e9a:	88f8      	ldrh	r0, [r7, #6]
 8003e9c:	893a      	ldrh	r2, [r7, #8]
 8003e9e:	8979      	ldrh	r1, [r7, #10]
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	9301      	str	r3, [sp, #4]
 8003ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	f000 f890 	bl	8003fd0 <I2C_RequestMemoryWrite>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d052      	beq.n	8003f5c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e081      	b.n	8003fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ebe:	68f8      	ldr	r0, [r7, #12]
 8003ec0:	f000 fa36 	bl	8004330 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00d      	beq.n	8003ee6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	d107      	bne.n	8003ee2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ee0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e06b      	b.n	8003fbe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	781a      	ldrb	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef6:	1c5a      	adds	r2, r3, #1
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f00:	3b01      	subs	r3, #1
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	b29a      	uxth	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	f003 0304 	and.w	r3, r3, #4
 8003f20:	2b04      	cmp	r3, #4
 8003f22:	d11b      	bne.n	8003f5c <HAL_I2C_Mem_Write+0x180>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d017      	beq.n	8003f5c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f30:	781a      	ldrb	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	1c5a      	adds	r2, r3, #1
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f46:	3b01      	subs	r3, #1
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1aa      	bne.n	8003eba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f000 fa29 	bl	80043c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00d      	beq.n	8003f90 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f78:	2b04      	cmp	r3, #4
 8003f7a:	d107      	bne.n	8003f8c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e016      	b.n	8003fbe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	e000      	b.n	8003fbe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003fbc:	2302      	movs	r3, #2
  }
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3718      	adds	r7, #24
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	00100002 	.word	0x00100002
 8003fcc:	ffff0000 	.word	0xffff0000

08003fd0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b088      	sub	sp, #32
 8003fd4:	af02      	add	r7, sp, #8
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	4608      	mov	r0, r1
 8003fda:	4611      	mov	r1, r2
 8003fdc:	461a      	mov	r2, r3
 8003fde:	4603      	mov	r3, r0
 8003fe0:	817b      	strh	r3, [r7, #10]
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	813b      	strh	r3, [r7, #8]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ff8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	2200      	movs	r2, #0
 8004002:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f000 f878 	bl	80040fc <I2C_WaitOnFlagUntilTimeout>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00d      	beq.n	800402e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800401c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004020:	d103      	bne.n	800402a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004028:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e05f      	b.n	80040ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800402e:	897b      	ldrh	r3, [r7, #10]
 8004030:	b2db      	uxtb	r3, r3
 8004032:	461a      	mov	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800403c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	6a3a      	ldr	r2, [r7, #32]
 8004042:	492d      	ldr	r1, [pc, #180]	@ (80040f8 <I2C_RequestMemoryWrite+0x128>)
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 f8d3 	bl	80041f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e04c      	b.n	80040ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004054:	2300      	movs	r3, #0
 8004056:	617b      	str	r3, [r7, #20]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	617b      	str	r3, [r7, #20]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	617b      	str	r3, [r7, #20]
 8004068:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800406a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800406c:	6a39      	ldr	r1, [r7, #32]
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 f95e 	bl	8004330 <I2C_WaitOnTXEFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00d      	beq.n	8004096 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407e:	2b04      	cmp	r3, #4
 8004080:	d107      	bne.n	8004092 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004090:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e02b      	b.n	80040ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004096:	88fb      	ldrh	r3, [r7, #6]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d105      	bne.n	80040a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800409c:	893b      	ldrh	r3, [r7, #8]
 800409e:	b2da      	uxtb	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	611a      	str	r2, [r3, #16]
 80040a6:	e021      	b.n	80040ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040a8:	893b      	ldrh	r3, [r7, #8]
 80040aa:	0a1b      	lsrs	r3, r3, #8
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040b8:	6a39      	ldr	r1, [r7, #32]
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 f938 	bl	8004330 <I2C_WaitOnTXEFlagUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00d      	beq.n	80040e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	d107      	bne.n	80040de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e005      	b.n	80040ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040e2:	893b      	ldrh	r3, [r7, #8]
 80040e4:	b2da      	uxtb	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	00010002 	.word	0x00010002

080040fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	603b      	str	r3, [r7, #0]
 8004108:	4613      	mov	r3, r2
 800410a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800410c:	e048      	b.n	80041a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004114:	d044      	beq.n	80041a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004116:	f7ff fa0b 	bl	8003530 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d302      	bcc.n	800412c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d139      	bne.n	80041a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	0c1b      	lsrs	r3, r3, #16
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b01      	cmp	r3, #1
 8004134:	d10d      	bne.n	8004152 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695b      	ldr	r3, [r3, #20]
 800413c:	43da      	mvns	r2, r3
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	4013      	ands	r3, r2
 8004142:	b29b      	uxth	r3, r3
 8004144:	2b00      	cmp	r3, #0
 8004146:	bf0c      	ite	eq
 8004148:	2301      	moveq	r3, #1
 800414a:	2300      	movne	r3, #0
 800414c:	b2db      	uxtb	r3, r3
 800414e:	461a      	mov	r2, r3
 8004150:	e00c      	b.n	800416c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	43da      	mvns	r2, r3
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4013      	ands	r3, r2
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	bf0c      	ite	eq
 8004164:	2301      	moveq	r3, #1
 8004166:	2300      	movne	r3, #0
 8004168:	b2db      	uxtb	r3, r3
 800416a:	461a      	mov	r2, r3
 800416c:	79fb      	ldrb	r3, [r7, #7]
 800416e:	429a      	cmp	r2, r3
 8004170:	d116      	bne.n	80041a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2220      	movs	r2, #32
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418c:	f043 0220 	orr.w	r2, r3, #32
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e023      	b.n	80041e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	0c1b      	lsrs	r3, r3, #16
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d10d      	bne.n	80041c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	43da      	mvns	r2, r3
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	4013      	ands	r3, r2
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	bf0c      	ite	eq
 80041bc:	2301      	moveq	r3, #1
 80041be:	2300      	movne	r3, #0
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	461a      	mov	r2, r3
 80041c4:	e00c      	b.n	80041e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	43da      	mvns	r2, r3
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	4013      	ands	r3, r2
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	bf0c      	ite	eq
 80041d8:	2301      	moveq	r3, #1
 80041da:	2300      	movne	r3, #0
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	461a      	mov	r2, r3
 80041e0:	79fb      	ldrb	r3, [r7, #7]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d093      	beq.n	800410e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
 80041fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041fe:	e071      	b.n	80042e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800420a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800420e:	d123      	bne.n	8004258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800421e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004228:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2220      	movs	r2, #32
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004244:	f043 0204 	orr.w	r2, r3, #4
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e067      	b.n	8004328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800425e:	d041      	beq.n	80042e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004260:	f7ff f966 	bl	8003530 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	429a      	cmp	r2, r3
 800426e:	d302      	bcc.n	8004276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d136      	bne.n	80042e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	0c1b      	lsrs	r3, r3, #16
 800427a:	b2db      	uxtb	r3, r3
 800427c:	2b01      	cmp	r3, #1
 800427e:	d10c      	bne.n	800429a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	695b      	ldr	r3, [r3, #20]
 8004286:	43da      	mvns	r2, r3
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	4013      	ands	r3, r2
 800428c:	b29b      	uxth	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	bf14      	ite	ne
 8004292:	2301      	movne	r3, #1
 8004294:	2300      	moveq	r3, #0
 8004296:	b2db      	uxtb	r3, r3
 8004298:	e00b      	b.n	80042b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	43da      	mvns	r2, r3
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	4013      	ands	r3, r2
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	bf14      	ite	ne
 80042ac:	2301      	movne	r3, #1
 80042ae:	2300      	moveq	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d016      	beq.n	80042e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2220      	movs	r2, #32
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d0:	f043 0220 	orr.w	r2, r3, #32
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e021      	b.n	8004328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	0c1b      	lsrs	r3, r3, #16
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d10c      	bne.n	8004308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	43da      	mvns	r2, r3
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	4013      	ands	r3, r2
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	bf14      	ite	ne
 8004300:	2301      	movne	r3, #1
 8004302:	2300      	moveq	r3, #0
 8004304:	b2db      	uxtb	r3, r3
 8004306:	e00b      	b.n	8004320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	43da      	mvns	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	4013      	ands	r3, r2
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	bf14      	ite	ne
 800431a:	2301      	movne	r3, #1
 800431c:	2300      	moveq	r3, #0
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b00      	cmp	r3, #0
 8004322:	f47f af6d 	bne.w	8004200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800433c:	e034      	b.n	80043a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f000 f886 	bl	8004450 <I2C_IsAcknowledgeFailed>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e034      	b.n	80043b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004354:	d028      	beq.n	80043a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004356:	f7ff f8eb 	bl	8003530 <HAL_GetTick>
 800435a:	4602      	mov	r2, r0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	429a      	cmp	r2, r3
 8004364:	d302      	bcc.n	800436c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d11d      	bne.n	80043a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004376:	2b80      	cmp	r3, #128	@ 0x80
 8004378:	d016      	beq.n	80043a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2200      	movs	r2, #0
 800437e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2220      	movs	r2, #32
 8004384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004394:	f043 0220 	orr.w	r2, r3, #32
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e007      	b.n	80043b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b2:	2b80      	cmp	r3, #128	@ 0x80
 80043b4:	d1c3      	bne.n	800433e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043cc:	e034      	b.n	8004438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 f83e 	bl	8004450 <I2C_IsAcknowledgeFailed>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e034      	b.n	8004448 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043e4:	d028      	beq.n	8004438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e6:	f7ff f8a3 	bl	8003530 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d302      	bcc.n	80043fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d11d      	bne.n	8004438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	f003 0304 	and.w	r3, r3, #4
 8004406:	2b04      	cmp	r3, #4
 8004408:	d016      	beq.n	8004438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2220      	movs	r2, #32
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004424:	f043 0220 	orr.w	r2, r3, #32
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e007      	b.n	8004448 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f003 0304 	and.w	r3, r3, #4
 8004442:	2b04      	cmp	r3, #4
 8004444:	d1c3      	bne.n	80043ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3710      	adds	r7, #16
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004462:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004466:	d11b      	bne.n	80044a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004470:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448c:	f043 0204 	orr.w	r2, r3, #4
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e000      	b.n	80044a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr

080044ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b086      	sub	sp, #24
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e272      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f000 8087 	beq.w	80045da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044cc:	4b92      	ldr	r3, [pc, #584]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f003 030c 	and.w	r3, r3, #12
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	d00c      	beq.n	80044f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80044d8:	4b8f      	ldr	r3, [pc, #572]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f003 030c 	and.w	r3, r3, #12
 80044e0:	2b08      	cmp	r3, #8
 80044e2:	d112      	bne.n	800450a <HAL_RCC_OscConfig+0x5e>
 80044e4:	4b8c      	ldr	r3, [pc, #560]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f0:	d10b      	bne.n	800450a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044f2:	4b89      	ldr	r3, [pc, #548]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d06c      	beq.n	80045d8 <HAL_RCC_OscConfig+0x12c>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d168      	bne.n	80045d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e24c      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004512:	d106      	bne.n	8004522 <HAL_RCC_OscConfig+0x76>
 8004514:	4b80      	ldr	r3, [pc, #512]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a7f      	ldr	r2, [pc, #508]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800451a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800451e:	6013      	str	r3, [r2, #0]
 8004520:	e02e      	b.n	8004580 <HAL_RCC_OscConfig+0xd4>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10c      	bne.n	8004544 <HAL_RCC_OscConfig+0x98>
 800452a:	4b7b      	ldr	r3, [pc, #492]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a7a      	ldr	r2, [pc, #488]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004530:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004534:	6013      	str	r3, [r2, #0]
 8004536:	4b78      	ldr	r3, [pc, #480]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a77      	ldr	r2, [pc, #476]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800453c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004540:	6013      	str	r3, [r2, #0]
 8004542:	e01d      	b.n	8004580 <HAL_RCC_OscConfig+0xd4>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800454c:	d10c      	bne.n	8004568 <HAL_RCC_OscConfig+0xbc>
 800454e:	4b72      	ldr	r3, [pc, #456]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a71      	ldr	r2, [pc, #452]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004554:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	4b6f      	ldr	r3, [pc, #444]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a6e      	ldr	r2, [pc, #440]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004564:	6013      	str	r3, [r2, #0]
 8004566:	e00b      	b.n	8004580 <HAL_RCC_OscConfig+0xd4>
 8004568:	4b6b      	ldr	r3, [pc, #428]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a6a      	ldr	r2, [pc, #424]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800456e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	4b68      	ldr	r3, [pc, #416]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a67      	ldr	r2, [pc, #412]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800457a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800457e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d013      	beq.n	80045b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004588:	f7fe ffd2 	bl	8003530 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004590:	f7fe ffce 	bl	8003530 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b64      	cmp	r3, #100	@ 0x64
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e200      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d0f0      	beq.n	8004590 <HAL_RCC_OscConfig+0xe4>
 80045ae:	e014      	b.n	80045da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b0:	f7fe ffbe 	bl	8003530 <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045b8:	f7fe ffba 	bl	8003530 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b64      	cmp	r3, #100	@ 0x64
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e1ec      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ca:	4b53      	ldr	r3, [pc, #332]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f0      	bne.n	80045b8 <HAL_RCC_OscConfig+0x10c>
 80045d6:	e000      	b.n	80045da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d063      	beq.n	80046ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045e6:	4b4c      	ldr	r3, [pc, #304]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f003 030c 	and.w	r3, r3, #12
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00b      	beq.n	800460a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80045f2:	4b49      	ldr	r3, [pc, #292]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f003 030c 	and.w	r3, r3, #12
 80045fa:	2b08      	cmp	r3, #8
 80045fc:	d11c      	bne.n	8004638 <HAL_RCC_OscConfig+0x18c>
 80045fe:	4b46      	ldr	r3, [pc, #280]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d116      	bne.n	8004638 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800460a:	4b43      	ldr	r3, [pc, #268]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d005      	beq.n	8004622 <HAL_RCC_OscConfig+0x176>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d001      	beq.n	8004622 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e1c0      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004622:	4b3d      	ldr	r3, [pc, #244]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	00db      	lsls	r3, r3, #3
 8004630:	4939      	ldr	r1, [pc, #228]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004632:	4313      	orrs	r3, r2
 8004634:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004636:	e03a      	b.n	80046ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d020      	beq.n	8004682 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004640:	4b36      	ldr	r3, [pc, #216]	@ (800471c <HAL_RCC_OscConfig+0x270>)
 8004642:	2201      	movs	r2, #1
 8004644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004646:	f7fe ff73 	bl	8003530 <HAL_GetTick>
 800464a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800464c:	e008      	b.n	8004660 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800464e:	f7fe ff6f 	bl	8003530 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d901      	bls.n	8004660 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e1a1      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004660:	4b2d      	ldr	r3, [pc, #180]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0302 	and.w	r3, r3, #2
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0f0      	beq.n	800464e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800466c:	4b2a      	ldr	r3, [pc, #168]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	695b      	ldr	r3, [r3, #20]
 8004678:	00db      	lsls	r3, r3, #3
 800467a:	4927      	ldr	r1, [pc, #156]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 800467c:	4313      	orrs	r3, r2
 800467e:	600b      	str	r3, [r1, #0]
 8004680:	e015      	b.n	80046ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004682:	4b26      	ldr	r3, [pc, #152]	@ (800471c <HAL_RCC_OscConfig+0x270>)
 8004684:	2200      	movs	r2, #0
 8004686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004688:	f7fe ff52 	bl	8003530 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004690:	f7fe ff4e 	bl	8003530 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e180      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0302 	and.w	r3, r3, #2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1f0      	bne.n	8004690 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0308 	and.w	r3, r3, #8
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d03a      	beq.n	8004730 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d019      	beq.n	80046f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046c2:	4b17      	ldr	r3, [pc, #92]	@ (8004720 <HAL_RCC_OscConfig+0x274>)
 80046c4:	2201      	movs	r2, #1
 80046c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046c8:	f7fe ff32 	bl	8003530 <HAL_GetTick>
 80046cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ce:	e008      	b.n	80046e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046d0:	f7fe ff2e 	bl	8003530 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e160      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004718 <HAL_RCC_OscConfig+0x26c>)
 80046e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d0f0      	beq.n	80046d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80046ee:	2001      	movs	r0, #1
 80046f0:	f000 faba 	bl	8004c68 <RCC_Delay>
 80046f4:	e01c      	b.n	8004730 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004720 <HAL_RCC_OscConfig+0x274>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046fc:	f7fe ff18 	bl	8003530 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004702:	e00f      	b.n	8004724 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004704:	f7fe ff14 	bl	8003530 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d908      	bls.n	8004724 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e146      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
 8004716:	bf00      	nop
 8004718:	40021000 	.word	0x40021000
 800471c:	42420000 	.word	0x42420000
 8004720:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004724:	4b92      	ldr	r3, [pc, #584]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1e9      	bne.n	8004704 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 80a6 	beq.w	800488a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800473e:	2300      	movs	r3, #0
 8004740:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004742:	4b8b      	ldr	r3, [pc, #556]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10d      	bne.n	800476a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800474e:	4b88      	ldr	r3, [pc, #544]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004750:	69db      	ldr	r3, [r3, #28]
 8004752:	4a87      	ldr	r2, [pc, #540]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004758:	61d3      	str	r3, [r2, #28]
 800475a:	4b85      	ldr	r3, [pc, #532]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004762:	60bb      	str	r3, [r7, #8]
 8004764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004766:	2301      	movs	r3, #1
 8004768:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476a:	4b82      	ldr	r3, [pc, #520]	@ (8004974 <HAL_RCC_OscConfig+0x4c8>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004772:	2b00      	cmp	r3, #0
 8004774:	d118      	bne.n	80047a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004776:	4b7f      	ldr	r3, [pc, #508]	@ (8004974 <HAL_RCC_OscConfig+0x4c8>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a7e      	ldr	r2, [pc, #504]	@ (8004974 <HAL_RCC_OscConfig+0x4c8>)
 800477c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004782:	f7fe fed5 	bl	8003530 <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800478a:	f7fe fed1 	bl	8003530 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b64      	cmp	r3, #100	@ 0x64
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e103      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479c:	4b75      	ldr	r3, [pc, #468]	@ (8004974 <HAL_RCC_OscConfig+0x4c8>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d0f0      	beq.n	800478a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d106      	bne.n	80047be <HAL_RCC_OscConfig+0x312>
 80047b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047b2:	6a1b      	ldr	r3, [r3, #32]
 80047b4:	4a6e      	ldr	r2, [pc, #440]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047b6:	f043 0301 	orr.w	r3, r3, #1
 80047ba:	6213      	str	r3, [r2, #32]
 80047bc:	e02d      	b.n	800481a <HAL_RCC_OscConfig+0x36e>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCC_OscConfig+0x334>
 80047c6:	4b6a      	ldr	r3, [pc, #424]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	4a69      	ldr	r2, [pc, #420]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047cc:	f023 0301 	bic.w	r3, r3, #1
 80047d0:	6213      	str	r3, [r2, #32]
 80047d2:	4b67      	ldr	r3, [pc, #412]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	4a66      	ldr	r2, [pc, #408]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047d8:	f023 0304 	bic.w	r3, r3, #4
 80047dc:	6213      	str	r3, [r2, #32]
 80047de:	e01c      	b.n	800481a <HAL_RCC_OscConfig+0x36e>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	2b05      	cmp	r3, #5
 80047e6:	d10c      	bne.n	8004802 <HAL_RCC_OscConfig+0x356>
 80047e8:	4b61      	ldr	r3, [pc, #388]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047ea:	6a1b      	ldr	r3, [r3, #32]
 80047ec:	4a60      	ldr	r2, [pc, #384]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047ee:	f043 0304 	orr.w	r3, r3, #4
 80047f2:	6213      	str	r3, [r2, #32]
 80047f4:	4b5e      	ldr	r3, [pc, #376]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047f6:	6a1b      	ldr	r3, [r3, #32]
 80047f8:	4a5d      	ldr	r2, [pc, #372]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80047fa:	f043 0301 	orr.w	r3, r3, #1
 80047fe:	6213      	str	r3, [r2, #32]
 8004800:	e00b      	b.n	800481a <HAL_RCC_OscConfig+0x36e>
 8004802:	4b5b      	ldr	r3, [pc, #364]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	4a5a      	ldr	r2, [pc, #360]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004808:	f023 0301 	bic.w	r3, r3, #1
 800480c:	6213      	str	r3, [r2, #32]
 800480e:	4b58      	ldr	r3, [pc, #352]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	4a57      	ldr	r2, [pc, #348]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004814:	f023 0304 	bic.w	r3, r3, #4
 8004818:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d015      	beq.n	800484e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004822:	f7fe fe85 	bl	8003530 <HAL_GetTick>
 8004826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004828:	e00a      	b.n	8004840 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800482a:	f7fe fe81 	bl	8003530 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004838:	4293      	cmp	r3, r2
 800483a:	d901      	bls.n	8004840 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e0b1      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004840:	4b4b      	ldr	r3, [pc, #300]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d0ee      	beq.n	800482a <HAL_RCC_OscConfig+0x37e>
 800484c:	e014      	b.n	8004878 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800484e:	f7fe fe6f 	bl	8003530 <HAL_GetTick>
 8004852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004854:	e00a      	b.n	800486c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004856:	f7fe fe6b 	bl	8003530 <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004864:	4293      	cmp	r3, r2
 8004866:	d901      	bls.n	800486c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e09b      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800486c:	4b40      	ldr	r3, [pc, #256]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1ee      	bne.n	8004856 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004878:	7dfb      	ldrb	r3, [r7, #23]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d105      	bne.n	800488a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800487e:	4b3c      	ldr	r3, [pc, #240]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	4a3b      	ldr	r2, [pc, #236]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004884:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004888:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 8087 	beq.w	80049a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004894:	4b36      	ldr	r3, [pc, #216]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f003 030c 	and.w	r3, r3, #12
 800489c:	2b08      	cmp	r3, #8
 800489e:	d061      	beq.n	8004964 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	69db      	ldr	r3, [r3, #28]
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	d146      	bne.n	8004936 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048a8:	4b33      	ldr	r3, [pc, #204]	@ (8004978 <HAL_RCC_OscConfig+0x4cc>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ae:	f7fe fe3f 	bl	8003530 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048b4:	e008      	b.n	80048c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b6:	f7fe fe3b 	bl	8003530 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d901      	bls.n	80048c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e06d      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048c8:	4b29      	ldr	r3, [pc, #164]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1f0      	bne.n	80048b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a1b      	ldr	r3, [r3, #32]
 80048d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048dc:	d108      	bne.n	80048f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048de:	4b24      	ldr	r3, [pc, #144]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	4921      	ldr	r1, [pc, #132]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048f0:	4b1f      	ldr	r3, [pc, #124]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a19      	ldr	r1, [r3, #32]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	430b      	orrs	r3, r1
 8004902:	491b      	ldr	r1, [pc, #108]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004904:	4313      	orrs	r3, r2
 8004906:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004908:	4b1b      	ldr	r3, [pc, #108]	@ (8004978 <HAL_RCC_OscConfig+0x4cc>)
 800490a:	2201      	movs	r2, #1
 800490c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490e:	f7fe fe0f 	bl	8003530 <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004914:	e008      	b.n	8004928 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004916:	f7fe fe0b 	bl	8003530 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d901      	bls.n	8004928 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e03d      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004928:	4b11      	ldr	r3, [pc, #68]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0f0      	beq.n	8004916 <HAL_RCC_OscConfig+0x46a>
 8004934:	e035      	b.n	80049a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004936:	4b10      	ldr	r3, [pc, #64]	@ (8004978 <HAL_RCC_OscConfig+0x4cc>)
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800493c:	f7fe fdf8 	bl	8003530 <HAL_GetTick>
 8004940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004942:	e008      	b.n	8004956 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004944:	f7fe fdf4 	bl	8003530 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d901      	bls.n	8004956 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e026      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004956:	4b06      	ldr	r3, [pc, #24]	@ (8004970 <HAL_RCC_OscConfig+0x4c4>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d1f0      	bne.n	8004944 <HAL_RCC_OscConfig+0x498>
 8004962:	e01e      	b.n	80049a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	69db      	ldr	r3, [r3, #28]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d107      	bne.n	800497c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e019      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
 8004970:	40021000 	.word	0x40021000
 8004974:	40007000 	.word	0x40007000
 8004978:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800497c:	4b0b      	ldr	r3, [pc, #44]	@ (80049ac <HAL_RCC_OscConfig+0x500>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	429a      	cmp	r2, r3
 800498e:	d106      	bne.n	800499e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800499a:	429a      	cmp	r2, r3
 800499c:	d001      	beq.n	80049a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e000      	b.n	80049a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3718      	adds	r7, #24
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40021000 	.word	0x40021000

080049b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d101      	bne.n	80049c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e0d0      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049c4:	4b6a      	ldr	r3, [pc, #424]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c0>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 0307 	and.w	r3, r3, #7
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d910      	bls.n	80049f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d2:	4b67      	ldr	r3, [pc, #412]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c0>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f023 0207 	bic.w	r2, r3, #7
 80049da:	4965      	ldr	r1, [pc, #404]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c0>)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	4313      	orrs	r3, r2
 80049e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e2:	4b63      	ldr	r3, [pc, #396]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c0>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0307 	and.w	r3, r3, #7
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d001      	beq.n	80049f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e0b8      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d020      	beq.n	8004a42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d005      	beq.n	8004a18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a0c:	4b59      	ldr	r3, [pc, #356]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	4a58      	ldr	r2, [pc, #352]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0308 	and.w	r3, r3, #8
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d005      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a24:	4b53      	ldr	r3, [pc, #332]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	4a52      	ldr	r2, [pc, #328]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a2a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004a2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a30:	4b50      	ldr	r3, [pc, #320]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	494d      	ldr	r1, [pc, #308]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d040      	beq.n	8004ad0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d107      	bne.n	8004a66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a56:	4b47      	ldr	r3, [pc, #284]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d115      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e07f      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d107      	bne.n	8004a7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a6e:	4b41      	ldr	r3, [pc, #260]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d109      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e073      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e06b      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a8e:	4b39      	ldr	r3, [pc, #228]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	f023 0203 	bic.w	r2, r3, #3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	4936      	ldr	r1, [pc, #216]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004aa0:	f7fe fd46 	bl	8003530 <HAL_GetTick>
 8004aa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa6:	e00a      	b.n	8004abe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa8:	f7fe fd42 	bl	8003530 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e053      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004abe:	4b2d      	ldr	r3, [pc, #180]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f003 020c 	and.w	r2, r3, #12
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d1eb      	bne.n	8004aa8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ad0:	4b27      	ldr	r3, [pc, #156]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0307 	and.w	r3, r3, #7
 8004ad8:	683a      	ldr	r2, [r7, #0]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d210      	bcs.n	8004b00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ade:	4b24      	ldr	r3, [pc, #144]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f023 0207 	bic.w	r2, r3, #7
 8004ae6:	4922      	ldr	r1, [pc, #136]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c0>)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aee:	4b20      	ldr	r3, [pc, #128]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c0>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d001      	beq.n	8004b00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e032      	b.n	8004b66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0304 	and.w	r3, r3, #4
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d008      	beq.n	8004b1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b0c:	4b19      	ldr	r3, [pc, #100]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	4916      	ldr	r1, [pc, #88]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d009      	beq.n	8004b3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b2a:	4b12      	ldr	r3, [pc, #72]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	490e      	ldr	r1, [pc, #56]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b3e:	f000 f821 	bl	8004b84 <HAL_RCC_GetSysClockFreq>
 8004b42:	4602      	mov	r2, r0
 8004b44:	4b0b      	ldr	r3, [pc, #44]	@ (8004b74 <HAL_RCC_ClockConfig+0x1c4>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	091b      	lsrs	r3, r3, #4
 8004b4a:	f003 030f 	and.w	r3, r3, #15
 8004b4e:	490a      	ldr	r1, [pc, #40]	@ (8004b78 <HAL_RCC_ClockConfig+0x1c8>)
 8004b50:	5ccb      	ldrb	r3, [r1, r3]
 8004b52:	fa22 f303 	lsr.w	r3, r2, r3
 8004b56:	4a09      	ldr	r2, [pc, #36]	@ (8004b7c <HAL_RCC_ClockConfig+0x1cc>)
 8004b58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b5a:	4b09      	ldr	r3, [pc, #36]	@ (8004b80 <HAL_RCC_ClockConfig+0x1d0>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7fe fca4 	bl	80034ac <HAL_InitTick>

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3710      	adds	r7, #16
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	40022000 	.word	0x40022000
 8004b74:	40021000 	.word	0x40021000
 8004b78:	0800c3b8 	.word	0x0800c3b8
 8004b7c:	20000028 	.word	0x20000028
 8004b80:	2000002c 	.word	0x2000002c

08004b84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b087      	sub	sp, #28
 8004b88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	60fb      	str	r3, [r7, #12]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	60bb      	str	r3, [r7, #8]
 8004b92:	2300      	movs	r3, #0
 8004b94:	617b      	str	r3, [r7, #20]
 8004b96:	2300      	movs	r3, #0
 8004b98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004c18 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f003 030c 	and.w	r3, r3, #12
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d002      	beq.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x30>
 8004bae:	2b08      	cmp	r3, #8
 8004bb0:	d003      	beq.n	8004bba <HAL_RCC_GetSysClockFreq+0x36>
 8004bb2:	e027      	b.n	8004c04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004bb4:	4b19      	ldr	r3, [pc, #100]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x98>)
 8004bb6:	613b      	str	r3, [r7, #16]
      break;
 8004bb8:	e027      	b.n	8004c0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	0c9b      	lsrs	r3, r3, #18
 8004bbe:	f003 030f 	and.w	r3, r3, #15
 8004bc2:	4a17      	ldr	r2, [pc, #92]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004bc4:	5cd3      	ldrb	r3, [r2, r3]
 8004bc6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d010      	beq.n	8004bf4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004bd2:	4b11      	ldr	r3, [pc, #68]	@ (8004c18 <HAL_RCC_GetSysClockFreq+0x94>)
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	0c5b      	lsrs	r3, r3, #17
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	4a11      	ldr	r2, [pc, #68]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004bde:	5cd3      	ldrb	r3, [r2, r3]
 8004be0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a0d      	ldr	r2, [pc, #52]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x98>)
 8004be6:	fb03 f202 	mul.w	r2, r3, r2
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf0:	617b      	str	r3, [r7, #20]
 8004bf2:	e004      	b.n	8004bfe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8004c28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004bf8:	fb02 f303 	mul.w	r3, r2, r3
 8004bfc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	613b      	str	r3, [r7, #16]
      break;
 8004c02:	e002      	b.n	8004c0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c04:	4b05      	ldr	r3, [pc, #20]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x98>)
 8004c06:	613b      	str	r3, [r7, #16]
      break;
 8004c08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c0a:	693b      	ldr	r3, [r7, #16]
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	371c      	adds	r7, #28
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bc80      	pop	{r7}
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	007a1200 	.word	0x007a1200
 8004c20:	0800c3d0 	.word	0x0800c3d0
 8004c24:	0800c3e0 	.word	0x0800c3e0
 8004c28:	003d0900 	.word	0x003d0900

08004c2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c30:	4b02      	ldr	r3, [pc, #8]	@ (8004c3c <HAL_RCC_GetHCLKFreq+0x10>)
 8004c32:	681b      	ldr	r3, [r3, #0]
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr
 8004c3c:	20000028 	.word	0x20000028

08004c40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c44:	f7ff fff2 	bl	8004c2c <HAL_RCC_GetHCLKFreq>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	4b05      	ldr	r3, [pc, #20]	@ (8004c60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	0a1b      	lsrs	r3, r3, #8
 8004c50:	f003 0307 	and.w	r3, r3, #7
 8004c54:	4903      	ldr	r1, [pc, #12]	@ (8004c64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c56:	5ccb      	ldrb	r3, [r1, r3]
 8004c58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	40021000 	.word	0x40021000
 8004c64:	0800c3c8 	.word	0x0800c3c8

08004c68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c70:	4b0a      	ldr	r3, [pc, #40]	@ (8004c9c <RCC_Delay+0x34>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a0a      	ldr	r2, [pc, #40]	@ (8004ca0 <RCC_Delay+0x38>)
 8004c76:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7a:	0a5b      	lsrs	r3, r3, #9
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	fb02 f303 	mul.w	r3, r2, r3
 8004c82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004c84:	bf00      	nop
  }
  while (Delay --);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	1e5a      	subs	r2, r3, #1
 8004c8a:	60fa      	str	r2, [r7, #12]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1f9      	bne.n	8004c84 <RCC_Delay+0x1c>
}
 8004c90:	bf00      	nop
 8004c92:	bf00      	nop
 8004c94:	3714      	adds	r7, #20
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bc80      	pop	{r7}
 8004c9a:	4770      	bx	lr
 8004c9c:	20000028 	.word	0x20000028
 8004ca0:	10624dd3 	.word	0x10624dd3

08004ca4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e076      	b.n	8004da4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d108      	bne.n	8004cd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cc6:	d009      	beq.n	8004cdc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	61da      	str	r2, [r3, #28]
 8004cce:	e005      	b.n	8004cdc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d106      	bne.n	8004cfc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7fe f9d2 	bl	80030a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d24:	431a      	orrs	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a1b      	ldr	r3, [r3, #32]
 8004d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d60:	ea42 0103 	orr.w	r1, r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d68:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	430a      	orrs	r2, r1
 8004d72:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	0c1a      	lsrs	r2, r3, #16
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f002 0204 	and.w	r2, r2, #4
 8004d82:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	69da      	ldr	r2, [r3, #28]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d92:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004da2:	2300      	movs	r3, #0
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3708      	adds	r7, #8
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	603b      	str	r3, [r7, #0]
 8004db8:	4613      	mov	r3, r2
 8004dba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_SPI_Transmit+0x22>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e12d      	b.n	800502a <HAL_SPI_Transmit+0x27e>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dd6:	f7fe fbab 	bl	8003530 <HAL_GetTick>
 8004dda:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004ddc:	88fb      	ldrh	r3, [r7, #6]
 8004dde:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d002      	beq.n	8004df2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004dec:	2302      	movs	r3, #2
 8004dee:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004df0:	e116      	b.n	8005020 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_SPI_Transmit+0x52>
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d102      	bne.n	8004e04 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e02:	e10d      	b.n	8005020 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2203      	movs	r2, #3
 8004e08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	88fa      	ldrh	r2, [r7, #6]
 8004e1c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	88fa      	ldrh	r2, [r7, #6]
 8004e22:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e4a:	d10f      	bne.n	8004e6c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e76:	2b40      	cmp	r3, #64	@ 0x40
 8004e78:	d007      	beq.n	8004e8a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e92:	d14f      	bne.n	8004f34 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d002      	beq.n	8004ea2 <HAL_SPI_Transmit+0xf6>
 8004e9c:	8afb      	ldrh	r3, [r7, #22]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d142      	bne.n	8004f28 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea6:	881a      	ldrh	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb2:	1c9a      	adds	r2, r3, #2
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ec6:	e02f      	b.n	8004f28 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d112      	bne.n	8004efc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eda:	881a      	ldrh	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ee6:	1c9a      	adds	r2, r3, #2
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004efa:	e015      	b.n	8004f28 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004efc:	f7fe fb18 	bl	8003530 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d803      	bhi.n	8004f14 <HAL_SPI_Transmit+0x168>
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f12:	d102      	bne.n	8004f1a <HAL_SPI_Transmit+0x16e>
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d106      	bne.n	8004f28 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004f26:	e07b      	b.n	8005020 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1ca      	bne.n	8004ec8 <HAL_SPI_Transmit+0x11c>
 8004f32:	e050      	b.n	8004fd6 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d002      	beq.n	8004f42 <HAL_SPI_Transmit+0x196>
 8004f3c:	8afb      	ldrh	r3, [r7, #22]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d144      	bne.n	8004fcc <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	330c      	adds	r3, #12
 8004f4c:	7812      	ldrb	r2, [r2, #0]
 8004f4e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004f68:	e030      	b.n	8004fcc <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d113      	bne.n	8004fa0 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	330c      	adds	r3, #12
 8004f82:	7812      	ldrb	r2, [r2, #0]
 8004f84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f8a:	1c5a      	adds	r2, r3, #1
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	3b01      	subs	r3, #1
 8004f98:	b29a      	uxth	r2, r3
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004f9e:	e015      	b.n	8004fcc <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fa0:	f7fe fac6 	bl	8003530 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d803      	bhi.n	8004fb8 <HAL_SPI_Transmit+0x20c>
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fb6:	d102      	bne.n	8004fbe <HAL_SPI_Transmit+0x212>
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d106      	bne.n	8004fcc <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004fca:	e029      	b.n	8005020 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1c9      	bne.n	8004f6a <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fd6:	69ba      	ldr	r2, [r7, #24]
 8004fd8:	6839      	ldr	r1, [r7, #0]
 8004fda:	68f8      	ldr	r0, [r7, #12]
 8004fdc:	f000 f8b2 	bl	8005144 <SPI_EndRxTxTransaction>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2220      	movs	r2, #32
 8004fea:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10a      	bne.n	800500a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	613b      	str	r3, [r7, #16]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	613b      	str	r3, [r7, #16]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	613b      	str	r3, [r7, #16]
 8005008:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500e:	2b00      	cmp	r3, #0
 8005010:	d002      	beq.n	8005018 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	77fb      	strb	r3, [r7, #31]
 8005016:	e003      	b.n	8005020 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005028:	7ffb      	ldrb	r3, [r7, #31]
}
 800502a:	4618      	mov	r0, r3
 800502c:	3720      	adds	r7, #32
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
	...

08005034 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b088      	sub	sp, #32
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	603b      	str	r3, [r7, #0]
 8005040:	4613      	mov	r3, r2
 8005042:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005044:	f7fe fa74 	bl	8003530 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504c:	1a9b      	subs	r3, r3, r2
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	4413      	add	r3, r2
 8005052:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005054:	f7fe fa6c 	bl	8003530 <HAL_GetTick>
 8005058:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800505a:	4b39      	ldr	r3, [pc, #228]	@ (8005140 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	015b      	lsls	r3, r3, #5
 8005060:	0d1b      	lsrs	r3, r3, #20
 8005062:	69fa      	ldr	r2, [r7, #28]
 8005064:	fb02 f303 	mul.w	r3, r2, r3
 8005068:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800506a:	e054      	b.n	8005116 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005072:	d050      	beq.n	8005116 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005074:	f7fe fa5c 	bl	8003530 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	69fa      	ldr	r2, [r7, #28]
 8005080:	429a      	cmp	r2, r3
 8005082:	d902      	bls.n	800508a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d13d      	bne.n	8005106 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	685a      	ldr	r2, [r3, #4]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005098:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050a2:	d111      	bne.n	80050c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050ac:	d004      	beq.n	80050b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b6:	d107      	bne.n	80050c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050d0:	d10f      	bne.n	80050f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050e0:	601a      	str	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e017      	b.n	8005136 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800510c:	2300      	movs	r3, #0
 800510e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	3b01      	subs	r3, #1
 8005114:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689a      	ldr	r2, [r3, #8]
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	4013      	ands	r3, r2
 8005120:	68ba      	ldr	r2, [r7, #8]
 8005122:	429a      	cmp	r2, r3
 8005124:	bf0c      	ite	eq
 8005126:	2301      	moveq	r3, #1
 8005128:	2300      	movne	r3, #0
 800512a:	b2db      	uxtb	r3, r3
 800512c:	461a      	mov	r2, r3
 800512e:	79fb      	ldrb	r3, [r7, #7]
 8005130:	429a      	cmp	r2, r3
 8005132:	d19b      	bne.n	800506c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3720      	adds	r7, #32
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	20000028 	.word	0x20000028

08005144 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af02      	add	r7, sp, #8
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	2200      	movs	r2, #0
 8005158:	2180      	movs	r1, #128	@ 0x80
 800515a:	68f8      	ldr	r0, [r7, #12]
 800515c:	f7ff ff6a 	bl	8005034 <SPI_WaitFlagStateUntilTimeout>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d007      	beq.n	8005176 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800516a:	f043 0220 	orr.w	r2, r3, #32
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	e000      	b.n	8005178 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d101      	bne.n	8005192 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e041      	b.n	8005216 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d106      	bne.n	80051ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f7fd ffb8 	bl	800311c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2202      	movs	r2, #2
 80051b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	3304      	adds	r3, #4
 80051bc:	4619      	mov	r1, r3
 80051be:	4610      	mov	r0, r2
 80051c0:	f000 fac6 	bl	8005750 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3708      	adds	r7, #8
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
	...

08005220 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b01      	cmp	r3, #1
 8005232:	d001      	beq.n	8005238 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e032      	b.n	800529e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2202      	movs	r2, #2
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a18      	ldr	r2, [pc, #96]	@ (80052a8 <HAL_TIM_Base_Start+0x88>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d00e      	beq.n	8005268 <HAL_TIM_Base_Start+0x48>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005252:	d009      	beq.n	8005268 <HAL_TIM_Base_Start+0x48>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a14      	ldr	r2, [pc, #80]	@ (80052ac <HAL_TIM_Base_Start+0x8c>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d004      	beq.n	8005268 <HAL_TIM_Base_Start+0x48>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a13      	ldr	r2, [pc, #76]	@ (80052b0 <HAL_TIM_Base_Start+0x90>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d111      	bne.n	800528c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2b06      	cmp	r3, #6
 8005278:	d010      	beq.n	800529c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f042 0201 	orr.w	r2, r2, #1
 8005288:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800528a:	e007      	b.n	800529c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f042 0201 	orr.w	r2, r2, #1
 800529a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3714      	adds	r7, #20
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bc80      	pop	{r7}
 80052a6:	4770      	bx	lr
 80052a8:	40012c00 	.word	0x40012c00
 80052ac:	40000400 	.word	0x40000400
 80052b0:	40000800 	.word	0x40000800

080052b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d001      	beq.n	80052cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e03a      	b.n	8005342 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68da      	ldr	r2, [r3, #12]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f042 0201 	orr.w	r2, r2, #1
 80052e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a18      	ldr	r2, [pc, #96]	@ (800534c <HAL_TIM_Base_Start_IT+0x98>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d00e      	beq.n	800530c <HAL_TIM_Base_Start_IT+0x58>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f6:	d009      	beq.n	800530c <HAL_TIM_Base_Start_IT+0x58>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a14      	ldr	r2, [pc, #80]	@ (8005350 <HAL_TIM_Base_Start_IT+0x9c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d004      	beq.n	800530c <HAL_TIM_Base_Start_IT+0x58>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a13      	ldr	r2, [pc, #76]	@ (8005354 <HAL_TIM_Base_Start_IT+0xa0>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d111      	bne.n	8005330 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f003 0307 	and.w	r3, r3, #7
 8005316:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2b06      	cmp	r3, #6
 800531c:	d010      	beq.n	8005340 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f042 0201 	orr.w	r2, r2, #1
 800532c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800532e:	e007      	b.n	8005340 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0201 	orr.w	r2, r2, #1
 800533e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3714      	adds	r7, #20
 8005346:	46bd      	mov	sp, r7
 8005348:	bc80      	pop	{r7}
 800534a:	4770      	bx	lr
 800534c:	40012c00 	.word	0x40012c00
 8005350:	40000400 	.word	0x40000400
 8005354:	40000800 	.word	0x40000800

08005358 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b02      	cmp	r3, #2
 800536c:	d122      	bne.n	80053b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	f003 0302 	and.w	r3, r3, #2
 8005378:	2b02      	cmp	r3, #2
 800537a:	d11b      	bne.n	80053b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f06f 0202 	mvn.w	r2, #2
 8005384:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	f003 0303 	and.w	r3, r3, #3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f9bd 	bl	800571a <HAL_TIM_IC_CaptureCallback>
 80053a0:	e005      	b.n	80053ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f9b0 	bl	8005708 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 f9bf 	bl	800572c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	f003 0304 	and.w	r3, r3, #4
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d122      	bne.n	8005408 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	f003 0304 	and.w	r3, r3, #4
 80053cc:	2b04      	cmp	r3, #4
 80053ce:	d11b      	bne.n	8005408 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f06f 0204 	mvn.w	r2, #4
 80053d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2202      	movs	r2, #2
 80053de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d003      	beq.n	80053f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 f993 	bl	800571a <HAL_TIM_IC_CaptureCallback>
 80053f4:	e005      	b.n	8005402 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f986 	bl	8005708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f995 	bl	800572c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	f003 0308 	and.w	r3, r3, #8
 8005412:	2b08      	cmp	r3, #8
 8005414:	d122      	bne.n	800545c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	f003 0308 	and.w	r3, r3, #8
 8005420:	2b08      	cmp	r3, #8
 8005422:	d11b      	bne.n	800545c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f06f 0208 	mvn.w	r2, #8
 800542c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2204      	movs	r2, #4
 8005432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f969 	bl	800571a <HAL_TIM_IC_CaptureCallback>
 8005448:	e005      	b.n	8005456 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f95c 	bl	8005708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f96b 	bl	800572c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	f003 0310 	and.w	r3, r3, #16
 8005466:	2b10      	cmp	r3, #16
 8005468:	d122      	bne.n	80054b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	f003 0310 	and.w	r3, r3, #16
 8005474:	2b10      	cmp	r3, #16
 8005476:	d11b      	bne.n	80054b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f06f 0210 	mvn.w	r2, #16
 8005480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2208      	movs	r2, #8
 8005486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005492:	2b00      	cmp	r3, #0
 8005494:	d003      	beq.n	800549e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f93f 	bl	800571a <HAL_TIM_IC_CaptureCallback>
 800549c:	e005      	b.n	80054aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 f932 	bl	8005708 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f000 f941 	bl	800572c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	f003 0301 	and.w	r3, r3, #1
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d10e      	bne.n	80054dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d107      	bne.n	80054dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f06f 0201 	mvn.w	r2, #1
 80054d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f90d 	bl	80056f6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e6:	2b80      	cmp	r3, #128	@ 0x80
 80054e8:	d10e      	bne.n	8005508 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054f4:	2b80      	cmp	r3, #128	@ 0x80
 80054f6:	d107      	bne.n	8005508 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 fa83 	bl	8005a0e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005512:	2b40      	cmp	r3, #64	@ 0x40
 8005514:	d10e      	bne.n	8005534 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005520:	2b40      	cmp	r3, #64	@ 0x40
 8005522:	d107      	bne.n	8005534 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800552c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f905 	bl	800573e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	691b      	ldr	r3, [r3, #16]
 800553a:	f003 0320 	and.w	r3, r3, #32
 800553e:	2b20      	cmp	r3, #32
 8005540:	d10e      	bne.n	8005560 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b20      	cmp	r3, #32
 800554e:	d107      	bne.n	8005560 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f06f 0220 	mvn.w	r2, #32
 8005558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 fa4e 	bl	80059fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005560:	bf00      	nop
 8005562:	3708      	adds	r7, #8
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}

08005568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005572:	2300      	movs	r3, #0
 8005574:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800557c:	2b01      	cmp	r3, #1
 800557e:	d101      	bne.n	8005584 <HAL_TIM_ConfigClockSource+0x1c>
 8005580:	2302      	movs	r3, #2
 8005582:	e0b4      	b.n	80056ee <HAL_TIM_ConfigClockSource+0x186>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2202      	movs	r2, #2
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80055a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80055aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68ba      	ldr	r2, [r7, #8]
 80055b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055bc:	d03e      	beq.n	800563c <HAL_TIM_ConfigClockSource+0xd4>
 80055be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055c2:	f200 8087 	bhi.w	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ca:	f000 8086 	beq.w	80056da <HAL_TIM_ConfigClockSource+0x172>
 80055ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055d2:	d87f      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055d4:	2b70      	cmp	r3, #112	@ 0x70
 80055d6:	d01a      	beq.n	800560e <HAL_TIM_ConfigClockSource+0xa6>
 80055d8:	2b70      	cmp	r3, #112	@ 0x70
 80055da:	d87b      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055dc:	2b60      	cmp	r3, #96	@ 0x60
 80055de:	d050      	beq.n	8005682 <HAL_TIM_ConfigClockSource+0x11a>
 80055e0:	2b60      	cmp	r3, #96	@ 0x60
 80055e2:	d877      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055e4:	2b50      	cmp	r3, #80	@ 0x50
 80055e6:	d03c      	beq.n	8005662 <HAL_TIM_ConfigClockSource+0xfa>
 80055e8:	2b50      	cmp	r3, #80	@ 0x50
 80055ea:	d873      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055ec:	2b40      	cmp	r3, #64	@ 0x40
 80055ee:	d058      	beq.n	80056a2 <HAL_TIM_ConfigClockSource+0x13a>
 80055f0:	2b40      	cmp	r3, #64	@ 0x40
 80055f2:	d86f      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055f4:	2b30      	cmp	r3, #48	@ 0x30
 80055f6:	d064      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x15a>
 80055f8:	2b30      	cmp	r3, #48	@ 0x30
 80055fa:	d86b      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 80055fc:	2b20      	cmp	r3, #32
 80055fe:	d060      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005600:	2b20      	cmp	r3, #32
 8005602:	d867      	bhi.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005604:	2b00      	cmp	r3, #0
 8005606:	d05c      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005608:	2b10      	cmp	r3, #16
 800560a:	d05a      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x15a>
 800560c:	e062      	b.n	80056d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800561e:	f000 f970 	bl	8005902 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005630:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68ba      	ldr	r2, [r7, #8]
 8005638:	609a      	str	r2, [r3, #8]
      break;
 800563a:	e04f      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800564c:	f000 f959 	bl	8005902 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689a      	ldr	r2, [r3, #8]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800565e:	609a      	str	r2, [r3, #8]
      break;
 8005660:	e03c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800566e:	461a      	mov	r2, r3
 8005670:	f000 f8d0 	bl	8005814 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2150      	movs	r1, #80	@ 0x50
 800567a:	4618      	mov	r0, r3
 800567c:	f000 f927 	bl	80058ce <TIM_ITRx_SetConfig>
      break;
 8005680:	e02c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800568e:	461a      	mov	r2, r3
 8005690:	f000 f8ee 	bl	8005870 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2160      	movs	r1, #96	@ 0x60
 800569a:	4618      	mov	r0, r3
 800569c:	f000 f917 	bl	80058ce <TIM_ITRx_SetConfig>
      break;
 80056a0:	e01c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ae:	461a      	mov	r2, r3
 80056b0:	f000 f8b0 	bl	8005814 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2140      	movs	r1, #64	@ 0x40
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 f907 	bl	80058ce <TIM_ITRx_SetConfig>
      break;
 80056c0:	e00c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4619      	mov	r1, r3
 80056cc:	4610      	mov	r0, r2
 80056ce:	f000 f8fe 	bl	80058ce <TIM_ITRx_SetConfig>
      break;
 80056d2:	e003      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	73fb      	strb	r3, [r7, #15]
      break;
 80056d8:	e000      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80056da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b083      	sub	sp, #12
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80056fe:	bf00      	nop
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	bc80      	pop	{r7}
 8005706:	4770      	bx	lr

08005708 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	bc80      	pop	{r7}
 8005718:	4770      	bx	lr

0800571a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800571a:	b480      	push	{r7}
 800571c:	b083      	sub	sp, #12
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005722:	bf00      	nop
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	bc80      	pop	{r7}
 800572a:	4770      	bx	lr

0800572c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	bc80      	pop	{r7}
 800573c:	4770      	bx	lr

0800573e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800573e:	b480      	push	{r7}
 8005740:	b083      	sub	sp, #12
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	bc80      	pop	{r7}
 800574e:	4770      	bx	lr

08005750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a29      	ldr	r2, [pc, #164]	@ (8005808 <TIM_Base_SetConfig+0xb8>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d00b      	beq.n	8005780 <TIM_Base_SetConfig+0x30>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800576e:	d007      	beq.n	8005780 <TIM_Base_SetConfig+0x30>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	4a26      	ldr	r2, [pc, #152]	@ (800580c <TIM_Base_SetConfig+0xbc>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d003      	beq.n	8005780 <TIM_Base_SetConfig+0x30>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a25      	ldr	r2, [pc, #148]	@ (8005810 <TIM_Base_SetConfig+0xc0>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d108      	bne.n	8005792 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	4313      	orrs	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a1c      	ldr	r2, [pc, #112]	@ (8005808 <TIM_Base_SetConfig+0xb8>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d00b      	beq.n	80057b2 <TIM_Base_SetConfig+0x62>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a0:	d007      	beq.n	80057b2 <TIM_Base_SetConfig+0x62>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a19      	ldr	r2, [pc, #100]	@ (800580c <TIM_Base_SetConfig+0xbc>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d003      	beq.n	80057b2 <TIM_Base_SetConfig+0x62>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a18      	ldr	r2, [pc, #96]	@ (8005810 <TIM_Base_SetConfig+0xc0>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d108      	bne.n	80057c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a07      	ldr	r2, [pc, #28]	@ (8005808 <TIM_Base_SetConfig+0xb8>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d103      	bne.n	80057f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	691a      	ldr	r2, [r3, #16]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	615a      	str	r2, [r3, #20]
}
 80057fe:	bf00      	nop
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	bc80      	pop	{r7}
 8005806:	4770      	bx	lr
 8005808:	40012c00 	.word	0x40012c00
 800580c:	40000400 	.word	0x40000400
 8005810:	40000800 	.word	0x40000800

08005814 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6a1b      	ldr	r3, [r3, #32]
 800582a:	f023 0201 	bic.w	r2, r3, #1
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800583e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	011b      	lsls	r3, r3, #4
 8005844:	693a      	ldr	r2, [r7, #16]
 8005846:	4313      	orrs	r3, r2
 8005848:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	f023 030a 	bic.w	r3, r3, #10
 8005850:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	4313      	orrs	r3, r2
 8005858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	693a      	ldr	r2, [r7, #16]
 800585e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	621a      	str	r2, [r3, #32]
}
 8005866:	bf00      	nop
 8005868:	371c      	adds	r7, #28
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr

08005870 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	f023 0210 	bic.w	r2, r3, #16
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800589a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	031b      	lsls	r3, r3, #12
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80058ac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	011b      	lsls	r3, r3, #4
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	621a      	str	r2, [r3, #32]
}
 80058c4:	bf00      	nop
 80058c6:	371c      	adds	r7, #28
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bc80      	pop	{r7}
 80058cc:	4770      	bx	lr

080058ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b085      	sub	sp, #20
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058e6:	683a      	ldr	r2, [r7, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	f043 0307 	orr.w	r3, r3, #7
 80058f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	68fa      	ldr	r2, [r7, #12]
 80058f6:	609a      	str	r2, [r3, #8]
}
 80058f8:	bf00      	nop
 80058fa:	3714      	adds	r7, #20
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bc80      	pop	{r7}
 8005900:	4770      	bx	lr

08005902 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005902:	b480      	push	{r7}
 8005904:	b087      	sub	sp, #28
 8005906:	af00      	add	r7, sp, #0
 8005908:	60f8      	str	r0, [r7, #12]
 800590a:	60b9      	str	r1, [r7, #8]
 800590c:	607a      	str	r2, [r7, #4]
 800590e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800591c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	021a      	lsls	r2, r3, #8
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	431a      	orrs	r2, r3
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	4313      	orrs	r3, r2
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	4313      	orrs	r3, r2
 800592e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	609a      	str	r2, [r3, #8]
}
 8005936:	bf00      	nop
 8005938:	371c      	adds	r7, #28
 800593a:	46bd      	mov	sp, r7
 800593c:	bc80      	pop	{r7}
 800593e:	4770      	bx	lr

08005940 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005940:	b480      	push	{r7}
 8005942:	b085      	sub	sp, #20
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005950:	2b01      	cmp	r3, #1
 8005952:	d101      	bne.n	8005958 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005954:	2302      	movs	r3, #2
 8005956:	e046      	b.n	80059e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2202      	movs	r2, #2
 8005964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800597e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a16      	ldr	r2, [pc, #88]	@ (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00e      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a4:	d009      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a12      	ldr	r2, [pc, #72]	@ (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d004      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a10      	ldr	r2, [pc, #64]	@ (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d10c      	bne.n	80059d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bc80      	pop	{r7}
 80059ee:	4770      	bx	lr
 80059f0:	40012c00 	.word	0x40012c00
 80059f4:	40000400 	.word	0x40000400
 80059f8:	40000800 	.word	0x40000800

080059fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bc80      	pop	{r7}
 8005a0c:	4770      	bx	lr

08005a0e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b083      	sub	sp, #12
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a16:	bf00      	nop
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bc80      	pop	{r7}
 8005a1e:	4770      	bx	lr

08005a20 <__cvt>:
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a26:	461d      	mov	r5, r3
 8005a28:	bfbb      	ittet	lt
 8005a2a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005a2e:	461d      	movlt	r5, r3
 8005a30:	2300      	movge	r3, #0
 8005a32:	232d      	movlt	r3, #45	@ 0x2d
 8005a34:	b088      	sub	sp, #32
 8005a36:	4614      	mov	r4, r2
 8005a38:	bfb8      	it	lt
 8005a3a:	4614      	movlt	r4, r2
 8005a3c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005a3e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005a40:	7013      	strb	r3, [r2, #0]
 8005a42:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a44:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005a48:	f023 0820 	bic.w	r8, r3, #32
 8005a4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a50:	d005      	beq.n	8005a5e <__cvt+0x3e>
 8005a52:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005a56:	d100      	bne.n	8005a5a <__cvt+0x3a>
 8005a58:	3601      	adds	r6, #1
 8005a5a:	2302      	movs	r3, #2
 8005a5c:	e000      	b.n	8005a60 <__cvt+0x40>
 8005a5e:	2303      	movs	r3, #3
 8005a60:	aa07      	add	r2, sp, #28
 8005a62:	9204      	str	r2, [sp, #16]
 8005a64:	aa06      	add	r2, sp, #24
 8005a66:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005a6a:	e9cd 3600 	strd	r3, r6, [sp]
 8005a6e:	4622      	mov	r2, r4
 8005a70:	462b      	mov	r3, r5
 8005a72:	f001 feb5 	bl	80077e0 <_dtoa_r>
 8005a76:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a7a:	4607      	mov	r7, r0
 8005a7c:	d119      	bne.n	8005ab2 <__cvt+0x92>
 8005a7e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005a80:	07db      	lsls	r3, r3, #31
 8005a82:	d50e      	bpl.n	8005aa2 <__cvt+0x82>
 8005a84:	eb00 0906 	add.w	r9, r0, r6
 8005a88:	2200      	movs	r2, #0
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	4629      	mov	r1, r5
 8005a90:	f7fa ff8a 	bl	80009a8 <__aeabi_dcmpeq>
 8005a94:	b108      	cbz	r0, 8005a9a <__cvt+0x7a>
 8005a96:	f8cd 901c 	str.w	r9, [sp, #28]
 8005a9a:	2230      	movs	r2, #48	@ 0x30
 8005a9c:	9b07      	ldr	r3, [sp, #28]
 8005a9e:	454b      	cmp	r3, r9
 8005aa0:	d31e      	bcc.n	8005ae0 <__cvt+0xc0>
 8005aa2:	4638      	mov	r0, r7
 8005aa4:	9b07      	ldr	r3, [sp, #28]
 8005aa6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005aa8:	1bdb      	subs	r3, r3, r7
 8005aaa:	6013      	str	r3, [r2, #0]
 8005aac:	b008      	add	sp, #32
 8005aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ab6:	eb00 0906 	add.w	r9, r0, r6
 8005aba:	d1e5      	bne.n	8005a88 <__cvt+0x68>
 8005abc:	7803      	ldrb	r3, [r0, #0]
 8005abe:	2b30      	cmp	r3, #48	@ 0x30
 8005ac0:	d10a      	bne.n	8005ad8 <__cvt+0xb8>
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	4629      	mov	r1, r5
 8005aca:	f7fa ff6d 	bl	80009a8 <__aeabi_dcmpeq>
 8005ace:	b918      	cbnz	r0, 8005ad8 <__cvt+0xb8>
 8005ad0:	f1c6 0601 	rsb	r6, r6, #1
 8005ad4:	f8ca 6000 	str.w	r6, [sl]
 8005ad8:	f8da 3000 	ldr.w	r3, [sl]
 8005adc:	4499      	add	r9, r3
 8005ade:	e7d3      	b.n	8005a88 <__cvt+0x68>
 8005ae0:	1c59      	adds	r1, r3, #1
 8005ae2:	9107      	str	r1, [sp, #28]
 8005ae4:	701a      	strb	r2, [r3, #0]
 8005ae6:	e7d9      	b.n	8005a9c <__cvt+0x7c>

08005ae8 <__exponent>:
 8005ae8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005aea:	2900      	cmp	r1, #0
 8005aec:	bfb6      	itet	lt
 8005aee:	232d      	movlt	r3, #45	@ 0x2d
 8005af0:	232b      	movge	r3, #43	@ 0x2b
 8005af2:	4249      	neglt	r1, r1
 8005af4:	2909      	cmp	r1, #9
 8005af6:	7002      	strb	r2, [r0, #0]
 8005af8:	7043      	strb	r3, [r0, #1]
 8005afa:	dd29      	ble.n	8005b50 <__exponent+0x68>
 8005afc:	f10d 0307 	add.w	r3, sp, #7
 8005b00:	461d      	mov	r5, r3
 8005b02:	270a      	movs	r7, #10
 8005b04:	fbb1 f6f7 	udiv	r6, r1, r7
 8005b08:	461a      	mov	r2, r3
 8005b0a:	fb07 1416 	mls	r4, r7, r6, r1
 8005b0e:	3430      	adds	r4, #48	@ 0x30
 8005b10:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005b14:	460c      	mov	r4, r1
 8005b16:	2c63      	cmp	r4, #99	@ 0x63
 8005b18:	4631      	mov	r1, r6
 8005b1a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005b1e:	dcf1      	bgt.n	8005b04 <__exponent+0x1c>
 8005b20:	3130      	adds	r1, #48	@ 0x30
 8005b22:	1e94      	subs	r4, r2, #2
 8005b24:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b28:	4623      	mov	r3, r4
 8005b2a:	1c41      	adds	r1, r0, #1
 8005b2c:	42ab      	cmp	r3, r5
 8005b2e:	d30a      	bcc.n	8005b46 <__exponent+0x5e>
 8005b30:	f10d 0309 	add.w	r3, sp, #9
 8005b34:	1a9b      	subs	r3, r3, r2
 8005b36:	42ac      	cmp	r4, r5
 8005b38:	bf88      	it	hi
 8005b3a:	2300      	movhi	r3, #0
 8005b3c:	3302      	adds	r3, #2
 8005b3e:	4403      	add	r3, r0
 8005b40:	1a18      	subs	r0, r3, r0
 8005b42:	b003      	add	sp, #12
 8005b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b46:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005b4a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005b4e:	e7ed      	b.n	8005b2c <__exponent+0x44>
 8005b50:	2330      	movs	r3, #48	@ 0x30
 8005b52:	3130      	adds	r1, #48	@ 0x30
 8005b54:	7083      	strb	r3, [r0, #2]
 8005b56:	70c1      	strb	r1, [r0, #3]
 8005b58:	1d03      	adds	r3, r0, #4
 8005b5a:	e7f1      	b.n	8005b40 <__exponent+0x58>

08005b5c <_printf_float>:
 8005b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b60:	b091      	sub	sp, #68	@ 0x44
 8005b62:	460c      	mov	r4, r1
 8005b64:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005b68:	4616      	mov	r6, r2
 8005b6a:	461f      	mov	r7, r3
 8005b6c:	4605      	mov	r5, r0
 8005b6e:	f001 fd57 	bl	8007620 <_localeconv_r>
 8005b72:	6803      	ldr	r3, [r0, #0]
 8005b74:	4618      	mov	r0, r3
 8005b76:	9308      	str	r3, [sp, #32]
 8005b78:	f7fa faea 	bl	8000150 <strlen>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005b80:	f8d8 3000 	ldr.w	r3, [r8]
 8005b84:	9009      	str	r0, [sp, #36]	@ 0x24
 8005b86:	3307      	adds	r3, #7
 8005b88:	f023 0307 	bic.w	r3, r3, #7
 8005b8c:	f103 0208 	add.w	r2, r3, #8
 8005b90:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b94:	f8d4 b000 	ldr.w	fp, [r4]
 8005b98:	f8c8 2000 	str.w	r2, [r8]
 8005b9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ba0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ba4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ba6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005baa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005bae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005bb2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005bb6:	4b9c      	ldr	r3, [pc, #624]	@ (8005e28 <_printf_float+0x2cc>)
 8005bb8:	f7fa ff28 	bl	8000a0c <__aeabi_dcmpun>
 8005bbc:	bb70      	cbnz	r0, 8005c1c <_printf_float+0xc0>
 8005bbe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005bc2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005bc6:	4b98      	ldr	r3, [pc, #608]	@ (8005e28 <_printf_float+0x2cc>)
 8005bc8:	f7fa ff02 	bl	80009d0 <__aeabi_dcmple>
 8005bcc:	bb30      	cbnz	r0, 8005c1c <_printf_float+0xc0>
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	4640      	mov	r0, r8
 8005bd4:	4649      	mov	r1, r9
 8005bd6:	f7fa fef1 	bl	80009bc <__aeabi_dcmplt>
 8005bda:	b110      	cbz	r0, 8005be2 <_printf_float+0x86>
 8005bdc:	232d      	movs	r3, #45	@ 0x2d
 8005bde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005be2:	4a92      	ldr	r2, [pc, #584]	@ (8005e2c <_printf_float+0x2d0>)
 8005be4:	4b92      	ldr	r3, [pc, #584]	@ (8005e30 <_printf_float+0x2d4>)
 8005be6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005bea:	bf94      	ite	ls
 8005bec:	4690      	movls	r8, r2
 8005bee:	4698      	movhi	r8, r3
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	f04f 0900 	mov.w	r9, #0
 8005bf6:	6123      	str	r3, [r4, #16]
 8005bf8:	f02b 0304 	bic.w	r3, fp, #4
 8005bfc:	6023      	str	r3, [r4, #0]
 8005bfe:	4633      	mov	r3, r6
 8005c00:	4621      	mov	r1, r4
 8005c02:	4628      	mov	r0, r5
 8005c04:	9700      	str	r7, [sp, #0]
 8005c06:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005c08:	f000 f9d4 	bl	8005fb4 <_printf_common>
 8005c0c:	3001      	adds	r0, #1
 8005c0e:	f040 8090 	bne.w	8005d32 <_printf_float+0x1d6>
 8005c12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c16:	b011      	add	sp, #68	@ 0x44
 8005c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c1c:	4642      	mov	r2, r8
 8005c1e:	464b      	mov	r3, r9
 8005c20:	4640      	mov	r0, r8
 8005c22:	4649      	mov	r1, r9
 8005c24:	f7fa fef2 	bl	8000a0c <__aeabi_dcmpun>
 8005c28:	b148      	cbz	r0, 8005c3e <_printf_float+0xe2>
 8005c2a:	464b      	mov	r3, r9
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	bfb8      	it	lt
 8005c30:	232d      	movlt	r3, #45	@ 0x2d
 8005c32:	4a80      	ldr	r2, [pc, #512]	@ (8005e34 <_printf_float+0x2d8>)
 8005c34:	bfb8      	it	lt
 8005c36:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8005e38 <_printf_float+0x2dc>)
 8005c3c:	e7d3      	b.n	8005be6 <_printf_float+0x8a>
 8005c3e:	6863      	ldr	r3, [r4, #4]
 8005c40:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005c44:	1c5a      	adds	r2, r3, #1
 8005c46:	d13f      	bne.n	8005cc8 <_printf_float+0x16c>
 8005c48:	2306      	movs	r3, #6
 8005c4a:	6063      	str	r3, [r4, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005c52:	6023      	str	r3, [r4, #0]
 8005c54:	9206      	str	r2, [sp, #24]
 8005c56:	aa0e      	add	r2, sp, #56	@ 0x38
 8005c58:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005c5c:	aa0d      	add	r2, sp, #52	@ 0x34
 8005c5e:	9203      	str	r2, [sp, #12]
 8005c60:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005c64:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005c68:	6863      	ldr	r3, [r4, #4]
 8005c6a:	4642      	mov	r2, r8
 8005c6c:	9300      	str	r3, [sp, #0]
 8005c6e:	4628      	mov	r0, r5
 8005c70:	464b      	mov	r3, r9
 8005c72:	910a      	str	r1, [sp, #40]	@ 0x28
 8005c74:	f7ff fed4 	bl	8005a20 <__cvt>
 8005c78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c7a:	4680      	mov	r8, r0
 8005c7c:	2947      	cmp	r1, #71	@ 0x47
 8005c7e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005c80:	d128      	bne.n	8005cd4 <_printf_float+0x178>
 8005c82:	1cc8      	adds	r0, r1, #3
 8005c84:	db02      	blt.n	8005c8c <_printf_float+0x130>
 8005c86:	6863      	ldr	r3, [r4, #4]
 8005c88:	4299      	cmp	r1, r3
 8005c8a:	dd40      	ble.n	8005d0e <_printf_float+0x1b2>
 8005c8c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c90:	fa5f fa8a 	uxtb.w	sl, sl
 8005c94:	4652      	mov	r2, sl
 8005c96:	3901      	subs	r1, #1
 8005c98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c9c:	910d      	str	r1, [sp, #52]	@ 0x34
 8005c9e:	f7ff ff23 	bl	8005ae8 <__exponent>
 8005ca2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ca4:	4681      	mov	r9, r0
 8005ca6:	1813      	adds	r3, r2, r0
 8005ca8:	2a01      	cmp	r2, #1
 8005caa:	6123      	str	r3, [r4, #16]
 8005cac:	dc02      	bgt.n	8005cb4 <_printf_float+0x158>
 8005cae:	6822      	ldr	r2, [r4, #0]
 8005cb0:	07d2      	lsls	r2, r2, #31
 8005cb2:	d501      	bpl.n	8005cb8 <_printf_float+0x15c>
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	6123      	str	r3, [r4, #16]
 8005cb8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d09e      	beq.n	8005bfe <_printf_float+0xa2>
 8005cc0:	232d      	movs	r3, #45	@ 0x2d
 8005cc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cc6:	e79a      	b.n	8005bfe <_printf_float+0xa2>
 8005cc8:	2947      	cmp	r1, #71	@ 0x47
 8005cca:	d1bf      	bne.n	8005c4c <_printf_float+0xf0>
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1bd      	bne.n	8005c4c <_printf_float+0xf0>
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e7ba      	b.n	8005c4a <_printf_float+0xee>
 8005cd4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cd8:	d9dc      	bls.n	8005c94 <_printf_float+0x138>
 8005cda:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005cde:	d118      	bne.n	8005d12 <_printf_float+0x1b6>
 8005ce0:	2900      	cmp	r1, #0
 8005ce2:	6863      	ldr	r3, [r4, #4]
 8005ce4:	dd0b      	ble.n	8005cfe <_printf_float+0x1a2>
 8005ce6:	6121      	str	r1, [r4, #16]
 8005ce8:	b913      	cbnz	r3, 8005cf0 <_printf_float+0x194>
 8005cea:	6822      	ldr	r2, [r4, #0]
 8005cec:	07d0      	lsls	r0, r2, #31
 8005cee:	d502      	bpl.n	8005cf6 <_printf_float+0x19a>
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	440b      	add	r3, r1
 8005cf4:	6123      	str	r3, [r4, #16]
 8005cf6:	f04f 0900 	mov.w	r9, #0
 8005cfa:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005cfc:	e7dc      	b.n	8005cb8 <_printf_float+0x15c>
 8005cfe:	b913      	cbnz	r3, 8005d06 <_printf_float+0x1aa>
 8005d00:	6822      	ldr	r2, [r4, #0]
 8005d02:	07d2      	lsls	r2, r2, #31
 8005d04:	d501      	bpl.n	8005d0a <_printf_float+0x1ae>
 8005d06:	3302      	adds	r3, #2
 8005d08:	e7f4      	b.n	8005cf4 <_printf_float+0x198>
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e7f2      	b.n	8005cf4 <_printf_float+0x198>
 8005d0e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005d12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d14:	4299      	cmp	r1, r3
 8005d16:	db05      	blt.n	8005d24 <_printf_float+0x1c8>
 8005d18:	6823      	ldr	r3, [r4, #0]
 8005d1a:	6121      	str	r1, [r4, #16]
 8005d1c:	07d8      	lsls	r0, r3, #31
 8005d1e:	d5ea      	bpl.n	8005cf6 <_printf_float+0x19a>
 8005d20:	1c4b      	adds	r3, r1, #1
 8005d22:	e7e7      	b.n	8005cf4 <_printf_float+0x198>
 8005d24:	2900      	cmp	r1, #0
 8005d26:	bfcc      	ite	gt
 8005d28:	2201      	movgt	r2, #1
 8005d2a:	f1c1 0202 	rsble	r2, r1, #2
 8005d2e:	4413      	add	r3, r2
 8005d30:	e7e0      	b.n	8005cf4 <_printf_float+0x198>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	055a      	lsls	r2, r3, #21
 8005d36:	d407      	bmi.n	8005d48 <_printf_float+0x1ec>
 8005d38:	6923      	ldr	r3, [r4, #16]
 8005d3a:	4642      	mov	r2, r8
 8005d3c:	4631      	mov	r1, r6
 8005d3e:	4628      	mov	r0, r5
 8005d40:	47b8      	blx	r7
 8005d42:	3001      	adds	r0, #1
 8005d44:	d12b      	bne.n	8005d9e <_printf_float+0x242>
 8005d46:	e764      	b.n	8005c12 <_printf_float+0xb6>
 8005d48:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d4c:	f240 80dc 	bls.w	8005f08 <_printf_float+0x3ac>
 8005d50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d54:	2200      	movs	r2, #0
 8005d56:	2300      	movs	r3, #0
 8005d58:	f7fa fe26 	bl	80009a8 <__aeabi_dcmpeq>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	d033      	beq.n	8005dc8 <_printf_float+0x26c>
 8005d60:	2301      	movs	r3, #1
 8005d62:	4631      	mov	r1, r6
 8005d64:	4628      	mov	r0, r5
 8005d66:	4a35      	ldr	r2, [pc, #212]	@ (8005e3c <_printf_float+0x2e0>)
 8005d68:	47b8      	blx	r7
 8005d6a:	3001      	adds	r0, #1
 8005d6c:	f43f af51 	beq.w	8005c12 <_printf_float+0xb6>
 8005d70:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005d74:	4543      	cmp	r3, r8
 8005d76:	db02      	blt.n	8005d7e <_printf_float+0x222>
 8005d78:	6823      	ldr	r3, [r4, #0]
 8005d7a:	07d8      	lsls	r0, r3, #31
 8005d7c:	d50f      	bpl.n	8005d9e <_printf_float+0x242>
 8005d7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005d82:	4631      	mov	r1, r6
 8005d84:	4628      	mov	r0, r5
 8005d86:	47b8      	blx	r7
 8005d88:	3001      	adds	r0, #1
 8005d8a:	f43f af42 	beq.w	8005c12 <_printf_float+0xb6>
 8005d8e:	f04f 0900 	mov.w	r9, #0
 8005d92:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005d96:	f104 0a1a 	add.w	sl, r4, #26
 8005d9a:	45c8      	cmp	r8, r9
 8005d9c:	dc09      	bgt.n	8005db2 <_printf_float+0x256>
 8005d9e:	6823      	ldr	r3, [r4, #0]
 8005da0:	079b      	lsls	r3, r3, #30
 8005da2:	f100 8102 	bmi.w	8005faa <_printf_float+0x44e>
 8005da6:	68e0      	ldr	r0, [r4, #12]
 8005da8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005daa:	4298      	cmp	r0, r3
 8005dac:	bfb8      	it	lt
 8005dae:	4618      	movlt	r0, r3
 8005db0:	e731      	b.n	8005c16 <_printf_float+0xba>
 8005db2:	2301      	movs	r3, #1
 8005db4:	4652      	mov	r2, sl
 8005db6:	4631      	mov	r1, r6
 8005db8:	4628      	mov	r0, r5
 8005dba:	47b8      	blx	r7
 8005dbc:	3001      	adds	r0, #1
 8005dbe:	f43f af28 	beq.w	8005c12 <_printf_float+0xb6>
 8005dc2:	f109 0901 	add.w	r9, r9, #1
 8005dc6:	e7e8      	b.n	8005d9a <_printf_float+0x23e>
 8005dc8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	dc38      	bgt.n	8005e40 <_printf_float+0x2e4>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	4631      	mov	r1, r6
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	4a19      	ldr	r2, [pc, #100]	@ (8005e3c <_printf_float+0x2e0>)
 8005dd6:	47b8      	blx	r7
 8005dd8:	3001      	adds	r0, #1
 8005dda:	f43f af1a 	beq.w	8005c12 <_printf_float+0xb6>
 8005dde:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005de2:	ea59 0303 	orrs.w	r3, r9, r3
 8005de6:	d102      	bne.n	8005dee <_printf_float+0x292>
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	07d9      	lsls	r1, r3, #31
 8005dec:	d5d7      	bpl.n	8005d9e <_printf_float+0x242>
 8005dee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005df2:	4631      	mov	r1, r6
 8005df4:	4628      	mov	r0, r5
 8005df6:	47b8      	blx	r7
 8005df8:	3001      	adds	r0, #1
 8005dfa:	f43f af0a 	beq.w	8005c12 <_printf_float+0xb6>
 8005dfe:	f04f 0a00 	mov.w	sl, #0
 8005e02:	f104 0b1a 	add.w	fp, r4, #26
 8005e06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e08:	425b      	negs	r3, r3
 8005e0a:	4553      	cmp	r3, sl
 8005e0c:	dc01      	bgt.n	8005e12 <_printf_float+0x2b6>
 8005e0e:	464b      	mov	r3, r9
 8005e10:	e793      	b.n	8005d3a <_printf_float+0x1de>
 8005e12:	2301      	movs	r3, #1
 8005e14:	465a      	mov	r2, fp
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	47b8      	blx	r7
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	f43f aef8 	beq.w	8005c12 <_printf_float+0xb6>
 8005e22:	f10a 0a01 	add.w	sl, sl, #1
 8005e26:	e7ee      	b.n	8005e06 <_printf_float+0x2aa>
 8005e28:	7fefffff 	.word	0x7fefffff
 8005e2c:	0800c3e2 	.word	0x0800c3e2
 8005e30:	0800c3e6 	.word	0x0800c3e6
 8005e34:	0800c3ea 	.word	0x0800c3ea
 8005e38:	0800c3ee 	.word	0x0800c3ee
 8005e3c:	0800c3f2 	.word	0x0800c3f2
 8005e40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e42:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005e46:	4553      	cmp	r3, sl
 8005e48:	bfa8      	it	ge
 8005e4a:	4653      	movge	r3, sl
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	4699      	mov	r9, r3
 8005e50:	dc36      	bgt.n	8005ec0 <_printf_float+0x364>
 8005e52:	f04f 0b00 	mov.w	fp, #0
 8005e56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e5a:	f104 021a 	add.w	r2, r4, #26
 8005e5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e60:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e62:	eba3 0309 	sub.w	r3, r3, r9
 8005e66:	455b      	cmp	r3, fp
 8005e68:	dc31      	bgt.n	8005ece <_printf_float+0x372>
 8005e6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e6c:	459a      	cmp	sl, r3
 8005e6e:	dc3a      	bgt.n	8005ee6 <_printf_float+0x38a>
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	07da      	lsls	r2, r3, #31
 8005e74:	d437      	bmi.n	8005ee6 <_printf_float+0x38a>
 8005e76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e78:	ebaa 0903 	sub.w	r9, sl, r3
 8005e7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e7e:	ebaa 0303 	sub.w	r3, sl, r3
 8005e82:	4599      	cmp	r9, r3
 8005e84:	bfa8      	it	ge
 8005e86:	4699      	movge	r9, r3
 8005e88:	f1b9 0f00 	cmp.w	r9, #0
 8005e8c:	dc33      	bgt.n	8005ef6 <_printf_float+0x39a>
 8005e8e:	f04f 0800 	mov.w	r8, #0
 8005e92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e96:	f104 0b1a 	add.w	fp, r4, #26
 8005e9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e9c:	ebaa 0303 	sub.w	r3, sl, r3
 8005ea0:	eba3 0309 	sub.w	r3, r3, r9
 8005ea4:	4543      	cmp	r3, r8
 8005ea6:	f77f af7a 	ble.w	8005d9e <_printf_float+0x242>
 8005eaa:	2301      	movs	r3, #1
 8005eac:	465a      	mov	r2, fp
 8005eae:	4631      	mov	r1, r6
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	47b8      	blx	r7
 8005eb4:	3001      	adds	r0, #1
 8005eb6:	f43f aeac 	beq.w	8005c12 <_printf_float+0xb6>
 8005eba:	f108 0801 	add.w	r8, r8, #1
 8005ebe:	e7ec      	b.n	8005e9a <_printf_float+0x33e>
 8005ec0:	4642      	mov	r2, r8
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	47b8      	blx	r7
 8005ec8:	3001      	adds	r0, #1
 8005eca:	d1c2      	bne.n	8005e52 <_printf_float+0x2f6>
 8005ecc:	e6a1      	b.n	8005c12 <_printf_float+0xb6>
 8005ece:	2301      	movs	r3, #1
 8005ed0:	4631      	mov	r1, r6
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	920a      	str	r2, [sp, #40]	@ 0x28
 8005ed6:	47b8      	blx	r7
 8005ed8:	3001      	adds	r0, #1
 8005eda:	f43f ae9a 	beq.w	8005c12 <_printf_float+0xb6>
 8005ede:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ee0:	f10b 0b01 	add.w	fp, fp, #1
 8005ee4:	e7bb      	b.n	8005e5e <_printf_float+0x302>
 8005ee6:	4631      	mov	r1, r6
 8005ee8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005eec:	4628      	mov	r0, r5
 8005eee:	47b8      	blx	r7
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	d1c0      	bne.n	8005e76 <_printf_float+0x31a>
 8005ef4:	e68d      	b.n	8005c12 <_printf_float+0xb6>
 8005ef6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ef8:	464b      	mov	r3, r9
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	4442      	add	r2, r8
 8005f00:	47b8      	blx	r7
 8005f02:	3001      	adds	r0, #1
 8005f04:	d1c3      	bne.n	8005e8e <_printf_float+0x332>
 8005f06:	e684      	b.n	8005c12 <_printf_float+0xb6>
 8005f08:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005f0c:	f1ba 0f01 	cmp.w	sl, #1
 8005f10:	dc01      	bgt.n	8005f16 <_printf_float+0x3ba>
 8005f12:	07db      	lsls	r3, r3, #31
 8005f14:	d536      	bpl.n	8005f84 <_printf_float+0x428>
 8005f16:	2301      	movs	r3, #1
 8005f18:	4642      	mov	r2, r8
 8005f1a:	4631      	mov	r1, r6
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	47b8      	blx	r7
 8005f20:	3001      	adds	r0, #1
 8005f22:	f43f ae76 	beq.w	8005c12 <_printf_float+0xb6>
 8005f26:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005f2a:	4631      	mov	r1, r6
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	47b8      	blx	r7
 8005f30:	3001      	adds	r0, #1
 8005f32:	f43f ae6e 	beq.w	8005c12 <_printf_float+0xb6>
 8005f36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005f42:	f7fa fd31 	bl	80009a8 <__aeabi_dcmpeq>
 8005f46:	b9c0      	cbnz	r0, 8005f7a <_printf_float+0x41e>
 8005f48:	4653      	mov	r3, sl
 8005f4a:	f108 0201 	add.w	r2, r8, #1
 8005f4e:	4631      	mov	r1, r6
 8005f50:	4628      	mov	r0, r5
 8005f52:	47b8      	blx	r7
 8005f54:	3001      	adds	r0, #1
 8005f56:	d10c      	bne.n	8005f72 <_printf_float+0x416>
 8005f58:	e65b      	b.n	8005c12 <_printf_float+0xb6>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	465a      	mov	r2, fp
 8005f5e:	4631      	mov	r1, r6
 8005f60:	4628      	mov	r0, r5
 8005f62:	47b8      	blx	r7
 8005f64:	3001      	adds	r0, #1
 8005f66:	f43f ae54 	beq.w	8005c12 <_printf_float+0xb6>
 8005f6a:	f108 0801 	add.w	r8, r8, #1
 8005f6e:	45d0      	cmp	r8, sl
 8005f70:	dbf3      	blt.n	8005f5a <_printf_float+0x3fe>
 8005f72:	464b      	mov	r3, r9
 8005f74:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f78:	e6e0      	b.n	8005d3c <_printf_float+0x1e0>
 8005f7a:	f04f 0800 	mov.w	r8, #0
 8005f7e:	f104 0b1a 	add.w	fp, r4, #26
 8005f82:	e7f4      	b.n	8005f6e <_printf_float+0x412>
 8005f84:	2301      	movs	r3, #1
 8005f86:	4642      	mov	r2, r8
 8005f88:	e7e1      	b.n	8005f4e <_printf_float+0x3f2>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	464a      	mov	r2, r9
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	f43f ae3c 	beq.w	8005c12 <_printf_float+0xb6>
 8005f9a:	f108 0801 	add.w	r8, r8, #1
 8005f9e:	68e3      	ldr	r3, [r4, #12]
 8005fa0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005fa2:	1a5b      	subs	r3, r3, r1
 8005fa4:	4543      	cmp	r3, r8
 8005fa6:	dcf0      	bgt.n	8005f8a <_printf_float+0x42e>
 8005fa8:	e6fd      	b.n	8005da6 <_printf_float+0x24a>
 8005faa:	f04f 0800 	mov.w	r8, #0
 8005fae:	f104 0919 	add.w	r9, r4, #25
 8005fb2:	e7f4      	b.n	8005f9e <_printf_float+0x442>

08005fb4 <_printf_common>:
 8005fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fb8:	4616      	mov	r6, r2
 8005fba:	4698      	mov	r8, r3
 8005fbc:	688a      	ldr	r2, [r1, #8]
 8005fbe:	690b      	ldr	r3, [r1, #16]
 8005fc0:	4607      	mov	r7, r0
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	bfb8      	it	lt
 8005fc6:	4613      	movlt	r3, r2
 8005fc8:	6033      	str	r3, [r6, #0]
 8005fca:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005fce:	460c      	mov	r4, r1
 8005fd0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fd4:	b10a      	cbz	r2, 8005fda <_printf_common+0x26>
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	6033      	str	r3, [r6, #0]
 8005fda:	6823      	ldr	r3, [r4, #0]
 8005fdc:	0699      	lsls	r1, r3, #26
 8005fde:	bf42      	ittt	mi
 8005fe0:	6833      	ldrmi	r3, [r6, #0]
 8005fe2:	3302      	addmi	r3, #2
 8005fe4:	6033      	strmi	r3, [r6, #0]
 8005fe6:	6825      	ldr	r5, [r4, #0]
 8005fe8:	f015 0506 	ands.w	r5, r5, #6
 8005fec:	d106      	bne.n	8005ffc <_printf_common+0x48>
 8005fee:	f104 0a19 	add.w	sl, r4, #25
 8005ff2:	68e3      	ldr	r3, [r4, #12]
 8005ff4:	6832      	ldr	r2, [r6, #0]
 8005ff6:	1a9b      	subs	r3, r3, r2
 8005ff8:	42ab      	cmp	r3, r5
 8005ffa:	dc2b      	bgt.n	8006054 <_printf_common+0xa0>
 8005ffc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006000:	6822      	ldr	r2, [r4, #0]
 8006002:	3b00      	subs	r3, #0
 8006004:	bf18      	it	ne
 8006006:	2301      	movne	r3, #1
 8006008:	0692      	lsls	r2, r2, #26
 800600a:	d430      	bmi.n	800606e <_printf_common+0xba>
 800600c:	4641      	mov	r1, r8
 800600e:	4638      	mov	r0, r7
 8006010:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006014:	47c8      	blx	r9
 8006016:	3001      	adds	r0, #1
 8006018:	d023      	beq.n	8006062 <_printf_common+0xae>
 800601a:	6823      	ldr	r3, [r4, #0]
 800601c:	6922      	ldr	r2, [r4, #16]
 800601e:	f003 0306 	and.w	r3, r3, #6
 8006022:	2b04      	cmp	r3, #4
 8006024:	bf14      	ite	ne
 8006026:	2500      	movne	r5, #0
 8006028:	6833      	ldreq	r3, [r6, #0]
 800602a:	f04f 0600 	mov.w	r6, #0
 800602e:	bf08      	it	eq
 8006030:	68e5      	ldreq	r5, [r4, #12]
 8006032:	f104 041a 	add.w	r4, r4, #26
 8006036:	bf08      	it	eq
 8006038:	1aed      	subeq	r5, r5, r3
 800603a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800603e:	bf08      	it	eq
 8006040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006044:	4293      	cmp	r3, r2
 8006046:	bfc4      	itt	gt
 8006048:	1a9b      	subgt	r3, r3, r2
 800604a:	18ed      	addgt	r5, r5, r3
 800604c:	42b5      	cmp	r5, r6
 800604e:	d11a      	bne.n	8006086 <_printf_common+0xd2>
 8006050:	2000      	movs	r0, #0
 8006052:	e008      	b.n	8006066 <_printf_common+0xb2>
 8006054:	2301      	movs	r3, #1
 8006056:	4652      	mov	r2, sl
 8006058:	4641      	mov	r1, r8
 800605a:	4638      	mov	r0, r7
 800605c:	47c8      	blx	r9
 800605e:	3001      	adds	r0, #1
 8006060:	d103      	bne.n	800606a <_printf_common+0xb6>
 8006062:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800606a:	3501      	adds	r5, #1
 800606c:	e7c1      	b.n	8005ff2 <_printf_common+0x3e>
 800606e:	2030      	movs	r0, #48	@ 0x30
 8006070:	18e1      	adds	r1, r4, r3
 8006072:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006076:	1c5a      	adds	r2, r3, #1
 8006078:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800607c:	4422      	add	r2, r4
 800607e:	3302      	adds	r3, #2
 8006080:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006084:	e7c2      	b.n	800600c <_printf_common+0x58>
 8006086:	2301      	movs	r3, #1
 8006088:	4622      	mov	r2, r4
 800608a:	4641      	mov	r1, r8
 800608c:	4638      	mov	r0, r7
 800608e:	47c8      	blx	r9
 8006090:	3001      	adds	r0, #1
 8006092:	d0e6      	beq.n	8006062 <_printf_common+0xae>
 8006094:	3601      	adds	r6, #1
 8006096:	e7d9      	b.n	800604c <_printf_common+0x98>

08006098 <_printf_i>:
 8006098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800609c:	7e0f      	ldrb	r7, [r1, #24]
 800609e:	4691      	mov	r9, r2
 80060a0:	2f78      	cmp	r7, #120	@ 0x78
 80060a2:	4680      	mov	r8, r0
 80060a4:	460c      	mov	r4, r1
 80060a6:	469a      	mov	sl, r3
 80060a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80060aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80060ae:	d807      	bhi.n	80060c0 <_printf_i+0x28>
 80060b0:	2f62      	cmp	r7, #98	@ 0x62
 80060b2:	d80a      	bhi.n	80060ca <_printf_i+0x32>
 80060b4:	2f00      	cmp	r7, #0
 80060b6:	f000 80d3 	beq.w	8006260 <_printf_i+0x1c8>
 80060ba:	2f58      	cmp	r7, #88	@ 0x58
 80060bc:	f000 80ba 	beq.w	8006234 <_printf_i+0x19c>
 80060c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80060c8:	e03a      	b.n	8006140 <_printf_i+0xa8>
 80060ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80060ce:	2b15      	cmp	r3, #21
 80060d0:	d8f6      	bhi.n	80060c0 <_printf_i+0x28>
 80060d2:	a101      	add	r1, pc, #4	@ (adr r1, 80060d8 <_printf_i+0x40>)
 80060d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060d8:	08006131 	.word	0x08006131
 80060dc:	08006145 	.word	0x08006145
 80060e0:	080060c1 	.word	0x080060c1
 80060e4:	080060c1 	.word	0x080060c1
 80060e8:	080060c1 	.word	0x080060c1
 80060ec:	080060c1 	.word	0x080060c1
 80060f0:	08006145 	.word	0x08006145
 80060f4:	080060c1 	.word	0x080060c1
 80060f8:	080060c1 	.word	0x080060c1
 80060fc:	080060c1 	.word	0x080060c1
 8006100:	080060c1 	.word	0x080060c1
 8006104:	08006247 	.word	0x08006247
 8006108:	0800616f 	.word	0x0800616f
 800610c:	08006201 	.word	0x08006201
 8006110:	080060c1 	.word	0x080060c1
 8006114:	080060c1 	.word	0x080060c1
 8006118:	08006269 	.word	0x08006269
 800611c:	080060c1 	.word	0x080060c1
 8006120:	0800616f 	.word	0x0800616f
 8006124:	080060c1 	.word	0x080060c1
 8006128:	080060c1 	.word	0x080060c1
 800612c:	08006209 	.word	0x08006209
 8006130:	6833      	ldr	r3, [r6, #0]
 8006132:	1d1a      	adds	r2, r3, #4
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	6032      	str	r2, [r6, #0]
 8006138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800613c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006140:	2301      	movs	r3, #1
 8006142:	e09e      	b.n	8006282 <_printf_i+0x1ea>
 8006144:	6833      	ldr	r3, [r6, #0]
 8006146:	6820      	ldr	r0, [r4, #0]
 8006148:	1d19      	adds	r1, r3, #4
 800614a:	6031      	str	r1, [r6, #0]
 800614c:	0606      	lsls	r6, r0, #24
 800614e:	d501      	bpl.n	8006154 <_printf_i+0xbc>
 8006150:	681d      	ldr	r5, [r3, #0]
 8006152:	e003      	b.n	800615c <_printf_i+0xc4>
 8006154:	0645      	lsls	r5, r0, #25
 8006156:	d5fb      	bpl.n	8006150 <_printf_i+0xb8>
 8006158:	f9b3 5000 	ldrsh.w	r5, [r3]
 800615c:	2d00      	cmp	r5, #0
 800615e:	da03      	bge.n	8006168 <_printf_i+0xd0>
 8006160:	232d      	movs	r3, #45	@ 0x2d
 8006162:	426d      	negs	r5, r5
 8006164:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006168:	230a      	movs	r3, #10
 800616a:	4859      	ldr	r0, [pc, #356]	@ (80062d0 <_printf_i+0x238>)
 800616c:	e011      	b.n	8006192 <_printf_i+0xfa>
 800616e:	6821      	ldr	r1, [r4, #0]
 8006170:	6833      	ldr	r3, [r6, #0]
 8006172:	0608      	lsls	r0, r1, #24
 8006174:	f853 5b04 	ldr.w	r5, [r3], #4
 8006178:	d402      	bmi.n	8006180 <_printf_i+0xe8>
 800617a:	0649      	lsls	r1, r1, #25
 800617c:	bf48      	it	mi
 800617e:	b2ad      	uxthmi	r5, r5
 8006180:	2f6f      	cmp	r7, #111	@ 0x6f
 8006182:	6033      	str	r3, [r6, #0]
 8006184:	bf14      	ite	ne
 8006186:	230a      	movne	r3, #10
 8006188:	2308      	moveq	r3, #8
 800618a:	4851      	ldr	r0, [pc, #324]	@ (80062d0 <_printf_i+0x238>)
 800618c:	2100      	movs	r1, #0
 800618e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006192:	6866      	ldr	r6, [r4, #4]
 8006194:	2e00      	cmp	r6, #0
 8006196:	bfa8      	it	ge
 8006198:	6821      	ldrge	r1, [r4, #0]
 800619a:	60a6      	str	r6, [r4, #8]
 800619c:	bfa4      	itt	ge
 800619e:	f021 0104 	bicge.w	r1, r1, #4
 80061a2:	6021      	strge	r1, [r4, #0]
 80061a4:	b90d      	cbnz	r5, 80061aa <_printf_i+0x112>
 80061a6:	2e00      	cmp	r6, #0
 80061a8:	d04b      	beq.n	8006242 <_printf_i+0x1aa>
 80061aa:	4616      	mov	r6, r2
 80061ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80061b0:	fb03 5711 	mls	r7, r3, r1, r5
 80061b4:	5dc7      	ldrb	r7, [r0, r7]
 80061b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061ba:	462f      	mov	r7, r5
 80061bc:	42bb      	cmp	r3, r7
 80061be:	460d      	mov	r5, r1
 80061c0:	d9f4      	bls.n	80061ac <_printf_i+0x114>
 80061c2:	2b08      	cmp	r3, #8
 80061c4:	d10b      	bne.n	80061de <_printf_i+0x146>
 80061c6:	6823      	ldr	r3, [r4, #0]
 80061c8:	07df      	lsls	r7, r3, #31
 80061ca:	d508      	bpl.n	80061de <_printf_i+0x146>
 80061cc:	6923      	ldr	r3, [r4, #16]
 80061ce:	6861      	ldr	r1, [r4, #4]
 80061d0:	4299      	cmp	r1, r3
 80061d2:	bfde      	ittt	le
 80061d4:	2330      	movle	r3, #48	@ 0x30
 80061d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061da:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80061de:	1b92      	subs	r2, r2, r6
 80061e0:	6122      	str	r2, [r4, #16]
 80061e2:	464b      	mov	r3, r9
 80061e4:	4621      	mov	r1, r4
 80061e6:	4640      	mov	r0, r8
 80061e8:	f8cd a000 	str.w	sl, [sp]
 80061ec:	aa03      	add	r2, sp, #12
 80061ee:	f7ff fee1 	bl	8005fb4 <_printf_common>
 80061f2:	3001      	adds	r0, #1
 80061f4:	d14a      	bne.n	800628c <_printf_i+0x1f4>
 80061f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061fa:	b004      	add	sp, #16
 80061fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006200:	6823      	ldr	r3, [r4, #0]
 8006202:	f043 0320 	orr.w	r3, r3, #32
 8006206:	6023      	str	r3, [r4, #0]
 8006208:	2778      	movs	r7, #120	@ 0x78
 800620a:	4832      	ldr	r0, [pc, #200]	@ (80062d4 <_printf_i+0x23c>)
 800620c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006210:	6823      	ldr	r3, [r4, #0]
 8006212:	6831      	ldr	r1, [r6, #0]
 8006214:	061f      	lsls	r7, r3, #24
 8006216:	f851 5b04 	ldr.w	r5, [r1], #4
 800621a:	d402      	bmi.n	8006222 <_printf_i+0x18a>
 800621c:	065f      	lsls	r7, r3, #25
 800621e:	bf48      	it	mi
 8006220:	b2ad      	uxthmi	r5, r5
 8006222:	6031      	str	r1, [r6, #0]
 8006224:	07d9      	lsls	r1, r3, #31
 8006226:	bf44      	itt	mi
 8006228:	f043 0320 	orrmi.w	r3, r3, #32
 800622c:	6023      	strmi	r3, [r4, #0]
 800622e:	b11d      	cbz	r5, 8006238 <_printf_i+0x1a0>
 8006230:	2310      	movs	r3, #16
 8006232:	e7ab      	b.n	800618c <_printf_i+0xf4>
 8006234:	4826      	ldr	r0, [pc, #152]	@ (80062d0 <_printf_i+0x238>)
 8006236:	e7e9      	b.n	800620c <_printf_i+0x174>
 8006238:	6823      	ldr	r3, [r4, #0]
 800623a:	f023 0320 	bic.w	r3, r3, #32
 800623e:	6023      	str	r3, [r4, #0]
 8006240:	e7f6      	b.n	8006230 <_printf_i+0x198>
 8006242:	4616      	mov	r6, r2
 8006244:	e7bd      	b.n	80061c2 <_printf_i+0x12a>
 8006246:	6833      	ldr	r3, [r6, #0]
 8006248:	6825      	ldr	r5, [r4, #0]
 800624a:	1d18      	adds	r0, r3, #4
 800624c:	6961      	ldr	r1, [r4, #20]
 800624e:	6030      	str	r0, [r6, #0]
 8006250:	062e      	lsls	r6, r5, #24
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	d501      	bpl.n	800625a <_printf_i+0x1c2>
 8006256:	6019      	str	r1, [r3, #0]
 8006258:	e002      	b.n	8006260 <_printf_i+0x1c8>
 800625a:	0668      	lsls	r0, r5, #25
 800625c:	d5fb      	bpl.n	8006256 <_printf_i+0x1be>
 800625e:	8019      	strh	r1, [r3, #0]
 8006260:	2300      	movs	r3, #0
 8006262:	4616      	mov	r6, r2
 8006264:	6123      	str	r3, [r4, #16]
 8006266:	e7bc      	b.n	80061e2 <_printf_i+0x14a>
 8006268:	6833      	ldr	r3, [r6, #0]
 800626a:	2100      	movs	r1, #0
 800626c:	1d1a      	adds	r2, r3, #4
 800626e:	6032      	str	r2, [r6, #0]
 8006270:	681e      	ldr	r6, [r3, #0]
 8006272:	6862      	ldr	r2, [r4, #4]
 8006274:	4630      	mov	r0, r6
 8006276:	f001 fa04 	bl	8007682 <memchr>
 800627a:	b108      	cbz	r0, 8006280 <_printf_i+0x1e8>
 800627c:	1b80      	subs	r0, r0, r6
 800627e:	6060      	str	r0, [r4, #4]
 8006280:	6863      	ldr	r3, [r4, #4]
 8006282:	6123      	str	r3, [r4, #16]
 8006284:	2300      	movs	r3, #0
 8006286:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800628a:	e7aa      	b.n	80061e2 <_printf_i+0x14a>
 800628c:	4632      	mov	r2, r6
 800628e:	4649      	mov	r1, r9
 8006290:	4640      	mov	r0, r8
 8006292:	6923      	ldr	r3, [r4, #16]
 8006294:	47d0      	blx	sl
 8006296:	3001      	adds	r0, #1
 8006298:	d0ad      	beq.n	80061f6 <_printf_i+0x15e>
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	079b      	lsls	r3, r3, #30
 800629e:	d413      	bmi.n	80062c8 <_printf_i+0x230>
 80062a0:	68e0      	ldr	r0, [r4, #12]
 80062a2:	9b03      	ldr	r3, [sp, #12]
 80062a4:	4298      	cmp	r0, r3
 80062a6:	bfb8      	it	lt
 80062a8:	4618      	movlt	r0, r3
 80062aa:	e7a6      	b.n	80061fa <_printf_i+0x162>
 80062ac:	2301      	movs	r3, #1
 80062ae:	4632      	mov	r2, r6
 80062b0:	4649      	mov	r1, r9
 80062b2:	4640      	mov	r0, r8
 80062b4:	47d0      	blx	sl
 80062b6:	3001      	adds	r0, #1
 80062b8:	d09d      	beq.n	80061f6 <_printf_i+0x15e>
 80062ba:	3501      	adds	r5, #1
 80062bc:	68e3      	ldr	r3, [r4, #12]
 80062be:	9903      	ldr	r1, [sp, #12]
 80062c0:	1a5b      	subs	r3, r3, r1
 80062c2:	42ab      	cmp	r3, r5
 80062c4:	dcf2      	bgt.n	80062ac <_printf_i+0x214>
 80062c6:	e7eb      	b.n	80062a0 <_printf_i+0x208>
 80062c8:	2500      	movs	r5, #0
 80062ca:	f104 0619 	add.w	r6, r4, #25
 80062ce:	e7f5      	b.n	80062bc <_printf_i+0x224>
 80062d0:	0800c3f4 	.word	0x0800c3f4
 80062d4:	0800c405 	.word	0x0800c405

080062d8 <_scanf_float>:
 80062d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062dc:	b087      	sub	sp, #28
 80062de:	9303      	str	r3, [sp, #12]
 80062e0:	688b      	ldr	r3, [r1, #8]
 80062e2:	4617      	mov	r7, r2
 80062e4:	1e5a      	subs	r2, r3, #1
 80062e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80062ea:	bf82      	ittt	hi
 80062ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80062f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80062f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80062f8:	460a      	mov	r2, r1
 80062fa:	f04f 0500 	mov.w	r5, #0
 80062fe:	bf88      	it	hi
 8006300:	608b      	strhi	r3, [r1, #8]
 8006302:	680b      	ldr	r3, [r1, #0]
 8006304:	4680      	mov	r8, r0
 8006306:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800630a:	f842 3b1c 	str.w	r3, [r2], #28
 800630e:	460c      	mov	r4, r1
 8006310:	bf98      	it	ls
 8006312:	f04f 0b00 	movls.w	fp, #0
 8006316:	4616      	mov	r6, r2
 8006318:	46aa      	mov	sl, r5
 800631a:	46a9      	mov	r9, r5
 800631c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006320:	9201      	str	r2, [sp, #4]
 8006322:	9502      	str	r5, [sp, #8]
 8006324:	68a2      	ldr	r2, [r4, #8]
 8006326:	b152      	cbz	r2, 800633e <_scanf_float+0x66>
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	2b4e      	cmp	r3, #78	@ 0x4e
 800632e:	d865      	bhi.n	80063fc <_scanf_float+0x124>
 8006330:	2b40      	cmp	r3, #64	@ 0x40
 8006332:	d83d      	bhi.n	80063b0 <_scanf_float+0xd8>
 8006334:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006338:	b2c8      	uxtb	r0, r1
 800633a:	280e      	cmp	r0, #14
 800633c:	d93b      	bls.n	80063b6 <_scanf_float+0xde>
 800633e:	f1b9 0f00 	cmp.w	r9, #0
 8006342:	d003      	beq.n	800634c <_scanf_float+0x74>
 8006344:	6823      	ldr	r3, [r4, #0]
 8006346:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006350:	f1ba 0f01 	cmp.w	sl, #1
 8006354:	f200 8118 	bhi.w	8006588 <_scanf_float+0x2b0>
 8006358:	9b01      	ldr	r3, [sp, #4]
 800635a:	429e      	cmp	r6, r3
 800635c:	f200 8109 	bhi.w	8006572 <_scanf_float+0x29a>
 8006360:	2001      	movs	r0, #1
 8006362:	b007      	add	sp, #28
 8006364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006368:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800636c:	2a0d      	cmp	r2, #13
 800636e:	d8e6      	bhi.n	800633e <_scanf_float+0x66>
 8006370:	a101      	add	r1, pc, #4	@ (adr r1, 8006378 <_scanf_float+0xa0>)
 8006372:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006376:	bf00      	nop
 8006378:	080064bf 	.word	0x080064bf
 800637c:	0800633f 	.word	0x0800633f
 8006380:	0800633f 	.word	0x0800633f
 8006384:	0800633f 	.word	0x0800633f
 8006388:	0800651f 	.word	0x0800651f
 800638c:	080064f7 	.word	0x080064f7
 8006390:	0800633f 	.word	0x0800633f
 8006394:	0800633f 	.word	0x0800633f
 8006398:	080064cd 	.word	0x080064cd
 800639c:	0800633f 	.word	0x0800633f
 80063a0:	0800633f 	.word	0x0800633f
 80063a4:	0800633f 	.word	0x0800633f
 80063a8:	0800633f 	.word	0x0800633f
 80063ac:	08006485 	.word	0x08006485
 80063b0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80063b4:	e7da      	b.n	800636c <_scanf_float+0x94>
 80063b6:	290e      	cmp	r1, #14
 80063b8:	d8c1      	bhi.n	800633e <_scanf_float+0x66>
 80063ba:	a001      	add	r0, pc, #4	@ (adr r0, 80063c0 <_scanf_float+0xe8>)
 80063bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80063c0:	08006475 	.word	0x08006475
 80063c4:	0800633f 	.word	0x0800633f
 80063c8:	08006475 	.word	0x08006475
 80063cc:	0800650b 	.word	0x0800650b
 80063d0:	0800633f 	.word	0x0800633f
 80063d4:	0800641d 	.word	0x0800641d
 80063d8:	0800645b 	.word	0x0800645b
 80063dc:	0800645b 	.word	0x0800645b
 80063e0:	0800645b 	.word	0x0800645b
 80063e4:	0800645b 	.word	0x0800645b
 80063e8:	0800645b 	.word	0x0800645b
 80063ec:	0800645b 	.word	0x0800645b
 80063f0:	0800645b 	.word	0x0800645b
 80063f4:	0800645b 	.word	0x0800645b
 80063f8:	0800645b 	.word	0x0800645b
 80063fc:	2b6e      	cmp	r3, #110	@ 0x6e
 80063fe:	d809      	bhi.n	8006414 <_scanf_float+0x13c>
 8006400:	2b60      	cmp	r3, #96	@ 0x60
 8006402:	d8b1      	bhi.n	8006368 <_scanf_float+0x90>
 8006404:	2b54      	cmp	r3, #84	@ 0x54
 8006406:	d07b      	beq.n	8006500 <_scanf_float+0x228>
 8006408:	2b59      	cmp	r3, #89	@ 0x59
 800640a:	d198      	bne.n	800633e <_scanf_float+0x66>
 800640c:	2d07      	cmp	r5, #7
 800640e:	d196      	bne.n	800633e <_scanf_float+0x66>
 8006410:	2508      	movs	r5, #8
 8006412:	e02c      	b.n	800646e <_scanf_float+0x196>
 8006414:	2b74      	cmp	r3, #116	@ 0x74
 8006416:	d073      	beq.n	8006500 <_scanf_float+0x228>
 8006418:	2b79      	cmp	r3, #121	@ 0x79
 800641a:	e7f6      	b.n	800640a <_scanf_float+0x132>
 800641c:	6821      	ldr	r1, [r4, #0]
 800641e:	05c8      	lsls	r0, r1, #23
 8006420:	d51b      	bpl.n	800645a <_scanf_float+0x182>
 8006422:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006426:	6021      	str	r1, [r4, #0]
 8006428:	f109 0901 	add.w	r9, r9, #1
 800642c:	f1bb 0f00 	cmp.w	fp, #0
 8006430:	d003      	beq.n	800643a <_scanf_float+0x162>
 8006432:	3201      	adds	r2, #1
 8006434:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8006438:	60a2      	str	r2, [r4, #8]
 800643a:	68a3      	ldr	r3, [r4, #8]
 800643c:	3b01      	subs	r3, #1
 800643e:	60a3      	str	r3, [r4, #8]
 8006440:	6923      	ldr	r3, [r4, #16]
 8006442:	3301      	adds	r3, #1
 8006444:	6123      	str	r3, [r4, #16]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	3b01      	subs	r3, #1
 800644a:	2b00      	cmp	r3, #0
 800644c:	607b      	str	r3, [r7, #4]
 800644e:	f340 8087 	ble.w	8006560 <_scanf_float+0x288>
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	3301      	adds	r3, #1
 8006456:	603b      	str	r3, [r7, #0]
 8006458:	e764      	b.n	8006324 <_scanf_float+0x4c>
 800645a:	eb1a 0105 	adds.w	r1, sl, r5
 800645e:	f47f af6e 	bne.w	800633e <_scanf_float+0x66>
 8006462:	460d      	mov	r5, r1
 8006464:	468a      	mov	sl, r1
 8006466:	6822      	ldr	r2, [r4, #0]
 8006468:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800646c:	6022      	str	r2, [r4, #0]
 800646e:	f806 3b01 	strb.w	r3, [r6], #1
 8006472:	e7e2      	b.n	800643a <_scanf_float+0x162>
 8006474:	6822      	ldr	r2, [r4, #0]
 8006476:	0610      	lsls	r0, r2, #24
 8006478:	f57f af61 	bpl.w	800633e <_scanf_float+0x66>
 800647c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006480:	6022      	str	r2, [r4, #0]
 8006482:	e7f4      	b.n	800646e <_scanf_float+0x196>
 8006484:	f1ba 0f00 	cmp.w	sl, #0
 8006488:	d10e      	bne.n	80064a8 <_scanf_float+0x1d0>
 800648a:	f1b9 0f00 	cmp.w	r9, #0
 800648e:	d10e      	bne.n	80064ae <_scanf_float+0x1d6>
 8006490:	6822      	ldr	r2, [r4, #0]
 8006492:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006496:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800649a:	d108      	bne.n	80064ae <_scanf_float+0x1d6>
 800649c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80064a0:	f04f 0a01 	mov.w	sl, #1
 80064a4:	6022      	str	r2, [r4, #0]
 80064a6:	e7e2      	b.n	800646e <_scanf_float+0x196>
 80064a8:	f1ba 0f02 	cmp.w	sl, #2
 80064ac:	d055      	beq.n	800655a <_scanf_float+0x282>
 80064ae:	2d01      	cmp	r5, #1
 80064b0:	d002      	beq.n	80064b8 <_scanf_float+0x1e0>
 80064b2:	2d04      	cmp	r5, #4
 80064b4:	f47f af43 	bne.w	800633e <_scanf_float+0x66>
 80064b8:	3501      	adds	r5, #1
 80064ba:	b2ed      	uxtb	r5, r5
 80064bc:	e7d7      	b.n	800646e <_scanf_float+0x196>
 80064be:	f1ba 0f01 	cmp.w	sl, #1
 80064c2:	f47f af3c 	bne.w	800633e <_scanf_float+0x66>
 80064c6:	f04f 0a02 	mov.w	sl, #2
 80064ca:	e7d0      	b.n	800646e <_scanf_float+0x196>
 80064cc:	b97d      	cbnz	r5, 80064ee <_scanf_float+0x216>
 80064ce:	f1b9 0f00 	cmp.w	r9, #0
 80064d2:	f47f af37 	bne.w	8006344 <_scanf_float+0x6c>
 80064d6:	6822      	ldr	r2, [r4, #0]
 80064d8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80064dc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80064e0:	f040 8103 	bne.w	80066ea <_scanf_float+0x412>
 80064e4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80064e8:	2501      	movs	r5, #1
 80064ea:	6022      	str	r2, [r4, #0]
 80064ec:	e7bf      	b.n	800646e <_scanf_float+0x196>
 80064ee:	2d03      	cmp	r5, #3
 80064f0:	d0e2      	beq.n	80064b8 <_scanf_float+0x1e0>
 80064f2:	2d05      	cmp	r5, #5
 80064f4:	e7de      	b.n	80064b4 <_scanf_float+0x1dc>
 80064f6:	2d02      	cmp	r5, #2
 80064f8:	f47f af21 	bne.w	800633e <_scanf_float+0x66>
 80064fc:	2503      	movs	r5, #3
 80064fe:	e7b6      	b.n	800646e <_scanf_float+0x196>
 8006500:	2d06      	cmp	r5, #6
 8006502:	f47f af1c 	bne.w	800633e <_scanf_float+0x66>
 8006506:	2507      	movs	r5, #7
 8006508:	e7b1      	b.n	800646e <_scanf_float+0x196>
 800650a:	6822      	ldr	r2, [r4, #0]
 800650c:	0591      	lsls	r1, r2, #22
 800650e:	f57f af16 	bpl.w	800633e <_scanf_float+0x66>
 8006512:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006516:	6022      	str	r2, [r4, #0]
 8006518:	f8cd 9008 	str.w	r9, [sp, #8]
 800651c:	e7a7      	b.n	800646e <_scanf_float+0x196>
 800651e:	6822      	ldr	r2, [r4, #0]
 8006520:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006524:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006528:	d006      	beq.n	8006538 <_scanf_float+0x260>
 800652a:	0550      	lsls	r0, r2, #21
 800652c:	f57f af07 	bpl.w	800633e <_scanf_float+0x66>
 8006530:	f1b9 0f00 	cmp.w	r9, #0
 8006534:	f000 80d9 	beq.w	80066ea <_scanf_float+0x412>
 8006538:	0591      	lsls	r1, r2, #22
 800653a:	bf58      	it	pl
 800653c:	9902      	ldrpl	r1, [sp, #8]
 800653e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006542:	bf58      	it	pl
 8006544:	eba9 0101 	subpl.w	r1, r9, r1
 8006548:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800654c:	f04f 0900 	mov.w	r9, #0
 8006550:	bf58      	it	pl
 8006552:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006556:	6022      	str	r2, [r4, #0]
 8006558:	e789      	b.n	800646e <_scanf_float+0x196>
 800655a:	f04f 0a03 	mov.w	sl, #3
 800655e:	e786      	b.n	800646e <_scanf_float+0x196>
 8006560:	4639      	mov	r1, r7
 8006562:	4640      	mov	r0, r8
 8006564:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006568:	4798      	blx	r3
 800656a:	2800      	cmp	r0, #0
 800656c:	f43f aeda 	beq.w	8006324 <_scanf_float+0x4c>
 8006570:	e6e5      	b.n	800633e <_scanf_float+0x66>
 8006572:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006576:	463a      	mov	r2, r7
 8006578:	4640      	mov	r0, r8
 800657a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800657e:	4798      	blx	r3
 8006580:	6923      	ldr	r3, [r4, #16]
 8006582:	3b01      	subs	r3, #1
 8006584:	6123      	str	r3, [r4, #16]
 8006586:	e6e7      	b.n	8006358 <_scanf_float+0x80>
 8006588:	1e6b      	subs	r3, r5, #1
 800658a:	2b06      	cmp	r3, #6
 800658c:	d824      	bhi.n	80065d8 <_scanf_float+0x300>
 800658e:	2d02      	cmp	r5, #2
 8006590:	d836      	bhi.n	8006600 <_scanf_float+0x328>
 8006592:	9b01      	ldr	r3, [sp, #4]
 8006594:	429e      	cmp	r6, r3
 8006596:	f67f aee3 	bls.w	8006360 <_scanf_float+0x88>
 800659a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800659e:	463a      	mov	r2, r7
 80065a0:	4640      	mov	r0, r8
 80065a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80065a6:	4798      	blx	r3
 80065a8:	6923      	ldr	r3, [r4, #16]
 80065aa:	3b01      	subs	r3, #1
 80065ac:	6123      	str	r3, [r4, #16]
 80065ae:	e7f0      	b.n	8006592 <_scanf_float+0x2ba>
 80065b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065b4:	463a      	mov	r2, r7
 80065b6:	4640      	mov	r0, r8
 80065b8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80065bc:	4798      	blx	r3
 80065be:	6923      	ldr	r3, [r4, #16]
 80065c0:	3b01      	subs	r3, #1
 80065c2:	6123      	str	r3, [r4, #16]
 80065c4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80065c8:	fa5f fa8a 	uxtb.w	sl, sl
 80065cc:	f1ba 0f02 	cmp.w	sl, #2
 80065d0:	d1ee      	bne.n	80065b0 <_scanf_float+0x2d8>
 80065d2:	3d03      	subs	r5, #3
 80065d4:	b2ed      	uxtb	r5, r5
 80065d6:	1b76      	subs	r6, r6, r5
 80065d8:	6823      	ldr	r3, [r4, #0]
 80065da:	05da      	lsls	r2, r3, #23
 80065dc:	d530      	bpl.n	8006640 <_scanf_float+0x368>
 80065de:	055b      	lsls	r3, r3, #21
 80065e0:	d511      	bpl.n	8006606 <_scanf_float+0x32e>
 80065e2:	9b01      	ldr	r3, [sp, #4]
 80065e4:	429e      	cmp	r6, r3
 80065e6:	f67f aebb 	bls.w	8006360 <_scanf_float+0x88>
 80065ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065ee:	463a      	mov	r2, r7
 80065f0:	4640      	mov	r0, r8
 80065f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80065f6:	4798      	blx	r3
 80065f8:	6923      	ldr	r3, [r4, #16]
 80065fa:	3b01      	subs	r3, #1
 80065fc:	6123      	str	r3, [r4, #16]
 80065fe:	e7f0      	b.n	80065e2 <_scanf_float+0x30a>
 8006600:	46aa      	mov	sl, r5
 8006602:	46b3      	mov	fp, r6
 8006604:	e7de      	b.n	80065c4 <_scanf_float+0x2ec>
 8006606:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800660a:	6923      	ldr	r3, [r4, #16]
 800660c:	2965      	cmp	r1, #101	@ 0x65
 800660e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006612:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8006616:	6123      	str	r3, [r4, #16]
 8006618:	d00c      	beq.n	8006634 <_scanf_float+0x35c>
 800661a:	2945      	cmp	r1, #69	@ 0x45
 800661c:	d00a      	beq.n	8006634 <_scanf_float+0x35c>
 800661e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006622:	463a      	mov	r2, r7
 8006624:	4640      	mov	r0, r8
 8006626:	4798      	blx	r3
 8006628:	6923      	ldr	r3, [r4, #16]
 800662a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800662e:	3b01      	subs	r3, #1
 8006630:	1eb5      	subs	r5, r6, #2
 8006632:	6123      	str	r3, [r4, #16]
 8006634:	463a      	mov	r2, r7
 8006636:	4640      	mov	r0, r8
 8006638:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800663c:	4798      	blx	r3
 800663e:	462e      	mov	r6, r5
 8006640:	6822      	ldr	r2, [r4, #0]
 8006642:	f012 0210 	ands.w	r2, r2, #16
 8006646:	d001      	beq.n	800664c <_scanf_float+0x374>
 8006648:	2000      	movs	r0, #0
 800664a:	e68a      	b.n	8006362 <_scanf_float+0x8a>
 800664c:	7032      	strb	r2, [r6, #0]
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006658:	d11c      	bne.n	8006694 <_scanf_float+0x3bc>
 800665a:	9b02      	ldr	r3, [sp, #8]
 800665c:	454b      	cmp	r3, r9
 800665e:	eba3 0209 	sub.w	r2, r3, r9
 8006662:	d123      	bne.n	80066ac <_scanf_float+0x3d4>
 8006664:	2200      	movs	r2, #0
 8006666:	4640      	mov	r0, r8
 8006668:	9901      	ldr	r1, [sp, #4]
 800666a:	f000 ff05 	bl	8007478 <_strtod_r>
 800666e:	9b03      	ldr	r3, [sp, #12]
 8006670:	6825      	ldr	r5, [r4, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f015 0f02 	tst.w	r5, #2
 8006678:	4606      	mov	r6, r0
 800667a:	460f      	mov	r7, r1
 800667c:	f103 0204 	add.w	r2, r3, #4
 8006680:	d01f      	beq.n	80066c2 <_scanf_float+0x3ea>
 8006682:	9903      	ldr	r1, [sp, #12]
 8006684:	600a      	str	r2, [r1, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	e9c3 6700 	strd	r6, r7, [r3]
 800668c:	68e3      	ldr	r3, [r4, #12]
 800668e:	3301      	adds	r3, #1
 8006690:	60e3      	str	r3, [r4, #12]
 8006692:	e7d9      	b.n	8006648 <_scanf_float+0x370>
 8006694:	9b04      	ldr	r3, [sp, #16]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0e4      	beq.n	8006664 <_scanf_float+0x38c>
 800669a:	9905      	ldr	r1, [sp, #20]
 800669c:	230a      	movs	r3, #10
 800669e:	4640      	mov	r0, r8
 80066a0:	3101      	adds	r1, #1
 80066a2:	f000 ff69 	bl	8007578 <_strtol_r>
 80066a6:	9b04      	ldr	r3, [sp, #16]
 80066a8:	9e05      	ldr	r6, [sp, #20]
 80066aa:	1ac2      	subs	r2, r0, r3
 80066ac:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80066b0:	429e      	cmp	r6, r3
 80066b2:	bf28      	it	cs
 80066b4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80066b8:	4630      	mov	r0, r6
 80066ba:	490d      	ldr	r1, [pc, #52]	@ (80066f0 <_scanf_float+0x418>)
 80066bc:	f000 f81c 	bl	80066f8 <siprintf>
 80066c0:	e7d0      	b.n	8006664 <_scanf_float+0x38c>
 80066c2:	076d      	lsls	r5, r5, #29
 80066c4:	d4dd      	bmi.n	8006682 <_scanf_float+0x3aa>
 80066c6:	9d03      	ldr	r5, [sp, #12]
 80066c8:	602a      	str	r2, [r5, #0]
 80066ca:	681d      	ldr	r5, [r3, #0]
 80066cc:	4602      	mov	r2, r0
 80066ce:	460b      	mov	r3, r1
 80066d0:	f7fa f99c 	bl	8000a0c <__aeabi_dcmpun>
 80066d4:	b120      	cbz	r0, 80066e0 <_scanf_float+0x408>
 80066d6:	4807      	ldr	r0, [pc, #28]	@ (80066f4 <_scanf_float+0x41c>)
 80066d8:	f000 fff6 	bl	80076c8 <nanf>
 80066dc:	6028      	str	r0, [r5, #0]
 80066de:	e7d5      	b.n	800668c <_scanf_float+0x3b4>
 80066e0:	4630      	mov	r0, r6
 80066e2:	4639      	mov	r1, r7
 80066e4:	f7fa f9f0 	bl	8000ac8 <__aeabi_d2f>
 80066e8:	e7f8      	b.n	80066dc <_scanf_float+0x404>
 80066ea:	f04f 0900 	mov.w	r9, #0
 80066ee:	e62d      	b.n	800634c <_scanf_float+0x74>
 80066f0:	0800c416 	.word	0x0800c416
 80066f4:	0800c80b 	.word	0x0800c80b

080066f8 <siprintf>:
 80066f8:	b40e      	push	{r1, r2, r3}
 80066fa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80066fe:	b500      	push	{lr}
 8006700:	b09c      	sub	sp, #112	@ 0x70
 8006702:	ab1d      	add	r3, sp, #116	@ 0x74
 8006704:	9002      	str	r0, [sp, #8]
 8006706:	9006      	str	r0, [sp, #24]
 8006708:	9107      	str	r1, [sp, #28]
 800670a:	9104      	str	r1, [sp, #16]
 800670c:	4808      	ldr	r0, [pc, #32]	@ (8006730 <siprintf+0x38>)
 800670e:	4909      	ldr	r1, [pc, #36]	@ (8006734 <siprintf+0x3c>)
 8006710:	f853 2b04 	ldr.w	r2, [r3], #4
 8006714:	9105      	str	r1, [sp, #20]
 8006716:	6800      	ldr	r0, [r0, #0]
 8006718:	a902      	add	r1, sp, #8
 800671a:	9301      	str	r3, [sp, #4]
 800671c:	f002 f9bc 	bl	8008a98 <_svfiprintf_r>
 8006720:	2200      	movs	r2, #0
 8006722:	9b02      	ldr	r3, [sp, #8]
 8006724:	701a      	strb	r2, [r3, #0]
 8006726:	b01c      	add	sp, #112	@ 0x70
 8006728:	f85d eb04 	ldr.w	lr, [sp], #4
 800672c:	b003      	add	sp, #12
 800672e:	4770      	bx	lr
 8006730:	200001ac 	.word	0x200001ac
 8006734:	ffff0208 	.word	0xffff0208

08006738 <std>:
 8006738:	2300      	movs	r3, #0
 800673a:	b510      	push	{r4, lr}
 800673c:	4604      	mov	r4, r0
 800673e:	e9c0 3300 	strd	r3, r3, [r0]
 8006742:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006746:	6083      	str	r3, [r0, #8]
 8006748:	8181      	strh	r1, [r0, #12]
 800674a:	6643      	str	r3, [r0, #100]	@ 0x64
 800674c:	81c2      	strh	r2, [r0, #14]
 800674e:	6183      	str	r3, [r0, #24]
 8006750:	4619      	mov	r1, r3
 8006752:	2208      	movs	r2, #8
 8006754:	305c      	adds	r0, #92	@ 0x5c
 8006756:	f000 ff5b 	bl	8007610 <memset>
 800675a:	4b0d      	ldr	r3, [pc, #52]	@ (8006790 <std+0x58>)
 800675c:	6224      	str	r4, [r4, #32]
 800675e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006760:	4b0c      	ldr	r3, [pc, #48]	@ (8006794 <std+0x5c>)
 8006762:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006764:	4b0c      	ldr	r3, [pc, #48]	@ (8006798 <std+0x60>)
 8006766:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006768:	4b0c      	ldr	r3, [pc, #48]	@ (800679c <std+0x64>)
 800676a:	6323      	str	r3, [r4, #48]	@ 0x30
 800676c:	4b0c      	ldr	r3, [pc, #48]	@ (80067a0 <std+0x68>)
 800676e:	429c      	cmp	r4, r3
 8006770:	d006      	beq.n	8006780 <std+0x48>
 8006772:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006776:	4294      	cmp	r4, r2
 8006778:	d002      	beq.n	8006780 <std+0x48>
 800677a:	33d0      	adds	r3, #208	@ 0xd0
 800677c:	429c      	cmp	r4, r3
 800677e:	d105      	bne.n	800678c <std+0x54>
 8006780:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006788:	f000 bf78 	b.w	800767c <__retarget_lock_init_recursive>
 800678c:	bd10      	pop	{r4, pc}
 800678e:	bf00      	nop
 8006790:	080098bd 	.word	0x080098bd
 8006794:	080098df 	.word	0x080098df
 8006798:	08009917 	.word	0x08009917
 800679c:	0800993b 	.word	0x0800993b
 80067a0:	200007b4 	.word	0x200007b4

080067a4 <stdio_exit_handler>:
 80067a4:	4a02      	ldr	r2, [pc, #8]	@ (80067b0 <stdio_exit_handler+0xc>)
 80067a6:	4903      	ldr	r1, [pc, #12]	@ (80067b4 <stdio_exit_handler+0x10>)
 80067a8:	4803      	ldr	r0, [pc, #12]	@ (80067b8 <stdio_exit_handler+0x14>)
 80067aa:	f000 bee7 	b.w	800757c <_fwalk_sglue>
 80067ae:	bf00      	nop
 80067b0:	20000034 	.word	0x20000034
 80067b4:	08008f09 	.word	0x08008f09
 80067b8:	200001b0 	.word	0x200001b0

080067bc <cleanup_stdio>:
 80067bc:	6841      	ldr	r1, [r0, #4]
 80067be:	4b0c      	ldr	r3, [pc, #48]	@ (80067f0 <cleanup_stdio+0x34>)
 80067c0:	b510      	push	{r4, lr}
 80067c2:	4299      	cmp	r1, r3
 80067c4:	4604      	mov	r4, r0
 80067c6:	d001      	beq.n	80067cc <cleanup_stdio+0x10>
 80067c8:	f002 fb9e 	bl	8008f08 <_fflush_r>
 80067cc:	68a1      	ldr	r1, [r4, #8]
 80067ce:	4b09      	ldr	r3, [pc, #36]	@ (80067f4 <cleanup_stdio+0x38>)
 80067d0:	4299      	cmp	r1, r3
 80067d2:	d002      	beq.n	80067da <cleanup_stdio+0x1e>
 80067d4:	4620      	mov	r0, r4
 80067d6:	f002 fb97 	bl	8008f08 <_fflush_r>
 80067da:	68e1      	ldr	r1, [r4, #12]
 80067dc:	4b06      	ldr	r3, [pc, #24]	@ (80067f8 <cleanup_stdio+0x3c>)
 80067de:	4299      	cmp	r1, r3
 80067e0:	d004      	beq.n	80067ec <cleanup_stdio+0x30>
 80067e2:	4620      	mov	r0, r4
 80067e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067e8:	f002 bb8e 	b.w	8008f08 <_fflush_r>
 80067ec:	bd10      	pop	{r4, pc}
 80067ee:	bf00      	nop
 80067f0:	200007b4 	.word	0x200007b4
 80067f4:	2000081c 	.word	0x2000081c
 80067f8:	20000884 	.word	0x20000884

080067fc <global_stdio_init.part.0>:
 80067fc:	b510      	push	{r4, lr}
 80067fe:	4b0b      	ldr	r3, [pc, #44]	@ (800682c <global_stdio_init.part.0+0x30>)
 8006800:	4c0b      	ldr	r4, [pc, #44]	@ (8006830 <global_stdio_init.part.0+0x34>)
 8006802:	4a0c      	ldr	r2, [pc, #48]	@ (8006834 <global_stdio_init.part.0+0x38>)
 8006804:	4620      	mov	r0, r4
 8006806:	601a      	str	r2, [r3, #0]
 8006808:	2104      	movs	r1, #4
 800680a:	2200      	movs	r2, #0
 800680c:	f7ff ff94 	bl	8006738 <std>
 8006810:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006814:	2201      	movs	r2, #1
 8006816:	2109      	movs	r1, #9
 8006818:	f7ff ff8e 	bl	8006738 <std>
 800681c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006820:	2202      	movs	r2, #2
 8006822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006826:	2112      	movs	r1, #18
 8006828:	f7ff bf86 	b.w	8006738 <std>
 800682c:	200008ec 	.word	0x200008ec
 8006830:	200007b4 	.word	0x200007b4
 8006834:	080067a5 	.word	0x080067a5

08006838 <__sfp_lock_acquire>:
 8006838:	4801      	ldr	r0, [pc, #4]	@ (8006840 <__sfp_lock_acquire+0x8>)
 800683a:	f000 bf20 	b.w	800767e <__retarget_lock_acquire_recursive>
 800683e:	bf00      	nop
 8006840:	200008f1 	.word	0x200008f1

08006844 <__sfp_lock_release>:
 8006844:	4801      	ldr	r0, [pc, #4]	@ (800684c <__sfp_lock_release+0x8>)
 8006846:	f000 bf1b 	b.w	8007680 <__retarget_lock_release_recursive>
 800684a:	bf00      	nop
 800684c:	200008f1 	.word	0x200008f1

08006850 <__sinit>:
 8006850:	b510      	push	{r4, lr}
 8006852:	4604      	mov	r4, r0
 8006854:	f7ff fff0 	bl	8006838 <__sfp_lock_acquire>
 8006858:	6a23      	ldr	r3, [r4, #32]
 800685a:	b11b      	cbz	r3, 8006864 <__sinit+0x14>
 800685c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006860:	f7ff bff0 	b.w	8006844 <__sfp_lock_release>
 8006864:	4b04      	ldr	r3, [pc, #16]	@ (8006878 <__sinit+0x28>)
 8006866:	6223      	str	r3, [r4, #32]
 8006868:	4b04      	ldr	r3, [pc, #16]	@ (800687c <__sinit+0x2c>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1f5      	bne.n	800685c <__sinit+0xc>
 8006870:	f7ff ffc4 	bl	80067fc <global_stdio_init.part.0>
 8006874:	e7f2      	b.n	800685c <__sinit+0xc>
 8006876:	bf00      	nop
 8006878:	080067bd 	.word	0x080067bd
 800687c:	200008ec 	.word	0x200008ec

08006880 <sulp>:
 8006880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006884:	460f      	mov	r7, r1
 8006886:	4690      	mov	r8, r2
 8006888:	f002 fee4 	bl	8009654 <__ulp>
 800688c:	4604      	mov	r4, r0
 800688e:	460d      	mov	r5, r1
 8006890:	f1b8 0f00 	cmp.w	r8, #0
 8006894:	d011      	beq.n	80068ba <sulp+0x3a>
 8006896:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800689a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800689e:	2b00      	cmp	r3, #0
 80068a0:	dd0b      	ble.n	80068ba <sulp+0x3a>
 80068a2:	2400      	movs	r4, #0
 80068a4:	051b      	lsls	r3, r3, #20
 80068a6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80068aa:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80068ae:	4622      	mov	r2, r4
 80068b0:	462b      	mov	r3, r5
 80068b2:	f7f9 fe11 	bl	80004d8 <__aeabi_dmul>
 80068b6:	4604      	mov	r4, r0
 80068b8:	460d      	mov	r5, r1
 80068ba:	4620      	mov	r0, r4
 80068bc:	4629      	mov	r1, r5
 80068be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068c2:	0000      	movs	r0, r0
 80068c4:	0000      	movs	r0, r0
	...

080068c8 <_strtod_l>:
 80068c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068cc:	b09f      	sub	sp, #124	@ 0x7c
 80068ce:	9217      	str	r2, [sp, #92]	@ 0x5c
 80068d0:	2200      	movs	r2, #0
 80068d2:	460c      	mov	r4, r1
 80068d4:	921a      	str	r2, [sp, #104]	@ 0x68
 80068d6:	f04f 0a00 	mov.w	sl, #0
 80068da:	f04f 0b00 	mov.w	fp, #0
 80068de:	460a      	mov	r2, r1
 80068e0:	9005      	str	r0, [sp, #20]
 80068e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80068e4:	7811      	ldrb	r1, [r2, #0]
 80068e6:	292b      	cmp	r1, #43	@ 0x2b
 80068e8:	d048      	beq.n	800697c <_strtod_l+0xb4>
 80068ea:	d836      	bhi.n	800695a <_strtod_l+0x92>
 80068ec:	290d      	cmp	r1, #13
 80068ee:	d830      	bhi.n	8006952 <_strtod_l+0x8a>
 80068f0:	2908      	cmp	r1, #8
 80068f2:	d830      	bhi.n	8006956 <_strtod_l+0x8e>
 80068f4:	2900      	cmp	r1, #0
 80068f6:	d039      	beq.n	800696c <_strtod_l+0xa4>
 80068f8:	2200      	movs	r2, #0
 80068fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80068fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80068fe:	782a      	ldrb	r2, [r5, #0]
 8006900:	2a30      	cmp	r2, #48	@ 0x30
 8006902:	f040 80b1 	bne.w	8006a68 <_strtod_l+0x1a0>
 8006906:	786a      	ldrb	r2, [r5, #1]
 8006908:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800690c:	2a58      	cmp	r2, #88	@ 0x58
 800690e:	d16c      	bne.n	80069ea <_strtod_l+0x122>
 8006910:	9302      	str	r3, [sp, #8]
 8006912:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006914:	4a8e      	ldr	r2, [pc, #568]	@ (8006b50 <_strtod_l+0x288>)
 8006916:	9301      	str	r3, [sp, #4]
 8006918:	ab1a      	add	r3, sp, #104	@ 0x68
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	9805      	ldr	r0, [sp, #20]
 800691e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006920:	a919      	add	r1, sp, #100	@ 0x64
 8006922:	f001 fd8d 	bl	8008440 <__gethex>
 8006926:	f010 060f 	ands.w	r6, r0, #15
 800692a:	4604      	mov	r4, r0
 800692c:	d005      	beq.n	800693a <_strtod_l+0x72>
 800692e:	2e06      	cmp	r6, #6
 8006930:	d126      	bne.n	8006980 <_strtod_l+0xb8>
 8006932:	2300      	movs	r3, #0
 8006934:	3501      	adds	r5, #1
 8006936:	9519      	str	r5, [sp, #100]	@ 0x64
 8006938:	930b      	str	r3, [sp, #44]	@ 0x2c
 800693a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800693c:	2b00      	cmp	r3, #0
 800693e:	f040 8584 	bne.w	800744a <_strtod_l+0xb82>
 8006942:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006944:	b1bb      	cbz	r3, 8006976 <_strtod_l+0xae>
 8006946:	4650      	mov	r0, sl
 8006948:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800694c:	b01f      	add	sp, #124	@ 0x7c
 800694e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006952:	2920      	cmp	r1, #32
 8006954:	d1d0      	bne.n	80068f8 <_strtod_l+0x30>
 8006956:	3201      	adds	r2, #1
 8006958:	e7c3      	b.n	80068e2 <_strtod_l+0x1a>
 800695a:	292d      	cmp	r1, #45	@ 0x2d
 800695c:	d1cc      	bne.n	80068f8 <_strtod_l+0x30>
 800695e:	2101      	movs	r1, #1
 8006960:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006962:	1c51      	adds	r1, r2, #1
 8006964:	9119      	str	r1, [sp, #100]	@ 0x64
 8006966:	7852      	ldrb	r2, [r2, #1]
 8006968:	2a00      	cmp	r2, #0
 800696a:	d1c7      	bne.n	80068fc <_strtod_l+0x34>
 800696c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800696e:	9419      	str	r4, [sp, #100]	@ 0x64
 8006970:	2b00      	cmp	r3, #0
 8006972:	f040 8568 	bne.w	8007446 <_strtod_l+0xb7e>
 8006976:	4650      	mov	r0, sl
 8006978:	4659      	mov	r1, fp
 800697a:	e7e7      	b.n	800694c <_strtod_l+0x84>
 800697c:	2100      	movs	r1, #0
 800697e:	e7ef      	b.n	8006960 <_strtod_l+0x98>
 8006980:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006982:	b13a      	cbz	r2, 8006994 <_strtod_l+0xcc>
 8006984:	2135      	movs	r1, #53	@ 0x35
 8006986:	a81c      	add	r0, sp, #112	@ 0x70
 8006988:	f002 ff54 	bl	8009834 <__copybits>
 800698c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800698e:	9805      	ldr	r0, [sp, #20]
 8006990:	f002 fb2e 	bl	8008ff0 <_Bfree>
 8006994:	3e01      	subs	r6, #1
 8006996:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006998:	2e04      	cmp	r6, #4
 800699a:	d806      	bhi.n	80069aa <_strtod_l+0xe2>
 800699c:	e8df f006 	tbb	[pc, r6]
 80069a0:	201d0314 	.word	0x201d0314
 80069a4:	14          	.byte	0x14
 80069a5:	00          	.byte	0x00
 80069a6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80069aa:	05e1      	lsls	r1, r4, #23
 80069ac:	bf48      	it	mi
 80069ae:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80069b2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80069b6:	0d1b      	lsrs	r3, r3, #20
 80069b8:	051b      	lsls	r3, r3, #20
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1bd      	bne.n	800693a <_strtod_l+0x72>
 80069be:	f000 fe33 	bl	8007628 <__errno>
 80069c2:	2322      	movs	r3, #34	@ 0x22
 80069c4:	6003      	str	r3, [r0, #0]
 80069c6:	e7b8      	b.n	800693a <_strtod_l+0x72>
 80069c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80069cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80069d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80069d4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80069d8:	e7e7      	b.n	80069aa <_strtod_l+0xe2>
 80069da:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8006b54 <_strtod_l+0x28c>
 80069de:	e7e4      	b.n	80069aa <_strtod_l+0xe2>
 80069e0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80069e4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80069e8:	e7df      	b.n	80069aa <_strtod_l+0xe2>
 80069ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069ec:	1c5a      	adds	r2, r3, #1
 80069ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80069f0:	785b      	ldrb	r3, [r3, #1]
 80069f2:	2b30      	cmp	r3, #48	@ 0x30
 80069f4:	d0f9      	beq.n	80069ea <_strtod_l+0x122>
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d09f      	beq.n	800693a <_strtod_l+0x72>
 80069fa:	2301      	movs	r3, #1
 80069fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80069fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a00:	220a      	movs	r2, #10
 8006a02:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a04:	2300      	movs	r3, #0
 8006a06:	461f      	mov	r7, r3
 8006a08:	9308      	str	r3, [sp, #32]
 8006a0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a0c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006a0e:	7805      	ldrb	r5, [r0, #0]
 8006a10:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006a14:	b2d9      	uxtb	r1, r3
 8006a16:	2909      	cmp	r1, #9
 8006a18:	d928      	bls.n	8006a6c <_strtod_l+0x1a4>
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	494e      	ldr	r1, [pc, #312]	@ (8006b58 <_strtod_l+0x290>)
 8006a1e:	f000 fdcb 	bl	80075b8 <strncmp>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d032      	beq.n	8006a8c <_strtod_l+0x1c4>
 8006a26:	2000      	movs	r0, #0
 8006a28:	462a      	mov	r2, r5
 8006a2a:	4681      	mov	r9, r0
 8006a2c:	463d      	mov	r5, r7
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2a65      	cmp	r2, #101	@ 0x65
 8006a32:	d001      	beq.n	8006a38 <_strtod_l+0x170>
 8006a34:	2a45      	cmp	r2, #69	@ 0x45
 8006a36:	d114      	bne.n	8006a62 <_strtod_l+0x19a>
 8006a38:	b91d      	cbnz	r5, 8006a42 <_strtod_l+0x17a>
 8006a3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a3c:	4302      	orrs	r2, r0
 8006a3e:	d095      	beq.n	800696c <_strtod_l+0xa4>
 8006a40:	2500      	movs	r5, #0
 8006a42:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006a44:	1c62      	adds	r2, r4, #1
 8006a46:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a48:	7862      	ldrb	r2, [r4, #1]
 8006a4a:	2a2b      	cmp	r2, #43	@ 0x2b
 8006a4c:	d077      	beq.n	8006b3e <_strtod_l+0x276>
 8006a4e:	2a2d      	cmp	r2, #45	@ 0x2d
 8006a50:	d07b      	beq.n	8006b4a <_strtod_l+0x282>
 8006a52:	f04f 0c00 	mov.w	ip, #0
 8006a56:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006a5a:	2909      	cmp	r1, #9
 8006a5c:	f240 8082 	bls.w	8006b64 <_strtod_l+0x29c>
 8006a60:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a62:	f04f 0800 	mov.w	r8, #0
 8006a66:	e0a2      	b.n	8006bae <_strtod_l+0x2e6>
 8006a68:	2300      	movs	r3, #0
 8006a6a:	e7c7      	b.n	80069fc <_strtod_l+0x134>
 8006a6c:	2f08      	cmp	r7, #8
 8006a6e:	bfd5      	itete	le
 8006a70:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006a72:	9908      	ldrgt	r1, [sp, #32]
 8006a74:	fb02 3301 	mlale	r3, r2, r1, r3
 8006a78:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006a7c:	f100 0001 	add.w	r0, r0, #1
 8006a80:	bfd4      	ite	le
 8006a82:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006a84:	9308      	strgt	r3, [sp, #32]
 8006a86:	3701      	adds	r7, #1
 8006a88:	9019      	str	r0, [sp, #100]	@ 0x64
 8006a8a:	e7bf      	b.n	8006a0c <_strtod_l+0x144>
 8006a8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a8e:	1c5a      	adds	r2, r3, #1
 8006a90:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a92:	785a      	ldrb	r2, [r3, #1]
 8006a94:	b37f      	cbz	r7, 8006af6 <_strtod_l+0x22e>
 8006a96:	4681      	mov	r9, r0
 8006a98:	463d      	mov	r5, r7
 8006a9a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006a9e:	2b09      	cmp	r3, #9
 8006aa0:	d912      	bls.n	8006ac8 <_strtod_l+0x200>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e7c4      	b.n	8006a30 <_strtod_l+0x168>
 8006aa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	9219      	str	r2, [sp, #100]	@ 0x64
 8006aae:	785a      	ldrb	r2, [r3, #1]
 8006ab0:	2a30      	cmp	r2, #48	@ 0x30
 8006ab2:	d0f8      	beq.n	8006aa6 <_strtod_l+0x1de>
 8006ab4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006ab8:	2b08      	cmp	r3, #8
 8006aba:	f200 84cb 	bhi.w	8007454 <_strtod_l+0xb8c>
 8006abe:	4681      	mov	r9, r0
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	4605      	mov	r5, r0
 8006ac4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ac6:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ac8:	3a30      	subs	r2, #48	@ 0x30
 8006aca:	f100 0301 	add.w	r3, r0, #1
 8006ace:	d02a      	beq.n	8006b26 <_strtod_l+0x25e>
 8006ad0:	4499      	add	r9, r3
 8006ad2:	210a      	movs	r1, #10
 8006ad4:	462b      	mov	r3, r5
 8006ad6:	eb00 0c05 	add.w	ip, r0, r5
 8006ada:	4563      	cmp	r3, ip
 8006adc:	d10d      	bne.n	8006afa <_strtod_l+0x232>
 8006ade:	1c69      	adds	r1, r5, #1
 8006ae0:	4401      	add	r1, r0
 8006ae2:	4428      	add	r0, r5
 8006ae4:	2808      	cmp	r0, #8
 8006ae6:	dc16      	bgt.n	8006b16 <_strtod_l+0x24e>
 8006ae8:	230a      	movs	r3, #10
 8006aea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006aec:	fb03 2300 	mla	r3, r3, r0, r2
 8006af0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006af2:	2300      	movs	r3, #0
 8006af4:	e018      	b.n	8006b28 <_strtod_l+0x260>
 8006af6:	4638      	mov	r0, r7
 8006af8:	e7da      	b.n	8006ab0 <_strtod_l+0x1e8>
 8006afa:	2b08      	cmp	r3, #8
 8006afc:	f103 0301 	add.w	r3, r3, #1
 8006b00:	dc03      	bgt.n	8006b0a <_strtod_l+0x242>
 8006b02:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006b04:	434e      	muls	r6, r1
 8006b06:	960a      	str	r6, [sp, #40]	@ 0x28
 8006b08:	e7e7      	b.n	8006ada <_strtod_l+0x212>
 8006b0a:	2b10      	cmp	r3, #16
 8006b0c:	bfde      	ittt	le
 8006b0e:	9e08      	ldrle	r6, [sp, #32]
 8006b10:	434e      	mulle	r6, r1
 8006b12:	9608      	strle	r6, [sp, #32]
 8006b14:	e7e1      	b.n	8006ada <_strtod_l+0x212>
 8006b16:	280f      	cmp	r0, #15
 8006b18:	dceb      	bgt.n	8006af2 <_strtod_l+0x22a>
 8006b1a:	230a      	movs	r3, #10
 8006b1c:	9808      	ldr	r0, [sp, #32]
 8006b1e:	fb03 2300 	mla	r3, r3, r0, r2
 8006b22:	9308      	str	r3, [sp, #32]
 8006b24:	e7e5      	b.n	8006af2 <_strtod_l+0x22a>
 8006b26:	4629      	mov	r1, r5
 8006b28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b2a:	460d      	mov	r5, r1
 8006b2c:	1c50      	adds	r0, r2, #1
 8006b2e:	9019      	str	r0, [sp, #100]	@ 0x64
 8006b30:	7852      	ldrb	r2, [r2, #1]
 8006b32:	4618      	mov	r0, r3
 8006b34:	e7b1      	b.n	8006a9a <_strtod_l+0x1d2>
 8006b36:	f04f 0900 	mov.w	r9, #0
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e77d      	b.n	8006a3a <_strtod_l+0x172>
 8006b3e:	f04f 0c00 	mov.w	ip, #0
 8006b42:	1ca2      	adds	r2, r4, #2
 8006b44:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b46:	78a2      	ldrb	r2, [r4, #2]
 8006b48:	e785      	b.n	8006a56 <_strtod_l+0x18e>
 8006b4a:	f04f 0c01 	mov.w	ip, #1
 8006b4e:	e7f8      	b.n	8006b42 <_strtod_l+0x27a>
 8006b50:	0800c434 	.word	0x0800c434
 8006b54:	7ff00000 	.word	0x7ff00000
 8006b58:	0800c41b 	.word	0x0800c41b
 8006b5c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b5e:	1c51      	adds	r1, r2, #1
 8006b60:	9119      	str	r1, [sp, #100]	@ 0x64
 8006b62:	7852      	ldrb	r2, [r2, #1]
 8006b64:	2a30      	cmp	r2, #48	@ 0x30
 8006b66:	d0f9      	beq.n	8006b5c <_strtod_l+0x294>
 8006b68:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006b6c:	2908      	cmp	r1, #8
 8006b6e:	f63f af78 	bhi.w	8006a62 <_strtod_l+0x19a>
 8006b72:	f04f 080a 	mov.w	r8, #10
 8006b76:	3a30      	subs	r2, #48	@ 0x30
 8006b78:	920e      	str	r2, [sp, #56]	@ 0x38
 8006b7a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b7c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006b7e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006b80:	1c56      	adds	r6, r2, #1
 8006b82:	9619      	str	r6, [sp, #100]	@ 0x64
 8006b84:	7852      	ldrb	r2, [r2, #1]
 8006b86:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006b8a:	f1be 0f09 	cmp.w	lr, #9
 8006b8e:	d939      	bls.n	8006c04 <_strtod_l+0x33c>
 8006b90:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006b92:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006b96:	1a76      	subs	r6, r6, r1
 8006b98:	2e08      	cmp	r6, #8
 8006b9a:	dc03      	bgt.n	8006ba4 <_strtod_l+0x2dc>
 8006b9c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006b9e:	4588      	cmp	r8, r1
 8006ba0:	bfa8      	it	ge
 8006ba2:	4688      	movge	r8, r1
 8006ba4:	f1bc 0f00 	cmp.w	ip, #0
 8006ba8:	d001      	beq.n	8006bae <_strtod_l+0x2e6>
 8006baa:	f1c8 0800 	rsb	r8, r8, #0
 8006bae:	2d00      	cmp	r5, #0
 8006bb0:	d14e      	bne.n	8006c50 <_strtod_l+0x388>
 8006bb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006bb4:	4308      	orrs	r0, r1
 8006bb6:	f47f aec0 	bne.w	800693a <_strtod_l+0x72>
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f47f aed6 	bne.w	800696c <_strtod_l+0xa4>
 8006bc0:	2a69      	cmp	r2, #105	@ 0x69
 8006bc2:	d028      	beq.n	8006c16 <_strtod_l+0x34e>
 8006bc4:	dc25      	bgt.n	8006c12 <_strtod_l+0x34a>
 8006bc6:	2a49      	cmp	r2, #73	@ 0x49
 8006bc8:	d025      	beq.n	8006c16 <_strtod_l+0x34e>
 8006bca:	2a4e      	cmp	r2, #78	@ 0x4e
 8006bcc:	f47f aece 	bne.w	800696c <_strtod_l+0xa4>
 8006bd0:	499a      	ldr	r1, [pc, #616]	@ (8006e3c <_strtod_l+0x574>)
 8006bd2:	a819      	add	r0, sp, #100	@ 0x64
 8006bd4:	f001 fe56 	bl	8008884 <__match>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	f43f aec7 	beq.w	800696c <_strtod_l+0xa4>
 8006bde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	2b28      	cmp	r3, #40	@ 0x28
 8006be4:	d12e      	bne.n	8006c44 <_strtod_l+0x37c>
 8006be6:	4996      	ldr	r1, [pc, #600]	@ (8006e40 <_strtod_l+0x578>)
 8006be8:	aa1c      	add	r2, sp, #112	@ 0x70
 8006bea:	a819      	add	r0, sp, #100	@ 0x64
 8006bec:	f001 fe5e 	bl	80088ac <__hexnan>
 8006bf0:	2805      	cmp	r0, #5
 8006bf2:	d127      	bne.n	8006c44 <_strtod_l+0x37c>
 8006bf4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006bf6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006bfa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006bfe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006c02:	e69a      	b.n	800693a <_strtod_l+0x72>
 8006c04:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006c06:	fb08 2101 	mla	r1, r8, r1, r2
 8006c0a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006c0e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c10:	e7b5      	b.n	8006b7e <_strtod_l+0x2b6>
 8006c12:	2a6e      	cmp	r2, #110	@ 0x6e
 8006c14:	e7da      	b.n	8006bcc <_strtod_l+0x304>
 8006c16:	498b      	ldr	r1, [pc, #556]	@ (8006e44 <_strtod_l+0x57c>)
 8006c18:	a819      	add	r0, sp, #100	@ 0x64
 8006c1a:	f001 fe33 	bl	8008884 <__match>
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	f43f aea4 	beq.w	800696c <_strtod_l+0xa4>
 8006c24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c26:	4988      	ldr	r1, [pc, #544]	@ (8006e48 <_strtod_l+0x580>)
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	a819      	add	r0, sp, #100	@ 0x64
 8006c2c:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c2e:	f001 fe29 	bl	8008884 <__match>
 8006c32:	b910      	cbnz	r0, 8006c3a <_strtod_l+0x372>
 8006c34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c36:	3301      	adds	r3, #1
 8006c38:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c3a:	f04f 0a00 	mov.w	sl, #0
 8006c3e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8006e4c <_strtod_l+0x584>
 8006c42:	e67a      	b.n	800693a <_strtod_l+0x72>
 8006c44:	4882      	ldr	r0, [pc, #520]	@ (8006e50 <_strtod_l+0x588>)
 8006c46:	f000 fd39 	bl	80076bc <nan>
 8006c4a:	4682      	mov	sl, r0
 8006c4c:	468b      	mov	fp, r1
 8006c4e:	e674      	b.n	800693a <_strtod_l+0x72>
 8006c50:	eba8 0309 	sub.w	r3, r8, r9
 8006c54:	2f00      	cmp	r7, #0
 8006c56:	bf08      	it	eq
 8006c58:	462f      	moveq	r7, r5
 8006c5a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006c5c:	2d10      	cmp	r5, #16
 8006c5e:	462c      	mov	r4, r5
 8006c60:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c62:	bfa8      	it	ge
 8006c64:	2410      	movge	r4, #16
 8006c66:	f7f9 fbbd 	bl	80003e4 <__aeabi_ui2d>
 8006c6a:	2d09      	cmp	r5, #9
 8006c6c:	4682      	mov	sl, r0
 8006c6e:	468b      	mov	fp, r1
 8006c70:	dc11      	bgt.n	8006c96 <_strtod_l+0x3ce>
 8006c72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f43f ae60 	beq.w	800693a <_strtod_l+0x72>
 8006c7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c7c:	dd76      	ble.n	8006d6c <_strtod_l+0x4a4>
 8006c7e:	2b16      	cmp	r3, #22
 8006c80:	dc5d      	bgt.n	8006d3e <_strtod_l+0x476>
 8006c82:	4974      	ldr	r1, [pc, #464]	@ (8006e54 <_strtod_l+0x58c>)
 8006c84:	4652      	mov	r2, sl
 8006c86:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c8a:	465b      	mov	r3, fp
 8006c8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c90:	f7f9 fc22 	bl	80004d8 <__aeabi_dmul>
 8006c94:	e7d9      	b.n	8006c4a <_strtod_l+0x382>
 8006c96:	4b6f      	ldr	r3, [pc, #444]	@ (8006e54 <_strtod_l+0x58c>)
 8006c98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c9c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006ca0:	f7f9 fc1a 	bl	80004d8 <__aeabi_dmul>
 8006ca4:	4682      	mov	sl, r0
 8006ca6:	9808      	ldr	r0, [sp, #32]
 8006ca8:	468b      	mov	fp, r1
 8006caa:	f7f9 fb9b 	bl	80003e4 <__aeabi_ui2d>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	4650      	mov	r0, sl
 8006cb4:	4659      	mov	r1, fp
 8006cb6:	f7f9 fa59 	bl	800016c <__adddf3>
 8006cba:	2d0f      	cmp	r5, #15
 8006cbc:	4682      	mov	sl, r0
 8006cbe:	468b      	mov	fp, r1
 8006cc0:	ddd7      	ble.n	8006c72 <_strtod_l+0x3aa>
 8006cc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cc4:	1b2c      	subs	r4, r5, r4
 8006cc6:	441c      	add	r4, r3
 8006cc8:	2c00      	cmp	r4, #0
 8006cca:	f340 8096 	ble.w	8006dfa <_strtod_l+0x532>
 8006cce:	f014 030f 	ands.w	r3, r4, #15
 8006cd2:	d00a      	beq.n	8006cea <_strtod_l+0x422>
 8006cd4:	495f      	ldr	r1, [pc, #380]	@ (8006e54 <_strtod_l+0x58c>)
 8006cd6:	4652      	mov	r2, sl
 8006cd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006cdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ce0:	465b      	mov	r3, fp
 8006ce2:	f7f9 fbf9 	bl	80004d8 <__aeabi_dmul>
 8006ce6:	4682      	mov	sl, r0
 8006ce8:	468b      	mov	fp, r1
 8006cea:	f034 040f 	bics.w	r4, r4, #15
 8006cee:	d073      	beq.n	8006dd8 <_strtod_l+0x510>
 8006cf0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006cf4:	dd48      	ble.n	8006d88 <_strtod_l+0x4c0>
 8006cf6:	2400      	movs	r4, #0
 8006cf8:	46a0      	mov	r8, r4
 8006cfa:	46a1      	mov	r9, r4
 8006cfc:	940a      	str	r4, [sp, #40]	@ 0x28
 8006cfe:	2322      	movs	r3, #34	@ 0x22
 8006d00:	f04f 0a00 	mov.w	sl, #0
 8006d04:	9a05      	ldr	r2, [sp, #20]
 8006d06:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8006e4c <_strtod_l+0x584>
 8006d0a:	6013      	str	r3, [r2, #0]
 8006d0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	f43f ae13 	beq.w	800693a <_strtod_l+0x72>
 8006d14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d16:	9805      	ldr	r0, [sp, #20]
 8006d18:	f002 f96a 	bl	8008ff0 <_Bfree>
 8006d1c:	4649      	mov	r1, r9
 8006d1e:	9805      	ldr	r0, [sp, #20]
 8006d20:	f002 f966 	bl	8008ff0 <_Bfree>
 8006d24:	4641      	mov	r1, r8
 8006d26:	9805      	ldr	r0, [sp, #20]
 8006d28:	f002 f962 	bl	8008ff0 <_Bfree>
 8006d2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d2e:	9805      	ldr	r0, [sp, #20]
 8006d30:	f002 f95e 	bl	8008ff0 <_Bfree>
 8006d34:	4621      	mov	r1, r4
 8006d36:	9805      	ldr	r0, [sp, #20]
 8006d38:	f002 f95a 	bl	8008ff0 <_Bfree>
 8006d3c:	e5fd      	b.n	800693a <_strtod_l+0x72>
 8006d3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d40:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006d44:	4293      	cmp	r3, r2
 8006d46:	dbbc      	blt.n	8006cc2 <_strtod_l+0x3fa>
 8006d48:	4c42      	ldr	r4, [pc, #264]	@ (8006e54 <_strtod_l+0x58c>)
 8006d4a:	f1c5 050f 	rsb	r5, r5, #15
 8006d4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006d52:	4652      	mov	r2, sl
 8006d54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d58:	465b      	mov	r3, fp
 8006d5a:	f7f9 fbbd 	bl	80004d8 <__aeabi_dmul>
 8006d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d60:	1b5d      	subs	r5, r3, r5
 8006d62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006d66:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006d6a:	e791      	b.n	8006c90 <_strtod_l+0x3c8>
 8006d6c:	3316      	adds	r3, #22
 8006d6e:	dba8      	blt.n	8006cc2 <_strtod_l+0x3fa>
 8006d70:	4b38      	ldr	r3, [pc, #224]	@ (8006e54 <_strtod_l+0x58c>)
 8006d72:	eba9 0808 	sub.w	r8, r9, r8
 8006d76:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006d7a:	4650      	mov	r0, sl
 8006d7c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006d80:	4659      	mov	r1, fp
 8006d82:	f7f9 fcd3 	bl	800072c <__aeabi_ddiv>
 8006d86:	e760      	b.n	8006c4a <_strtod_l+0x382>
 8006d88:	4b33      	ldr	r3, [pc, #204]	@ (8006e58 <_strtod_l+0x590>)
 8006d8a:	4650      	mov	r0, sl
 8006d8c:	9308      	str	r3, [sp, #32]
 8006d8e:	2300      	movs	r3, #0
 8006d90:	4659      	mov	r1, fp
 8006d92:	461e      	mov	r6, r3
 8006d94:	1124      	asrs	r4, r4, #4
 8006d96:	2c01      	cmp	r4, #1
 8006d98:	dc21      	bgt.n	8006dde <_strtod_l+0x516>
 8006d9a:	b10b      	cbz	r3, 8006da0 <_strtod_l+0x4d8>
 8006d9c:	4682      	mov	sl, r0
 8006d9e:	468b      	mov	fp, r1
 8006da0:	492d      	ldr	r1, [pc, #180]	@ (8006e58 <_strtod_l+0x590>)
 8006da2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006da6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006daa:	4652      	mov	r2, sl
 8006dac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006db0:	465b      	mov	r3, fp
 8006db2:	f7f9 fb91 	bl	80004d8 <__aeabi_dmul>
 8006db6:	4b25      	ldr	r3, [pc, #148]	@ (8006e4c <_strtod_l+0x584>)
 8006db8:	460a      	mov	r2, r1
 8006dba:	400b      	ands	r3, r1
 8006dbc:	4927      	ldr	r1, [pc, #156]	@ (8006e5c <_strtod_l+0x594>)
 8006dbe:	4682      	mov	sl, r0
 8006dc0:	428b      	cmp	r3, r1
 8006dc2:	d898      	bhi.n	8006cf6 <_strtod_l+0x42e>
 8006dc4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006dc8:	428b      	cmp	r3, r1
 8006dca:	bf86      	itte	hi
 8006dcc:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8006dd0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006e60 <_strtod_l+0x598>
 8006dd4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006dd8:	2300      	movs	r3, #0
 8006dda:	9308      	str	r3, [sp, #32]
 8006ddc:	e07a      	b.n	8006ed4 <_strtod_l+0x60c>
 8006dde:	07e2      	lsls	r2, r4, #31
 8006de0:	d505      	bpl.n	8006dee <_strtod_l+0x526>
 8006de2:	9b08      	ldr	r3, [sp, #32]
 8006de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de8:	f7f9 fb76 	bl	80004d8 <__aeabi_dmul>
 8006dec:	2301      	movs	r3, #1
 8006dee:	9a08      	ldr	r2, [sp, #32]
 8006df0:	3601      	adds	r6, #1
 8006df2:	3208      	adds	r2, #8
 8006df4:	1064      	asrs	r4, r4, #1
 8006df6:	9208      	str	r2, [sp, #32]
 8006df8:	e7cd      	b.n	8006d96 <_strtod_l+0x4ce>
 8006dfa:	d0ed      	beq.n	8006dd8 <_strtod_l+0x510>
 8006dfc:	4264      	negs	r4, r4
 8006dfe:	f014 020f 	ands.w	r2, r4, #15
 8006e02:	d00a      	beq.n	8006e1a <_strtod_l+0x552>
 8006e04:	4b13      	ldr	r3, [pc, #76]	@ (8006e54 <_strtod_l+0x58c>)
 8006e06:	4650      	mov	r0, sl
 8006e08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e0c:	4659      	mov	r1, fp
 8006e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e12:	f7f9 fc8b 	bl	800072c <__aeabi_ddiv>
 8006e16:	4682      	mov	sl, r0
 8006e18:	468b      	mov	fp, r1
 8006e1a:	1124      	asrs	r4, r4, #4
 8006e1c:	d0dc      	beq.n	8006dd8 <_strtod_l+0x510>
 8006e1e:	2c1f      	cmp	r4, #31
 8006e20:	dd20      	ble.n	8006e64 <_strtod_l+0x59c>
 8006e22:	2400      	movs	r4, #0
 8006e24:	46a0      	mov	r8, r4
 8006e26:	46a1      	mov	r9, r4
 8006e28:	940a      	str	r4, [sp, #40]	@ 0x28
 8006e2a:	2322      	movs	r3, #34	@ 0x22
 8006e2c:	9a05      	ldr	r2, [sp, #20]
 8006e2e:	f04f 0a00 	mov.w	sl, #0
 8006e32:	f04f 0b00 	mov.w	fp, #0
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	e768      	b.n	8006d0c <_strtod_l+0x444>
 8006e3a:	bf00      	nop
 8006e3c:	0800c3ef 	.word	0x0800c3ef
 8006e40:	0800c420 	.word	0x0800c420
 8006e44:	0800c3e7 	.word	0x0800c3e7
 8006e48:	0800c57c 	.word	0x0800c57c
 8006e4c:	7ff00000 	.word	0x7ff00000
 8006e50:	0800c80b 	.word	0x0800c80b
 8006e54:	0800c708 	.word	0x0800c708
 8006e58:	0800c6e0 	.word	0x0800c6e0
 8006e5c:	7ca00000 	.word	0x7ca00000
 8006e60:	7fefffff 	.word	0x7fefffff
 8006e64:	f014 0310 	ands.w	r3, r4, #16
 8006e68:	bf18      	it	ne
 8006e6a:	236a      	movne	r3, #106	@ 0x6a
 8006e6c:	4650      	mov	r0, sl
 8006e6e:	9308      	str	r3, [sp, #32]
 8006e70:	4659      	mov	r1, fp
 8006e72:	2300      	movs	r3, #0
 8006e74:	4ea9      	ldr	r6, [pc, #676]	@ (800711c <_strtod_l+0x854>)
 8006e76:	07e2      	lsls	r2, r4, #31
 8006e78:	d504      	bpl.n	8006e84 <_strtod_l+0x5bc>
 8006e7a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e7e:	f7f9 fb2b 	bl	80004d8 <__aeabi_dmul>
 8006e82:	2301      	movs	r3, #1
 8006e84:	1064      	asrs	r4, r4, #1
 8006e86:	f106 0608 	add.w	r6, r6, #8
 8006e8a:	d1f4      	bne.n	8006e76 <_strtod_l+0x5ae>
 8006e8c:	b10b      	cbz	r3, 8006e92 <_strtod_l+0x5ca>
 8006e8e:	4682      	mov	sl, r0
 8006e90:	468b      	mov	fp, r1
 8006e92:	9b08      	ldr	r3, [sp, #32]
 8006e94:	b1b3      	cbz	r3, 8006ec4 <_strtod_l+0x5fc>
 8006e96:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006e9a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	4659      	mov	r1, fp
 8006ea2:	dd0f      	ble.n	8006ec4 <_strtod_l+0x5fc>
 8006ea4:	2b1f      	cmp	r3, #31
 8006ea6:	dd57      	ble.n	8006f58 <_strtod_l+0x690>
 8006ea8:	2b34      	cmp	r3, #52	@ 0x34
 8006eaa:	bfd8      	it	le
 8006eac:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006eb0:	f04f 0a00 	mov.w	sl, #0
 8006eb4:	bfcf      	iteee	gt
 8006eb6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006eba:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006ebe:	4093      	lslle	r3, r2
 8006ec0:	ea03 0b01 	andle.w	fp, r3, r1
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	4650      	mov	r0, sl
 8006eca:	4659      	mov	r1, fp
 8006ecc:	f7f9 fd6c 	bl	80009a8 <__aeabi_dcmpeq>
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	d1a6      	bne.n	8006e22 <_strtod_l+0x55a>
 8006ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ed6:	463a      	mov	r2, r7
 8006ed8:	9300      	str	r3, [sp, #0]
 8006eda:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006edc:	462b      	mov	r3, r5
 8006ede:	9805      	ldr	r0, [sp, #20]
 8006ee0:	f002 f8ee 	bl	80090c0 <__s2b>
 8006ee4:	900a      	str	r0, [sp, #40]	@ 0x28
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	f43f af05 	beq.w	8006cf6 <_strtod_l+0x42e>
 8006eec:	2400      	movs	r4, #0
 8006eee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ef0:	eba9 0308 	sub.w	r3, r9, r8
 8006ef4:	2a00      	cmp	r2, #0
 8006ef6:	bfa8      	it	ge
 8006ef8:	2300      	movge	r3, #0
 8006efa:	46a0      	mov	r8, r4
 8006efc:	9312      	str	r3, [sp, #72]	@ 0x48
 8006efe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006f02:	9316      	str	r3, [sp, #88]	@ 0x58
 8006f04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f06:	9805      	ldr	r0, [sp, #20]
 8006f08:	6859      	ldr	r1, [r3, #4]
 8006f0a:	f002 f831 	bl	8008f70 <_Balloc>
 8006f0e:	4681      	mov	r9, r0
 8006f10:	2800      	cmp	r0, #0
 8006f12:	f43f aef4 	beq.w	8006cfe <_strtod_l+0x436>
 8006f16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f18:	300c      	adds	r0, #12
 8006f1a:	691a      	ldr	r2, [r3, #16]
 8006f1c:	f103 010c 	add.w	r1, r3, #12
 8006f20:	3202      	adds	r2, #2
 8006f22:	0092      	lsls	r2, r2, #2
 8006f24:	f000 fbbb 	bl	800769e <memcpy>
 8006f28:	ab1c      	add	r3, sp, #112	@ 0x70
 8006f2a:	9301      	str	r3, [sp, #4]
 8006f2c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	4652      	mov	r2, sl
 8006f32:	465b      	mov	r3, fp
 8006f34:	9805      	ldr	r0, [sp, #20]
 8006f36:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006f3a:	f002 fbf3 	bl	8009724 <__d2b>
 8006f3e:	901a      	str	r0, [sp, #104]	@ 0x68
 8006f40:	2800      	cmp	r0, #0
 8006f42:	f43f aedc 	beq.w	8006cfe <_strtod_l+0x436>
 8006f46:	2101      	movs	r1, #1
 8006f48:	9805      	ldr	r0, [sp, #20]
 8006f4a:	f002 f94f 	bl	80091ec <__i2b>
 8006f4e:	4680      	mov	r8, r0
 8006f50:	b948      	cbnz	r0, 8006f66 <_strtod_l+0x69e>
 8006f52:	f04f 0800 	mov.w	r8, #0
 8006f56:	e6d2      	b.n	8006cfe <_strtod_l+0x436>
 8006f58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f60:	ea03 0a0a 	and.w	sl, r3, sl
 8006f64:	e7ae      	b.n	8006ec4 <_strtod_l+0x5fc>
 8006f66:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006f68:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006f6a:	2d00      	cmp	r5, #0
 8006f6c:	bfab      	itete	ge
 8006f6e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006f70:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006f72:	18ef      	addge	r7, r5, r3
 8006f74:	1b5e      	sublt	r6, r3, r5
 8006f76:	9b08      	ldr	r3, [sp, #32]
 8006f78:	bfa8      	it	ge
 8006f7a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006f7c:	eba5 0503 	sub.w	r5, r5, r3
 8006f80:	4415      	add	r5, r2
 8006f82:	4b67      	ldr	r3, [pc, #412]	@ (8007120 <_strtod_l+0x858>)
 8006f84:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8006f88:	bfb8      	it	lt
 8006f8a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006f8c:	429d      	cmp	r5, r3
 8006f8e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006f92:	da50      	bge.n	8007036 <_strtod_l+0x76e>
 8006f94:	1b5b      	subs	r3, r3, r5
 8006f96:	2b1f      	cmp	r3, #31
 8006f98:	f04f 0101 	mov.w	r1, #1
 8006f9c:	eba2 0203 	sub.w	r2, r2, r3
 8006fa0:	dc3d      	bgt.n	800701e <_strtod_l+0x756>
 8006fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fa8:	2300      	movs	r3, #0
 8006faa:	9310      	str	r3, [sp, #64]	@ 0x40
 8006fac:	18bd      	adds	r5, r7, r2
 8006fae:	9b08      	ldr	r3, [sp, #32]
 8006fb0:	42af      	cmp	r7, r5
 8006fb2:	4416      	add	r6, r2
 8006fb4:	441e      	add	r6, r3
 8006fb6:	463b      	mov	r3, r7
 8006fb8:	bfa8      	it	ge
 8006fba:	462b      	movge	r3, r5
 8006fbc:	42b3      	cmp	r3, r6
 8006fbe:	bfa8      	it	ge
 8006fc0:	4633      	movge	r3, r6
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	bfc2      	ittt	gt
 8006fc6:	1aed      	subgt	r5, r5, r3
 8006fc8:	1af6      	subgt	r6, r6, r3
 8006fca:	1aff      	subgt	r7, r7, r3
 8006fcc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	dd16      	ble.n	8007000 <_strtod_l+0x738>
 8006fd2:	4641      	mov	r1, r8
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	9805      	ldr	r0, [sp, #20]
 8006fd8:	f002 f9c6 	bl	8009368 <__pow5mult>
 8006fdc:	4680      	mov	r8, r0
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	d0b7      	beq.n	8006f52 <_strtod_l+0x68a>
 8006fe2:	4601      	mov	r1, r0
 8006fe4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006fe6:	9805      	ldr	r0, [sp, #20]
 8006fe8:	f002 f916 	bl	8009218 <__multiply>
 8006fec:	900e      	str	r0, [sp, #56]	@ 0x38
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f43f ae85 	beq.w	8006cfe <_strtod_l+0x436>
 8006ff4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ff6:	9805      	ldr	r0, [sp, #20]
 8006ff8:	f001 fffa 	bl	8008ff0 <_Bfree>
 8006ffc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ffe:	931a      	str	r3, [sp, #104]	@ 0x68
 8007000:	2d00      	cmp	r5, #0
 8007002:	dc1d      	bgt.n	8007040 <_strtod_l+0x778>
 8007004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007006:	2b00      	cmp	r3, #0
 8007008:	dd23      	ble.n	8007052 <_strtod_l+0x78a>
 800700a:	4649      	mov	r1, r9
 800700c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800700e:	9805      	ldr	r0, [sp, #20]
 8007010:	f002 f9aa 	bl	8009368 <__pow5mult>
 8007014:	4681      	mov	r9, r0
 8007016:	b9e0      	cbnz	r0, 8007052 <_strtod_l+0x78a>
 8007018:	f04f 0900 	mov.w	r9, #0
 800701c:	e66f      	b.n	8006cfe <_strtod_l+0x436>
 800701e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007022:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007026:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800702a:	35e2      	adds	r5, #226	@ 0xe2
 800702c:	fa01 f305 	lsl.w	r3, r1, r5
 8007030:	9310      	str	r3, [sp, #64]	@ 0x40
 8007032:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007034:	e7ba      	b.n	8006fac <_strtod_l+0x6e4>
 8007036:	2300      	movs	r3, #0
 8007038:	9310      	str	r3, [sp, #64]	@ 0x40
 800703a:	2301      	movs	r3, #1
 800703c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800703e:	e7b5      	b.n	8006fac <_strtod_l+0x6e4>
 8007040:	462a      	mov	r2, r5
 8007042:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007044:	9805      	ldr	r0, [sp, #20]
 8007046:	f002 f9e9 	bl	800941c <__lshift>
 800704a:	901a      	str	r0, [sp, #104]	@ 0x68
 800704c:	2800      	cmp	r0, #0
 800704e:	d1d9      	bne.n	8007004 <_strtod_l+0x73c>
 8007050:	e655      	b.n	8006cfe <_strtod_l+0x436>
 8007052:	2e00      	cmp	r6, #0
 8007054:	dd07      	ble.n	8007066 <_strtod_l+0x79e>
 8007056:	4649      	mov	r1, r9
 8007058:	4632      	mov	r2, r6
 800705a:	9805      	ldr	r0, [sp, #20]
 800705c:	f002 f9de 	bl	800941c <__lshift>
 8007060:	4681      	mov	r9, r0
 8007062:	2800      	cmp	r0, #0
 8007064:	d0d8      	beq.n	8007018 <_strtod_l+0x750>
 8007066:	2f00      	cmp	r7, #0
 8007068:	dd08      	ble.n	800707c <_strtod_l+0x7b4>
 800706a:	4641      	mov	r1, r8
 800706c:	463a      	mov	r2, r7
 800706e:	9805      	ldr	r0, [sp, #20]
 8007070:	f002 f9d4 	bl	800941c <__lshift>
 8007074:	4680      	mov	r8, r0
 8007076:	2800      	cmp	r0, #0
 8007078:	f43f ae41 	beq.w	8006cfe <_strtod_l+0x436>
 800707c:	464a      	mov	r2, r9
 800707e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007080:	9805      	ldr	r0, [sp, #20]
 8007082:	f002 fa53 	bl	800952c <__mdiff>
 8007086:	4604      	mov	r4, r0
 8007088:	2800      	cmp	r0, #0
 800708a:	f43f ae38 	beq.w	8006cfe <_strtod_l+0x436>
 800708e:	68c3      	ldr	r3, [r0, #12]
 8007090:	4641      	mov	r1, r8
 8007092:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007094:	2300      	movs	r3, #0
 8007096:	60c3      	str	r3, [r0, #12]
 8007098:	f002 fa2c 	bl	80094f4 <__mcmp>
 800709c:	2800      	cmp	r0, #0
 800709e:	da45      	bge.n	800712c <_strtod_l+0x864>
 80070a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070a2:	ea53 030a 	orrs.w	r3, r3, sl
 80070a6:	d16b      	bne.n	8007180 <_strtod_l+0x8b8>
 80070a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d167      	bne.n	8007180 <_strtod_l+0x8b8>
 80070b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80070b4:	0d1b      	lsrs	r3, r3, #20
 80070b6:	051b      	lsls	r3, r3, #20
 80070b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80070bc:	d960      	bls.n	8007180 <_strtod_l+0x8b8>
 80070be:	6963      	ldr	r3, [r4, #20]
 80070c0:	b913      	cbnz	r3, 80070c8 <_strtod_l+0x800>
 80070c2:	6923      	ldr	r3, [r4, #16]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	dd5b      	ble.n	8007180 <_strtod_l+0x8b8>
 80070c8:	4621      	mov	r1, r4
 80070ca:	2201      	movs	r2, #1
 80070cc:	9805      	ldr	r0, [sp, #20]
 80070ce:	f002 f9a5 	bl	800941c <__lshift>
 80070d2:	4641      	mov	r1, r8
 80070d4:	4604      	mov	r4, r0
 80070d6:	f002 fa0d 	bl	80094f4 <__mcmp>
 80070da:	2800      	cmp	r0, #0
 80070dc:	dd50      	ble.n	8007180 <_strtod_l+0x8b8>
 80070de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80070e2:	9a08      	ldr	r2, [sp, #32]
 80070e4:	0d1b      	lsrs	r3, r3, #20
 80070e6:	051b      	lsls	r3, r3, #20
 80070e8:	2a00      	cmp	r2, #0
 80070ea:	d06a      	beq.n	80071c2 <_strtod_l+0x8fa>
 80070ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80070f0:	d867      	bhi.n	80071c2 <_strtod_l+0x8fa>
 80070f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80070f6:	f67f ae98 	bls.w	8006e2a <_strtod_l+0x562>
 80070fa:	4650      	mov	r0, sl
 80070fc:	4659      	mov	r1, fp
 80070fe:	4b09      	ldr	r3, [pc, #36]	@ (8007124 <_strtod_l+0x85c>)
 8007100:	2200      	movs	r2, #0
 8007102:	f7f9 f9e9 	bl	80004d8 <__aeabi_dmul>
 8007106:	4b08      	ldr	r3, [pc, #32]	@ (8007128 <_strtod_l+0x860>)
 8007108:	4682      	mov	sl, r0
 800710a:	400b      	ands	r3, r1
 800710c:	468b      	mov	fp, r1
 800710e:	2b00      	cmp	r3, #0
 8007110:	f47f ae00 	bne.w	8006d14 <_strtod_l+0x44c>
 8007114:	2322      	movs	r3, #34	@ 0x22
 8007116:	9a05      	ldr	r2, [sp, #20]
 8007118:	6013      	str	r3, [r2, #0]
 800711a:	e5fb      	b.n	8006d14 <_strtod_l+0x44c>
 800711c:	0800c448 	.word	0x0800c448
 8007120:	fffffc02 	.word	0xfffffc02
 8007124:	39500000 	.word	0x39500000
 8007128:	7ff00000 	.word	0x7ff00000
 800712c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007130:	d165      	bne.n	80071fe <_strtod_l+0x936>
 8007132:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007134:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007138:	b35a      	cbz	r2, 8007192 <_strtod_l+0x8ca>
 800713a:	4a99      	ldr	r2, [pc, #612]	@ (80073a0 <_strtod_l+0xad8>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d12b      	bne.n	8007198 <_strtod_l+0x8d0>
 8007140:	9b08      	ldr	r3, [sp, #32]
 8007142:	4651      	mov	r1, sl
 8007144:	b303      	cbz	r3, 8007188 <_strtod_l+0x8c0>
 8007146:	465a      	mov	r2, fp
 8007148:	4b96      	ldr	r3, [pc, #600]	@ (80073a4 <_strtod_l+0xadc>)
 800714a:	4013      	ands	r3, r2
 800714c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007150:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007154:	d81b      	bhi.n	800718e <_strtod_l+0x8c6>
 8007156:	0d1b      	lsrs	r3, r3, #20
 8007158:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800715c:	fa02 f303 	lsl.w	r3, r2, r3
 8007160:	4299      	cmp	r1, r3
 8007162:	d119      	bne.n	8007198 <_strtod_l+0x8d0>
 8007164:	4b90      	ldr	r3, [pc, #576]	@ (80073a8 <_strtod_l+0xae0>)
 8007166:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007168:	429a      	cmp	r2, r3
 800716a:	d102      	bne.n	8007172 <_strtod_l+0x8aa>
 800716c:	3101      	adds	r1, #1
 800716e:	f43f adc6 	beq.w	8006cfe <_strtod_l+0x436>
 8007172:	f04f 0a00 	mov.w	sl, #0
 8007176:	4b8b      	ldr	r3, [pc, #556]	@ (80073a4 <_strtod_l+0xadc>)
 8007178:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800717a:	401a      	ands	r2, r3
 800717c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007180:	9b08      	ldr	r3, [sp, #32]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1b9      	bne.n	80070fa <_strtod_l+0x832>
 8007186:	e5c5      	b.n	8006d14 <_strtod_l+0x44c>
 8007188:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800718c:	e7e8      	b.n	8007160 <_strtod_l+0x898>
 800718e:	4613      	mov	r3, r2
 8007190:	e7e6      	b.n	8007160 <_strtod_l+0x898>
 8007192:	ea53 030a 	orrs.w	r3, r3, sl
 8007196:	d0a2      	beq.n	80070de <_strtod_l+0x816>
 8007198:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800719a:	b1db      	cbz	r3, 80071d4 <_strtod_l+0x90c>
 800719c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800719e:	4213      	tst	r3, r2
 80071a0:	d0ee      	beq.n	8007180 <_strtod_l+0x8b8>
 80071a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071a4:	4650      	mov	r0, sl
 80071a6:	4659      	mov	r1, fp
 80071a8:	9a08      	ldr	r2, [sp, #32]
 80071aa:	b1bb      	cbz	r3, 80071dc <_strtod_l+0x914>
 80071ac:	f7ff fb68 	bl	8006880 <sulp>
 80071b0:	4602      	mov	r2, r0
 80071b2:	460b      	mov	r3, r1
 80071b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071b8:	f7f8 ffd8 	bl	800016c <__adddf3>
 80071bc:	4682      	mov	sl, r0
 80071be:	468b      	mov	fp, r1
 80071c0:	e7de      	b.n	8007180 <_strtod_l+0x8b8>
 80071c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80071c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80071ca:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80071ce:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80071d2:	e7d5      	b.n	8007180 <_strtod_l+0x8b8>
 80071d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80071d6:	ea13 0f0a 	tst.w	r3, sl
 80071da:	e7e1      	b.n	80071a0 <_strtod_l+0x8d8>
 80071dc:	f7ff fb50 	bl	8006880 <sulp>
 80071e0:	4602      	mov	r2, r0
 80071e2:	460b      	mov	r3, r1
 80071e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071e8:	f7f8 ffbe 	bl	8000168 <__aeabi_dsub>
 80071ec:	2200      	movs	r2, #0
 80071ee:	2300      	movs	r3, #0
 80071f0:	4682      	mov	sl, r0
 80071f2:	468b      	mov	fp, r1
 80071f4:	f7f9 fbd8 	bl	80009a8 <__aeabi_dcmpeq>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	d0c1      	beq.n	8007180 <_strtod_l+0x8b8>
 80071fc:	e615      	b.n	8006e2a <_strtod_l+0x562>
 80071fe:	4641      	mov	r1, r8
 8007200:	4620      	mov	r0, r4
 8007202:	f002 fae7 	bl	80097d4 <__ratio>
 8007206:	2200      	movs	r2, #0
 8007208:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800720c:	4606      	mov	r6, r0
 800720e:	460f      	mov	r7, r1
 8007210:	f7f9 fbde 	bl	80009d0 <__aeabi_dcmple>
 8007214:	2800      	cmp	r0, #0
 8007216:	d06d      	beq.n	80072f4 <_strtod_l+0xa2c>
 8007218:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800721a:	2b00      	cmp	r3, #0
 800721c:	d178      	bne.n	8007310 <_strtod_l+0xa48>
 800721e:	f1ba 0f00 	cmp.w	sl, #0
 8007222:	d156      	bne.n	80072d2 <_strtod_l+0xa0a>
 8007224:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007226:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800722a:	2b00      	cmp	r3, #0
 800722c:	d158      	bne.n	80072e0 <_strtod_l+0xa18>
 800722e:	2200      	movs	r2, #0
 8007230:	4630      	mov	r0, r6
 8007232:	4639      	mov	r1, r7
 8007234:	4b5d      	ldr	r3, [pc, #372]	@ (80073ac <_strtod_l+0xae4>)
 8007236:	f7f9 fbc1 	bl	80009bc <__aeabi_dcmplt>
 800723a:	2800      	cmp	r0, #0
 800723c:	d157      	bne.n	80072ee <_strtod_l+0xa26>
 800723e:	4630      	mov	r0, r6
 8007240:	4639      	mov	r1, r7
 8007242:	2200      	movs	r2, #0
 8007244:	4b5a      	ldr	r3, [pc, #360]	@ (80073b0 <_strtod_l+0xae8>)
 8007246:	f7f9 f947 	bl	80004d8 <__aeabi_dmul>
 800724a:	4606      	mov	r6, r0
 800724c:	460f      	mov	r7, r1
 800724e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007252:	9606      	str	r6, [sp, #24]
 8007254:	9307      	str	r3, [sp, #28]
 8007256:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800725a:	4d52      	ldr	r5, [pc, #328]	@ (80073a4 <_strtod_l+0xadc>)
 800725c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007260:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007262:	401d      	ands	r5, r3
 8007264:	4b53      	ldr	r3, [pc, #332]	@ (80073b4 <_strtod_l+0xaec>)
 8007266:	429d      	cmp	r5, r3
 8007268:	f040 80aa 	bne.w	80073c0 <_strtod_l+0xaf8>
 800726c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800726e:	4650      	mov	r0, sl
 8007270:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007274:	4659      	mov	r1, fp
 8007276:	f002 f9ed 	bl	8009654 <__ulp>
 800727a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800727e:	f7f9 f92b 	bl	80004d8 <__aeabi_dmul>
 8007282:	4652      	mov	r2, sl
 8007284:	465b      	mov	r3, fp
 8007286:	f7f8 ff71 	bl	800016c <__adddf3>
 800728a:	460b      	mov	r3, r1
 800728c:	4945      	ldr	r1, [pc, #276]	@ (80073a4 <_strtod_l+0xadc>)
 800728e:	4a4a      	ldr	r2, [pc, #296]	@ (80073b8 <_strtod_l+0xaf0>)
 8007290:	4019      	ands	r1, r3
 8007292:	4291      	cmp	r1, r2
 8007294:	4682      	mov	sl, r0
 8007296:	d942      	bls.n	800731e <_strtod_l+0xa56>
 8007298:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800729a:	4b43      	ldr	r3, [pc, #268]	@ (80073a8 <_strtod_l+0xae0>)
 800729c:	429a      	cmp	r2, r3
 800729e:	d103      	bne.n	80072a8 <_strtod_l+0x9e0>
 80072a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072a2:	3301      	adds	r3, #1
 80072a4:	f43f ad2b 	beq.w	8006cfe <_strtod_l+0x436>
 80072a8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80072ac:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80073a8 <_strtod_l+0xae0>
 80072b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80072b2:	9805      	ldr	r0, [sp, #20]
 80072b4:	f001 fe9c 	bl	8008ff0 <_Bfree>
 80072b8:	4649      	mov	r1, r9
 80072ba:	9805      	ldr	r0, [sp, #20]
 80072bc:	f001 fe98 	bl	8008ff0 <_Bfree>
 80072c0:	4641      	mov	r1, r8
 80072c2:	9805      	ldr	r0, [sp, #20]
 80072c4:	f001 fe94 	bl	8008ff0 <_Bfree>
 80072c8:	4621      	mov	r1, r4
 80072ca:	9805      	ldr	r0, [sp, #20]
 80072cc:	f001 fe90 	bl	8008ff0 <_Bfree>
 80072d0:	e618      	b.n	8006f04 <_strtod_l+0x63c>
 80072d2:	f1ba 0f01 	cmp.w	sl, #1
 80072d6:	d103      	bne.n	80072e0 <_strtod_l+0xa18>
 80072d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f43f ada5 	beq.w	8006e2a <_strtod_l+0x562>
 80072e0:	2200      	movs	r2, #0
 80072e2:	4b36      	ldr	r3, [pc, #216]	@ (80073bc <_strtod_l+0xaf4>)
 80072e4:	2600      	movs	r6, #0
 80072e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80072ea:	4f30      	ldr	r7, [pc, #192]	@ (80073ac <_strtod_l+0xae4>)
 80072ec:	e7b3      	b.n	8007256 <_strtod_l+0x98e>
 80072ee:	2600      	movs	r6, #0
 80072f0:	4f2f      	ldr	r7, [pc, #188]	@ (80073b0 <_strtod_l+0xae8>)
 80072f2:	e7ac      	b.n	800724e <_strtod_l+0x986>
 80072f4:	4630      	mov	r0, r6
 80072f6:	4639      	mov	r1, r7
 80072f8:	4b2d      	ldr	r3, [pc, #180]	@ (80073b0 <_strtod_l+0xae8>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	f7f9 f8ec 	bl	80004d8 <__aeabi_dmul>
 8007300:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007302:	4606      	mov	r6, r0
 8007304:	460f      	mov	r7, r1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d0a1      	beq.n	800724e <_strtod_l+0x986>
 800730a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800730e:	e7a2      	b.n	8007256 <_strtod_l+0x98e>
 8007310:	2200      	movs	r2, #0
 8007312:	4b26      	ldr	r3, [pc, #152]	@ (80073ac <_strtod_l+0xae4>)
 8007314:	4616      	mov	r6, r2
 8007316:	461f      	mov	r7, r3
 8007318:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800731c:	e79b      	b.n	8007256 <_strtod_l+0x98e>
 800731e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007322:	9b08      	ldr	r3, [sp, #32]
 8007324:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007328:	2b00      	cmp	r3, #0
 800732a:	d1c1      	bne.n	80072b0 <_strtod_l+0x9e8>
 800732c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007330:	0d1b      	lsrs	r3, r3, #20
 8007332:	051b      	lsls	r3, r3, #20
 8007334:	429d      	cmp	r5, r3
 8007336:	d1bb      	bne.n	80072b0 <_strtod_l+0x9e8>
 8007338:	4630      	mov	r0, r6
 800733a:	4639      	mov	r1, r7
 800733c:	f7f9 ff0e 	bl	800115c <__aeabi_d2lz>
 8007340:	f7f9 f89c 	bl	800047c <__aeabi_l2d>
 8007344:	4602      	mov	r2, r0
 8007346:	460b      	mov	r3, r1
 8007348:	4630      	mov	r0, r6
 800734a:	4639      	mov	r1, r7
 800734c:	f7f8 ff0c 	bl	8000168 <__aeabi_dsub>
 8007350:	460b      	mov	r3, r1
 8007352:	4602      	mov	r2, r0
 8007354:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007358:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800735c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800735e:	ea46 060a 	orr.w	r6, r6, sl
 8007362:	431e      	orrs	r6, r3
 8007364:	d069      	beq.n	800743a <_strtod_l+0xb72>
 8007366:	a30a      	add	r3, pc, #40	@ (adr r3, 8007390 <_strtod_l+0xac8>)
 8007368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736c:	f7f9 fb26 	bl	80009bc <__aeabi_dcmplt>
 8007370:	2800      	cmp	r0, #0
 8007372:	f47f accf 	bne.w	8006d14 <_strtod_l+0x44c>
 8007376:	a308      	add	r3, pc, #32	@ (adr r3, 8007398 <_strtod_l+0xad0>)
 8007378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007380:	f7f9 fb3a 	bl	80009f8 <__aeabi_dcmpgt>
 8007384:	2800      	cmp	r0, #0
 8007386:	d093      	beq.n	80072b0 <_strtod_l+0x9e8>
 8007388:	e4c4      	b.n	8006d14 <_strtod_l+0x44c>
 800738a:	bf00      	nop
 800738c:	f3af 8000 	nop.w
 8007390:	94a03595 	.word	0x94a03595
 8007394:	3fdfffff 	.word	0x3fdfffff
 8007398:	35afe535 	.word	0x35afe535
 800739c:	3fe00000 	.word	0x3fe00000
 80073a0:	000fffff 	.word	0x000fffff
 80073a4:	7ff00000 	.word	0x7ff00000
 80073a8:	7fefffff 	.word	0x7fefffff
 80073ac:	3ff00000 	.word	0x3ff00000
 80073b0:	3fe00000 	.word	0x3fe00000
 80073b4:	7fe00000 	.word	0x7fe00000
 80073b8:	7c9fffff 	.word	0x7c9fffff
 80073bc:	bff00000 	.word	0xbff00000
 80073c0:	9b08      	ldr	r3, [sp, #32]
 80073c2:	b323      	cbz	r3, 800740e <_strtod_l+0xb46>
 80073c4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80073c8:	d821      	bhi.n	800740e <_strtod_l+0xb46>
 80073ca:	a327      	add	r3, pc, #156	@ (adr r3, 8007468 <_strtod_l+0xba0>)
 80073cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d0:	4630      	mov	r0, r6
 80073d2:	4639      	mov	r1, r7
 80073d4:	f7f9 fafc 	bl	80009d0 <__aeabi_dcmple>
 80073d8:	b1a0      	cbz	r0, 8007404 <_strtod_l+0xb3c>
 80073da:	4639      	mov	r1, r7
 80073dc:	4630      	mov	r0, r6
 80073de:	f7f9 fb53 	bl	8000a88 <__aeabi_d2uiz>
 80073e2:	2801      	cmp	r0, #1
 80073e4:	bf38      	it	cc
 80073e6:	2001      	movcc	r0, #1
 80073e8:	f7f8 fffc 	bl	80003e4 <__aeabi_ui2d>
 80073ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073ee:	4606      	mov	r6, r0
 80073f0:	460f      	mov	r7, r1
 80073f2:	b9fb      	cbnz	r3, 8007434 <_strtod_l+0xb6c>
 80073f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80073f8:	9014      	str	r0, [sp, #80]	@ 0x50
 80073fa:	9315      	str	r3, [sp, #84]	@ 0x54
 80073fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007400:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007404:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007406:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800740a:	1b5b      	subs	r3, r3, r5
 800740c:	9311      	str	r3, [sp, #68]	@ 0x44
 800740e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007412:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007416:	f002 f91d 	bl	8009654 <__ulp>
 800741a:	4602      	mov	r2, r0
 800741c:	460b      	mov	r3, r1
 800741e:	4650      	mov	r0, sl
 8007420:	4659      	mov	r1, fp
 8007422:	f7f9 f859 	bl	80004d8 <__aeabi_dmul>
 8007426:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800742a:	f7f8 fe9f 	bl	800016c <__adddf3>
 800742e:	4682      	mov	sl, r0
 8007430:	468b      	mov	fp, r1
 8007432:	e776      	b.n	8007322 <_strtod_l+0xa5a>
 8007434:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007438:	e7e0      	b.n	80073fc <_strtod_l+0xb34>
 800743a:	a30d      	add	r3, pc, #52	@ (adr r3, 8007470 <_strtod_l+0xba8>)
 800743c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007440:	f7f9 fabc 	bl	80009bc <__aeabi_dcmplt>
 8007444:	e79e      	b.n	8007384 <_strtod_l+0xabc>
 8007446:	2300      	movs	r3, #0
 8007448:	930b      	str	r3, [sp, #44]	@ 0x2c
 800744a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800744c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800744e:	6013      	str	r3, [r2, #0]
 8007450:	f7ff ba77 	b.w	8006942 <_strtod_l+0x7a>
 8007454:	2a65      	cmp	r2, #101	@ 0x65
 8007456:	f43f ab6e 	beq.w	8006b36 <_strtod_l+0x26e>
 800745a:	2a45      	cmp	r2, #69	@ 0x45
 800745c:	f43f ab6b 	beq.w	8006b36 <_strtod_l+0x26e>
 8007460:	2301      	movs	r3, #1
 8007462:	f7ff bba6 	b.w	8006bb2 <_strtod_l+0x2ea>
 8007466:	bf00      	nop
 8007468:	ffc00000 	.word	0xffc00000
 800746c:	41dfffff 	.word	0x41dfffff
 8007470:	94a03595 	.word	0x94a03595
 8007474:	3fcfffff 	.word	0x3fcfffff

08007478 <_strtod_r>:
 8007478:	4b01      	ldr	r3, [pc, #4]	@ (8007480 <_strtod_r+0x8>)
 800747a:	f7ff ba25 	b.w	80068c8 <_strtod_l>
 800747e:	bf00      	nop
 8007480:	20000040 	.word	0x20000040

08007484 <_strtol_l.constprop.0>:
 8007484:	2b24      	cmp	r3, #36	@ 0x24
 8007486:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800748a:	4686      	mov	lr, r0
 800748c:	4690      	mov	r8, r2
 800748e:	d801      	bhi.n	8007494 <_strtol_l.constprop.0+0x10>
 8007490:	2b01      	cmp	r3, #1
 8007492:	d106      	bne.n	80074a2 <_strtol_l.constprop.0+0x1e>
 8007494:	f000 f8c8 	bl	8007628 <__errno>
 8007498:	2316      	movs	r3, #22
 800749a:	6003      	str	r3, [r0, #0]
 800749c:	2000      	movs	r0, #0
 800749e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a2:	460d      	mov	r5, r1
 80074a4:	4833      	ldr	r0, [pc, #204]	@ (8007574 <_strtol_l.constprop.0+0xf0>)
 80074a6:	462a      	mov	r2, r5
 80074a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80074ac:	5d06      	ldrb	r6, [r0, r4]
 80074ae:	f016 0608 	ands.w	r6, r6, #8
 80074b2:	d1f8      	bne.n	80074a6 <_strtol_l.constprop.0+0x22>
 80074b4:	2c2d      	cmp	r4, #45	@ 0x2d
 80074b6:	d12d      	bne.n	8007514 <_strtol_l.constprop.0+0x90>
 80074b8:	2601      	movs	r6, #1
 80074ba:	782c      	ldrb	r4, [r5, #0]
 80074bc:	1c95      	adds	r5, r2, #2
 80074be:	f033 0210 	bics.w	r2, r3, #16
 80074c2:	d109      	bne.n	80074d8 <_strtol_l.constprop.0+0x54>
 80074c4:	2c30      	cmp	r4, #48	@ 0x30
 80074c6:	d12a      	bne.n	800751e <_strtol_l.constprop.0+0x9a>
 80074c8:	782a      	ldrb	r2, [r5, #0]
 80074ca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80074ce:	2a58      	cmp	r2, #88	@ 0x58
 80074d0:	d125      	bne.n	800751e <_strtol_l.constprop.0+0x9a>
 80074d2:	2310      	movs	r3, #16
 80074d4:	786c      	ldrb	r4, [r5, #1]
 80074d6:	3502      	adds	r5, #2
 80074d8:	2200      	movs	r2, #0
 80074da:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80074de:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80074e2:	fbbc f9f3 	udiv	r9, ip, r3
 80074e6:	4610      	mov	r0, r2
 80074e8:	fb03 ca19 	mls	sl, r3, r9, ip
 80074ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80074f0:	2f09      	cmp	r7, #9
 80074f2:	d81b      	bhi.n	800752c <_strtol_l.constprop.0+0xa8>
 80074f4:	463c      	mov	r4, r7
 80074f6:	42a3      	cmp	r3, r4
 80074f8:	dd27      	ble.n	800754a <_strtol_l.constprop.0+0xc6>
 80074fa:	1c57      	adds	r7, r2, #1
 80074fc:	d007      	beq.n	800750e <_strtol_l.constprop.0+0x8a>
 80074fe:	4581      	cmp	r9, r0
 8007500:	d320      	bcc.n	8007544 <_strtol_l.constprop.0+0xc0>
 8007502:	d101      	bne.n	8007508 <_strtol_l.constprop.0+0x84>
 8007504:	45a2      	cmp	sl, r4
 8007506:	db1d      	blt.n	8007544 <_strtol_l.constprop.0+0xc0>
 8007508:	2201      	movs	r2, #1
 800750a:	fb00 4003 	mla	r0, r0, r3, r4
 800750e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007512:	e7eb      	b.n	80074ec <_strtol_l.constprop.0+0x68>
 8007514:	2c2b      	cmp	r4, #43	@ 0x2b
 8007516:	bf04      	itt	eq
 8007518:	782c      	ldrbeq	r4, [r5, #0]
 800751a:	1c95      	addeq	r5, r2, #2
 800751c:	e7cf      	b.n	80074be <_strtol_l.constprop.0+0x3a>
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1da      	bne.n	80074d8 <_strtol_l.constprop.0+0x54>
 8007522:	2c30      	cmp	r4, #48	@ 0x30
 8007524:	bf0c      	ite	eq
 8007526:	2308      	moveq	r3, #8
 8007528:	230a      	movne	r3, #10
 800752a:	e7d5      	b.n	80074d8 <_strtol_l.constprop.0+0x54>
 800752c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007530:	2f19      	cmp	r7, #25
 8007532:	d801      	bhi.n	8007538 <_strtol_l.constprop.0+0xb4>
 8007534:	3c37      	subs	r4, #55	@ 0x37
 8007536:	e7de      	b.n	80074f6 <_strtol_l.constprop.0+0x72>
 8007538:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800753c:	2f19      	cmp	r7, #25
 800753e:	d804      	bhi.n	800754a <_strtol_l.constprop.0+0xc6>
 8007540:	3c57      	subs	r4, #87	@ 0x57
 8007542:	e7d8      	b.n	80074f6 <_strtol_l.constprop.0+0x72>
 8007544:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007548:	e7e1      	b.n	800750e <_strtol_l.constprop.0+0x8a>
 800754a:	1c53      	adds	r3, r2, #1
 800754c:	d108      	bne.n	8007560 <_strtol_l.constprop.0+0xdc>
 800754e:	2322      	movs	r3, #34	@ 0x22
 8007550:	4660      	mov	r0, ip
 8007552:	f8ce 3000 	str.w	r3, [lr]
 8007556:	f1b8 0f00 	cmp.w	r8, #0
 800755a:	d0a0      	beq.n	800749e <_strtol_l.constprop.0+0x1a>
 800755c:	1e69      	subs	r1, r5, #1
 800755e:	e006      	b.n	800756e <_strtol_l.constprop.0+0xea>
 8007560:	b106      	cbz	r6, 8007564 <_strtol_l.constprop.0+0xe0>
 8007562:	4240      	negs	r0, r0
 8007564:	f1b8 0f00 	cmp.w	r8, #0
 8007568:	d099      	beq.n	800749e <_strtol_l.constprop.0+0x1a>
 800756a:	2a00      	cmp	r2, #0
 800756c:	d1f6      	bne.n	800755c <_strtol_l.constprop.0+0xd8>
 800756e:	f8c8 1000 	str.w	r1, [r8]
 8007572:	e794      	b.n	800749e <_strtol_l.constprop.0+0x1a>
 8007574:	0800c479 	.word	0x0800c479

08007578 <_strtol_r>:
 8007578:	f7ff bf84 	b.w	8007484 <_strtol_l.constprop.0>

0800757c <_fwalk_sglue>:
 800757c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007580:	4607      	mov	r7, r0
 8007582:	4688      	mov	r8, r1
 8007584:	4614      	mov	r4, r2
 8007586:	2600      	movs	r6, #0
 8007588:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800758c:	f1b9 0901 	subs.w	r9, r9, #1
 8007590:	d505      	bpl.n	800759e <_fwalk_sglue+0x22>
 8007592:	6824      	ldr	r4, [r4, #0]
 8007594:	2c00      	cmp	r4, #0
 8007596:	d1f7      	bne.n	8007588 <_fwalk_sglue+0xc>
 8007598:	4630      	mov	r0, r6
 800759a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800759e:	89ab      	ldrh	r3, [r5, #12]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d907      	bls.n	80075b4 <_fwalk_sglue+0x38>
 80075a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075a8:	3301      	adds	r3, #1
 80075aa:	d003      	beq.n	80075b4 <_fwalk_sglue+0x38>
 80075ac:	4629      	mov	r1, r5
 80075ae:	4638      	mov	r0, r7
 80075b0:	47c0      	blx	r8
 80075b2:	4306      	orrs	r6, r0
 80075b4:	3568      	adds	r5, #104	@ 0x68
 80075b6:	e7e9      	b.n	800758c <_fwalk_sglue+0x10>

080075b8 <strncmp>:
 80075b8:	b510      	push	{r4, lr}
 80075ba:	b16a      	cbz	r2, 80075d8 <strncmp+0x20>
 80075bc:	3901      	subs	r1, #1
 80075be:	1884      	adds	r4, r0, r2
 80075c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d103      	bne.n	80075d4 <strncmp+0x1c>
 80075cc:	42a0      	cmp	r0, r4
 80075ce:	d001      	beq.n	80075d4 <strncmp+0x1c>
 80075d0:	2a00      	cmp	r2, #0
 80075d2:	d1f5      	bne.n	80075c0 <strncmp+0x8>
 80075d4:	1ad0      	subs	r0, r2, r3
 80075d6:	bd10      	pop	{r4, pc}
 80075d8:	4610      	mov	r0, r2
 80075da:	e7fc      	b.n	80075d6 <strncmp+0x1e>

080075dc <memmove>:
 80075dc:	4288      	cmp	r0, r1
 80075de:	b510      	push	{r4, lr}
 80075e0:	eb01 0402 	add.w	r4, r1, r2
 80075e4:	d902      	bls.n	80075ec <memmove+0x10>
 80075e6:	4284      	cmp	r4, r0
 80075e8:	4623      	mov	r3, r4
 80075ea:	d807      	bhi.n	80075fc <memmove+0x20>
 80075ec:	1e43      	subs	r3, r0, #1
 80075ee:	42a1      	cmp	r1, r4
 80075f0:	d008      	beq.n	8007604 <memmove+0x28>
 80075f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80075fa:	e7f8      	b.n	80075ee <memmove+0x12>
 80075fc:	4601      	mov	r1, r0
 80075fe:	4402      	add	r2, r0
 8007600:	428a      	cmp	r2, r1
 8007602:	d100      	bne.n	8007606 <memmove+0x2a>
 8007604:	bd10      	pop	{r4, pc}
 8007606:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800760a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800760e:	e7f7      	b.n	8007600 <memmove+0x24>

08007610 <memset>:
 8007610:	4603      	mov	r3, r0
 8007612:	4402      	add	r2, r0
 8007614:	4293      	cmp	r3, r2
 8007616:	d100      	bne.n	800761a <memset+0xa>
 8007618:	4770      	bx	lr
 800761a:	f803 1b01 	strb.w	r1, [r3], #1
 800761e:	e7f9      	b.n	8007614 <memset+0x4>

08007620 <_localeconv_r>:
 8007620:	4800      	ldr	r0, [pc, #0]	@ (8007624 <_localeconv_r+0x4>)
 8007622:	4770      	bx	lr
 8007624:	20000130 	.word	0x20000130

08007628 <__errno>:
 8007628:	4b01      	ldr	r3, [pc, #4]	@ (8007630 <__errno+0x8>)
 800762a:	6818      	ldr	r0, [r3, #0]
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	200001ac 	.word	0x200001ac

08007634 <__libc_init_array>:
 8007634:	b570      	push	{r4, r5, r6, lr}
 8007636:	2600      	movs	r6, #0
 8007638:	4d0c      	ldr	r5, [pc, #48]	@ (800766c <__libc_init_array+0x38>)
 800763a:	4c0d      	ldr	r4, [pc, #52]	@ (8007670 <__libc_init_array+0x3c>)
 800763c:	1b64      	subs	r4, r4, r5
 800763e:	10a4      	asrs	r4, r4, #2
 8007640:	42a6      	cmp	r6, r4
 8007642:	d109      	bne.n	8007658 <__libc_init_array+0x24>
 8007644:	f002 fd44 	bl	800a0d0 <_init>
 8007648:	2600      	movs	r6, #0
 800764a:	4d0a      	ldr	r5, [pc, #40]	@ (8007674 <__libc_init_array+0x40>)
 800764c:	4c0a      	ldr	r4, [pc, #40]	@ (8007678 <__libc_init_array+0x44>)
 800764e:	1b64      	subs	r4, r4, r5
 8007650:	10a4      	asrs	r4, r4, #2
 8007652:	42a6      	cmp	r6, r4
 8007654:	d105      	bne.n	8007662 <__libc_init_array+0x2e>
 8007656:	bd70      	pop	{r4, r5, r6, pc}
 8007658:	f855 3b04 	ldr.w	r3, [r5], #4
 800765c:	4798      	blx	r3
 800765e:	3601      	adds	r6, #1
 8007660:	e7ee      	b.n	8007640 <__libc_init_array+0xc>
 8007662:	f855 3b04 	ldr.w	r3, [r5], #4
 8007666:	4798      	blx	r3
 8007668:	3601      	adds	r6, #1
 800766a:	e7f2      	b.n	8007652 <__libc_init_array+0x1e>
 800766c:	0800c814 	.word	0x0800c814
 8007670:	0800c814 	.word	0x0800c814
 8007674:	0800c814 	.word	0x0800c814
 8007678:	0800c818 	.word	0x0800c818

0800767c <__retarget_lock_init_recursive>:
 800767c:	4770      	bx	lr

0800767e <__retarget_lock_acquire_recursive>:
 800767e:	4770      	bx	lr

08007680 <__retarget_lock_release_recursive>:
 8007680:	4770      	bx	lr

08007682 <memchr>:
 8007682:	4603      	mov	r3, r0
 8007684:	b510      	push	{r4, lr}
 8007686:	b2c9      	uxtb	r1, r1
 8007688:	4402      	add	r2, r0
 800768a:	4293      	cmp	r3, r2
 800768c:	4618      	mov	r0, r3
 800768e:	d101      	bne.n	8007694 <memchr+0x12>
 8007690:	2000      	movs	r0, #0
 8007692:	e003      	b.n	800769c <memchr+0x1a>
 8007694:	7804      	ldrb	r4, [r0, #0]
 8007696:	3301      	adds	r3, #1
 8007698:	428c      	cmp	r4, r1
 800769a:	d1f6      	bne.n	800768a <memchr+0x8>
 800769c:	bd10      	pop	{r4, pc}

0800769e <memcpy>:
 800769e:	440a      	add	r2, r1
 80076a0:	4291      	cmp	r1, r2
 80076a2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80076a6:	d100      	bne.n	80076aa <memcpy+0xc>
 80076a8:	4770      	bx	lr
 80076aa:	b510      	push	{r4, lr}
 80076ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076b0:	4291      	cmp	r1, r2
 80076b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076b6:	d1f9      	bne.n	80076ac <memcpy+0xe>
 80076b8:	bd10      	pop	{r4, pc}
	...

080076bc <nan>:
 80076bc:	2000      	movs	r0, #0
 80076be:	4901      	ldr	r1, [pc, #4]	@ (80076c4 <nan+0x8>)
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	7ff80000 	.word	0x7ff80000

080076c8 <nanf>:
 80076c8:	4800      	ldr	r0, [pc, #0]	@ (80076cc <nanf+0x4>)
 80076ca:	4770      	bx	lr
 80076cc:	7fc00000 	.word	0x7fc00000

080076d0 <quorem>:
 80076d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076d4:	6903      	ldr	r3, [r0, #16]
 80076d6:	690c      	ldr	r4, [r1, #16]
 80076d8:	4607      	mov	r7, r0
 80076da:	42a3      	cmp	r3, r4
 80076dc:	db7e      	blt.n	80077dc <quorem+0x10c>
 80076de:	3c01      	subs	r4, #1
 80076e0:	00a3      	lsls	r3, r4, #2
 80076e2:	f100 0514 	add.w	r5, r0, #20
 80076e6:	f101 0814 	add.w	r8, r1, #20
 80076ea:	9300      	str	r3, [sp, #0]
 80076ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076f0:	9301      	str	r3, [sp, #4]
 80076f2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80076f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076fa:	3301      	adds	r3, #1
 80076fc:	429a      	cmp	r2, r3
 80076fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8007702:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007706:	d32e      	bcc.n	8007766 <quorem+0x96>
 8007708:	f04f 0a00 	mov.w	sl, #0
 800770c:	46c4      	mov	ip, r8
 800770e:	46ae      	mov	lr, r5
 8007710:	46d3      	mov	fp, sl
 8007712:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007716:	b298      	uxth	r0, r3
 8007718:	fb06 a000 	mla	r0, r6, r0, sl
 800771c:	0c1b      	lsrs	r3, r3, #16
 800771e:	0c02      	lsrs	r2, r0, #16
 8007720:	fb06 2303 	mla	r3, r6, r3, r2
 8007724:	f8de 2000 	ldr.w	r2, [lr]
 8007728:	b280      	uxth	r0, r0
 800772a:	b292      	uxth	r2, r2
 800772c:	1a12      	subs	r2, r2, r0
 800772e:	445a      	add	r2, fp
 8007730:	f8de 0000 	ldr.w	r0, [lr]
 8007734:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007738:	b29b      	uxth	r3, r3
 800773a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800773e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007742:	b292      	uxth	r2, r2
 8007744:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007748:	45e1      	cmp	r9, ip
 800774a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800774e:	f84e 2b04 	str.w	r2, [lr], #4
 8007752:	d2de      	bcs.n	8007712 <quorem+0x42>
 8007754:	9b00      	ldr	r3, [sp, #0]
 8007756:	58eb      	ldr	r3, [r5, r3]
 8007758:	b92b      	cbnz	r3, 8007766 <quorem+0x96>
 800775a:	9b01      	ldr	r3, [sp, #4]
 800775c:	3b04      	subs	r3, #4
 800775e:	429d      	cmp	r5, r3
 8007760:	461a      	mov	r2, r3
 8007762:	d32f      	bcc.n	80077c4 <quorem+0xf4>
 8007764:	613c      	str	r4, [r7, #16]
 8007766:	4638      	mov	r0, r7
 8007768:	f001 fec4 	bl	80094f4 <__mcmp>
 800776c:	2800      	cmp	r0, #0
 800776e:	db25      	blt.n	80077bc <quorem+0xec>
 8007770:	4629      	mov	r1, r5
 8007772:	2000      	movs	r0, #0
 8007774:	f858 2b04 	ldr.w	r2, [r8], #4
 8007778:	f8d1 c000 	ldr.w	ip, [r1]
 800777c:	fa1f fe82 	uxth.w	lr, r2
 8007780:	fa1f f38c 	uxth.w	r3, ip
 8007784:	eba3 030e 	sub.w	r3, r3, lr
 8007788:	4403      	add	r3, r0
 800778a:	0c12      	lsrs	r2, r2, #16
 800778c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007790:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007794:	b29b      	uxth	r3, r3
 8007796:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800779a:	45c1      	cmp	r9, r8
 800779c:	ea4f 4022 	mov.w	r0, r2, asr #16
 80077a0:	f841 3b04 	str.w	r3, [r1], #4
 80077a4:	d2e6      	bcs.n	8007774 <quorem+0xa4>
 80077a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077ae:	b922      	cbnz	r2, 80077ba <quorem+0xea>
 80077b0:	3b04      	subs	r3, #4
 80077b2:	429d      	cmp	r5, r3
 80077b4:	461a      	mov	r2, r3
 80077b6:	d30b      	bcc.n	80077d0 <quorem+0x100>
 80077b8:	613c      	str	r4, [r7, #16]
 80077ba:	3601      	adds	r6, #1
 80077bc:	4630      	mov	r0, r6
 80077be:	b003      	add	sp, #12
 80077c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077c4:	6812      	ldr	r2, [r2, #0]
 80077c6:	3b04      	subs	r3, #4
 80077c8:	2a00      	cmp	r2, #0
 80077ca:	d1cb      	bne.n	8007764 <quorem+0x94>
 80077cc:	3c01      	subs	r4, #1
 80077ce:	e7c6      	b.n	800775e <quorem+0x8e>
 80077d0:	6812      	ldr	r2, [r2, #0]
 80077d2:	3b04      	subs	r3, #4
 80077d4:	2a00      	cmp	r2, #0
 80077d6:	d1ef      	bne.n	80077b8 <quorem+0xe8>
 80077d8:	3c01      	subs	r4, #1
 80077da:	e7ea      	b.n	80077b2 <quorem+0xe2>
 80077dc:	2000      	movs	r0, #0
 80077de:	e7ee      	b.n	80077be <quorem+0xee>

080077e0 <_dtoa_r>:
 80077e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e4:	4614      	mov	r4, r2
 80077e6:	461d      	mov	r5, r3
 80077e8:	69c7      	ldr	r7, [r0, #28]
 80077ea:	b097      	sub	sp, #92	@ 0x5c
 80077ec:	4683      	mov	fp, r0
 80077ee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80077f2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80077f4:	b97f      	cbnz	r7, 8007816 <_dtoa_r+0x36>
 80077f6:	2010      	movs	r0, #16
 80077f8:	f001 fa4a 	bl	8008c90 <malloc>
 80077fc:	4602      	mov	r2, r0
 80077fe:	f8cb 001c 	str.w	r0, [fp, #28]
 8007802:	b920      	cbnz	r0, 800780e <_dtoa_r+0x2e>
 8007804:	21ef      	movs	r1, #239	@ 0xef
 8007806:	4ba8      	ldr	r3, [pc, #672]	@ (8007aa8 <_dtoa_r+0x2c8>)
 8007808:	48a8      	ldr	r0, [pc, #672]	@ (8007aac <_dtoa_r+0x2cc>)
 800780a:	f002 f92b 	bl	8009a64 <__assert_func>
 800780e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007812:	6007      	str	r7, [r0, #0]
 8007814:	60c7      	str	r7, [r0, #12]
 8007816:	f8db 301c 	ldr.w	r3, [fp, #28]
 800781a:	6819      	ldr	r1, [r3, #0]
 800781c:	b159      	cbz	r1, 8007836 <_dtoa_r+0x56>
 800781e:	685a      	ldr	r2, [r3, #4]
 8007820:	2301      	movs	r3, #1
 8007822:	4093      	lsls	r3, r2
 8007824:	604a      	str	r2, [r1, #4]
 8007826:	608b      	str	r3, [r1, #8]
 8007828:	4658      	mov	r0, fp
 800782a:	f001 fbe1 	bl	8008ff0 <_Bfree>
 800782e:	2200      	movs	r2, #0
 8007830:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007834:	601a      	str	r2, [r3, #0]
 8007836:	1e2b      	subs	r3, r5, #0
 8007838:	bfaf      	iteee	ge
 800783a:	2300      	movge	r3, #0
 800783c:	2201      	movlt	r2, #1
 800783e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007842:	9303      	strlt	r3, [sp, #12]
 8007844:	bfa8      	it	ge
 8007846:	6033      	strge	r3, [r6, #0]
 8007848:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800784c:	4b98      	ldr	r3, [pc, #608]	@ (8007ab0 <_dtoa_r+0x2d0>)
 800784e:	bfb8      	it	lt
 8007850:	6032      	strlt	r2, [r6, #0]
 8007852:	ea33 0308 	bics.w	r3, r3, r8
 8007856:	d112      	bne.n	800787e <_dtoa_r+0x9e>
 8007858:	f242 730f 	movw	r3, #9999	@ 0x270f
 800785c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800785e:	6013      	str	r3, [r2, #0]
 8007860:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007864:	4323      	orrs	r3, r4
 8007866:	f000 8550 	beq.w	800830a <_dtoa_r+0xb2a>
 800786a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800786c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007ab4 <_dtoa_r+0x2d4>
 8007870:	2b00      	cmp	r3, #0
 8007872:	f000 8552 	beq.w	800831a <_dtoa_r+0xb3a>
 8007876:	f10a 0303 	add.w	r3, sl, #3
 800787a:	f000 bd4c 	b.w	8008316 <_dtoa_r+0xb36>
 800787e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007882:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800788a:	2200      	movs	r2, #0
 800788c:	2300      	movs	r3, #0
 800788e:	f7f9 f88b 	bl	80009a8 <__aeabi_dcmpeq>
 8007892:	4607      	mov	r7, r0
 8007894:	b158      	cbz	r0, 80078ae <_dtoa_r+0xce>
 8007896:	2301      	movs	r3, #1
 8007898:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800789a:	6013      	str	r3, [r2, #0]
 800789c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800789e:	b113      	cbz	r3, 80078a6 <_dtoa_r+0xc6>
 80078a0:	4b85      	ldr	r3, [pc, #532]	@ (8007ab8 <_dtoa_r+0x2d8>)
 80078a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80078a4:	6013      	str	r3, [r2, #0]
 80078a6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007abc <_dtoa_r+0x2dc>
 80078aa:	f000 bd36 	b.w	800831a <_dtoa_r+0xb3a>
 80078ae:	ab14      	add	r3, sp, #80	@ 0x50
 80078b0:	9301      	str	r3, [sp, #4]
 80078b2:	ab15      	add	r3, sp, #84	@ 0x54
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	4658      	mov	r0, fp
 80078b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80078bc:	f001 ff32 	bl	8009724 <__d2b>
 80078c0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80078c4:	4681      	mov	r9, r0
 80078c6:	2e00      	cmp	r6, #0
 80078c8:	d077      	beq.n	80079ba <_dtoa_r+0x1da>
 80078ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078d0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80078d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078d8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80078dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80078e0:	9712      	str	r7, [sp, #72]	@ 0x48
 80078e2:	4619      	mov	r1, r3
 80078e4:	2200      	movs	r2, #0
 80078e6:	4b76      	ldr	r3, [pc, #472]	@ (8007ac0 <_dtoa_r+0x2e0>)
 80078e8:	f7f8 fc3e 	bl	8000168 <__aeabi_dsub>
 80078ec:	a368      	add	r3, pc, #416	@ (adr r3, 8007a90 <_dtoa_r+0x2b0>)
 80078ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f2:	f7f8 fdf1 	bl	80004d8 <__aeabi_dmul>
 80078f6:	a368      	add	r3, pc, #416	@ (adr r3, 8007a98 <_dtoa_r+0x2b8>)
 80078f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fc:	f7f8 fc36 	bl	800016c <__adddf3>
 8007900:	4604      	mov	r4, r0
 8007902:	4630      	mov	r0, r6
 8007904:	460d      	mov	r5, r1
 8007906:	f7f8 fd7d 	bl	8000404 <__aeabi_i2d>
 800790a:	a365      	add	r3, pc, #404	@ (adr r3, 8007aa0 <_dtoa_r+0x2c0>)
 800790c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007910:	f7f8 fde2 	bl	80004d8 <__aeabi_dmul>
 8007914:	4602      	mov	r2, r0
 8007916:	460b      	mov	r3, r1
 8007918:	4620      	mov	r0, r4
 800791a:	4629      	mov	r1, r5
 800791c:	f7f8 fc26 	bl	800016c <__adddf3>
 8007920:	4604      	mov	r4, r0
 8007922:	460d      	mov	r5, r1
 8007924:	f7f9 f888 	bl	8000a38 <__aeabi_d2iz>
 8007928:	2200      	movs	r2, #0
 800792a:	4607      	mov	r7, r0
 800792c:	2300      	movs	r3, #0
 800792e:	4620      	mov	r0, r4
 8007930:	4629      	mov	r1, r5
 8007932:	f7f9 f843 	bl	80009bc <__aeabi_dcmplt>
 8007936:	b140      	cbz	r0, 800794a <_dtoa_r+0x16a>
 8007938:	4638      	mov	r0, r7
 800793a:	f7f8 fd63 	bl	8000404 <__aeabi_i2d>
 800793e:	4622      	mov	r2, r4
 8007940:	462b      	mov	r3, r5
 8007942:	f7f9 f831 	bl	80009a8 <__aeabi_dcmpeq>
 8007946:	b900      	cbnz	r0, 800794a <_dtoa_r+0x16a>
 8007948:	3f01      	subs	r7, #1
 800794a:	2f16      	cmp	r7, #22
 800794c:	d853      	bhi.n	80079f6 <_dtoa_r+0x216>
 800794e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007952:	4b5c      	ldr	r3, [pc, #368]	@ (8007ac4 <_dtoa_r+0x2e4>)
 8007954:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795c:	f7f9 f82e 	bl	80009bc <__aeabi_dcmplt>
 8007960:	2800      	cmp	r0, #0
 8007962:	d04a      	beq.n	80079fa <_dtoa_r+0x21a>
 8007964:	2300      	movs	r3, #0
 8007966:	3f01      	subs	r7, #1
 8007968:	930f      	str	r3, [sp, #60]	@ 0x3c
 800796a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800796c:	1b9b      	subs	r3, r3, r6
 800796e:	1e5a      	subs	r2, r3, #1
 8007970:	bf46      	itte	mi
 8007972:	f1c3 0801 	rsbmi	r8, r3, #1
 8007976:	2300      	movmi	r3, #0
 8007978:	f04f 0800 	movpl.w	r8, #0
 800797c:	9209      	str	r2, [sp, #36]	@ 0x24
 800797e:	bf48      	it	mi
 8007980:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007982:	2f00      	cmp	r7, #0
 8007984:	db3b      	blt.n	80079fe <_dtoa_r+0x21e>
 8007986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007988:	970e      	str	r7, [sp, #56]	@ 0x38
 800798a:	443b      	add	r3, r7
 800798c:	9309      	str	r3, [sp, #36]	@ 0x24
 800798e:	2300      	movs	r3, #0
 8007990:	930a      	str	r3, [sp, #40]	@ 0x28
 8007992:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007994:	2b09      	cmp	r3, #9
 8007996:	d866      	bhi.n	8007a66 <_dtoa_r+0x286>
 8007998:	2b05      	cmp	r3, #5
 800799a:	bfc4      	itt	gt
 800799c:	3b04      	subgt	r3, #4
 800799e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80079a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80079a2:	bfc8      	it	gt
 80079a4:	2400      	movgt	r4, #0
 80079a6:	f1a3 0302 	sub.w	r3, r3, #2
 80079aa:	bfd8      	it	le
 80079ac:	2401      	movle	r4, #1
 80079ae:	2b03      	cmp	r3, #3
 80079b0:	d864      	bhi.n	8007a7c <_dtoa_r+0x29c>
 80079b2:	e8df f003 	tbb	[pc, r3]
 80079b6:	382b      	.short	0x382b
 80079b8:	5636      	.short	0x5636
 80079ba:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80079be:	441e      	add	r6, r3
 80079c0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80079c4:	2b20      	cmp	r3, #32
 80079c6:	bfc1      	itttt	gt
 80079c8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80079cc:	fa08 f803 	lslgt.w	r8, r8, r3
 80079d0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80079d4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80079d8:	bfd6      	itet	le
 80079da:	f1c3 0320 	rsble	r3, r3, #32
 80079de:	ea48 0003 	orrgt.w	r0, r8, r3
 80079e2:	fa04 f003 	lslle.w	r0, r4, r3
 80079e6:	f7f8 fcfd 	bl	80003e4 <__aeabi_ui2d>
 80079ea:	2201      	movs	r2, #1
 80079ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80079f0:	3e01      	subs	r6, #1
 80079f2:	9212      	str	r2, [sp, #72]	@ 0x48
 80079f4:	e775      	b.n	80078e2 <_dtoa_r+0x102>
 80079f6:	2301      	movs	r3, #1
 80079f8:	e7b6      	b.n	8007968 <_dtoa_r+0x188>
 80079fa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80079fc:	e7b5      	b.n	800796a <_dtoa_r+0x18a>
 80079fe:	427b      	negs	r3, r7
 8007a00:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a02:	2300      	movs	r3, #0
 8007a04:	eba8 0807 	sub.w	r8, r8, r7
 8007a08:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a0a:	e7c2      	b.n	8007992 <_dtoa_r+0x1b2>
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	dc35      	bgt.n	8007a82 <_dtoa_r+0x2a2>
 8007a16:	2301      	movs	r3, #1
 8007a18:	461a      	mov	r2, r3
 8007a1a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007a1e:	9221      	str	r2, [sp, #132]	@ 0x84
 8007a20:	e00b      	b.n	8007a3a <_dtoa_r+0x25a>
 8007a22:	2301      	movs	r3, #1
 8007a24:	e7f3      	b.n	8007a0e <_dtoa_r+0x22e>
 8007a26:	2300      	movs	r3, #0
 8007a28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a2c:	18fb      	adds	r3, r7, r3
 8007a2e:	9308      	str	r3, [sp, #32]
 8007a30:	3301      	adds	r3, #1
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	9307      	str	r3, [sp, #28]
 8007a36:	bfb8      	it	lt
 8007a38:	2301      	movlt	r3, #1
 8007a3a:	2100      	movs	r1, #0
 8007a3c:	2204      	movs	r2, #4
 8007a3e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007a42:	f102 0514 	add.w	r5, r2, #20
 8007a46:	429d      	cmp	r5, r3
 8007a48:	d91f      	bls.n	8007a8a <_dtoa_r+0x2aa>
 8007a4a:	6041      	str	r1, [r0, #4]
 8007a4c:	4658      	mov	r0, fp
 8007a4e:	f001 fa8f 	bl	8008f70 <_Balloc>
 8007a52:	4682      	mov	sl, r0
 8007a54:	2800      	cmp	r0, #0
 8007a56:	d139      	bne.n	8007acc <_dtoa_r+0x2ec>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8007ac8 <_dtoa_r+0x2e8>)
 8007a60:	e6d2      	b.n	8007808 <_dtoa_r+0x28>
 8007a62:	2301      	movs	r3, #1
 8007a64:	e7e0      	b.n	8007a28 <_dtoa_r+0x248>
 8007a66:	2401      	movs	r4, #1
 8007a68:	2300      	movs	r3, #0
 8007a6a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a6c:	9320      	str	r3, [sp, #128]	@ 0x80
 8007a6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a72:	2200      	movs	r2, #0
 8007a74:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007a78:	2312      	movs	r3, #18
 8007a7a:	e7d0      	b.n	8007a1e <_dtoa_r+0x23e>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a80:	e7f5      	b.n	8007a6e <_dtoa_r+0x28e>
 8007a82:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a84:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007a88:	e7d7      	b.n	8007a3a <_dtoa_r+0x25a>
 8007a8a:	3101      	adds	r1, #1
 8007a8c:	0052      	lsls	r2, r2, #1
 8007a8e:	e7d8      	b.n	8007a42 <_dtoa_r+0x262>
 8007a90:	636f4361 	.word	0x636f4361
 8007a94:	3fd287a7 	.word	0x3fd287a7
 8007a98:	8b60c8b3 	.word	0x8b60c8b3
 8007a9c:	3fc68a28 	.word	0x3fc68a28
 8007aa0:	509f79fb 	.word	0x509f79fb
 8007aa4:	3fd34413 	.word	0x3fd34413
 8007aa8:	0800c586 	.word	0x0800c586
 8007aac:	0800c59d 	.word	0x0800c59d
 8007ab0:	7ff00000 	.word	0x7ff00000
 8007ab4:	0800c582 	.word	0x0800c582
 8007ab8:	0800c3f3 	.word	0x0800c3f3
 8007abc:	0800c3f2 	.word	0x0800c3f2
 8007ac0:	3ff80000 	.word	0x3ff80000
 8007ac4:	0800c708 	.word	0x0800c708
 8007ac8:	0800c5f5 	.word	0x0800c5f5
 8007acc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007ad0:	6018      	str	r0, [r3, #0]
 8007ad2:	9b07      	ldr	r3, [sp, #28]
 8007ad4:	2b0e      	cmp	r3, #14
 8007ad6:	f200 80a4 	bhi.w	8007c22 <_dtoa_r+0x442>
 8007ada:	2c00      	cmp	r4, #0
 8007adc:	f000 80a1 	beq.w	8007c22 <_dtoa_r+0x442>
 8007ae0:	2f00      	cmp	r7, #0
 8007ae2:	dd33      	ble.n	8007b4c <_dtoa_r+0x36c>
 8007ae4:	4b86      	ldr	r3, [pc, #536]	@ (8007d00 <_dtoa_r+0x520>)
 8007ae6:	f007 020f 	and.w	r2, r7, #15
 8007aea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007aee:	05f8      	lsls	r0, r7, #23
 8007af0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007af4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007af8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007afc:	d516      	bpl.n	8007b2c <_dtoa_r+0x34c>
 8007afe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b02:	4b80      	ldr	r3, [pc, #512]	@ (8007d04 <_dtoa_r+0x524>)
 8007b04:	2603      	movs	r6, #3
 8007b06:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b0a:	f7f8 fe0f 	bl	800072c <__aeabi_ddiv>
 8007b0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b12:	f004 040f 	and.w	r4, r4, #15
 8007b16:	4d7b      	ldr	r5, [pc, #492]	@ (8007d04 <_dtoa_r+0x524>)
 8007b18:	b954      	cbnz	r4, 8007b30 <_dtoa_r+0x350>
 8007b1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b22:	f7f8 fe03 	bl	800072c <__aeabi_ddiv>
 8007b26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b2a:	e028      	b.n	8007b7e <_dtoa_r+0x39e>
 8007b2c:	2602      	movs	r6, #2
 8007b2e:	e7f2      	b.n	8007b16 <_dtoa_r+0x336>
 8007b30:	07e1      	lsls	r1, r4, #31
 8007b32:	d508      	bpl.n	8007b46 <_dtoa_r+0x366>
 8007b34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b38:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b3c:	f7f8 fccc 	bl	80004d8 <__aeabi_dmul>
 8007b40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b44:	3601      	adds	r6, #1
 8007b46:	1064      	asrs	r4, r4, #1
 8007b48:	3508      	adds	r5, #8
 8007b4a:	e7e5      	b.n	8007b18 <_dtoa_r+0x338>
 8007b4c:	f000 80d2 	beq.w	8007cf4 <_dtoa_r+0x514>
 8007b50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b54:	427c      	negs	r4, r7
 8007b56:	4b6a      	ldr	r3, [pc, #424]	@ (8007d00 <_dtoa_r+0x520>)
 8007b58:	f004 020f 	and.w	r2, r4, #15
 8007b5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b64:	f7f8 fcb8 	bl	80004d8 <__aeabi_dmul>
 8007b68:	2602      	movs	r6, #2
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b70:	4d64      	ldr	r5, [pc, #400]	@ (8007d04 <_dtoa_r+0x524>)
 8007b72:	1124      	asrs	r4, r4, #4
 8007b74:	2c00      	cmp	r4, #0
 8007b76:	f040 80b2 	bne.w	8007cde <_dtoa_r+0x4fe>
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1d3      	bne.n	8007b26 <_dtoa_r+0x346>
 8007b7e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007b82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f000 80b7 	beq.w	8007cf8 <_dtoa_r+0x518>
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	4629      	mov	r1, r5
 8007b90:	4b5d      	ldr	r3, [pc, #372]	@ (8007d08 <_dtoa_r+0x528>)
 8007b92:	f7f8 ff13 	bl	80009bc <__aeabi_dcmplt>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	f000 80ae 	beq.w	8007cf8 <_dtoa_r+0x518>
 8007b9c:	9b07      	ldr	r3, [sp, #28]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	f000 80aa 	beq.w	8007cf8 <_dtoa_r+0x518>
 8007ba4:	9b08      	ldr	r3, [sp, #32]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	dd37      	ble.n	8007c1a <_dtoa_r+0x43a>
 8007baa:	1e7b      	subs	r3, r7, #1
 8007bac:	4620      	mov	r0, r4
 8007bae:	9304      	str	r3, [sp, #16]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	4629      	mov	r1, r5
 8007bb4:	4b55      	ldr	r3, [pc, #340]	@ (8007d0c <_dtoa_r+0x52c>)
 8007bb6:	f7f8 fc8f 	bl	80004d8 <__aeabi_dmul>
 8007bba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bbe:	9c08      	ldr	r4, [sp, #32]
 8007bc0:	3601      	adds	r6, #1
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	f7f8 fc1e 	bl	8000404 <__aeabi_i2d>
 8007bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bcc:	f7f8 fc84 	bl	80004d8 <__aeabi_dmul>
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	4b4f      	ldr	r3, [pc, #316]	@ (8007d10 <_dtoa_r+0x530>)
 8007bd4:	f7f8 faca 	bl	800016c <__adddf3>
 8007bd8:	4605      	mov	r5, r0
 8007bda:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007bde:	2c00      	cmp	r4, #0
 8007be0:	f040 809a 	bne.w	8007d18 <_dtoa_r+0x538>
 8007be4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007be8:	2200      	movs	r2, #0
 8007bea:	4b4a      	ldr	r3, [pc, #296]	@ (8007d14 <_dtoa_r+0x534>)
 8007bec:	f7f8 fabc 	bl	8000168 <__aeabi_dsub>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	460b      	mov	r3, r1
 8007bf4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007bf8:	462a      	mov	r2, r5
 8007bfa:	4633      	mov	r3, r6
 8007bfc:	f7f8 fefc 	bl	80009f8 <__aeabi_dcmpgt>
 8007c00:	2800      	cmp	r0, #0
 8007c02:	f040 828e 	bne.w	8008122 <_dtoa_r+0x942>
 8007c06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c0a:	462a      	mov	r2, r5
 8007c0c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007c10:	f7f8 fed4 	bl	80009bc <__aeabi_dcmplt>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	f040 8127 	bne.w	8007e68 <_dtoa_r+0x688>
 8007c1a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007c1e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007c22:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f2c0 8163 	blt.w	8007ef0 <_dtoa_r+0x710>
 8007c2a:	2f0e      	cmp	r7, #14
 8007c2c:	f300 8160 	bgt.w	8007ef0 <_dtoa_r+0x710>
 8007c30:	4b33      	ldr	r3, [pc, #204]	@ (8007d00 <_dtoa_r+0x520>)
 8007c32:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c36:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007c3a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007c3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	da03      	bge.n	8007c4c <_dtoa_r+0x46c>
 8007c44:	9b07      	ldr	r3, [sp, #28]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f340 8100 	ble.w	8007e4c <_dtoa_r+0x66c>
 8007c4c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007c50:	4656      	mov	r6, sl
 8007c52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c56:	4620      	mov	r0, r4
 8007c58:	4629      	mov	r1, r5
 8007c5a:	f7f8 fd67 	bl	800072c <__aeabi_ddiv>
 8007c5e:	f7f8 feeb 	bl	8000a38 <__aeabi_d2iz>
 8007c62:	4680      	mov	r8, r0
 8007c64:	f7f8 fbce 	bl	8000404 <__aeabi_i2d>
 8007c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c6c:	f7f8 fc34 	bl	80004d8 <__aeabi_dmul>
 8007c70:	4602      	mov	r2, r0
 8007c72:	460b      	mov	r3, r1
 8007c74:	4620      	mov	r0, r4
 8007c76:	4629      	mov	r1, r5
 8007c78:	f7f8 fa76 	bl	8000168 <__aeabi_dsub>
 8007c7c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007c80:	9d07      	ldr	r5, [sp, #28]
 8007c82:	f806 4b01 	strb.w	r4, [r6], #1
 8007c86:	eba6 040a 	sub.w	r4, r6, sl
 8007c8a:	42a5      	cmp	r5, r4
 8007c8c:	4602      	mov	r2, r0
 8007c8e:	460b      	mov	r3, r1
 8007c90:	f040 8116 	bne.w	8007ec0 <_dtoa_r+0x6e0>
 8007c94:	f7f8 fa6a 	bl	800016c <__adddf3>
 8007c98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c9c:	4604      	mov	r4, r0
 8007c9e:	460d      	mov	r5, r1
 8007ca0:	f7f8 feaa 	bl	80009f8 <__aeabi_dcmpgt>
 8007ca4:	2800      	cmp	r0, #0
 8007ca6:	f040 80f8 	bne.w	8007e9a <_dtoa_r+0x6ba>
 8007caa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cae:	4620      	mov	r0, r4
 8007cb0:	4629      	mov	r1, r5
 8007cb2:	f7f8 fe79 	bl	80009a8 <__aeabi_dcmpeq>
 8007cb6:	b118      	cbz	r0, 8007cc0 <_dtoa_r+0x4e0>
 8007cb8:	f018 0f01 	tst.w	r8, #1
 8007cbc:	f040 80ed 	bne.w	8007e9a <_dtoa_r+0x6ba>
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	4658      	mov	r0, fp
 8007cc4:	f001 f994 	bl	8008ff0 <_Bfree>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	7033      	strb	r3, [r6, #0]
 8007ccc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007cce:	3701      	adds	r7, #1
 8007cd0:	601f      	str	r7, [r3, #0]
 8007cd2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f000 8320 	beq.w	800831a <_dtoa_r+0xb3a>
 8007cda:	601e      	str	r6, [r3, #0]
 8007cdc:	e31d      	b.n	800831a <_dtoa_r+0xb3a>
 8007cde:	07e2      	lsls	r2, r4, #31
 8007ce0:	d505      	bpl.n	8007cee <_dtoa_r+0x50e>
 8007ce2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ce6:	f7f8 fbf7 	bl	80004d8 <__aeabi_dmul>
 8007cea:	2301      	movs	r3, #1
 8007cec:	3601      	adds	r6, #1
 8007cee:	1064      	asrs	r4, r4, #1
 8007cf0:	3508      	adds	r5, #8
 8007cf2:	e73f      	b.n	8007b74 <_dtoa_r+0x394>
 8007cf4:	2602      	movs	r6, #2
 8007cf6:	e742      	b.n	8007b7e <_dtoa_r+0x39e>
 8007cf8:	9c07      	ldr	r4, [sp, #28]
 8007cfa:	9704      	str	r7, [sp, #16]
 8007cfc:	e761      	b.n	8007bc2 <_dtoa_r+0x3e2>
 8007cfe:	bf00      	nop
 8007d00:	0800c708 	.word	0x0800c708
 8007d04:	0800c6e0 	.word	0x0800c6e0
 8007d08:	3ff00000 	.word	0x3ff00000
 8007d0c:	40240000 	.word	0x40240000
 8007d10:	401c0000 	.word	0x401c0000
 8007d14:	40140000 	.word	0x40140000
 8007d18:	4b70      	ldr	r3, [pc, #448]	@ (8007edc <_dtoa_r+0x6fc>)
 8007d1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d24:	4454      	add	r4, sl
 8007d26:	2900      	cmp	r1, #0
 8007d28:	d045      	beq.n	8007db6 <_dtoa_r+0x5d6>
 8007d2a:	2000      	movs	r0, #0
 8007d2c:	496c      	ldr	r1, [pc, #432]	@ (8007ee0 <_dtoa_r+0x700>)
 8007d2e:	f7f8 fcfd 	bl	800072c <__aeabi_ddiv>
 8007d32:	4633      	mov	r3, r6
 8007d34:	462a      	mov	r2, r5
 8007d36:	f7f8 fa17 	bl	8000168 <__aeabi_dsub>
 8007d3a:	4656      	mov	r6, sl
 8007d3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d44:	f7f8 fe78 	bl	8000a38 <__aeabi_d2iz>
 8007d48:	4605      	mov	r5, r0
 8007d4a:	f7f8 fb5b 	bl	8000404 <__aeabi_i2d>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d56:	f7f8 fa07 	bl	8000168 <__aeabi_dsub>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	3530      	adds	r5, #48	@ 0x30
 8007d60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d64:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d68:	f806 5b01 	strb.w	r5, [r6], #1
 8007d6c:	f7f8 fe26 	bl	80009bc <__aeabi_dcmplt>
 8007d70:	2800      	cmp	r0, #0
 8007d72:	d163      	bne.n	8007e3c <_dtoa_r+0x65c>
 8007d74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d78:	2000      	movs	r0, #0
 8007d7a:	495a      	ldr	r1, [pc, #360]	@ (8007ee4 <_dtoa_r+0x704>)
 8007d7c:	f7f8 f9f4 	bl	8000168 <__aeabi_dsub>
 8007d80:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d84:	f7f8 fe1a 	bl	80009bc <__aeabi_dcmplt>
 8007d88:	2800      	cmp	r0, #0
 8007d8a:	f040 8087 	bne.w	8007e9c <_dtoa_r+0x6bc>
 8007d8e:	42a6      	cmp	r6, r4
 8007d90:	f43f af43 	beq.w	8007c1a <_dtoa_r+0x43a>
 8007d94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007d98:	2200      	movs	r2, #0
 8007d9a:	4b53      	ldr	r3, [pc, #332]	@ (8007ee8 <_dtoa_r+0x708>)
 8007d9c:	f7f8 fb9c 	bl	80004d8 <__aeabi_dmul>
 8007da0:	2200      	movs	r2, #0
 8007da2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007da6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007daa:	4b4f      	ldr	r3, [pc, #316]	@ (8007ee8 <_dtoa_r+0x708>)
 8007dac:	f7f8 fb94 	bl	80004d8 <__aeabi_dmul>
 8007db0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007db4:	e7c4      	b.n	8007d40 <_dtoa_r+0x560>
 8007db6:	4631      	mov	r1, r6
 8007db8:	4628      	mov	r0, r5
 8007dba:	f7f8 fb8d 	bl	80004d8 <__aeabi_dmul>
 8007dbe:	4656      	mov	r6, sl
 8007dc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007dc4:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007dc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dca:	f7f8 fe35 	bl	8000a38 <__aeabi_d2iz>
 8007dce:	4605      	mov	r5, r0
 8007dd0:	f7f8 fb18 	bl	8000404 <__aeabi_i2d>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ddc:	f7f8 f9c4 	bl	8000168 <__aeabi_dsub>
 8007de0:	4602      	mov	r2, r0
 8007de2:	460b      	mov	r3, r1
 8007de4:	3530      	adds	r5, #48	@ 0x30
 8007de6:	f806 5b01 	strb.w	r5, [r6], #1
 8007dea:	42a6      	cmp	r6, r4
 8007dec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007df0:	f04f 0200 	mov.w	r2, #0
 8007df4:	d124      	bne.n	8007e40 <_dtoa_r+0x660>
 8007df6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007dfa:	4b39      	ldr	r3, [pc, #228]	@ (8007ee0 <_dtoa_r+0x700>)
 8007dfc:	f7f8 f9b6 	bl	800016c <__adddf3>
 8007e00:	4602      	mov	r2, r0
 8007e02:	460b      	mov	r3, r1
 8007e04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e08:	f7f8 fdf6 	bl	80009f8 <__aeabi_dcmpgt>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	d145      	bne.n	8007e9c <_dtoa_r+0x6bc>
 8007e10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e14:	2000      	movs	r0, #0
 8007e16:	4932      	ldr	r1, [pc, #200]	@ (8007ee0 <_dtoa_r+0x700>)
 8007e18:	f7f8 f9a6 	bl	8000168 <__aeabi_dsub>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e24:	f7f8 fdca 	bl	80009bc <__aeabi_dcmplt>
 8007e28:	2800      	cmp	r0, #0
 8007e2a:	f43f aef6 	beq.w	8007c1a <_dtoa_r+0x43a>
 8007e2e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007e30:	1e73      	subs	r3, r6, #1
 8007e32:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e38:	2b30      	cmp	r3, #48	@ 0x30
 8007e3a:	d0f8      	beq.n	8007e2e <_dtoa_r+0x64e>
 8007e3c:	9f04      	ldr	r7, [sp, #16]
 8007e3e:	e73f      	b.n	8007cc0 <_dtoa_r+0x4e0>
 8007e40:	4b29      	ldr	r3, [pc, #164]	@ (8007ee8 <_dtoa_r+0x708>)
 8007e42:	f7f8 fb49 	bl	80004d8 <__aeabi_dmul>
 8007e46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e4a:	e7bc      	b.n	8007dc6 <_dtoa_r+0x5e6>
 8007e4c:	d10c      	bne.n	8007e68 <_dtoa_r+0x688>
 8007e4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e52:	2200      	movs	r2, #0
 8007e54:	4b25      	ldr	r3, [pc, #148]	@ (8007eec <_dtoa_r+0x70c>)
 8007e56:	f7f8 fb3f 	bl	80004d8 <__aeabi_dmul>
 8007e5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e5e:	f7f8 fdc1 	bl	80009e4 <__aeabi_dcmpge>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	f000 815b 	beq.w	800811e <_dtoa_r+0x93e>
 8007e68:	2400      	movs	r4, #0
 8007e6a:	4625      	mov	r5, r4
 8007e6c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e6e:	4656      	mov	r6, sl
 8007e70:	43db      	mvns	r3, r3
 8007e72:	9304      	str	r3, [sp, #16]
 8007e74:	2700      	movs	r7, #0
 8007e76:	4621      	mov	r1, r4
 8007e78:	4658      	mov	r0, fp
 8007e7a:	f001 f8b9 	bl	8008ff0 <_Bfree>
 8007e7e:	2d00      	cmp	r5, #0
 8007e80:	d0dc      	beq.n	8007e3c <_dtoa_r+0x65c>
 8007e82:	b12f      	cbz	r7, 8007e90 <_dtoa_r+0x6b0>
 8007e84:	42af      	cmp	r7, r5
 8007e86:	d003      	beq.n	8007e90 <_dtoa_r+0x6b0>
 8007e88:	4639      	mov	r1, r7
 8007e8a:	4658      	mov	r0, fp
 8007e8c:	f001 f8b0 	bl	8008ff0 <_Bfree>
 8007e90:	4629      	mov	r1, r5
 8007e92:	4658      	mov	r0, fp
 8007e94:	f001 f8ac 	bl	8008ff0 <_Bfree>
 8007e98:	e7d0      	b.n	8007e3c <_dtoa_r+0x65c>
 8007e9a:	9704      	str	r7, [sp, #16]
 8007e9c:	4633      	mov	r3, r6
 8007e9e:	461e      	mov	r6, r3
 8007ea0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ea4:	2a39      	cmp	r2, #57	@ 0x39
 8007ea6:	d107      	bne.n	8007eb8 <_dtoa_r+0x6d8>
 8007ea8:	459a      	cmp	sl, r3
 8007eaa:	d1f8      	bne.n	8007e9e <_dtoa_r+0x6be>
 8007eac:	9a04      	ldr	r2, [sp, #16]
 8007eae:	3201      	adds	r2, #1
 8007eb0:	9204      	str	r2, [sp, #16]
 8007eb2:	2230      	movs	r2, #48	@ 0x30
 8007eb4:	f88a 2000 	strb.w	r2, [sl]
 8007eb8:	781a      	ldrb	r2, [r3, #0]
 8007eba:	3201      	adds	r2, #1
 8007ebc:	701a      	strb	r2, [r3, #0]
 8007ebe:	e7bd      	b.n	8007e3c <_dtoa_r+0x65c>
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	4b09      	ldr	r3, [pc, #36]	@ (8007ee8 <_dtoa_r+0x708>)
 8007ec4:	f7f8 fb08 	bl	80004d8 <__aeabi_dmul>
 8007ec8:	2200      	movs	r2, #0
 8007eca:	2300      	movs	r3, #0
 8007ecc:	4604      	mov	r4, r0
 8007ece:	460d      	mov	r5, r1
 8007ed0:	f7f8 fd6a 	bl	80009a8 <__aeabi_dcmpeq>
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	f43f aebc 	beq.w	8007c52 <_dtoa_r+0x472>
 8007eda:	e6f1      	b.n	8007cc0 <_dtoa_r+0x4e0>
 8007edc:	0800c708 	.word	0x0800c708
 8007ee0:	3fe00000 	.word	0x3fe00000
 8007ee4:	3ff00000 	.word	0x3ff00000
 8007ee8:	40240000 	.word	0x40240000
 8007eec:	40140000 	.word	0x40140000
 8007ef0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ef2:	2a00      	cmp	r2, #0
 8007ef4:	f000 80db 	beq.w	80080ae <_dtoa_r+0x8ce>
 8007ef8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007efa:	2a01      	cmp	r2, #1
 8007efc:	f300 80bf 	bgt.w	800807e <_dtoa_r+0x89e>
 8007f00:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007f02:	2a00      	cmp	r2, #0
 8007f04:	f000 80b7 	beq.w	8008076 <_dtoa_r+0x896>
 8007f08:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007f0c:	4646      	mov	r6, r8
 8007f0e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007f10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f12:	2101      	movs	r1, #1
 8007f14:	441a      	add	r2, r3
 8007f16:	4658      	mov	r0, fp
 8007f18:	4498      	add	r8, r3
 8007f1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f1c:	f001 f966 	bl	80091ec <__i2b>
 8007f20:	4605      	mov	r5, r0
 8007f22:	b15e      	cbz	r6, 8007f3c <_dtoa_r+0x75c>
 8007f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	dd08      	ble.n	8007f3c <_dtoa_r+0x75c>
 8007f2a:	42b3      	cmp	r3, r6
 8007f2c:	bfa8      	it	ge
 8007f2e:	4633      	movge	r3, r6
 8007f30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f32:	eba8 0803 	sub.w	r8, r8, r3
 8007f36:	1af6      	subs	r6, r6, r3
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f3e:	b1f3      	cbz	r3, 8007f7e <_dtoa_r+0x79e>
 8007f40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f000 80b7 	beq.w	80080b6 <_dtoa_r+0x8d6>
 8007f48:	b18c      	cbz	r4, 8007f6e <_dtoa_r+0x78e>
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	4622      	mov	r2, r4
 8007f4e:	4658      	mov	r0, fp
 8007f50:	f001 fa0a 	bl	8009368 <__pow5mult>
 8007f54:	464a      	mov	r2, r9
 8007f56:	4601      	mov	r1, r0
 8007f58:	4605      	mov	r5, r0
 8007f5a:	4658      	mov	r0, fp
 8007f5c:	f001 f95c 	bl	8009218 <__multiply>
 8007f60:	4649      	mov	r1, r9
 8007f62:	9004      	str	r0, [sp, #16]
 8007f64:	4658      	mov	r0, fp
 8007f66:	f001 f843 	bl	8008ff0 <_Bfree>
 8007f6a:	9b04      	ldr	r3, [sp, #16]
 8007f6c:	4699      	mov	r9, r3
 8007f6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f70:	1b1a      	subs	r2, r3, r4
 8007f72:	d004      	beq.n	8007f7e <_dtoa_r+0x79e>
 8007f74:	4649      	mov	r1, r9
 8007f76:	4658      	mov	r0, fp
 8007f78:	f001 f9f6 	bl	8009368 <__pow5mult>
 8007f7c:	4681      	mov	r9, r0
 8007f7e:	2101      	movs	r1, #1
 8007f80:	4658      	mov	r0, fp
 8007f82:	f001 f933 	bl	80091ec <__i2b>
 8007f86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f88:	4604      	mov	r4, r0
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 81c9 	beq.w	8008322 <_dtoa_r+0xb42>
 8007f90:	461a      	mov	r2, r3
 8007f92:	4601      	mov	r1, r0
 8007f94:	4658      	mov	r0, fp
 8007f96:	f001 f9e7 	bl	8009368 <__pow5mult>
 8007f9a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f9c:	4604      	mov	r4, r0
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	f300 808f 	bgt.w	80080c2 <_dtoa_r+0x8e2>
 8007fa4:	9b02      	ldr	r3, [sp, #8]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f040 8087 	bne.w	80080ba <_dtoa_r+0x8da>
 8007fac:	9b03      	ldr	r3, [sp, #12]
 8007fae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	f040 8083 	bne.w	80080be <_dtoa_r+0x8de>
 8007fb8:	9b03      	ldr	r3, [sp, #12]
 8007fba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007fbe:	0d1b      	lsrs	r3, r3, #20
 8007fc0:	051b      	lsls	r3, r3, #20
 8007fc2:	b12b      	cbz	r3, 8007fd0 <_dtoa_r+0x7f0>
 8007fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc6:	f108 0801 	add.w	r8, r8, #1
 8007fca:	3301      	adds	r3, #1
 8007fcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fce:	2301      	movs	r3, #1
 8007fd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 81aa 	beq.w	800832e <_dtoa_r+0xb4e>
 8007fda:	6923      	ldr	r3, [r4, #16]
 8007fdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007fe0:	6918      	ldr	r0, [r3, #16]
 8007fe2:	f001 f8b7 	bl	8009154 <__hi0bits>
 8007fe6:	f1c0 0020 	rsb	r0, r0, #32
 8007fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fec:	4418      	add	r0, r3
 8007fee:	f010 001f 	ands.w	r0, r0, #31
 8007ff2:	d071      	beq.n	80080d8 <_dtoa_r+0x8f8>
 8007ff4:	f1c0 0320 	rsb	r3, r0, #32
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	dd65      	ble.n	80080c8 <_dtoa_r+0x8e8>
 8007ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ffe:	f1c0 001c 	rsb	r0, r0, #28
 8008002:	4403      	add	r3, r0
 8008004:	4480      	add	r8, r0
 8008006:	4406      	add	r6, r0
 8008008:	9309      	str	r3, [sp, #36]	@ 0x24
 800800a:	f1b8 0f00 	cmp.w	r8, #0
 800800e:	dd05      	ble.n	800801c <_dtoa_r+0x83c>
 8008010:	4649      	mov	r1, r9
 8008012:	4642      	mov	r2, r8
 8008014:	4658      	mov	r0, fp
 8008016:	f001 fa01 	bl	800941c <__lshift>
 800801a:	4681      	mov	r9, r0
 800801c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800801e:	2b00      	cmp	r3, #0
 8008020:	dd05      	ble.n	800802e <_dtoa_r+0x84e>
 8008022:	4621      	mov	r1, r4
 8008024:	461a      	mov	r2, r3
 8008026:	4658      	mov	r0, fp
 8008028:	f001 f9f8 	bl	800941c <__lshift>
 800802c:	4604      	mov	r4, r0
 800802e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008030:	2b00      	cmp	r3, #0
 8008032:	d053      	beq.n	80080dc <_dtoa_r+0x8fc>
 8008034:	4621      	mov	r1, r4
 8008036:	4648      	mov	r0, r9
 8008038:	f001 fa5c 	bl	80094f4 <__mcmp>
 800803c:	2800      	cmp	r0, #0
 800803e:	da4d      	bge.n	80080dc <_dtoa_r+0x8fc>
 8008040:	1e7b      	subs	r3, r7, #1
 8008042:	4649      	mov	r1, r9
 8008044:	9304      	str	r3, [sp, #16]
 8008046:	220a      	movs	r2, #10
 8008048:	2300      	movs	r3, #0
 800804a:	4658      	mov	r0, fp
 800804c:	f000 fff2 	bl	8009034 <__multadd>
 8008050:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008052:	4681      	mov	r9, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 816c 	beq.w	8008332 <_dtoa_r+0xb52>
 800805a:	2300      	movs	r3, #0
 800805c:	4629      	mov	r1, r5
 800805e:	220a      	movs	r2, #10
 8008060:	4658      	mov	r0, fp
 8008062:	f000 ffe7 	bl	8009034 <__multadd>
 8008066:	9b08      	ldr	r3, [sp, #32]
 8008068:	4605      	mov	r5, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	dc61      	bgt.n	8008132 <_dtoa_r+0x952>
 800806e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008070:	2b02      	cmp	r3, #2
 8008072:	dc3b      	bgt.n	80080ec <_dtoa_r+0x90c>
 8008074:	e05d      	b.n	8008132 <_dtoa_r+0x952>
 8008076:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008078:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800807c:	e746      	b.n	8007f0c <_dtoa_r+0x72c>
 800807e:	9b07      	ldr	r3, [sp, #28]
 8008080:	1e5c      	subs	r4, r3, #1
 8008082:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008084:	42a3      	cmp	r3, r4
 8008086:	bfbf      	itttt	lt
 8008088:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800808a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800808c:	1ae3      	sublt	r3, r4, r3
 800808e:	18d2      	addlt	r2, r2, r3
 8008090:	bfa8      	it	ge
 8008092:	1b1c      	subge	r4, r3, r4
 8008094:	9b07      	ldr	r3, [sp, #28]
 8008096:	bfbe      	ittt	lt
 8008098:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800809a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800809c:	2400      	movlt	r4, #0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	bfb5      	itete	lt
 80080a2:	eba8 0603 	sublt.w	r6, r8, r3
 80080a6:	4646      	movge	r6, r8
 80080a8:	2300      	movlt	r3, #0
 80080aa:	9b07      	ldrge	r3, [sp, #28]
 80080ac:	e730      	b.n	8007f10 <_dtoa_r+0x730>
 80080ae:	4646      	mov	r6, r8
 80080b0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80080b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80080b4:	e735      	b.n	8007f22 <_dtoa_r+0x742>
 80080b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080b8:	e75c      	b.n	8007f74 <_dtoa_r+0x794>
 80080ba:	2300      	movs	r3, #0
 80080bc:	e788      	b.n	8007fd0 <_dtoa_r+0x7f0>
 80080be:	9b02      	ldr	r3, [sp, #8]
 80080c0:	e786      	b.n	8007fd0 <_dtoa_r+0x7f0>
 80080c2:	2300      	movs	r3, #0
 80080c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80080c6:	e788      	b.n	8007fda <_dtoa_r+0x7fa>
 80080c8:	d09f      	beq.n	800800a <_dtoa_r+0x82a>
 80080ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080cc:	331c      	adds	r3, #28
 80080ce:	441a      	add	r2, r3
 80080d0:	4498      	add	r8, r3
 80080d2:	441e      	add	r6, r3
 80080d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80080d6:	e798      	b.n	800800a <_dtoa_r+0x82a>
 80080d8:	4603      	mov	r3, r0
 80080da:	e7f6      	b.n	80080ca <_dtoa_r+0x8ea>
 80080dc:	9b07      	ldr	r3, [sp, #28]
 80080de:	9704      	str	r7, [sp, #16]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	dc20      	bgt.n	8008126 <_dtoa_r+0x946>
 80080e4:	9308      	str	r3, [sp, #32]
 80080e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080e8:	2b02      	cmp	r3, #2
 80080ea:	dd1e      	ble.n	800812a <_dtoa_r+0x94a>
 80080ec:	9b08      	ldr	r3, [sp, #32]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	f47f aebc 	bne.w	8007e6c <_dtoa_r+0x68c>
 80080f4:	4621      	mov	r1, r4
 80080f6:	2205      	movs	r2, #5
 80080f8:	4658      	mov	r0, fp
 80080fa:	f000 ff9b 	bl	8009034 <__multadd>
 80080fe:	4601      	mov	r1, r0
 8008100:	4604      	mov	r4, r0
 8008102:	4648      	mov	r0, r9
 8008104:	f001 f9f6 	bl	80094f4 <__mcmp>
 8008108:	2800      	cmp	r0, #0
 800810a:	f77f aeaf 	ble.w	8007e6c <_dtoa_r+0x68c>
 800810e:	2331      	movs	r3, #49	@ 0x31
 8008110:	4656      	mov	r6, sl
 8008112:	f806 3b01 	strb.w	r3, [r6], #1
 8008116:	9b04      	ldr	r3, [sp, #16]
 8008118:	3301      	adds	r3, #1
 800811a:	9304      	str	r3, [sp, #16]
 800811c:	e6aa      	b.n	8007e74 <_dtoa_r+0x694>
 800811e:	9c07      	ldr	r4, [sp, #28]
 8008120:	9704      	str	r7, [sp, #16]
 8008122:	4625      	mov	r5, r4
 8008124:	e7f3      	b.n	800810e <_dtoa_r+0x92e>
 8008126:	9b07      	ldr	r3, [sp, #28]
 8008128:	9308      	str	r3, [sp, #32]
 800812a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800812c:	2b00      	cmp	r3, #0
 800812e:	f000 8104 	beq.w	800833a <_dtoa_r+0xb5a>
 8008132:	2e00      	cmp	r6, #0
 8008134:	dd05      	ble.n	8008142 <_dtoa_r+0x962>
 8008136:	4629      	mov	r1, r5
 8008138:	4632      	mov	r2, r6
 800813a:	4658      	mov	r0, fp
 800813c:	f001 f96e 	bl	800941c <__lshift>
 8008140:	4605      	mov	r5, r0
 8008142:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008144:	2b00      	cmp	r3, #0
 8008146:	d05a      	beq.n	80081fe <_dtoa_r+0xa1e>
 8008148:	4658      	mov	r0, fp
 800814a:	6869      	ldr	r1, [r5, #4]
 800814c:	f000 ff10 	bl	8008f70 <_Balloc>
 8008150:	4606      	mov	r6, r0
 8008152:	b928      	cbnz	r0, 8008160 <_dtoa_r+0x980>
 8008154:	4602      	mov	r2, r0
 8008156:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800815a:	4b83      	ldr	r3, [pc, #524]	@ (8008368 <_dtoa_r+0xb88>)
 800815c:	f7ff bb54 	b.w	8007808 <_dtoa_r+0x28>
 8008160:	692a      	ldr	r2, [r5, #16]
 8008162:	f105 010c 	add.w	r1, r5, #12
 8008166:	3202      	adds	r2, #2
 8008168:	0092      	lsls	r2, r2, #2
 800816a:	300c      	adds	r0, #12
 800816c:	f7ff fa97 	bl	800769e <memcpy>
 8008170:	2201      	movs	r2, #1
 8008172:	4631      	mov	r1, r6
 8008174:	4658      	mov	r0, fp
 8008176:	f001 f951 	bl	800941c <__lshift>
 800817a:	462f      	mov	r7, r5
 800817c:	4605      	mov	r5, r0
 800817e:	f10a 0301 	add.w	r3, sl, #1
 8008182:	9307      	str	r3, [sp, #28]
 8008184:	9b08      	ldr	r3, [sp, #32]
 8008186:	4453      	add	r3, sl
 8008188:	930b      	str	r3, [sp, #44]	@ 0x2c
 800818a:	9b02      	ldr	r3, [sp, #8]
 800818c:	f003 0301 	and.w	r3, r3, #1
 8008190:	930a      	str	r3, [sp, #40]	@ 0x28
 8008192:	9b07      	ldr	r3, [sp, #28]
 8008194:	4621      	mov	r1, r4
 8008196:	3b01      	subs	r3, #1
 8008198:	4648      	mov	r0, r9
 800819a:	9302      	str	r3, [sp, #8]
 800819c:	f7ff fa98 	bl	80076d0 <quorem>
 80081a0:	4639      	mov	r1, r7
 80081a2:	9008      	str	r0, [sp, #32]
 80081a4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80081a8:	4648      	mov	r0, r9
 80081aa:	f001 f9a3 	bl	80094f4 <__mcmp>
 80081ae:	462a      	mov	r2, r5
 80081b0:	9009      	str	r0, [sp, #36]	@ 0x24
 80081b2:	4621      	mov	r1, r4
 80081b4:	4658      	mov	r0, fp
 80081b6:	f001 f9b9 	bl	800952c <__mdiff>
 80081ba:	68c2      	ldr	r2, [r0, #12]
 80081bc:	4606      	mov	r6, r0
 80081be:	bb02      	cbnz	r2, 8008202 <_dtoa_r+0xa22>
 80081c0:	4601      	mov	r1, r0
 80081c2:	4648      	mov	r0, r9
 80081c4:	f001 f996 	bl	80094f4 <__mcmp>
 80081c8:	4602      	mov	r2, r0
 80081ca:	4631      	mov	r1, r6
 80081cc:	4658      	mov	r0, fp
 80081ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80081d0:	f000 ff0e 	bl	8008ff0 <_Bfree>
 80081d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80081d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80081d8:	9e07      	ldr	r6, [sp, #28]
 80081da:	ea43 0102 	orr.w	r1, r3, r2
 80081de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081e0:	4319      	orrs	r1, r3
 80081e2:	d110      	bne.n	8008206 <_dtoa_r+0xa26>
 80081e4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80081e8:	d029      	beq.n	800823e <_dtoa_r+0xa5e>
 80081ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	dd02      	ble.n	80081f6 <_dtoa_r+0xa16>
 80081f0:	9b08      	ldr	r3, [sp, #32]
 80081f2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80081f6:	9b02      	ldr	r3, [sp, #8]
 80081f8:	f883 8000 	strb.w	r8, [r3]
 80081fc:	e63b      	b.n	8007e76 <_dtoa_r+0x696>
 80081fe:	4628      	mov	r0, r5
 8008200:	e7bb      	b.n	800817a <_dtoa_r+0x99a>
 8008202:	2201      	movs	r2, #1
 8008204:	e7e1      	b.n	80081ca <_dtoa_r+0x9ea>
 8008206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008208:	2b00      	cmp	r3, #0
 800820a:	db04      	blt.n	8008216 <_dtoa_r+0xa36>
 800820c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800820e:	430b      	orrs	r3, r1
 8008210:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008212:	430b      	orrs	r3, r1
 8008214:	d120      	bne.n	8008258 <_dtoa_r+0xa78>
 8008216:	2a00      	cmp	r2, #0
 8008218:	dded      	ble.n	80081f6 <_dtoa_r+0xa16>
 800821a:	4649      	mov	r1, r9
 800821c:	2201      	movs	r2, #1
 800821e:	4658      	mov	r0, fp
 8008220:	f001 f8fc 	bl	800941c <__lshift>
 8008224:	4621      	mov	r1, r4
 8008226:	4681      	mov	r9, r0
 8008228:	f001 f964 	bl	80094f4 <__mcmp>
 800822c:	2800      	cmp	r0, #0
 800822e:	dc03      	bgt.n	8008238 <_dtoa_r+0xa58>
 8008230:	d1e1      	bne.n	80081f6 <_dtoa_r+0xa16>
 8008232:	f018 0f01 	tst.w	r8, #1
 8008236:	d0de      	beq.n	80081f6 <_dtoa_r+0xa16>
 8008238:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800823c:	d1d8      	bne.n	80081f0 <_dtoa_r+0xa10>
 800823e:	2339      	movs	r3, #57	@ 0x39
 8008240:	9a02      	ldr	r2, [sp, #8]
 8008242:	7013      	strb	r3, [r2, #0]
 8008244:	4633      	mov	r3, r6
 8008246:	461e      	mov	r6, r3
 8008248:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800824c:	3b01      	subs	r3, #1
 800824e:	2a39      	cmp	r2, #57	@ 0x39
 8008250:	d052      	beq.n	80082f8 <_dtoa_r+0xb18>
 8008252:	3201      	adds	r2, #1
 8008254:	701a      	strb	r2, [r3, #0]
 8008256:	e60e      	b.n	8007e76 <_dtoa_r+0x696>
 8008258:	2a00      	cmp	r2, #0
 800825a:	dd07      	ble.n	800826c <_dtoa_r+0xa8c>
 800825c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008260:	d0ed      	beq.n	800823e <_dtoa_r+0xa5e>
 8008262:	9a02      	ldr	r2, [sp, #8]
 8008264:	f108 0301 	add.w	r3, r8, #1
 8008268:	7013      	strb	r3, [r2, #0]
 800826a:	e604      	b.n	8007e76 <_dtoa_r+0x696>
 800826c:	9b07      	ldr	r3, [sp, #28]
 800826e:	9a07      	ldr	r2, [sp, #28]
 8008270:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008274:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008276:	4293      	cmp	r3, r2
 8008278:	d028      	beq.n	80082cc <_dtoa_r+0xaec>
 800827a:	4649      	mov	r1, r9
 800827c:	2300      	movs	r3, #0
 800827e:	220a      	movs	r2, #10
 8008280:	4658      	mov	r0, fp
 8008282:	f000 fed7 	bl	8009034 <__multadd>
 8008286:	42af      	cmp	r7, r5
 8008288:	4681      	mov	r9, r0
 800828a:	f04f 0300 	mov.w	r3, #0
 800828e:	f04f 020a 	mov.w	r2, #10
 8008292:	4639      	mov	r1, r7
 8008294:	4658      	mov	r0, fp
 8008296:	d107      	bne.n	80082a8 <_dtoa_r+0xac8>
 8008298:	f000 fecc 	bl	8009034 <__multadd>
 800829c:	4607      	mov	r7, r0
 800829e:	4605      	mov	r5, r0
 80082a0:	9b07      	ldr	r3, [sp, #28]
 80082a2:	3301      	adds	r3, #1
 80082a4:	9307      	str	r3, [sp, #28]
 80082a6:	e774      	b.n	8008192 <_dtoa_r+0x9b2>
 80082a8:	f000 fec4 	bl	8009034 <__multadd>
 80082ac:	4629      	mov	r1, r5
 80082ae:	4607      	mov	r7, r0
 80082b0:	2300      	movs	r3, #0
 80082b2:	220a      	movs	r2, #10
 80082b4:	4658      	mov	r0, fp
 80082b6:	f000 febd 	bl	8009034 <__multadd>
 80082ba:	4605      	mov	r5, r0
 80082bc:	e7f0      	b.n	80082a0 <_dtoa_r+0xac0>
 80082be:	9b08      	ldr	r3, [sp, #32]
 80082c0:	2700      	movs	r7, #0
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	bfcc      	ite	gt
 80082c6:	461e      	movgt	r6, r3
 80082c8:	2601      	movle	r6, #1
 80082ca:	4456      	add	r6, sl
 80082cc:	4649      	mov	r1, r9
 80082ce:	2201      	movs	r2, #1
 80082d0:	4658      	mov	r0, fp
 80082d2:	f001 f8a3 	bl	800941c <__lshift>
 80082d6:	4621      	mov	r1, r4
 80082d8:	4681      	mov	r9, r0
 80082da:	f001 f90b 	bl	80094f4 <__mcmp>
 80082de:	2800      	cmp	r0, #0
 80082e0:	dcb0      	bgt.n	8008244 <_dtoa_r+0xa64>
 80082e2:	d102      	bne.n	80082ea <_dtoa_r+0xb0a>
 80082e4:	f018 0f01 	tst.w	r8, #1
 80082e8:	d1ac      	bne.n	8008244 <_dtoa_r+0xa64>
 80082ea:	4633      	mov	r3, r6
 80082ec:	461e      	mov	r6, r3
 80082ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082f2:	2a30      	cmp	r2, #48	@ 0x30
 80082f4:	d0fa      	beq.n	80082ec <_dtoa_r+0xb0c>
 80082f6:	e5be      	b.n	8007e76 <_dtoa_r+0x696>
 80082f8:	459a      	cmp	sl, r3
 80082fa:	d1a4      	bne.n	8008246 <_dtoa_r+0xa66>
 80082fc:	9b04      	ldr	r3, [sp, #16]
 80082fe:	3301      	adds	r3, #1
 8008300:	9304      	str	r3, [sp, #16]
 8008302:	2331      	movs	r3, #49	@ 0x31
 8008304:	f88a 3000 	strb.w	r3, [sl]
 8008308:	e5b5      	b.n	8007e76 <_dtoa_r+0x696>
 800830a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800830c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800836c <_dtoa_r+0xb8c>
 8008310:	b11b      	cbz	r3, 800831a <_dtoa_r+0xb3a>
 8008312:	f10a 0308 	add.w	r3, sl, #8
 8008316:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008318:	6013      	str	r3, [r2, #0]
 800831a:	4650      	mov	r0, sl
 800831c:	b017      	add	sp, #92	@ 0x5c
 800831e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008322:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008324:	2b01      	cmp	r3, #1
 8008326:	f77f ae3d 	ble.w	8007fa4 <_dtoa_r+0x7c4>
 800832a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800832c:	930a      	str	r3, [sp, #40]	@ 0x28
 800832e:	2001      	movs	r0, #1
 8008330:	e65b      	b.n	8007fea <_dtoa_r+0x80a>
 8008332:	9b08      	ldr	r3, [sp, #32]
 8008334:	2b00      	cmp	r3, #0
 8008336:	f77f aed6 	ble.w	80080e6 <_dtoa_r+0x906>
 800833a:	4656      	mov	r6, sl
 800833c:	4621      	mov	r1, r4
 800833e:	4648      	mov	r0, r9
 8008340:	f7ff f9c6 	bl	80076d0 <quorem>
 8008344:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008348:	9b08      	ldr	r3, [sp, #32]
 800834a:	f806 8b01 	strb.w	r8, [r6], #1
 800834e:	eba6 020a 	sub.w	r2, r6, sl
 8008352:	4293      	cmp	r3, r2
 8008354:	ddb3      	ble.n	80082be <_dtoa_r+0xade>
 8008356:	4649      	mov	r1, r9
 8008358:	2300      	movs	r3, #0
 800835a:	220a      	movs	r2, #10
 800835c:	4658      	mov	r0, fp
 800835e:	f000 fe69 	bl	8009034 <__multadd>
 8008362:	4681      	mov	r9, r0
 8008364:	e7ea      	b.n	800833c <_dtoa_r+0xb5c>
 8008366:	bf00      	nop
 8008368:	0800c5f5 	.word	0x0800c5f5
 800836c:	0800c579 	.word	0x0800c579

08008370 <rshift>:
 8008370:	6903      	ldr	r3, [r0, #16]
 8008372:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008376:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800837a:	f100 0414 	add.w	r4, r0, #20
 800837e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008382:	dd46      	ble.n	8008412 <rshift+0xa2>
 8008384:	f011 011f 	ands.w	r1, r1, #31
 8008388:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800838c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008390:	d10c      	bne.n	80083ac <rshift+0x3c>
 8008392:	4629      	mov	r1, r5
 8008394:	f100 0710 	add.w	r7, r0, #16
 8008398:	42b1      	cmp	r1, r6
 800839a:	d335      	bcc.n	8008408 <rshift+0x98>
 800839c:	1a9b      	subs	r3, r3, r2
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	1eea      	subs	r2, r5, #3
 80083a2:	4296      	cmp	r6, r2
 80083a4:	bf38      	it	cc
 80083a6:	2300      	movcc	r3, #0
 80083a8:	4423      	add	r3, r4
 80083aa:	e015      	b.n	80083d8 <rshift+0x68>
 80083ac:	46a1      	mov	r9, r4
 80083ae:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80083b2:	f1c1 0820 	rsb	r8, r1, #32
 80083b6:	40cf      	lsrs	r7, r1
 80083b8:	f105 0e04 	add.w	lr, r5, #4
 80083bc:	4576      	cmp	r6, lr
 80083be:	46f4      	mov	ip, lr
 80083c0:	d816      	bhi.n	80083f0 <rshift+0x80>
 80083c2:	1a9a      	subs	r2, r3, r2
 80083c4:	0092      	lsls	r2, r2, #2
 80083c6:	3a04      	subs	r2, #4
 80083c8:	3501      	adds	r5, #1
 80083ca:	42ae      	cmp	r6, r5
 80083cc:	bf38      	it	cc
 80083ce:	2200      	movcc	r2, #0
 80083d0:	18a3      	adds	r3, r4, r2
 80083d2:	50a7      	str	r7, [r4, r2]
 80083d4:	b107      	cbz	r7, 80083d8 <rshift+0x68>
 80083d6:	3304      	adds	r3, #4
 80083d8:	42a3      	cmp	r3, r4
 80083da:	eba3 0204 	sub.w	r2, r3, r4
 80083de:	bf08      	it	eq
 80083e0:	2300      	moveq	r3, #0
 80083e2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80083e6:	6102      	str	r2, [r0, #16]
 80083e8:	bf08      	it	eq
 80083ea:	6143      	streq	r3, [r0, #20]
 80083ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083f0:	f8dc c000 	ldr.w	ip, [ip]
 80083f4:	fa0c fc08 	lsl.w	ip, ip, r8
 80083f8:	ea4c 0707 	orr.w	r7, ip, r7
 80083fc:	f849 7b04 	str.w	r7, [r9], #4
 8008400:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008404:	40cf      	lsrs	r7, r1
 8008406:	e7d9      	b.n	80083bc <rshift+0x4c>
 8008408:	f851 cb04 	ldr.w	ip, [r1], #4
 800840c:	f847 cf04 	str.w	ip, [r7, #4]!
 8008410:	e7c2      	b.n	8008398 <rshift+0x28>
 8008412:	4623      	mov	r3, r4
 8008414:	e7e0      	b.n	80083d8 <rshift+0x68>

08008416 <__hexdig_fun>:
 8008416:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800841a:	2b09      	cmp	r3, #9
 800841c:	d802      	bhi.n	8008424 <__hexdig_fun+0xe>
 800841e:	3820      	subs	r0, #32
 8008420:	b2c0      	uxtb	r0, r0
 8008422:	4770      	bx	lr
 8008424:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008428:	2b05      	cmp	r3, #5
 800842a:	d801      	bhi.n	8008430 <__hexdig_fun+0x1a>
 800842c:	3847      	subs	r0, #71	@ 0x47
 800842e:	e7f7      	b.n	8008420 <__hexdig_fun+0xa>
 8008430:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008434:	2b05      	cmp	r3, #5
 8008436:	d801      	bhi.n	800843c <__hexdig_fun+0x26>
 8008438:	3827      	subs	r0, #39	@ 0x27
 800843a:	e7f1      	b.n	8008420 <__hexdig_fun+0xa>
 800843c:	2000      	movs	r0, #0
 800843e:	4770      	bx	lr

08008440 <__gethex>:
 8008440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008444:	468a      	mov	sl, r1
 8008446:	4690      	mov	r8, r2
 8008448:	b085      	sub	sp, #20
 800844a:	9302      	str	r3, [sp, #8]
 800844c:	680b      	ldr	r3, [r1, #0]
 800844e:	9001      	str	r0, [sp, #4]
 8008450:	1c9c      	adds	r4, r3, #2
 8008452:	46a1      	mov	r9, r4
 8008454:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008458:	2830      	cmp	r0, #48	@ 0x30
 800845a:	d0fa      	beq.n	8008452 <__gethex+0x12>
 800845c:	eba9 0303 	sub.w	r3, r9, r3
 8008460:	f1a3 0b02 	sub.w	fp, r3, #2
 8008464:	f7ff ffd7 	bl	8008416 <__hexdig_fun>
 8008468:	4605      	mov	r5, r0
 800846a:	2800      	cmp	r0, #0
 800846c:	d168      	bne.n	8008540 <__gethex+0x100>
 800846e:	2201      	movs	r2, #1
 8008470:	4648      	mov	r0, r9
 8008472:	499f      	ldr	r1, [pc, #636]	@ (80086f0 <__gethex+0x2b0>)
 8008474:	f7ff f8a0 	bl	80075b8 <strncmp>
 8008478:	4607      	mov	r7, r0
 800847a:	2800      	cmp	r0, #0
 800847c:	d167      	bne.n	800854e <__gethex+0x10e>
 800847e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008482:	4626      	mov	r6, r4
 8008484:	f7ff ffc7 	bl	8008416 <__hexdig_fun>
 8008488:	2800      	cmp	r0, #0
 800848a:	d062      	beq.n	8008552 <__gethex+0x112>
 800848c:	4623      	mov	r3, r4
 800848e:	7818      	ldrb	r0, [r3, #0]
 8008490:	4699      	mov	r9, r3
 8008492:	2830      	cmp	r0, #48	@ 0x30
 8008494:	f103 0301 	add.w	r3, r3, #1
 8008498:	d0f9      	beq.n	800848e <__gethex+0x4e>
 800849a:	f7ff ffbc 	bl	8008416 <__hexdig_fun>
 800849e:	fab0 f580 	clz	r5, r0
 80084a2:	f04f 0b01 	mov.w	fp, #1
 80084a6:	096d      	lsrs	r5, r5, #5
 80084a8:	464a      	mov	r2, r9
 80084aa:	4616      	mov	r6, r2
 80084ac:	7830      	ldrb	r0, [r6, #0]
 80084ae:	3201      	adds	r2, #1
 80084b0:	f7ff ffb1 	bl	8008416 <__hexdig_fun>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	d1f8      	bne.n	80084aa <__gethex+0x6a>
 80084b8:	2201      	movs	r2, #1
 80084ba:	4630      	mov	r0, r6
 80084bc:	498c      	ldr	r1, [pc, #560]	@ (80086f0 <__gethex+0x2b0>)
 80084be:	f7ff f87b 	bl	80075b8 <strncmp>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d13f      	bne.n	8008546 <__gethex+0x106>
 80084c6:	b944      	cbnz	r4, 80084da <__gethex+0x9a>
 80084c8:	1c74      	adds	r4, r6, #1
 80084ca:	4622      	mov	r2, r4
 80084cc:	4616      	mov	r6, r2
 80084ce:	7830      	ldrb	r0, [r6, #0]
 80084d0:	3201      	adds	r2, #1
 80084d2:	f7ff ffa0 	bl	8008416 <__hexdig_fun>
 80084d6:	2800      	cmp	r0, #0
 80084d8:	d1f8      	bne.n	80084cc <__gethex+0x8c>
 80084da:	1ba4      	subs	r4, r4, r6
 80084dc:	00a7      	lsls	r7, r4, #2
 80084de:	7833      	ldrb	r3, [r6, #0]
 80084e0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80084e4:	2b50      	cmp	r3, #80	@ 0x50
 80084e6:	d13e      	bne.n	8008566 <__gethex+0x126>
 80084e8:	7873      	ldrb	r3, [r6, #1]
 80084ea:	2b2b      	cmp	r3, #43	@ 0x2b
 80084ec:	d033      	beq.n	8008556 <__gethex+0x116>
 80084ee:	2b2d      	cmp	r3, #45	@ 0x2d
 80084f0:	d034      	beq.n	800855c <__gethex+0x11c>
 80084f2:	2400      	movs	r4, #0
 80084f4:	1c71      	adds	r1, r6, #1
 80084f6:	7808      	ldrb	r0, [r1, #0]
 80084f8:	f7ff ff8d 	bl	8008416 <__hexdig_fun>
 80084fc:	1e43      	subs	r3, r0, #1
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	2b18      	cmp	r3, #24
 8008502:	d830      	bhi.n	8008566 <__gethex+0x126>
 8008504:	f1a0 0210 	sub.w	r2, r0, #16
 8008508:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800850c:	f7ff ff83 	bl	8008416 <__hexdig_fun>
 8008510:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8008514:	fa5f fc8c 	uxtb.w	ip, ip
 8008518:	f1bc 0f18 	cmp.w	ip, #24
 800851c:	f04f 030a 	mov.w	r3, #10
 8008520:	d91e      	bls.n	8008560 <__gethex+0x120>
 8008522:	b104      	cbz	r4, 8008526 <__gethex+0xe6>
 8008524:	4252      	negs	r2, r2
 8008526:	4417      	add	r7, r2
 8008528:	f8ca 1000 	str.w	r1, [sl]
 800852c:	b1ed      	cbz	r5, 800856a <__gethex+0x12a>
 800852e:	f1bb 0f00 	cmp.w	fp, #0
 8008532:	bf0c      	ite	eq
 8008534:	2506      	moveq	r5, #6
 8008536:	2500      	movne	r5, #0
 8008538:	4628      	mov	r0, r5
 800853a:	b005      	add	sp, #20
 800853c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008540:	2500      	movs	r5, #0
 8008542:	462c      	mov	r4, r5
 8008544:	e7b0      	b.n	80084a8 <__gethex+0x68>
 8008546:	2c00      	cmp	r4, #0
 8008548:	d1c7      	bne.n	80084da <__gethex+0x9a>
 800854a:	4627      	mov	r7, r4
 800854c:	e7c7      	b.n	80084de <__gethex+0x9e>
 800854e:	464e      	mov	r6, r9
 8008550:	462f      	mov	r7, r5
 8008552:	2501      	movs	r5, #1
 8008554:	e7c3      	b.n	80084de <__gethex+0x9e>
 8008556:	2400      	movs	r4, #0
 8008558:	1cb1      	adds	r1, r6, #2
 800855a:	e7cc      	b.n	80084f6 <__gethex+0xb6>
 800855c:	2401      	movs	r4, #1
 800855e:	e7fb      	b.n	8008558 <__gethex+0x118>
 8008560:	fb03 0002 	mla	r0, r3, r2, r0
 8008564:	e7ce      	b.n	8008504 <__gethex+0xc4>
 8008566:	4631      	mov	r1, r6
 8008568:	e7de      	b.n	8008528 <__gethex+0xe8>
 800856a:	4629      	mov	r1, r5
 800856c:	eba6 0309 	sub.w	r3, r6, r9
 8008570:	3b01      	subs	r3, #1
 8008572:	2b07      	cmp	r3, #7
 8008574:	dc0a      	bgt.n	800858c <__gethex+0x14c>
 8008576:	9801      	ldr	r0, [sp, #4]
 8008578:	f000 fcfa 	bl	8008f70 <_Balloc>
 800857c:	4604      	mov	r4, r0
 800857e:	b940      	cbnz	r0, 8008592 <__gethex+0x152>
 8008580:	4602      	mov	r2, r0
 8008582:	21e4      	movs	r1, #228	@ 0xe4
 8008584:	4b5b      	ldr	r3, [pc, #364]	@ (80086f4 <__gethex+0x2b4>)
 8008586:	485c      	ldr	r0, [pc, #368]	@ (80086f8 <__gethex+0x2b8>)
 8008588:	f001 fa6c 	bl	8009a64 <__assert_func>
 800858c:	3101      	adds	r1, #1
 800858e:	105b      	asrs	r3, r3, #1
 8008590:	e7ef      	b.n	8008572 <__gethex+0x132>
 8008592:	2300      	movs	r3, #0
 8008594:	f100 0a14 	add.w	sl, r0, #20
 8008598:	4655      	mov	r5, sl
 800859a:	469b      	mov	fp, r3
 800859c:	45b1      	cmp	r9, r6
 800859e:	d337      	bcc.n	8008610 <__gethex+0x1d0>
 80085a0:	f845 bb04 	str.w	fp, [r5], #4
 80085a4:	eba5 050a 	sub.w	r5, r5, sl
 80085a8:	10ad      	asrs	r5, r5, #2
 80085aa:	6125      	str	r5, [r4, #16]
 80085ac:	4658      	mov	r0, fp
 80085ae:	f000 fdd1 	bl	8009154 <__hi0bits>
 80085b2:	016d      	lsls	r5, r5, #5
 80085b4:	f8d8 6000 	ldr.w	r6, [r8]
 80085b8:	1a2d      	subs	r5, r5, r0
 80085ba:	42b5      	cmp	r5, r6
 80085bc:	dd54      	ble.n	8008668 <__gethex+0x228>
 80085be:	1bad      	subs	r5, r5, r6
 80085c0:	4629      	mov	r1, r5
 80085c2:	4620      	mov	r0, r4
 80085c4:	f001 f959 	bl	800987a <__any_on>
 80085c8:	4681      	mov	r9, r0
 80085ca:	b178      	cbz	r0, 80085ec <__gethex+0x1ac>
 80085cc:	f04f 0901 	mov.w	r9, #1
 80085d0:	1e6b      	subs	r3, r5, #1
 80085d2:	1159      	asrs	r1, r3, #5
 80085d4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80085d8:	f003 021f 	and.w	r2, r3, #31
 80085dc:	fa09 f202 	lsl.w	r2, r9, r2
 80085e0:	420a      	tst	r2, r1
 80085e2:	d003      	beq.n	80085ec <__gethex+0x1ac>
 80085e4:	454b      	cmp	r3, r9
 80085e6:	dc36      	bgt.n	8008656 <__gethex+0x216>
 80085e8:	f04f 0902 	mov.w	r9, #2
 80085ec:	4629      	mov	r1, r5
 80085ee:	4620      	mov	r0, r4
 80085f0:	f7ff febe 	bl	8008370 <rshift>
 80085f4:	442f      	add	r7, r5
 80085f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085fa:	42bb      	cmp	r3, r7
 80085fc:	da42      	bge.n	8008684 <__gethex+0x244>
 80085fe:	4621      	mov	r1, r4
 8008600:	9801      	ldr	r0, [sp, #4]
 8008602:	f000 fcf5 	bl	8008ff0 <_Bfree>
 8008606:	2300      	movs	r3, #0
 8008608:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800860a:	25a3      	movs	r5, #163	@ 0xa3
 800860c:	6013      	str	r3, [r2, #0]
 800860e:	e793      	b.n	8008538 <__gethex+0xf8>
 8008610:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008614:	2a2e      	cmp	r2, #46	@ 0x2e
 8008616:	d012      	beq.n	800863e <__gethex+0x1fe>
 8008618:	2b20      	cmp	r3, #32
 800861a:	d104      	bne.n	8008626 <__gethex+0x1e6>
 800861c:	f845 bb04 	str.w	fp, [r5], #4
 8008620:	f04f 0b00 	mov.w	fp, #0
 8008624:	465b      	mov	r3, fp
 8008626:	7830      	ldrb	r0, [r6, #0]
 8008628:	9303      	str	r3, [sp, #12]
 800862a:	f7ff fef4 	bl	8008416 <__hexdig_fun>
 800862e:	9b03      	ldr	r3, [sp, #12]
 8008630:	f000 000f 	and.w	r0, r0, #15
 8008634:	4098      	lsls	r0, r3
 8008636:	ea4b 0b00 	orr.w	fp, fp, r0
 800863a:	3304      	adds	r3, #4
 800863c:	e7ae      	b.n	800859c <__gethex+0x15c>
 800863e:	45b1      	cmp	r9, r6
 8008640:	d8ea      	bhi.n	8008618 <__gethex+0x1d8>
 8008642:	2201      	movs	r2, #1
 8008644:	4630      	mov	r0, r6
 8008646:	492a      	ldr	r1, [pc, #168]	@ (80086f0 <__gethex+0x2b0>)
 8008648:	9303      	str	r3, [sp, #12]
 800864a:	f7fe ffb5 	bl	80075b8 <strncmp>
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	2800      	cmp	r0, #0
 8008652:	d1e1      	bne.n	8008618 <__gethex+0x1d8>
 8008654:	e7a2      	b.n	800859c <__gethex+0x15c>
 8008656:	4620      	mov	r0, r4
 8008658:	1ea9      	subs	r1, r5, #2
 800865a:	f001 f90e 	bl	800987a <__any_on>
 800865e:	2800      	cmp	r0, #0
 8008660:	d0c2      	beq.n	80085e8 <__gethex+0x1a8>
 8008662:	f04f 0903 	mov.w	r9, #3
 8008666:	e7c1      	b.n	80085ec <__gethex+0x1ac>
 8008668:	da09      	bge.n	800867e <__gethex+0x23e>
 800866a:	1b75      	subs	r5, r6, r5
 800866c:	4621      	mov	r1, r4
 800866e:	462a      	mov	r2, r5
 8008670:	9801      	ldr	r0, [sp, #4]
 8008672:	f000 fed3 	bl	800941c <__lshift>
 8008676:	4604      	mov	r4, r0
 8008678:	1b7f      	subs	r7, r7, r5
 800867a:	f100 0a14 	add.w	sl, r0, #20
 800867e:	f04f 0900 	mov.w	r9, #0
 8008682:	e7b8      	b.n	80085f6 <__gethex+0x1b6>
 8008684:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008688:	42bd      	cmp	r5, r7
 800868a:	dd6f      	ble.n	800876c <__gethex+0x32c>
 800868c:	1bed      	subs	r5, r5, r7
 800868e:	42ae      	cmp	r6, r5
 8008690:	dc34      	bgt.n	80086fc <__gethex+0x2bc>
 8008692:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008696:	2b02      	cmp	r3, #2
 8008698:	d022      	beq.n	80086e0 <__gethex+0x2a0>
 800869a:	2b03      	cmp	r3, #3
 800869c:	d024      	beq.n	80086e8 <__gethex+0x2a8>
 800869e:	2b01      	cmp	r3, #1
 80086a0:	d115      	bne.n	80086ce <__gethex+0x28e>
 80086a2:	42ae      	cmp	r6, r5
 80086a4:	d113      	bne.n	80086ce <__gethex+0x28e>
 80086a6:	2e01      	cmp	r6, #1
 80086a8:	d10b      	bne.n	80086c2 <__gethex+0x282>
 80086aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80086ae:	9a02      	ldr	r2, [sp, #8]
 80086b0:	2562      	movs	r5, #98	@ 0x62
 80086b2:	6013      	str	r3, [r2, #0]
 80086b4:	2301      	movs	r3, #1
 80086b6:	6123      	str	r3, [r4, #16]
 80086b8:	f8ca 3000 	str.w	r3, [sl]
 80086bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086be:	601c      	str	r4, [r3, #0]
 80086c0:	e73a      	b.n	8008538 <__gethex+0xf8>
 80086c2:	4620      	mov	r0, r4
 80086c4:	1e71      	subs	r1, r6, #1
 80086c6:	f001 f8d8 	bl	800987a <__any_on>
 80086ca:	2800      	cmp	r0, #0
 80086cc:	d1ed      	bne.n	80086aa <__gethex+0x26a>
 80086ce:	4621      	mov	r1, r4
 80086d0:	9801      	ldr	r0, [sp, #4]
 80086d2:	f000 fc8d 	bl	8008ff0 <_Bfree>
 80086d6:	2300      	movs	r3, #0
 80086d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80086da:	2550      	movs	r5, #80	@ 0x50
 80086dc:	6013      	str	r3, [r2, #0]
 80086de:	e72b      	b.n	8008538 <__gethex+0xf8>
 80086e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d1f3      	bne.n	80086ce <__gethex+0x28e>
 80086e6:	e7e0      	b.n	80086aa <__gethex+0x26a>
 80086e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1dd      	bne.n	80086aa <__gethex+0x26a>
 80086ee:	e7ee      	b.n	80086ce <__gethex+0x28e>
 80086f0:	0800c41b 	.word	0x0800c41b
 80086f4:	0800c5f5 	.word	0x0800c5f5
 80086f8:	0800c606 	.word	0x0800c606
 80086fc:	1e6f      	subs	r7, r5, #1
 80086fe:	f1b9 0f00 	cmp.w	r9, #0
 8008702:	d130      	bne.n	8008766 <__gethex+0x326>
 8008704:	b127      	cbz	r7, 8008710 <__gethex+0x2d0>
 8008706:	4639      	mov	r1, r7
 8008708:	4620      	mov	r0, r4
 800870a:	f001 f8b6 	bl	800987a <__any_on>
 800870e:	4681      	mov	r9, r0
 8008710:	2301      	movs	r3, #1
 8008712:	4629      	mov	r1, r5
 8008714:	1b76      	subs	r6, r6, r5
 8008716:	2502      	movs	r5, #2
 8008718:	117a      	asrs	r2, r7, #5
 800871a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800871e:	f007 071f 	and.w	r7, r7, #31
 8008722:	40bb      	lsls	r3, r7
 8008724:	4213      	tst	r3, r2
 8008726:	4620      	mov	r0, r4
 8008728:	bf18      	it	ne
 800872a:	f049 0902 	orrne.w	r9, r9, #2
 800872e:	f7ff fe1f 	bl	8008370 <rshift>
 8008732:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008736:	f1b9 0f00 	cmp.w	r9, #0
 800873a:	d047      	beq.n	80087cc <__gethex+0x38c>
 800873c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008740:	2b02      	cmp	r3, #2
 8008742:	d015      	beq.n	8008770 <__gethex+0x330>
 8008744:	2b03      	cmp	r3, #3
 8008746:	d017      	beq.n	8008778 <__gethex+0x338>
 8008748:	2b01      	cmp	r3, #1
 800874a:	d109      	bne.n	8008760 <__gethex+0x320>
 800874c:	f019 0f02 	tst.w	r9, #2
 8008750:	d006      	beq.n	8008760 <__gethex+0x320>
 8008752:	f8da 3000 	ldr.w	r3, [sl]
 8008756:	ea49 0903 	orr.w	r9, r9, r3
 800875a:	f019 0f01 	tst.w	r9, #1
 800875e:	d10e      	bne.n	800877e <__gethex+0x33e>
 8008760:	f045 0510 	orr.w	r5, r5, #16
 8008764:	e032      	b.n	80087cc <__gethex+0x38c>
 8008766:	f04f 0901 	mov.w	r9, #1
 800876a:	e7d1      	b.n	8008710 <__gethex+0x2d0>
 800876c:	2501      	movs	r5, #1
 800876e:	e7e2      	b.n	8008736 <__gethex+0x2f6>
 8008770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008772:	f1c3 0301 	rsb	r3, r3, #1
 8008776:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008778:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0f0      	beq.n	8008760 <__gethex+0x320>
 800877e:	f04f 0c00 	mov.w	ip, #0
 8008782:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008786:	f104 0314 	add.w	r3, r4, #20
 800878a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800878e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008792:	4618      	mov	r0, r3
 8008794:	f853 2b04 	ldr.w	r2, [r3], #4
 8008798:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800879c:	d01b      	beq.n	80087d6 <__gethex+0x396>
 800879e:	3201      	adds	r2, #1
 80087a0:	6002      	str	r2, [r0, #0]
 80087a2:	2d02      	cmp	r5, #2
 80087a4:	f104 0314 	add.w	r3, r4, #20
 80087a8:	d13c      	bne.n	8008824 <__gethex+0x3e4>
 80087aa:	f8d8 2000 	ldr.w	r2, [r8]
 80087ae:	3a01      	subs	r2, #1
 80087b0:	42b2      	cmp	r2, r6
 80087b2:	d109      	bne.n	80087c8 <__gethex+0x388>
 80087b4:	2201      	movs	r2, #1
 80087b6:	1171      	asrs	r1, r6, #5
 80087b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80087bc:	f006 061f 	and.w	r6, r6, #31
 80087c0:	fa02 f606 	lsl.w	r6, r2, r6
 80087c4:	421e      	tst	r6, r3
 80087c6:	d13a      	bne.n	800883e <__gethex+0x3fe>
 80087c8:	f045 0520 	orr.w	r5, r5, #32
 80087cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087ce:	601c      	str	r4, [r3, #0]
 80087d0:	9b02      	ldr	r3, [sp, #8]
 80087d2:	601f      	str	r7, [r3, #0]
 80087d4:	e6b0      	b.n	8008538 <__gethex+0xf8>
 80087d6:	4299      	cmp	r1, r3
 80087d8:	f843 cc04 	str.w	ip, [r3, #-4]
 80087dc:	d8d9      	bhi.n	8008792 <__gethex+0x352>
 80087de:	68a3      	ldr	r3, [r4, #8]
 80087e0:	459b      	cmp	fp, r3
 80087e2:	db17      	blt.n	8008814 <__gethex+0x3d4>
 80087e4:	6861      	ldr	r1, [r4, #4]
 80087e6:	9801      	ldr	r0, [sp, #4]
 80087e8:	3101      	adds	r1, #1
 80087ea:	f000 fbc1 	bl	8008f70 <_Balloc>
 80087ee:	4681      	mov	r9, r0
 80087f0:	b918      	cbnz	r0, 80087fa <__gethex+0x3ba>
 80087f2:	4602      	mov	r2, r0
 80087f4:	2184      	movs	r1, #132	@ 0x84
 80087f6:	4b19      	ldr	r3, [pc, #100]	@ (800885c <__gethex+0x41c>)
 80087f8:	e6c5      	b.n	8008586 <__gethex+0x146>
 80087fa:	6922      	ldr	r2, [r4, #16]
 80087fc:	f104 010c 	add.w	r1, r4, #12
 8008800:	3202      	adds	r2, #2
 8008802:	0092      	lsls	r2, r2, #2
 8008804:	300c      	adds	r0, #12
 8008806:	f7fe ff4a 	bl	800769e <memcpy>
 800880a:	4621      	mov	r1, r4
 800880c:	9801      	ldr	r0, [sp, #4]
 800880e:	f000 fbef 	bl	8008ff0 <_Bfree>
 8008812:	464c      	mov	r4, r9
 8008814:	6923      	ldr	r3, [r4, #16]
 8008816:	1c5a      	adds	r2, r3, #1
 8008818:	6122      	str	r2, [r4, #16]
 800881a:	2201      	movs	r2, #1
 800881c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008820:	615a      	str	r2, [r3, #20]
 8008822:	e7be      	b.n	80087a2 <__gethex+0x362>
 8008824:	6922      	ldr	r2, [r4, #16]
 8008826:	455a      	cmp	r2, fp
 8008828:	dd0b      	ble.n	8008842 <__gethex+0x402>
 800882a:	2101      	movs	r1, #1
 800882c:	4620      	mov	r0, r4
 800882e:	f7ff fd9f 	bl	8008370 <rshift>
 8008832:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008836:	3701      	adds	r7, #1
 8008838:	42bb      	cmp	r3, r7
 800883a:	f6ff aee0 	blt.w	80085fe <__gethex+0x1be>
 800883e:	2501      	movs	r5, #1
 8008840:	e7c2      	b.n	80087c8 <__gethex+0x388>
 8008842:	f016 061f 	ands.w	r6, r6, #31
 8008846:	d0fa      	beq.n	800883e <__gethex+0x3fe>
 8008848:	4453      	add	r3, sl
 800884a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800884e:	f000 fc81 	bl	8009154 <__hi0bits>
 8008852:	f1c6 0620 	rsb	r6, r6, #32
 8008856:	42b0      	cmp	r0, r6
 8008858:	dbe7      	blt.n	800882a <__gethex+0x3ea>
 800885a:	e7f0      	b.n	800883e <__gethex+0x3fe>
 800885c:	0800c5f5 	.word	0x0800c5f5

08008860 <L_shift>:
 8008860:	f1c2 0208 	rsb	r2, r2, #8
 8008864:	0092      	lsls	r2, r2, #2
 8008866:	b570      	push	{r4, r5, r6, lr}
 8008868:	f1c2 0620 	rsb	r6, r2, #32
 800886c:	6843      	ldr	r3, [r0, #4]
 800886e:	6804      	ldr	r4, [r0, #0]
 8008870:	fa03 f506 	lsl.w	r5, r3, r6
 8008874:	432c      	orrs	r4, r5
 8008876:	40d3      	lsrs	r3, r2
 8008878:	6004      	str	r4, [r0, #0]
 800887a:	f840 3f04 	str.w	r3, [r0, #4]!
 800887e:	4288      	cmp	r0, r1
 8008880:	d3f4      	bcc.n	800886c <L_shift+0xc>
 8008882:	bd70      	pop	{r4, r5, r6, pc}

08008884 <__match>:
 8008884:	b530      	push	{r4, r5, lr}
 8008886:	6803      	ldr	r3, [r0, #0]
 8008888:	3301      	adds	r3, #1
 800888a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800888e:	b914      	cbnz	r4, 8008896 <__match+0x12>
 8008890:	6003      	str	r3, [r0, #0]
 8008892:	2001      	movs	r0, #1
 8008894:	bd30      	pop	{r4, r5, pc}
 8008896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800889a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800889e:	2d19      	cmp	r5, #25
 80088a0:	bf98      	it	ls
 80088a2:	3220      	addls	r2, #32
 80088a4:	42a2      	cmp	r2, r4
 80088a6:	d0f0      	beq.n	800888a <__match+0x6>
 80088a8:	2000      	movs	r0, #0
 80088aa:	e7f3      	b.n	8008894 <__match+0x10>

080088ac <__hexnan>:
 80088ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b0:	2500      	movs	r5, #0
 80088b2:	680b      	ldr	r3, [r1, #0]
 80088b4:	4682      	mov	sl, r0
 80088b6:	115e      	asrs	r6, r3, #5
 80088b8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80088bc:	f013 031f 	ands.w	r3, r3, #31
 80088c0:	bf18      	it	ne
 80088c2:	3604      	addne	r6, #4
 80088c4:	1f37      	subs	r7, r6, #4
 80088c6:	4690      	mov	r8, r2
 80088c8:	46b9      	mov	r9, r7
 80088ca:	463c      	mov	r4, r7
 80088cc:	46ab      	mov	fp, r5
 80088ce:	b087      	sub	sp, #28
 80088d0:	6801      	ldr	r1, [r0, #0]
 80088d2:	9301      	str	r3, [sp, #4]
 80088d4:	f846 5c04 	str.w	r5, [r6, #-4]
 80088d8:	9502      	str	r5, [sp, #8]
 80088da:	784a      	ldrb	r2, [r1, #1]
 80088dc:	1c4b      	adds	r3, r1, #1
 80088de:	9303      	str	r3, [sp, #12]
 80088e0:	b342      	cbz	r2, 8008934 <__hexnan+0x88>
 80088e2:	4610      	mov	r0, r2
 80088e4:	9105      	str	r1, [sp, #20]
 80088e6:	9204      	str	r2, [sp, #16]
 80088e8:	f7ff fd95 	bl	8008416 <__hexdig_fun>
 80088ec:	2800      	cmp	r0, #0
 80088ee:	d151      	bne.n	8008994 <__hexnan+0xe8>
 80088f0:	9a04      	ldr	r2, [sp, #16]
 80088f2:	9905      	ldr	r1, [sp, #20]
 80088f4:	2a20      	cmp	r2, #32
 80088f6:	d818      	bhi.n	800892a <__hexnan+0x7e>
 80088f8:	9b02      	ldr	r3, [sp, #8]
 80088fa:	459b      	cmp	fp, r3
 80088fc:	dd13      	ble.n	8008926 <__hexnan+0x7a>
 80088fe:	454c      	cmp	r4, r9
 8008900:	d206      	bcs.n	8008910 <__hexnan+0x64>
 8008902:	2d07      	cmp	r5, #7
 8008904:	dc04      	bgt.n	8008910 <__hexnan+0x64>
 8008906:	462a      	mov	r2, r5
 8008908:	4649      	mov	r1, r9
 800890a:	4620      	mov	r0, r4
 800890c:	f7ff ffa8 	bl	8008860 <L_shift>
 8008910:	4544      	cmp	r4, r8
 8008912:	d952      	bls.n	80089ba <__hexnan+0x10e>
 8008914:	2300      	movs	r3, #0
 8008916:	f1a4 0904 	sub.w	r9, r4, #4
 800891a:	f844 3c04 	str.w	r3, [r4, #-4]
 800891e:	461d      	mov	r5, r3
 8008920:	464c      	mov	r4, r9
 8008922:	f8cd b008 	str.w	fp, [sp, #8]
 8008926:	9903      	ldr	r1, [sp, #12]
 8008928:	e7d7      	b.n	80088da <__hexnan+0x2e>
 800892a:	2a29      	cmp	r2, #41	@ 0x29
 800892c:	d157      	bne.n	80089de <__hexnan+0x132>
 800892e:	3102      	adds	r1, #2
 8008930:	f8ca 1000 	str.w	r1, [sl]
 8008934:	f1bb 0f00 	cmp.w	fp, #0
 8008938:	d051      	beq.n	80089de <__hexnan+0x132>
 800893a:	454c      	cmp	r4, r9
 800893c:	d206      	bcs.n	800894c <__hexnan+0xa0>
 800893e:	2d07      	cmp	r5, #7
 8008940:	dc04      	bgt.n	800894c <__hexnan+0xa0>
 8008942:	462a      	mov	r2, r5
 8008944:	4649      	mov	r1, r9
 8008946:	4620      	mov	r0, r4
 8008948:	f7ff ff8a 	bl	8008860 <L_shift>
 800894c:	4544      	cmp	r4, r8
 800894e:	d936      	bls.n	80089be <__hexnan+0x112>
 8008950:	4623      	mov	r3, r4
 8008952:	f1a8 0204 	sub.w	r2, r8, #4
 8008956:	f853 1b04 	ldr.w	r1, [r3], #4
 800895a:	429f      	cmp	r7, r3
 800895c:	f842 1f04 	str.w	r1, [r2, #4]!
 8008960:	d2f9      	bcs.n	8008956 <__hexnan+0xaa>
 8008962:	1b3b      	subs	r3, r7, r4
 8008964:	f023 0303 	bic.w	r3, r3, #3
 8008968:	3304      	adds	r3, #4
 800896a:	3401      	adds	r4, #1
 800896c:	3e03      	subs	r6, #3
 800896e:	42b4      	cmp	r4, r6
 8008970:	bf88      	it	hi
 8008972:	2304      	movhi	r3, #4
 8008974:	2200      	movs	r2, #0
 8008976:	4443      	add	r3, r8
 8008978:	f843 2b04 	str.w	r2, [r3], #4
 800897c:	429f      	cmp	r7, r3
 800897e:	d2fb      	bcs.n	8008978 <__hexnan+0xcc>
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	b91b      	cbnz	r3, 800898c <__hexnan+0xe0>
 8008984:	4547      	cmp	r7, r8
 8008986:	d128      	bne.n	80089da <__hexnan+0x12e>
 8008988:	2301      	movs	r3, #1
 800898a:	603b      	str	r3, [r7, #0]
 800898c:	2005      	movs	r0, #5
 800898e:	b007      	add	sp, #28
 8008990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008994:	3501      	adds	r5, #1
 8008996:	2d08      	cmp	r5, #8
 8008998:	f10b 0b01 	add.w	fp, fp, #1
 800899c:	dd06      	ble.n	80089ac <__hexnan+0x100>
 800899e:	4544      	cmp	r4, r8
 80089a0:	d9c1      	bls.n	8008926 <__hexnan+0x7a>
 80089a2:	2300      	movs	r3, #0
 80089a4:	2501      	movs	r5, #1
 80089a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80089aa:	3c04      	subs	r4, #4
 80089ac:	6822      	ldr	r2, [r4, #0]
 80089ae:	f000 000f 	and.w	r0, r0, #15
 80089b2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80089b6:	6020      	str	r0, [r4, #0]
 80089b8:	e7b5      	b.n	8008926 <__hexnan+0x7a>
 80089ba:	2508      	movs	r5, #8
 80089bc:	e7b3      	b.n	8008926 <__hexnan+0x7a>
 80089be:	9b01      	ldr	r3, [sp, #4]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d0dd      	beq.n	8008980 <__hexnan+0xd4>
 80089c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80089c8:	f1c3 0320 	rsb	r3, r3, #32
 80089cc:	40da      	lsrs	r2, r3
 80089ce:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80089d2:	4013      	ands	r3, r2
 80089d4:	f846 3c04 	str.w	r3, [r6, #-4]
 80089d8:	e7d2      	b.n	8008980 <__hexnan+0xd4>
 80089da:	3f04      	subs	r7, #4
 80089dc:	e7d0      	b.n	8008980 <__hexnan+0xd4>
 80089de:	2004      	movs	r0, #4
 80089e0:	e7d5      	b.n	800898e <__hexnan+0xe2>

080089e2 <__ssputs_r>:
 80089e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089e6:	461f      	mov	r7, r3
 80089e8:	688e      	ldr	r6, [r1, #8]
 80089ea:	4682      	mov	sl, r0
 80089ec:	42be      	cmp	r6, r7
 80089ee:	460c      	mov	r4, r1
 80089f0:	4690      	mov	r8, r2
 80089f2:	680b      	ldr	r3, [r1, #0]
 80089f4:	d82d      	bhi.n	8008a52 <__ssputs_r+0x70>
 80089f6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089fa:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80089fe:	d026      	beq.n	8008a4e <__ssputs_r+0x6c>
 8008a00:	6965      	ldr	r5, [r4, #20]
 8008a02:	6909      	ldr	r1, [r1, #16]
 8008a04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a08:	eba3 0901 	sub.w	r9, r3, r1
 8008a0c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a10:	1c7b      	adds	r3, r7, #1
 8008a12:	444b      	add	r3, r9
 8008a14:	106d      	asrs	r5, r5, #1
 8008a16:	429d      	cmp	r5, r3
 8008a18:	bf38      	it	cc
 8008a1a:	461d      	movcc	r5, r3
 8008a1c:	0553      	lsls	r3, r2, #21
 8008a1e:	d527      	bpl.n	8008a70 <__ssputs_r+0x8e>
 8008a20:	4629      	mov	r1, r5
 8008a22:	f000 f95f 	bl	8008ce4 <_malloc_r>
 8008a26:	4606      	mov	r6, r0
 8008a28:	b360      	cbz	r0, 8008a84 <__ssputs_r+0xa2>
 8008a2a:	464a      	mov	r2, r9
 8008a2c:	6921      	ldr	r1, [r4, #16]
 8008a2e:	f7fe fe36 	bl	800769e <memcpy>
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a3c:	81a3      	strh	r3, [r4, #12]
 8008a3e:	6126      	str	r6, [r4, #16]
 8008a40:	444e      	add	r6, r9
 8008a42:	6026      	str	r6, [r4, #0]
 8008a44:	463e      	mov	r6, r7
 8008a46:	6165      	str	r5, [r4, #20]
 8008a48:	eba5 0509 	sub.w	r5, r5, r9
 8008a4c:	60a5      	str	r5, [r4, #8]
 8008a4e:	42be      	cmp	r6, r7
 8008a50:	d900      	bls.n	8008a54 <__ssputs_r+0x72>
 8008a52:	463e      	mov	r6, r7
 8008a54:	4632      	mov	r2, r6
 8008a56:	4641      	mov	r1, r8
 8008a58:	6820      	ldr	r0, [r4, #0]
 8008a5a:	f7fe fdbf 	bl	80075dc <memmove>
 8008a5e:	2000      	movs	r0, #0
 8008a60:	68a3      	ldr	r3, [r4, #8]
 8008a62:	1b9b      	subs	r3, r3, r6
 8008a64:	60a3      	str	r3, [r4, #8]
 8008a66:	6823      	ldr	r3, [r4, #0]
 8008a68:	4433      	add	r3, r6
 8008a6a:	6023      	str	r3, [r4, #0]
 8008a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a70:	462a      	mov	r2, r5
 8008a72:	f000 ff66 	bl	8009942 <_realloc_r>
 8008a76:	4606      	mov	r6, r0
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	d1e0      	bne.n	8008a3e <__ssputs_r+0x5c>
 8008a7c:	4650      	mov	r0, sl
 8008a7e:	6921      	ldr	r1, [r4, #16]
 8008a80:	f001 f822 	bl	8009ac8 <_free_r>
 8008a84:	230c      	movs	r3, #12
 8008a86:	f8ca 3000 	str.w	r3, [sl]
 8008a8a:	89a3      	ldrh	r3, [r4, #12]
 8008a8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a94:	81a3      	strh	r3, [r4, #12]
 8008a96:	e7e9      	b.n	8008a6c <__ssputs_r+0x8a>

08008a98 <_svfiprintf_r>:
 8008a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a9c:	4698      	mov	r8, r3
 8008a9e:	898b      	ldrh	r3, [r1, #12]
 8008aa0:	4607      	mov	r7, r0
 8008aa2:	061b      	lsls	r3, r3, #24
 8008aa4:	460d      	mov	r5, r1
 8008aa6:	4614      	mov	r4, r2
 8008aa8:	b09d      	sub	sp, #116	@ 0x74
 8008aaa:	d510      	bpl.n	8008ace <_svfiprintf_r+0x36>
 8008aac:	690b      	ldr	r3, [r1, #16]
 8008aae:	b973      	cbnz	r3, 8008ace <_svfiprintf_r+0x36>
 8008ab0:	2140      	movs	r1, #64	@ 0x40
 8008ab2:	f000 f917 	bl	8008ce4 <_malloc_r>
 8008ab6:	6028      	str	r0, [r5, #0]
 8008ab8:	6128      	str	r0, [r5, #16]
 8008aba:	b930      	cbnz	r0, 8008aca <_svfiprintf_r+0x32>
 8008abc:	230c      	movs	r3, #12
 8008abe:	603b      	str	r3, [r7, #0]
 8008ac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ac4:	b01d      	add	sp, #116	@ 0x74
 8008ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aca:	2340      	movs	r3, #64	@ 0x40
 8008acc:	616b      	str	r3, [r5, #20]
 8008ace:	2300      	movs	r3, #0
 8008ad0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ad2:	2320      	movs	r3, #32
 8008ad4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ad8:	2330      	movs	r3, #48	@ 0x30
 8008ada:	f04f 0901 	mov.w	r9, #1
 8008ade:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ae2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008c7c <_svfiprintf_r+0x1e4>
 8008ae6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008aea:	4623      	mov	r3, r4
 8008aec:	469a      	mov	sl, r3
 8008aee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008af2:	b10a      	cbz	r2, 8008af8 <_svfiprintf_r+0x60>
 8008af4:	2a25      	cmp	r2, #37	@ 0x25
 8008af6:	d1f9      	bne.n	8008aec <_svfiprintf_r+0x54>
 8008af8:	ebba 0b04 	subs.w	fp, sl, r4
 8008afc:	d00b      	beq.n	8008b16 <_svfiprintf_r+0x7e>
 8008afe:	465b      	mov	r3, fp
 8008b00:	4622      	mov	r2, r4
 8008b02:	4629      	mov	r1, r5
 8008b04:	4638      	mov	r0, r7
 8008b06:	f7ff ff6c 	bl	80089e2 <__ssputs_r>
 8008b0a:	3001      	adds	r0, #1
 8008b0c:	f000 80a7 	beq.w	8008c5e <_svfiprintf_r+0x1c6>
 8008b10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b12:	445a      	add	r2, fp
 8008b14:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b16:	f89a 3000 	ldrb.w	r3, [sl]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	f000 809f 	beq.w	8008c5e <_svfiprintf_r+0x1c6>
 8008b20:	2300      	movs	r3, #0
 8008b22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008b26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b2a:	f10a 0a01 	add.w	sl, sl, #1
 8008b2e:	9304      	str	r3, [sp, #16]
 8008b30:	9307      	str	r3, [sp, #28]
 8008b32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b36:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b38:	4654      	mov	r4, sl
 8008b3a:	2205      	movs	r2, #5
 8008b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b40:	484e      	ldr	r0, [pc, #312]	@ (8008c7c <_svfiprintf_r+0x1e4>)
 8008b42:	f7fe fd9e 	bl	8007682 <memchr>
 8008b46:	9a04      	ldr	r2, [sp, #16]
 8008b48:	b9d8      	cbnz	r0, 8008b82 <_svfiprintf_r+0xea>
 8008b4a:	06d0      	lsls	r0, r2, #27
 8008b4c:	bf44      	itt	mi
 8008b4e:	2320      	movmi	r3, #32
 8008b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b54:	0711      	lsls	r1, r2, #28
 8008b56:	bf44      	itt	mi
 8008b58:	232b      	movmi	r3, #43	@ 0x2b
 8008b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b5e:	f89a 3000 	ldrb.w	r3, [sl]
 8008b62:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b64:	d015      	beq.n	8008b92 <_svfiprintf_r+0xfa>
 8008b66:	4654      	mov	r4, sl
 8008b68:	2000      	movs	r0, #0
 8008b6a:	f04f 0c0a 	mov.w	ip, #10
 8008b6e:	9a07      	ldr	r2, [sp, #28]
 8008b70:	4621      	mov	r1, r4
 8008b72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b76:	3b30      	subs	r3, #48	@ 0x30
 8008b78:	2b09      	cmp	r3, #9
 8008b7a:	d94b      	bls.n	8008c14 <_svfiprintf_r+0x17c>
 8008b7c:	b1b0      	cbz	r0, 8008bac <_svfiprintf_r+0x114>
 8008b7e:	9207      	str	r2, [sp, #28]
 8008b80:	e014      	b.n	8008bac <_svfiprintf_r+0x114>
 8008b82:	eba0 0308 	sub.w	r3, r0, r8
 8008b86:	fa09 f303 	lsl.w	r3, r9, r3
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	46a2      	mov	sl, r4
 8008b8e:	9304      	str	r3, [sp, #16]
 8008b90:	e7d2      	b.n	8008b38 <_svfiprintf_r+0xa0>
 8008b92:	9b03      	ldr	r3, [sp, #12]
 8008b94:	1d19      	adds	r1, r3, #4
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	9103      	str	r1, [sp, #12]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	bfbb      	ittet	lt
 8008b9e:	425b      	neglt	r3, r3
 8008ba0:	f042 0202 	orrlt.w	r2, r2, #2
 8008ba4:	9307      	strge	r3, [sp, #28]
 8008ba6:	9307      	strlt	r3, [sp, #28]
 8008ba8:	bfb8      	it	lt
 8008baa:	9204      	strlt	r2, [sp, #16]
 8008bac:	7823      	ldrb	r3, [r4, #0]
 8008bae:	2b2e      	cmp	r3, #46	@ 0x2e
 8008bb0:	d10a      	bne.n	8008bc8 <_svfiprintf_r+0x130>
 8008bb2:	7863      	ldrb	r3, [r4, #1]
 8008bb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bb6:	d132      	bne.n	8008c1e <_svfiprintf_r+0x186>
 8008bb8:	9b03      	ldr	r3, [sp, #12]
 8008bba:	3402      	adds	r4, #2
 8008bbc:	1d1a      	adds	r2, r3, #4
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	9203      	str	r2, [sp, #12]
 8008bc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008bc6:	9305      	str	r3, [sp, #20]
 8008bc8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008c80 <_svfiprintf_r+0x1e8>
 8008bcc:	2203      	movs	r2, #3
 8008bce:	4650      	mov	r0, sl
 8008bd0:	7821      	ldrb	r1, [r4, #0]
 8008bd2:	f7fe fd56 	bl	8007682 <memchr>
 8008bd6:	b138      	cbz	r0, 8008be8 <_svfiprintf_r+0x150>
 8008bd8:	2240      	movs	r2, #64	@ 0x40
 8008bda:	9b04      	ldr	r3, [sp, #16]
 8008bdc:	eba0 000a 	sub.w	r0, r0, sl
 8008be0:	4082      	lsls	r2, r0
 8008be2:	4313      	orrs	r3, r2
 8008be4:	3401      	adds	r4, #1
 8008be6:	9304      	str	r3, [sp, #16]
 8008be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bec:	2206      	movs	r2, #6
 8008bee:	4825      	ldr	r0, [pc, #148]	@ (8008c84 <_svfiprintf_r+0x1ec>)
 8008bf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008bf4:	f7fe fd45 	bl	8007682 <memchr>
 8008bf8:	2800      	cmp	r0, #0
 8008bfa:	d036      	beq.n	8008c6a <_svfiprintf_r+0x1d2>
 8008bfc:	4b22      	ldr	r3, [pc, #136]	@ (8008c88 <_svfiprintf_r+0x1f0>)
 8008bfe:	bb1b      	cbnz	r3, 8008c48 <_svfiprintf_r+0x1b0>
 8008c00:	9b03      	ldr	r3, [sp, #12]
 8008c02:	3307      	adds	r3, #7
 8008c04:	f023 0307 	bic.w	r3, r3, #7
 8008c08:	3308      	adds	r3, #8
 8008c0a:	9303      	str	r3, [sp, #12]
 8008c0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c0e:	4433      	add	r3, r6
 8008c10:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c12:	e76a      	b.n	8008aea <_svfiprintf_r+0x52>
 8008c14:	460c      	mov	r4, r1
 8008c16:	2001      	movs	r0, #1
 8008c18:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c1c:	e7a8      	b.n	8008b70 <_svfiprintf_r+0xd8>
 8008c1e:	2300      	movs	r3, #0
 8008c20:	f04f 0c0a 	mov.w	ip, #10
 8008c24:	4619      	mov	r1, r3
 8008c26:	3401      	adds	r4, #1
 8008c28:	9305      	str	r3, [sp, #20]
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c30:	3a30      	subs	r2, #48	@ 0x30
 8008c32:	2a09      	cmp	r2, #9
 8008c34:	d903      	bls.n	8008c3e <_svfiprintf_r+0x1a6>
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d0c6      	beq.n	8008bc8 <_svfiprintf_r+0x130>
 8008c3a:	9105      	str	r1, [sp, #20]
 8008c3c:	e7c4      	b.n	8008bc8 <_svfiprintf_r+0x130>
 8008c3e:	4604      	mov	r4, r0
 8008c40:	2301      	movs	r3, #1
 8008c42:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c46:	e7f0      	b.n	8008c2a <_svfiprintf_r+0x192>
 8008c48:	ab03      	add	r3, sp, #12
 8008c4a:	9300      	str	r3, [sp, #0]
 8008c4c:	462a      	mov	r2, r5
 8008c4e:	4638      	mov	r0, r7
 8008c50:	4b0e      	ldr	r3, [pc, #56]	@ (8008c8c <_svfiprintf_r+0x1f4>)
 8008c52:	a904      	add	r1, sp, #16
 8008c54:	f7fc ff82 	bl	8005b5c <_printf_float>
 8008c58:	1c42      	adds	r2, r0, #1
 8008c5a:	4606      	mov	r6, r0
 8008c5c:	d1d6      	bne.n	8008c0c <_svfiprintf_r+0x174>
 8008c5e:	89ab      	ldrh	r3, [r5, #12]
 8008c60:	065b      	lsls	r3, r3, #25
 8008c62:	f53f af2d 	bmi.w	8008ac0 <_svfiprintf_r+0x28>
 8008c66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c68:	e72c      	b.n	8008ac4 <_svfiprintf_r+0x2c>
 8008c6a:	ab03      	add	r3, sp, #12
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	462a      	mov	r2, r5
 8008c70:	4638      	mov	r0, r7
 8008c72:	4b06      	ldr	r3, [pc, #24]	@ (8008c8c <_svfiprintf_r+0x1f4>)
 8008c74:	a904      	add	r1, sp, #16
 8008c76:	f7fd fa0f 	bl	8006098 <_printf_i>
 8008c7a:	e7ed      	b.n	8008c58 <_svfiprintf_r+0x1c0>
 8008c7c:	0800c666 	.word	0x0800c666
 8008c80:	0800c66c 	.word	0x0800c66c
 8008c84:	0800c670 	.word	0x0800c670
 8008c88:	08005b5d 	.word	0x08005b5d
 8008c8c:	080089e3 	.word	0x080089e3

08008c90 <malloc>:
 8008c90:	4b02      	ldr	r3, [pc, #8]	@ (8008c9c <malloc+0xc>)
 8008c92:	4601      	mov	r1, r0
 8008c94:	6818      	ldr	r0, [r3, #0]
 8008c96:	f000 b825 	b.w	8008ce4 <_malloc_r>
 8008c9a:	bf00      	nop
 8008c9c:	200001ac 	.word	0x200001ac

08008ca0 <sbrk_aligned>:
 8008ca0:	b570      	push	{r4, r5, r6, lr}
 8008ca2:	4e0f      	ldr	r6, [pc, #60]	@ (8008ce0 <sbrk_aligned+0x40>)
 8008ca4:	460c      	mov	r4, r1
 8008ca6:	6831      	ldr	r1, [r6, #0]
 8008ca8:	4605      	mov	r5, r0
 8008caa:	b911      	cbnz	r1, 8008cb2 <sbrk_aligned+0x12>
 8008cac:	f000 feb8 	bl	8009a20 <_sbrk_r>
 8008cb0:	6030      	str	r0, [r6, #0]
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	4628      	mov	r0, r5
 8008cb6:	f000 feb3 	bl	8009a20 <_sbrk_r>
 8008cba:	1c43      	adds	r3, r0, #1
 8008cbc:	d103      	bne.n	8008cc6 <sbrk_aligned+0x26>
 8008cbe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008cc2:	4620      	mov	r0, r4
 8008cc4:	bd70      	pop	{r4, r5, r6, pc}
 8008cc6:	1cc4      	adds	r4, r0, #3
 8008cc8:	f024 0403 	bic.w	r4, r4, #3
 8008ccc:	42a0      	cmp	r0, r4
 8008cce:	d0f8      	beq.n	8008cc2 <sbrk_aligned+0x22>
 8008cd0:	1a21      	subs	r1, r4, r0
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	f000 fea4 	bl	8009a20 <_sbrk_r>
 8008cd8:	3001      	adds	r0, #1
 8008cda:	d1f2      	bne.n	8008cc2 <sbrk_aligned+0x22>
 8008cdc:	e7ef      	b.n	8008cbe <sbrk_aligned+0x1e>
 8008cde:	bf00      	nop
 8008ce0:	200008f4 	.word	0x200008f4

08008ce4 <_malloc_r>:
 8008ce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ce8:	1ccd      	adds	r5, r1, #3
 8008cea:	f025 0503 	bic.w	r5, r5, #3
 8008cee:	3508      	adds	r5, #8
 8008cf0:	2d0c      	cmp	r5, #12
 8008cf2:	bf38      	it	cc
 8008cf4:	250c      	movcc	r5, #12
 8008cf6:	2d00      	cmp	r5, #0
 8008cf8:	4606      	mov	r6, r0
 8008cfa:	db01      	blt.n	8008d00 <_malloc_r+0x1c>
 8008cfc:	42a9      	cmp	r1, r5
 8008cfe:	d904      	bls.n	8008d0a <_malloc_r+0x26>
 8008d00:	230c      	movs	r3, #12
 8008d02:	6033      	str	r3, [r6, #0]
 8008d04:	2000      	movs	r0, #0
 8008d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008de0 <_malloc_r+0xfc>
 8008d0e:	f000 f923 	bl	8008f58 <__malloc_lock>
 8008d12:	f8d8 3000 	ldr.w	r3, [r8]
 8008d16:	461c      	mov	r4, r3
 8008d18:	bb44      	cbnz	r4, 8008d6c <_malloc_r+0x88>
 8008d1a:	4629      	mov	r1, r5
 8008d1c:	4630      	mov	r0, r6
 8008d1e:	f7ff ffbf 	bl	8008ca0 <sbrk_aligned>
 8008d22:	1c43      	adds	r3, r0, #1
 8008d24:	4604      	mov	r4, r0
 8008d26:	d158      	bne.n	8008dda <_malloc_r+0xf6>
 8008d28:	f8d8 4000 	ldr.w	r4, [r8]
 8008d2c:	4627      	mov	r7, r4
 8008d2e:	2f00      	cmp	r7, #0
 8008d30:	d143      	bne.n	8008dba <_malloc_r+0xd6>
 8008d32:	2c00      	cmp	r4, #0
 8008d34:	d04b      	beq.n	8008dce <_malloc_r+0xea>
 8008d36:	6823      	ldr	r3, [r4, #0]
 8008d38:	4639      	mov	r1, r7
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	eb04 0903 	add.w	r9, r4, r3
 8008d40:	f000 fe6e 	bl	8009a20 <_sbrk_r>
 8008d44:	4581      	cmp	r9, r0
 8008d46:	d142      	bne.n	8008dce <_malloc_r+0xea>
 8008d48:	6821      	ldr	r1, [r4, #0]
 8008d4a:	4630      	mov	r0, r6
 8008d4c:	1a6d      	subs	r5, r5, r1
 8008d4e:	4629      	mov	r1, r5
 8008d50:	f7ff ffa6 	bl	8008ca0 <sbrk_aligned>
 8008d54:	3001      	adds	r0, #1
 8008d56:	d03a      	beq.n	8008dce <_malloc_r+0xea>
 8008d58:	6823      	ldr	r3, [r4, #0]
 8008d5a:	442b      	add	r3, r5
 8008d5c:	6023      	str	r3, [r4, #0]
 8008d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d62:	685a      	ldr	r2, [r3, #4]
 8008d64:	bb62      	cbnz	r2, 8008dc0 <_malloc_r+0xdc>
 8008d66:	f8c8 7000 	str.w	r7, [r8]
 8008d6a:	e00f      	b.n	8008d8c <_malloc_r+0xa8>
 8008d6c:	6822      	ldr	r2, [r4, #0]
 8008d6e:	1b52      	subs	r2, r2, r5
 8008d70:	d420      	bmi.n	8008db4 <_malloc_r+0xd0>
 8008d72:	2a0b      	cmp	r2, #11
 8008d74:	d917      	bls.n	8008da6 <_malloc_r+0xc2>
 8008d76:	1961      	adds	r1, r4, r5
 8008d78:	42a3      	cmp	r3, r4
 8008d7a:	6025      	str	r5, [r4, #0]
 8008d7c:	bf18      	it	ne
 8008d7e:	6059      	strne	r1, [r3, #4]
 8008d80:	6863      	ldr	r3, [r4, #4]
 8008d82:	bf08      	it	eq
 8008d84:	f8c8 1000 	streq.w	r1, [r8]
 8008d88:	5162      	str	r2, [r4, r5]
 8008d8a:	604b      	str	r3, [r1, #4]
 8008d8c:	4630      	mov	r0, r6
 8008d8e:	f000 f8e9 	bl	8008f64 <__malloc_unlock>
 8008d92:	f104 000b 	add.w	r0, r4, #11
 8008d96:	1d23      	adds	r3, r4, #4
 8008d98:	f020 0007 	bic.w	r0, r0, #7
 8008d9c:	1ac2      	subs	r2, r0, r3
 8008d9e:	bf1c      	itt	ne
 8008da0:	1a1b      	subne	r3, r3, r0
 8008da2:	50a3      	strne	r3, [r4, r2]
 8008da4:	e7af      	b.n	8008d06 <_malloc_r+0x22>
 8008da6:	6862      	ldr	r2, [r4, #4]
 8008da8:	42a3      	cmp	r3, r4
 8008daa:	bf0c      	ite	eq
 8008dac:	f8c8 2000 	streq.w	r2, [r8]
 8008db0:	605a      	strne	r2, [r3, #4]
 8008db2:	e7eb      	b.n	8008d8c <_malloc_r+0xa8>
 8008db4:	4623      	mov	r3, r4
 8008db6:	6864      	ldr	r4, [r4, #4]
 8008db8:	e7ae      	b.n	8008d18 <_malloc_r+0x34>
 8008dba:	463c      	mov	r4, r7
 8008dbc:	687f      	ldr	r7, [r7, #4]
 8008dbe:	e7b6      	b.n	8008d2e <_malloc_r+0x4a>
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	42a3      	cmp	r3, r4
 8008dc6:	d1fb      	bne.n	8008dc0 <_malloc_r+0xdc>
 8008dc8:	2300      	movs	r3, #0
 8008dca:	6053      	str	r3, [r2, #4]
 8008dcc:	e7de      	b.n	8008d8c <_malloc_r+0xa8>
 8008dce:	230c      	movs	r3, #12
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	6033      	str	r3, [r6, #0]
 8008dd4:	f000 f8c6 	bl	8008f64 <__malloc_unlock>
 8008dd8:	e794      	b.n	8008d04 <_malloc_r+0x20>
 8008dda:	6005      	str	r5, [r0, #0]
 8008ddc:	e7d6      	b.n	8008d8c <_malloc_r+0xa8>
 8008dde:	bf00      	nop
 8008de0:	200008f8 	.word	0x200008f8

08008de4 <__ascii_mbtowc>:
 8008de4:	b082      	sub	sp, #8
 8008de6:	b901      	cbnz	r1, 8008dea <__ascii_mbtowc+0x6>
 8008de8:	a901      	add	r1, sp, #4
 8008dea:	b142      	cbz	r2, 8008dfe <__ascii_mbtowc+0x1a>
 8008dec:	b14b      	cbz	r3, 8008e02 <__ascii_mbtowc+0x1e>
 8008dee:	7813      	ldrb	r3, [r2, #0]
 8008df0:	600b      	str	r3, [r1, #0]
 8008df2:	7812      	ldrb	r2, [r2, #0]
 8008df4:	1e10      	subs	r0, r2, #0
 8008df6:	bf18      	it	ne
 8008df8:	2001      	movne	r0, #1
 8008dfa:	b002      	add	sp, #8
 8008dfc:	4770      	bx	lr
 8008dfe:	4610      	mov	r0, r2
 8008e00:	e7fb      	b.n	8008dfa <__ascii_mbtowc+0x16>
 8008e02:	f06f 0001 	mvn.w	r0, #1
 8008e06:	e7f8      	b.n	8008dfa <__ascii_mbtowc+0x16>

08008e08 <__sflush_r>:
 8008e08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0e:	0716      	lsls	r6, r2, #28
 8008e10:	4605      	mov	r5, r0
 8008e12:	460c      	mov	r4, r1
 8008e14:	d454      	bmi.n	8008ec0 <__sflush_r+0xb8>
 8008e16:	684b      	ldr	r3, [r1, #4]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	dc02      	bgt.n	8008e22 <__sflush_r+0x1a>
 8008e1c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	dd48      	ble.n	8008eb4 <__sflush_r+0xac>
 8008e22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e24:	2e00      	cmp	r6, #0
 8008e26:	d045      	beq.n	8008eb4 <__sflush_r+0xac>
 8008e28:	2300      	movs	r3, #0
 8008e2a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008e2e:	682f      	ldr	r7, [r5, #0]
 8008e30:	6a21      	ldr	r1, [r4, #32]
 8008e32:	602b      	str	r3, [r5, #0]
 8008e34:	d030      	beq.n	8008e98 <__sflush_r+0x90>
 8008e36:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e38:	89a3      	ldrh	r3, [r4, #12]
 8008e3a:	0759      	lsls	r1, r3, #29
 8008e3c:	d505      	bpl.n	8008e4a <__sflush_r+0x42>
 8008e3e:	6863      	ldr	r3, [r4, #4]
 8008e40:	1ad2      	subs	r2, r2, r3
 8008e42:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e44:	b10b      	cbz	r3, 8008e4a <__sflush_r+0x42>
 8008e46:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e48:	1ad2      	subs	r2, r2, r3
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008e50:	6a21      	ldr	r1, [r4, #32]
 8008e52:	47b0      	blx	r6
 8008e54:	1c43      	adds	r3, r0, #1
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	d106      	bne.n	8008e68 <__sflush_r+0x60>
 8008e5a:	6829      	ldr	r1, [r5, #0]
 8008e5c:	291d      	cmp	r1, #29
 8008e5e:	d82b      	bhi.n	8008eb8 <__sflush_r+0xb0>
 8008e60:	4a28      	ldr	r2, [pc, #160]	@ (8008f04 <__sflush_r+0xfc>)
 8008e62:	410a      	asrs	r2, r1
 8008e64:	07d6      	lsls	r6, r2, #31
 8008e66:	d427      	bmi.n	8008eb8 <__sflush_r+0xb0>
 8008e68:	2200      	movs	r2, #0
 8008e6a:	6062      	str	r2, [r4, #4]
 8008e6c:	6922      	ldr	r2, [r4, #16]
 8008e6e:	04d9      	lsls	r1, r3, #19
 8008e70:	6022      	str	r2, [r4, #0]
 8008e72:	d504      	bpl.n	8008e7e <__sflush_r+0x76>
 8008e74:	1c42      	adds	r2, r0, #1
 8008e76:	d101      	bne.n	8008e7c <__sflush_r+0x74>
 8008e78:	682b      	ldr	r3, [r5, #0]
 8008e7a:	b903      	cbnz	r3, 8008e7e <__sflush_r+0x76>
 8008e7c:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e7e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e80:	602f      	str	r7, [r5, #0]
 8008e82:	b1b9      	cbz	r1, 8008eb4 <__sflush_r+0xac>
 8008e84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e88:	4299      	cmp	r1, r3
 8008e8a:	d002      	beq.n	8008e92 <__sflush_r+0x8a>
 8008e8c:	4628      	mov	r0, r5
 8008e8e:	f000 fe1b 	bl	8009ac8 <_free_r>
 8008e92:	2300      	movs	r3, #0
 8008e94:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e96:	e00d      	b.n	8008eb4 <__sflush_r+0xac>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	47b0      	blx	r6
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	1c50      	adds	r0, r2, #1
 8008ea2:	d1c9      	bne.n	8008e38 <__sflush_r+0x30>
 8008ea4:	682b      	ldr	r3, [r5, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d0c6      	beq.n	8008e38 <__sflush_r+0x30>
 8008eaa:	2b1d      	cmp	r3, #29
 8008eac:	d001      	beq.n	8008eb2 <__sflush_r+0xaa>
 8008eae:	2b16      	cmp	r3, #22
 8008eb0:	d11d      	bne.n	8008eee <__sflush_r+0xe6>
 8008eb2:	602f      	str	r7, [r5, #0]
 8008eb4:	2000      	movs	r0, #0
 8008eb6:	e021      	b.n	8008efc <__sflush_r+0xf4>
 8008eb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ebc:	b21b      	sxth	r3, r3
 8008ebe:	e01a      	b.n	8008ef6 <__sflush_r+0xee>
 8008ec0:	690f      	ldr	r7, [r1, #16]
 8008ec2:	2f00      	cmp	r7, #0
 8008ec4:	d0f6      	beq.n	8008eb4 <__sflush_r+0xac>
 8008ec6:	0793      	lsls	r3, r2, #30
 8008ec8:	bf18      	it	ne
 8008eca:	2300      	movne	r3, #0
 8008ecc:	680e      	ldr	r6, [r1, #0]
 8008ece:	bf08      	it	eq
 8008ed0:	694b      	ldreq	r3, [r1, #20]
 8008ed2:	1bf6      	subs	r6, r6, r7
 8008ed4:	600f      	str	r7, [r1, #0]
 8008ed6:	608b      	str	r3, [r1, #8]
 8008ed8:	2e00      	cmp	r6, #0
 8008eda:	ddeb      	ble.n	8008eb4 <__sflush_r+0xac>
 8008edc:	4633      	mov	r3, r6
 8008ede:	463a      	mov	r2, r7
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	6a21      	ldr	r1, [r4, #32]
 8008ee4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008ee8:	47e0      	blx	ip
 8008eea:	2800      	cmp	r0, #0
 8008eec:	dc07      	bgt.n	8008efe <__sflush_r+0xf6>
 8008eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ef6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008efa:	81a3      	strh	r3, [r4, #12]
 8008efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008efe:	4407      	add	r7, r0
 8008f00:	1a36      	subs	r6, r6, r0
 8008f02:	e7e9      	b.n	8008ed8 <__sflush_r+0xd0>
 8008f04:	dfbffffe 	.word	0xdfbffffe

08008f08 <_fflush_r>:
 8008f08:	b538      	push	{r3, r4, r5, lr}
 8008f0a:	690b      	ldr	r3, [r1, #16]
 8008f0c:	4605      	mov	r5, r0
 8008f0e:	460c      	mov	r4, r1
 8008f10:	b913      	cbnz	r3, 8008f18 <_fflush_r+0x10>
 8008f12:	2500      	movs	r5, #0
 8008f14:	4628      	mov	r0, r5
 8008f16:	bd38      	pop	{r3, r4, r5, pc}
 8008f18:	b118      	cbz	r0, 8008f22 <_fflush_r+0x1a>
 8008f1a:	6a03      	ldr	r3, [r0, #32]
 8008f1c:	b90b      	cbnz	r3, 8008f22 <_fflush_r+0x1a>
 8008f1e:	f7fd fc97 	bl	8006850 <__sinit>
 8008f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d0f3      	beq.n	8008f12 <_fflush_r+0xa>
 8008f2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f2c:	07d0      	lsls	r0, r2, #31
 8008f2e:	d404      	bmi.n	8008f3a <_fflush_r+0x32>
 8008f30:	0599      	lsls	r1, r3, #22
 8008f32:	d402      	bmi.n	8008f3a <_fflush_r+0x32>
 8008f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f36:	f7fe fba2 	bl	800767e <__retarget_lock_acquire_recursive>
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	f7ff ff63 	bl	8008e08 <__sflush_r>
 8008f42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f44:	4605      	mov	r5, r0
 8008f46:	07da      	lsls	r2, r3, #31
 8008f48:	d4e4      	bmi.n	8008f14 <_fflush_r+0xc>
 8008f4a:	89a3      	ldrh	r3, [r4, #12]
 8008f4c:	059b      	lsls	r3, r3, #22
 8008f4e:	d4e1      	bmi.n	8008f14 <_fflush_r+0xc>
 8008f50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f52:	f7fe fb95 	bl	8007680 <__retarget_lock_release_recursive>
 8008f56:	e7dd      	b.n	8008f14 <_fflush_r+0xc>

08008f58 <__malloc_lock>:
 8008f58:	4801      	ldr	r0, [pc, #4]	@ (8008f60 <__malloc_lock+0x8>)
 8008f5a:	f7fe bb90 	b.w	800767e <__retarget_lock_acquire_recursive>
 8008f5e:	bf00      	nop
 8008f60:	200008f0 	.word	0x200008f0

08008f64 <__malloc_unlock>:
 8008f64:	4801      	ldr	r0, [pc, #4]	@ (8008f6c <__malloc_unlock+0x8>)
 8008f66:	f7fe bb8b 	b.w	8007680 <__retarget_lock_release_recursive>
 8008f6a:	bf00      	nop
 8008f6c:	200008f0 	.word	0x200008f0

08008f70 <_Balloc>:
 8008f70:	b570      	push	{r4, r5, r6, lr}
 8008f72:	69c6      	ldr	r6, [r0, #28]
 8008f74:	4604      	mov	r4, r0
 8008f76:	460d      	mov	r5, r1
 8008f78:	b976      	cbnz	r6, 8008f98 <_Balloc+0x28>
 8008f7a:	2010      	movs	r0, #16
 8008f7c:	f7ff fe88 	bl	8008c90 <malloc>
 8008f80:	4602      	mov	r2, r0
 8008f82:	61e0      	str	r0, [r4, #28]
 8008f84:	b920      	cbnz	r0, 8008f90 <_Balloc+0x20>
 8008f86:	216b      	movs	r1, #107	@ 0x6b
 8008f88:	4b17      	ldr	r3, [pc, #92]	@ (8008fe8 <_Balloc+0x78>)
 8008f8a:	4818      	ldr	r0, [pc, #96]	@ (8008fec <_Balloc+0x7c>)
 8008f8c:	f000 fd6a 	bl	8009a64 <__assert_func>
 8008f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f94:	6006      	str	r6, [r0, #0]
 8008f96:	60c6      	str	r6, [r0, #12]
 8008f98:	69e6      	ldr	r6, [r4, #28]
 8008f9a:	68f3      	ldr	r3, [r6, #12]
 8008f9c:	b183      	cbz	r3, 8008fc0 <_Balloc+0x50>
 8008f9e:	69e3      	ldr	r3, [r4, #28]
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008fa6:	b9b8      	cbnz	r0, 8008fd8 <_Balloc+0x68>
 8008fa8:	2101      	movs	r1, #1
 8008faa:	fa01 f605 	lsl.w	r6, r1, r5
 8008fae:	1d72      	adds	r2, r6, #5
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	0092      	lsls	r2, r2, #2
 8008fb4:	f000 fd74 	bl	8009aa0 <_calloc_r>
 8008fb8:	b160      	cbz	r0, 8008fd4 <_Balloc+0x64>
 8008fba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008fbe:	e00e      	b.n	8008fde <_Balloc+0x6e>
 8008fc0:	2221      	movs	r2, #33	@ 0x21
 8008fc2:	2104      	movs	r1, #4
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	f000 fd6b 	bl	8009aa0 <_calloc_r>
 8008fca:	69e3      	ldr	r3, [r4, #28]
 8008fcc:	60f0      	str	r0, [r6, #12]
 8008fce:	68db      	ldr	r3, [r3, #12]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1e4      	bne.n	8008f9e <_Balloc+0x2e>
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	bd70      	pop	{r4, r5, r6, pc}
 8008fd8:	6802      	ldr	r2, [r0, #0]
 8008fda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008fde:	2300      	movs	r3, #0
 8008fe0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fe4:	e7f7      	b.n	8008fd6 <_Balloc+0x66>
 8008fe6:	bf00      	nop
 8008fe8:	0800c586 	.word	0x0800c586
 8008fec:	0800c677 	.word	0x0800c677

08008ff0 <_Bfree>:
 8008ff0:	b570      	push	{r4, r5, r6, lr}
 8008ff2:	69c6      	ldr	r6, [r0, #28]
 8008ff4:	4605      	mov	r5, r0
 8008ff6:	460c      	mov	r4, r1
 8008ff8:	b976      	cbnz	r6, 8009018 <_Bfree+0x28>
 8008ffa:	2010      	movs	r0, #16
 8008ffc:	f7ff fe48 	bl	8008c90 <malloc>
 8009000:	4602      	mov	r2, r0
 8009002:	61e8      	str	r0, [r5, #28]
 8009004:	b920      	cbnz	r0, 8009010 <_Bfree+0x20>
 8009006:	218f      	movs	r1, #143	@ 0x8f
 8009008:	4b08      	ldr	r3, [pc, #32]	@ (800902c <_Bfree+0x3c>)
 800900a:	4809      	ldr	r0, [pc, #36]	@ (8009030 <_Bfree+0x40>)
 800900c:	f000 fd2a 	bl	8009a64 <__assert_func>
 8009010:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009014:	6006      	str	r6, [r0, #0]
 8009016:	60c6      	str	r6, [r0, #12]
 8009018:	b13c      	cbz	r4, 800902a <_Bfree+0x3a>
 800901a:	69eb      	ldr	r3, [r5, #28]
 800901c:	6862      	ldr	r2, [r4, #4]
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009024:	6021      	str	r1, [r4, #0]
 8009026:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800902a:	bd70      	pop	{r4, r5, r6, pc}
 800902c:	0800c586 	.word	0x0800c586
 8009030:	0800c677 	.word	0x0800c677

08009034 <__multadd>:
 8009034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009038:	4607      	mov	r7, r0
 800903a:	460c      	mov	r4, r1
 800903c:	461e      	mov	r6, r3
 800903e:	2000      	movs	r0, #0
 8009040:	690d      	ldr	r5, [r1, #16]
 8009042:	f101 0c14 	add.w	ip, r1, #20
 8009046:	f8dc 3000 	ldr.w	r3, [ip]
 800904a:	3001      	adds	r0, #1
 800904c:	b299      	uxth	r1, r3
 800904e:	fb02 6101 	mla	r1, r2, r1, r6
 8009052:	0c1e      	lsrs	r6, r3, #16
 8009054:	0c0b      	lsrs	r3, r1, #16
 8009056:	fb02 3306 	mla	r3, r2, r6, r3
 800905a:	b289      	uxth	r1, r1
 800905c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009060:	4285      	cmp	r5, r0
 8009062:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009066:	f84c 1b04 	str.w	r1, [ip], #4
 800906a:	dcec      	bgt.n	8009046 <__multadd+0x12>
 800906c:	b30e      	cbz	r6, 80090b2 <__multadd+0x7e>
 800906e:	68a3      	ldr	r3, [r4, #8]
 8009070:	42ab      	cmp	r3, r5
 8009072:	dc19      	bgt.n	80090a8 <__multadd+0x74>
 8009074:	6861      	ldr	r1, [r4, #4]
 8009076:	4638      	mov	r0, r7
 8009078:	3101      	adds	r1, #1
 800907a:	f7ff ff79 	bl	8008f70 <_Balloc>
 800907e:	4680      	mov	r8, r0
 8009080:	b928      	cbnz	r0, 800908e <__multadd+0x5a>
 8009082:	4602      	mov	r2, r0
 8009084:	21ba      	movs	r1, #186	@ 0xba
 8009086:	4b0c      	ldr	r3, [pc, #48]	@ (80090b8 <__multadd+0x84>)
 8009088:	480c      	ldr	r0, [pc, #48]	@ (80090bc <__multadd+0x88>)
 800908a:	f000 fceb 	bl	8009a64 <__assert_func>
 800908e:	6922      	ldr	r2, [r4, #16]
 8009090:	f104 010c 	add.w	r1, r4, #12
 8009094:	3202      	adds	r2, #2
 8009096:	0092      	lsls	r2, r2, #2
 8009098:	300c      	adds	r0, #12
 800909a:	f7fe fb00 	bl	800769e <memcpy>
 800909e:	4621      	mov	r1, r4
 80090a0:	4638      	mov	r0, r7
 80090a2:	f7ff ffa5 	bl	8008ff0 <_Bfree>
 80090a6:	4644      	mov	r4, r8
 80090a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090ac:	3501      	adds	r5, #1
 80090ae:	615e      	str	r6, [r3, #20]
 80090b0:	6125      	str	r5, [r4, #16]
 80090b2:	4620      	mov	r0, r4
 80090b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090b8:	0800c5f5 	.word	0x0800c5f5
 80090bc:	0800c677 	.word	0x0800c677

080090c0 <__s2b>:
 80090c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090c4:	4615      	mov	r5, r2
 80090c6:	2209      	movs	r2, #9
 80090c8:	461f      	mov	r7, r3
 80090ca:	3308      	adds	r3, #8
 80090cc:	460c      	mov	r4, r1
 80090ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80090d2:	4606      	mov	r6, r0
 80090d4:	2201      	movs	r2, #1
 80090d6:	2100      	movs	r1, #0
 80090d8:	429a      	cmp	r2, r3
 80090da:	db09      	blt.n	80090f0 <__s2b+0x30>
 80090dc:	4630      	mov	r0, r6
 80090de:	f7ff ff47 	bl	8008f70 <_Balloc>
 80090e2:	b940      	cbnz	r0, 80090f6 <__s2b+0x36>
 80090e4:	4602      	mov	r2, r0
 80090e6:	21d3      	movs	r1, #211	@ 0xd3
 80090e8:	4b18      	ldr	r3, [pc, #96]	@ (800914c <__s2b+0x8c>)
 80090ea:	4819      	ldr	r0, [pc, #100]	@ (8009150 <__s2b+0x90>)
 80090ec:	f000 fcba 	bl	8009a64 <__assert_func>
 80090f0:	0052      	lsls	r2, r2, #1
 80090f2:	3101      	adds	r1, #1
 80090f4:	e7f0      	b.n	80090d8 <__s2b+0x18>
 80090f6:	9b08      	ldr	r3, [sp, #32]
 80090f8:	2d09      	cmp	r5, #9
 80090fa:	6143      	str	r3, [r0, #20]
 80090fc:	f04f 0301 	mov.w	r3, #1
 8009100:	6103      	str	r3, [r0, #16]
 8009102:	dd16      	ble.n	8009132 <__s2b+0x72>
 8009104:	f104 0909 	add.w	r9, r4, #9
 8009108:	46c8      	mov	r8, r9
 800910a:	442c      	add	r4, r5
 800910c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009110:	4601      	mov	r1, r0
 8009112:	220a      	movs	r2, #10
 8009114:	4630      	mov	r0, r6
 8009116:	3b30      	subs	r3, #48	@ 0x30
 8009118:	f7ff ff8c 	bl	8009034 <__multadd>
 800911c:	45a0      	cmp	r8, r4
 800911e:	d1f5      	bne.n	800910c <__s2b+0x4c>
 8009120:	f1a5 0408 	sub.w	r4, r5, #8
 8009124:	444c      	add	r4, r9
 8009126:	1b2d      	subs	r5, r5, r4
 8009128:	1963      	adds	r3, r4, r5
 800912a:	42bb      	cmp	r3, r7
 800912c:	db04      	blt.n	8009138 <__s2b+0x78>
 800912e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009132:	2509      	movs	r5, #9
 8009134:	340a      	adds	r4, #10
 8009136:	e7f6      	b.n	8009126 <__s2b+0x66>
 8009138:	f814 3b01 	ldrb.w	r3, [r4], #1
 800913c:	4601      	mov	r1, r0
 800913e:	220a      	movs	r2, #10
 8009140:	4630      	mov	r0, r6
 8009142:	3b30      	subs	r3, #48	@ 0x30
 8009144:	f7ff ff76 	bl	8009034 <__multadd>
 8009148:	e7ee      	b.n	8009128 <__s2b+0x68>
 800914a:	bf00      	nop
 800914c:	0800c5f5 	.word	0x0800c5f5
 8009150:	0800c677 	.word	0x0800c677

08009154 <__hi0bits>:
 8009154:	4603      	mov	r3, r0
 8009156:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800915a:	bf3a      	itte	cc
 800915c:	0403      	lslcc	r3, r0, #16
 800915e:	2010      	movcc	r0, #16
 8009160:	2000      	movcs	r0, #0
 8009162:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009166:	bf3c      	itt	cc
 8009168:	021b      	lslcc	r3, r3, #8
 800916a:	3008      	addcc	r0, #8
 800916c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009170:	bf3c      	itt	cc
 8009172:	011b      	lslcc	r3, r3, #4
 8009174:	3004      	addcc	r0, #4
 8009176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800917a:	bf3c      	itt	cc
 800917c:	009b      	lslcc	r3, r3, #2
 800917e:	3002      	addcc	r0, #2
 8009180:	2b00      	cmp	r3, #0
 8009182:	db05      	blt.n	8009190 <__hi0bits+0x3c>
 8009184:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009188:	f100 0001 	add.w	r0, r0, #1
 800918c:	bf08      	it	eq
 800918e:	2020      	moveq	r0, #32
 8009190:	4770      	bx	lr

08009192 <__lo0bits>:
 8009192:	6803      	ldr	r3, [r0, #0]
 8009194:	4602      	mov	r2, r0
 8009196:	f013 0007 	ands.w	r0, r3, #7
 800919a:	d00b      	beq.n	80091b4 <__lo0bits+0x22>
 800919c:	07d9      	lsls	r1, r3, #31
 800919e:	d421      	bmi.n	80091e4 <__lo0bits+0x52>
 80091a0:	0798      	lsls	r0, r3, #30
 80091a2:	bf49      	itett	mi
 80091a4:	085b      	lsrmi	r3, r3, #1
 80091a6:	089b      	lsrpl	r3, r3, #2
 80091a8:	2001      	movmi	r0, #1
 80091aa:	6013      	strmi	r3, [r2, #0]
 80091ac:	bf5c      	itt	pl
 80091ae:	2002      	movpl	r0, #2
 80091b0:	6013      	strpl	r3, [r2, #0]
 80091b2:	4770      	bx	lr
 80091b4:	b299      	uxth	r1, r3
 80091b6:	b909      	cbnz	r1, 80091bc <__lo0bits+0x2a>
 80091b8:	2010      	movs	r0, #16
 80091ba:	0c1b      	lsrs	r3, r3, #16
 80091bc:	b2d9      	uxtb	r1, r3
 80091be:	b909      	cbnz	r1, 80091c4 <__lo0bits+0x32>
 80091c0:	3008      	adds	r0, #8
 80091c2:	0a1b      	lsrs	r3, r3, #8
 80091c4:	0719      	lsls	r1, r3, #28
 80091c6:	bf04      	itt	eq
 80091c8:	091b      	lsreq	r3, r3, #4
 80091ca:	3004      	addeq	r0, #4
 80091cc:	0799      	lsls	r1, r3, #30
 80091ce:	bf04      	itt	eq
 80091d0:	089b      	lsreq	r3, r3, #2
 80091d2:	3002      	addeq	r0, #2
 80091d4:	07d9      	lsls	r1, r3, #31
 80091d6:	d403      	bmi.n	80091e0 <__lo0bits+0x4e>
 80091d8:	085b      	lsrs	r3, r3, #1
 80091da:	f100 0001 	add.w	r0, r0, #1
 80091de:	d003      	beq.n	80091e8 <__lo0bits+0x56>
 80091e0:	6013      	str	r3, [r2, #0]
 80091e2:	4770      	bx	lr
 80091e4:	2000      	movs	r0, #0
 80091e6:	4770      	bx	lr
 80091e8:	2020      	movs	r0, #32
 80091ea:	4770      	bx	lr

080091ec <__i2b>:
 80091ec:	b510      	push	{r4, lr}
 80091ee:	460c      	mov	r4, r1
 80091f0:	2101      	movs	r1, #1
 80091f2:	f7ff febd 	bl	8008f70 <_Balloc>
 80091f6:	4602      	mov	r2, r0
 80091f8:	b928      	cbnz	r0, 8009206 <__i2b+0x1a>
 80091fa:	f240 1145 	movw	r1, #325	@ 0x145
 80091fe:	4b04      	ldr	r3, [pc, #16]	@ (8009210 <__i2b+0x24>)
 8009200:	4804      	ldr	r0, [pc, #16]	@ (8009214 <__i2b+0x28>)
 8009202:	f000 fc2f 	bl	8009a64 <__assert_func>
 8009206:	2301      	movs	r3, #1
 8009208:	6144      	str	r4, [r0, #20]
 800920a:	6103      	str	r3, [r0, #16]
 800920c:	bd10      	pop	{r4, pc}
 800920e:	bf00      	nop
 8009210:	0800c5f5 	.word	0x0800c5f5
 8009214:	0800c677 	.word	0x0800c677

08009218 <__multiply>:
 8009218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800921c:	4614      	mov	r4, r2
 800921e:	690a      	ldr	r2, [r1, #16]
 8009220:	6923      	ldr	r3, [r4, #16]
 8009222:	460f      	mov	r7, r1
 8009224:	429a      	cmp	r2, r3
 8009226:	bfa2      	ittt	ge
 8009228:	4623      	movge	r3, r4
 800922a:	460c      	movge	r4, r1
 800922c:	461f      	movge	r7, r3
 800922e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009232:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009236:	68a3      	ldr	r3, [r4, #8]
 8009238:	6861      	ldr	r1, [r4, #4]
 800923a:	eb0a 0609 	add.w	r6, sl, r9
 800923e:	42b3      	cmp	r3, r6
 8009240:	b085      	sub	sp, #20
 8009242:	bfb8      	it	lt
 8009244:	3101      	addlt	r1, #1
 8009246:	f7ff fe93 	bl	8008f70 <_Balloc>
 800924a:	b930      	cbnz	r0, 800925a <__multiply+0x42>
 800924c:	4602      	mov	r2, r0
 800924e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009252:	4b43      	ldr	r3, [pc, #268]	@ (8009360 <__multiply+0x148>)
 8009254:	4843      	ldr	r0, [pc, #268]	@ (8009364 <__multiply+0x14c>)
 8009256:	f000 fc05 	bl	8009a64 <__assert_func>
 800925a:	f100 0514 	add.w	r5, r0, #20
 800925e:	462b      	mov	r3, r5
 8009260:	2200      	movs	r2, #0
 8009262:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009266:	4543      	cmp	r3, r8
 8009268:	d321      	bcc.n	80092ae <__multiply+0x96>
 800926a:	f107 0114 	add.w	r1, r7, #20
 800926e:	f104 0214 	add.w	r2, r4, #20
 8009272:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009276:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800927a:	9302      	str	r3, [sp, #8]
 800927c:	1b13      	subs	r3, r2, r4
 800927e:	3b15      	subs	r3, #21
 8009280:	f023 0303 	bic.w	r3, r3, #3
 8009284:	3304      	adds	r3, #4
 8009286:	f104 0715 	add.w	r7, r4, #21
 800928a:	42ba      	cmp	r2, r7
 800928c:	bf38      	it	cc
 800928e:	2304      	movcc	r3, #4
 8009290:	9301      	str	r3, [sp, #4]
 8009292:	9b02      	ldr	r3, [sp, #8]
 8009294:	9103      	str	r1, [sp, #12]
 8009296:	428b      	cmp	r3, r1
 8009298:	d80c      	bhi.n	80092b4 <__multiply+0x9c>
 800929a:	2e00      	cmp	r6, #0
 800929c:	dd03      	ble.n	80092a6 <__multiply+0x8e>
 800929e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d05a      	beq.n	800935c <__multiply+0x144>
 80092a6:	6106      	str	r6, [r0, #16]
 80092a8:	b005      	add	sp, #20
 80092aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ae:	f843 2b04 	str.w	r2, [r3], #4
 80092b2:	e7d8      	b.n	8009266 <__multiply+0x4e>
 80092b4:	f8b1 a000 	ldrh.w	sl, [r1]
 80092b8:	f1ba 0f00 	cmp.w	sl, #0
 80092bc:	d023      	beq.n	8009306 <__multiply+0xee>
 80092be:	46a9      	mov	r9, r5
 80092c0:	f04f 0c00 	mov.w	ip, #0
 80092c4:	f104 0e14 	add.w	lr, r4, #20
 80092c8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80092cc:	f8d9 3000 	ldr.w	r3, [r9]
 80092d0:	fa1f fb87 	uxth.w	fp, r7
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	fb0a 330b 	mla	r3, sl, fp, r3
 80092da:	4463      	add	r3, ip
 80092dc:	f8d9 c000 	ldr.w	ip, [r9]
 80092e0:	0c3f      	lsrs	r7, r7, #16
 80092e2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80092e6:	fb0a c707 	mla	r7, sl, r7, ip
 80092ea:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80092ee:	b29b      	uxth	r3, r3
 80092f0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80092f4:	4572      	cmp	r2, lr
 80092f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80092fa:	f849 3b04 	str.w	r3, [r9], #4
 80092fe:	d8e3      	bhi.n	80092c8 <__multiply+0xb0>
 8009300:	9b01      	ldr	r3, [sp, #4]
 8009302:	f845 c003 	str.w	ip, [r5, r3]
 8009306:	9b03      	ldr	r3, [sp, #12]
 8009308:	3104      	adds	r1, #4
 800930a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800930e:	f1b9 0f00 	cmp.w	r9, #0
 8009312:	d021      	beq.n	8009358 <__multiply+0x140>
 8009314:	46ae      	mov	lr, r5
 8009316:	f04f 0a00 	mov.w	sl, #0
 800931a:	682b      	ldr	r3, [r5, #0]
 800931c:	f104 0c14 	add.w	ip, r4, #20
 8009320:	f8bc b000 	ldrh.w	fp, [ip]
 8009324:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009328:	b29b      	uxth	r3, r3
 800932a:	fb09 770b 	mla	r7, r9, fp, r7
 800932e:	4457      	add	r7, sl
 8009330:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009334:	f84e 3b04 	str.w	r3, [lr], #4
 8009338:	f85c 3b04 	ldr.w	r3, [ip], #4
 800933c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009340:	f8be 3000 	ldrh.w	r3, [lr]
 8009344:	4562      	cmp	r2, ip
 8009346:	fb09 330a 	mla	r3, r9, sl, r3
 800934a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800934e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009352:	d8e5      	bhi.n	8009320 <__multiply+0x108>
 8009354:	9f01      	ldr	r7, [sp, #4]
 8009356:	51eb      	str	r3, [r5, r7]
 8009358:	3504      	adds	r5, #4
 800935a:	e79a      	b.n	8009292 <__multiply+0x7a>
 800935c:	3e01      	subs	r6, #1
 800935e:	e79c      	b.n	800929a <__multiply+0x82>
 8009360:	0800c5f5 	.word	0x0800c5f5
 8009364:	0800c677 	.word	0x0800c677

08009368 <__pow5mult>:
 8009368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800936c:	4615      	mov	r5, r2
 800936e:	f012 0203 	ands.w	r2, r2, #3
 8009372:	4607      	mov	r7, r0
 8009374:	460e      	mov	r6, r1
 8009376:	d007      	beq.n	8009388 <__pow5mult+0x20>
 8009378:	4c25      	ldr	r4, [pc, #148]	@ (8009410 <__pow5mult+0xa8>)
 800937a:	3a01      	subs	r2, #1
 800937c:	2300      	movs	r3, #0
 800937e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009382:	f7ff fe57 	bl	8009034 <__multadd>
 8009386:	4606      	mov	r6, r0
 8009388:	10ad      	asrs	r5, r5, #2
 800938a:	d03d      	beq.n	8009408 <__pow5mult+0xa0>
 800938c:	69fc      	ldr	r4, [r7, #28]
 800938e:	b97c      	cbnz	r4, 80093b0 <__pow5mult+0x48>
 8009390:	2010      	movs	r0, #16
 8009392:	f7ff fc7d 	bl	8008c90 <malloc>
 8009396:	4602      	mov	r2, r0
 8009398:	61f8      	str	r0, [r7, #28]
 800939a:	b928      	cbnz	r0, 80093a8 <__pow5mult+0x40>
 800939c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80093a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009414 <__pow5mult+0xac>)
 80093a2:	481d      	ldr	r0, [pc, #116]	@ (8009418 <__pow5mult+0xb0>)
 80093a4:	f000 fb5e 	bl	8009a64 <__assert_func>
 80093a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80093ac:	6004      	str	r4, [r0, #0]
 80093ae:	60c4      	str	r4, [r0, #12]
 80093b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80093b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80093b8:	b94c      	cbnz	r4, 80093ce <__pow5mult+0x66>
 80093ba:	f240 2171 	movw	r1, #625	@ 0x271
 80093be:	4638      	mov	r0, r7
 80093c0:	f7ff ff14 	bl	80091ec <__i2b>
 80093c4:	2300      	movs	r3, #0
 80093c6:	4604      	mov	r4, r0
 80093c8:	f8c8 0008 	str.w	r0, [r8, #8]
 80093cc:	6003      	str	r3, [r0, #0]
 80093ce:	f04f 0900 	mov.w	r9, #0
 80093d2:	07eb      	lsls	r3, r5, #31
 80093d4:	d50a      	bpl.n	80093ec <__pow5mult+0x84>
 80093d6:	4631      	mov	r1, r6
 80093d8:	4622      	mov	r2, r4
 80093da:	4638      	mov	r0, r7
 80093dc:	f7ff ff1c 	bl	8009218 <__multiply>
 80093e0:	4680      	mov	r8, r0
 80093e2:	4631      	mov	r1, r6
 80093e4:	4638      	mov	r0, r7
 80093e6:	f7ff fe03 	bl	8008ff0 <_Bfree>
 80093ea:	4646      	mov	r6, r8
 80093ec:	106d      	asrs	r5, r5, #1
 80093ee:	d00b      	beq.n	8009408 <__pow5mult+0xa0>
 80093f0:	6820      	ldr	r0, [r4, #0]
 80093f2:	b938      	cbnz	r0, 8009404 <__pow5mult+0x9c>
 80093f4:	4622      	mov	r2, r4
 80093f6:	4621      	mov	r1, r4
 80093f8:	4638      	mov	r0, r7
 80093fa:	f7ff ff0d 	bl	8009218 <__multiply>
 80093fe:	6020      	str	r0, [r4, #0]
 8009400:	f8c0 9000 	str.w	r9, [r0]
 8009404:	4604      	mov	r4, r0
 8009406:	e7e4      	b.n	80093d2 <__pow5mult+0x6a>
 8009408:	4630      	mov	r0, r6
 800940a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800940e:	bf00      	nop
 8009410:	0800c6d0 	.word	0x0800c6d0
 8009414:	0800c586 	.word	0x0800c586
 8009418:	0800c677 	.word	0x0800c677

0800941c <__lshift>:
 800941c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009420:	460c      	mov	r4, r1
 8009422:	4607      	mov	r7, r0
 8009424:	4691      	mov	r9, r2
 8009426:	6923      	ldr	r3, [r4, #16]
 8009428:	6849      	ldr	r1, [r1, #4]
 800942a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800942e:	68a3      	ldr	r3, [r4, #8]
 8009430:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009434:	f108 0601 	add.w	r6, r8, #1
 8009438:	42b3      	cmp	r3, r6
 800943a:	db0b      	blt.n	8009454 <__lshift+0x38>
 800943c:	4638      	mov	r0, r7
 800943e:	f7ff fd97 	bl	8008f70 <_Balloc>
 8009442:	4605      	mov	r5, r0
 8009444:	b948      	cbnz	r0, 800945a <__lshift+0x3e>
 8009446:	4602      	mov	r2, r0
 8009448:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800944c:	4b27      	ldr	r3, [pc, #156]	@ (80094ec <__lshift+0xd0>)
 800944e:	4828      	ldr	r0, [pc, #160]	@ (80094f0 <__lshift+0xd4>)
 8009450:	f000 fb08 	bl	8009a64 <__assert_func>
 8009454:	3101      	adds	r1, #1
 8009456:	005b      	lsls	r3, r3, #1
 8009458:	e7ee      	b.n	8009438 <__lshift+0x1c>
 800945a:	2300      	movs	r3, #0
 800945c:	f100 0114 	add.w	r1, r0, #20
 8009460:	f100 0210 	add.w	r2, r0, #16
 8009464:	4618      	mov	r0, r3
 8009466:	4553      	cmp	r3, sl
 8009468:	db33      	blt.n	80094d2 <__lshift+0xb6>
 800946a:	6920      	ldr	r0, [r4, #16]
 800946c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009470:	f104 0314 	add.w	r3, r4, #20
 8009474:	f019 091f 	ands.w	r9, r9, #31
 8009478:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800947c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009480:	d02b      	beq.n	80094da <__lshift+0xbe>
 8009482:	468a      	mov	sl, r1
 8009484:	2200      	movs	r2, #0
 8009486:	f1c9 0e20 	rsb	lr, r9, #32
 800948a:	6818      	ldr	r0, [r3, #0]
 800948c:	fa00 f009 	lsl.w	r0, r0, r9
 8009490:	4310      	orrs	r0, r2
 8009492:	f84a 0b04 	str.w	r0, [sl], #4
 8009496:	f853 2b04 	ldr.w	r2, [r3], #4
 800949a:	459c      	cmp	ip, r3
 800949c:	fa22 f20e 	lsr.w	r2, r2, lr
 80094a0:	d8f3      	bhi.n	800948a <__lshift+0x6e>
 80094a2:	ebac 0304 	sub.w	r3, ip, r4
 80094a6:	3b15      	subs	r3, #21
 80094a8:	f023 0303 	bic.w	r3, r3, #3
 80094ac:	3304      	adds	r3, #4
 80094ae:	f104 0015 	add.w	r0, r4, #21
 80094b2:	4584      	cmp	ip, r0
 80094b4:	bf38      	it	cc
 80094b6:	2304      	movcc	r3, #4
 80094b8:	50ca      	str	r2, [r1, r3]
 80094ba:	b10a      	cbz	r2, 80094c0 <__lshift+0xa4>
 80094bc:	f108 0602 	add.w	r6, r8, #2
 80094c0:	3e01      	subs	r6, #1
 80094c2:	4638      	mov	r0, r7
 80094c4:	4621      	mov	r1, r4
 80094c6:	612e      	str	r6, [r5, #16]
 80094c8:	f7ff fd92 	bl	8008ff0 <_Bfree>
 80094cc:	4628      	mov	r0, r5
 80094ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80094d6:	3301      	adds	r3, #1
 80094d8:	e7c5      	b.n	8009466 <__lshift+0x4a>
 80094da:	3904      	subs	r1, #4
 80094dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80094e0:	459c      	cmp	ip, r3
 80094e2:	f841 2f04 	str.w	r2, [r1, #4]!
 80094e6:	d8f9      	bhi.n	80094dc <__lshift+0xc0>
 80094e8:	e7ea      	b.n	80094c0 <__lshift+0xa4>
 80094ea:	bf00      	nop
 80094ec:	0800c5f5 	.word	0x0800c5f5
 80094f0:	0800c677 	.word	0x0800c677

080094f4 <__mcmp>:
 80094f4:	4603      	mov	r3, r0
 80094f6:	690a      	ldr	r2, [r1, #16]
 80094f8:	6900      	ldr	r0, [r0, #16]
 80094fa:	b530      	push	{r4, r5, lr}
 80094fc:	1a80      	subs	r0, r0, r2
 80094fe:	d10e      	bne.n	800951e <__mcmp+0x2a>
 8009500:	3314      	adds	r3, #20
 8009502:	3114      	adds	r1, #20
 8009504:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009508:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800950c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009510:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009514:	4295      	cmp	r5, r2
 8009516:	d003      	beq.n	8009520 <__mcmp+0x2c>
 8009518:	d205      	bcs.n	8009526 <__mcmp+0x32>
 800951a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800951e:	bd30      	pop	{r4, r5, pc}
 8009520:	42a3      	cmp	r3, r4
 8009522:	d3f3      	bcc.n	800950c <__mcmp+0x18>
 8009524:	e7fb      	b.n	800951e <__mcmp+0x2a>
 8009526:	2001      	movs	r0, #1
 8009528:	e7f9      	b.n	800951e <__mcmp+0x2a>
	...

0800952c <__mdiff>:
 800952c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009530:	4689      	mov	r9, r1
 8009532:	4606      	mov	r6, r0
 8009534:	4611      	mov	r1, r2
 8009536:	4648      	mov	r0, r9
 8009538:	4614      	mov	r4, r2
 800953a:	f7ff ffdb 	bl	80094f4 <__mcmp>
 800953e:	1e05      	subs	r5, r0, #0
 8009540:	d112      	bne.n	8009568 <__mdiff+0x3c>
 8009542:	4629      	mov	r1, r5
 8009544:	4630      	mov	r0, r6
 8009546:	f7ff fd13 	bl	8008f70 <_Balloc>
 800954a:	4602      	mov	r2, r0
 800954c:	b928      	cbnz	r0, 800955a <__mdiff+0x2e>
 800954e:	f240 2137 	movw	r1, #567	@ 0x237
 8009552:	4b3e      	ldr	r3, [pc, #248]	@ (800964c <__mdiff+0x120>)
 8009554:	483e      	ldr	r0, [pc, #248]	@ (8009650 <__mdiff+0x124>)
 8009556:	f000 fa85 	bl	8009a64 <__assert_func>
 800955a:	2301      	movs	r3, #1
 800955c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009560:	4610      	mov	r0, r2
 8009562:	b003      	add	sp, #12
 8009564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009568:	bfbc      	itt	lt
 800956a:	464b      	movlt	r3, r9
 800956c:	46a1      	movlt	r9, r4
 800956e:	4630      	mov	r0, r6
 8009570:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009574:	bfba      	itte	lt
 8009576:	461c      	movlt	r4, r3
 8009578:	2501      	movlt	r5, #1
 800957a:	2500      	movge	r5, #0
 800957c:	f7ff fcf8 	bl	8008f70 <_Balloc>
 8009580:	4602      	mov	r2, r0
 8009582:	b918      	cbnz	r0, 800958c <__mdiff+0x60>
 8009584:	f240 2145 	movw	r1, #581	@ 0x245
 8009588:	4b30      	ldr	r3, [pc, #192]	@ (800964c <__mdiff+0x120>)
 800958a:	e7e3      	b.n	8009554 <__mdiff+0x28>
 800958c:	f100 0b14 	add.w	fp, r0, #20
 8009590:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009594:	f109 0310 	add.w	r3, r9, #16
 8009598:	60c5      	str	r5, [r0, #12]
 800959a:	f04f 0c00 	mov.w	ip, #0
 800959e:	f109 0514 	add.w	r5, r9, #20
 80095a2:	46d9      	mov	r9, fp
 80095a4:	6926      	ldr	r6, [r4, #16]
 80095a6:	f104 0e14 	add.w	lr, r4, #20
 80095aa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80095ae:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80095b2:	9301      	str	r3, [sp, #4]
 80095b4:	9b01      	ldr	r3, [sp, #4]
 80095b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80095ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80095be:	b281      	uxth	r1, r0
 80095c0:	9301      	str	r3, [sp, #4]
 80095c2:	fa1f f38a 	uxth.w	r3, sl
 80095c6:	1a5b      	subs	r3, r3, r1
 80095c8:	0c00      	lsrs	r0, r0, #16
 80095ca:	4463      	add	r3, ip
 80095cc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80095d0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80095d4:	b29b      	uxth	r3, r3
 80095d6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80095da:	4576      	cmp	r6, lr
 80095dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095e0:	f849 3b04 	str.w	r3, [r9], #4
 80095e4:	d8e6      	bhi.n	80095b4 <__mdiff+0x88>
 80095e6:	1b33      	subs	r3, r6, r4
 80095e8:	3b15      	subs	r3, #21
 80095ea:	f023 0303 	bic.w	r3, r3, #3
 80095ee:	3415      	adds	r4, #21
 80095f0:	3304      	adds	r3, #4
 80095f2:	42a6      	cmp	r6, r4
 80095f4:	bf38      	it	cc
 80095f6:	2304      	movcc	r3, #4
 80095f8:	441d      	add	r5, r3
 80095fa:	445b      	add	r3, fp
 80095fc:	461e      	mov	r6, r3
 80095fe:	462c      	mov	r4, r5
 8009600:	4544      	cmp	r4, r8
 8009602:	d30e      	bcc.n	8009622 <__mdiff+0xf6>
 8009604:	f108 0103 	add.w	r1, r8, #3
 8009608:	1b49      	subs	r1, r1, r5
 800960a:	f021 0103 	bic.w	r1, r1, #3
 800960e:	3d03      	subs	r5, #3
 8009610:	45a8      	cmp	r8, r5
 8009612:	bf38      	it	cc
 8009614:	2100      	movcc	r1, #0
 8009616:	440b      	add	r3, r1
 8009618:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800961c:	b199      	cbz	r1, 8009646 <__mdiff+0x11a>
 800961e:	6117      	str	r7, [r2, #16]
 8009620:	e79e      	b.n	8009560 <__mdiff+0x34>
 8009622:	46e6      	mov	lr, ip
 8009624:	f854 1b04 	ldr.w	r1, [r4], #4
 8009628:	fa1f fc81 	uxth.w	ip, r1
 800962c:	44f4      	add	ip, lr
 800962e:	0c08      	lsrs	r0, r1, #16
 8009630:	4471      	add	r1, lr
 8009632:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009636:	b289      	uxth	r1, r1
 8009638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800963c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009640:	f846 1b04 	str.w	r1, [r6], #4
 8009644:	e7dc      	b.n	8009600 <__mdiff+0xd4>
 8009646:	3f01      	subs	r7, #1
 8009648:	e7e6      	b.n	8009618 <__mdiff+0xec>
 800964a:	bf00      	nop
 800964c:	0800c5f5 	.word	0x0800c5f5
 8009650:	0800c677 	.word	0x0800c677

08009654 <__ulp>:
 8009654:	4b0e      	ldr	r3, [pc, #56]	@ (8009690 <__ulp+0x3c>)
 8009656:	400b      	ands	r3, r1
 8009658:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800965c:	2b00      	cmp	r3, #0
 800965e:	dc08      	bgt.n	8009672 <__ulp+0x1e>
 8009660:	425b      	negs	r3, r3
 8009662:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009666:	ea4f 5223 	mov.w	r2, r3, asr #20
 800966a:	da04      	bge.n	8009676 <__ulp+0x22>
 800966c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009670:	4113      	asrs	r3, r2
 8009672:	2200      	movs	r2, #0
 8009674:	e008      	b.n	8009688 <__ulp+0x34>
 8009676:	f1a2 0314 	sub.w	r3, r2, #20
 800967a:	2b1e      	cmp	r3, #30
 800967c:	bfd6      	itet	le
 800967e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009682:	2201      	movgt	r2, #1
 8009684:	40da      	lsrle	r2, r3
 8009686:	2300      	movs	r3, #0
 8009688:	4619      	mov	r1, r3
 800968a:	4610      	mov	r0, r2
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	7ff00000 	.word	0x7ff00000

08009694 <__b2d>:
 8009694:	6902      	ldr	r2, [r0, #16]
 8009696:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009698:	f100 0614 	add.w	r6, r0, #20
 800969c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80096a0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80096a4:	4f1e      	ldr	r7, [pc, #120]	@ (8009720 <__b2d+0x8c>)
 80096a6:	4620      	mov	r0, r4
 80096a8:	f7ff fd54 	bl	8009154 <__hi0bits>
 80096ac:	4603      	mov	r3, r0
 80096ae:	f1c0 0020 	rsb	r0, r0, #32
 80096b2:	2b0a      	cmp	r3, #10
 80096b4:	f1a2 0504 	sub.w	r5, r2, #4
 80096b8:	6008      	str	r0, [r1, #0]
 80096ba:	dc12      	bgt.n	80096e2 <__b2d+0x4e>
 80096bc:	42ae      	cmp	r6, r5
 80096be:	bf2c      	ite	cs
 80096c0:	2200      	movcs	r2, #0
 80096c2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80096c6:	f1c3 0c0b 	rsb	ip, r3, #11
 80096ca:	3315      	adds	r3, #21
 80096cc:	fa24 fe0c 	lsr.w	lr, r4, ip
 80096d0:	fa04 f303 	lsl.w	r3, r4, r3
 80096d4:	fa22 f20c 	lsr.w	r2, r2, ip
 80096d8:	ea4e 0107 	orr.w	r1, lr, r7
 80096dc:	431a      	orrs	r2, r3
 80096de:	4610      	mov	r0, r2
 80096e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096e2:	42ae      	cmp	r6, r5
 80096e4:	bf36      	itet	cc
 80096e6:	f1a2 0508 	subcc.w	r5, r2, #8
 80096ea:	2200      	movcs	r2, #0
 80096ec:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80096f0:	3b0b      	subs	r3, #11
 80096f2:	d012      	beq.n	800971a <__b2d+0x86>
 80096f4:	f1c3 0720 	rsb	r7, r3, #32
 80096f8:	fa22 f107 	lsr.w	r1, r2, r7
 80096fc:	409c      	lsls	r4, r3
 80096fe:	430c      	orrs	r4, r1
 8009700:	42b5      	cmp	r5, r6
 8009702:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8009706:	bf94      	ite	ls
 8009708:	2400      	movls	r4, #0
 800970a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800970e:	409a      	lsls	r2, r3
 8009710:	40fc      	lsrs	r4, r7
 8009712:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8009716:	4322      	orrs	r2, r4
 8009718:	e7e1      	b.n	80096de <__b2d+0x4a>
 800971a:	ea44 0107 	orr.w	r1, r4, r7
 800971e:	e7de      	b.n	80096de <__b2d+0x4a>
 8009720:	3ff00000 	.word	0x3ff00000

08009724 <__d2b>:
 8009724:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009728:	2101      	movs	r1, #1
 800972a:	4690      	mov	r8, r2
 800972c:	4699      	mov	r9, r3
 800972e:	9e08      	ldr	r6, [sp, #32]
 8009730:	f7ff fc1e 	bl	8008f70 <_Balloc>
 8009734:	4604      	mov	r4, r0
 8009736:	b930      	cbnz	r0, 8009746 <__d2b+0x22>
 8009738:	4602      	mov	r2, r0
 800973a:	f240 310f 	movw	r1, #783	@ 0x30f
 800973e:	4b23      	ldr	r3, [pc, #140]	@ (80097cc <__d2b+0xa8>)
 8009740:	4823      	ldr	r0, [pc, #140]	@ (80097d0 <__d2b+0xac>)
 8009742:	f000 f98f 	bl	8009a64 <__assert_func>
 8009746:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800974a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800974e:	b10d      	cbz	r5, 8009754 <__d2b+0x30>
 8009750:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009754:	9301      	str	r3, [sp, #4]
 8009756:	f1b8 0300 	subs.w	r3, r8, #0
 800975a:	d024      	beq.n	80097a6 <__d2b+0x82>
 800975c:	4668      	mov	r0, sp
 800975e:	9300      	str	r3, [sp, #0]
 8009760:	f7ff fd17 	bl	8009192 <__lo0bits>
 8009764:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009768:	b1d8      	cbz	r0, 80097a2 <__d2b+0x7e>
 800976a:	f1c0 0320 	rsb	r3, r0, #32
 800976e:	fa02 f303 	lsl.w	r3, r2, r3
 8009772:	430b      	orrs	r3, r1
 8009774:	40c2      	lsrs	r2, r0
 8009776:	6163      	str	r3, [r4, #20]
 8009778:	9201      	str	r2, [sp, #4]
 800977a:	9b01      	ldr	r3, [sp, #4]
 800977c:	2b00      	cmp	r3, #0
 800977e:	bf0c      	ite	eq
 8009780:	2201      	moveq	r2, #1
 8009782:	2202      	movne	r2, #2
 8009784:	61a3      	str	r3, [r4, #24]
 8009786:	6122      	str	r2, [r4, #16]
 8009788:	b1ad      	cbz	r5, 80097b6 <__d2b+0x92>
 800978a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800978e:	4405      	add	r5, r0
 8009790:	6035      	str	r5, [r6, #0]
 8009792:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009798:	6018      	str	r0, [r3, #0]
 800979a:	4620      	mov	r0, r4
 800979c:	b002      	add	sp, #8
 800979e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80097a2:	6161      	str	r1, [r4, #20]
 80097a4:	e7e9      	b.n	800977a <__d2b+0x56>
 80097a6:	a801      	add	r0, sp, #4
 80097a8:	f7ff fcf3 	bl	8009192 <__lo0bits>
 80097ac:	9b01      	ldr	r3, [sp, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	6163      	str	r3, [r4, #20]
 80097b2:	3020      	adds	r0, #32
 80097b4:	e7e7      	b.n	8009786 <__d2b+0x62>
 80097b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80097ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80097be:	6030      	str	r0, [r6, #0]
 80097c0:	6918      	ldr	r0, [r3, #16]
 80097c2:	f7ff fcc7 	bl	8009154 <__hi0bits>
 80097c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80097ca:	e7e4      	b.n	8009796 <__d2b+0x72>
 80097cc:	0800c5f5 	.word	0x0800c5f5
 80097d0:	0800c677 	.word	0x0800c677

080097d4 <__ratio>:
 80097d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d8:	b085      	sub	sp, #20
 80097da:	e9cd 1000 	strd	r1, r0, [sp]
 80097de:	a902      	add	r1, sp, #8
 80097e0:	f7ff ff58 	bl	8009694 <__b2d>
 80097e4:	468b      	mov	fp, r1
 80097e6:	4606      	mov	r6, r0
 80097e8:	460f      	mov	r7, r1
 80097ea:	9800      	ldr	r0, [sp, #0]
 80097ec:	a903      	add	r1, sp, #12
 80097ee:	f7ff ff51 	bl	8009694 <__b2d>
 80097f2:	460d      	mov	r5, r1
 80097f4:	9b01      	ldr	r3, [sp, #4]
 80097f6:	4689      	mov	r9, r1
 80097f8:	6919      	ldr	r1, [r3, #16]
 80097fa:	9b00      	ldr	r3, [sp, #0]
 80097fc:	4604      	mov	r4, r0
 80097fe:	691b      	ldr	r3, [r3, #16]
 8009800:	4630      	mov	r0, r6
 8009802:	1ac9      	subs	r1, r1, r3
 8009804:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009808:	1a9b      	subs	r3, r3, r2
 800980a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800980e:	2b00      	cmp	r3, #0
 8009810:	bfcd      	iteet	gt
 8009812:	463a      	movgt	r2, r7
 8009814:	462a      	movle	r2, r5
 8009816:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800981a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800981e:	bfd8      	it	le
 8009820:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009824:	464b      	mov	r3, r9
 8009826:	4622      	mov	r2, r4
 8009828:	4659      	mov	r1, fp
 800982a:	f7f6 ff7f 	bl	800072c <__aeabi_ddiv>
 800982e:	b005      	add	sp, #20
 8009830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009834 <__copybits>:
 8009834:	3901      	subs	r1, #1
 8009836:	b570      	push	{r4, r5, r6, lr}
 8009838:	1149      	asrs	r1, r1, #5
 800983a:	6914      	ldr	r4, [r2, #16]
 800983c:	3101      	adds	r1, #1
 800983e:	f102 0314 	add.w	r3, r2, #20
 8009842:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009846:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800984a:	1f05      	subs	r5, r0, #4
 800984c:	42a3      	cmp	r3, r4
 800984e:	d30c      	bcc.n	800986a <__copybits+0x36>
 8009850:	1aa3      	subs	r3, r4, r2
 8009852:	3b11      	subs	r3, #17
 8009854:	f023 0303 	bic.w	r3, r3, #3
 8009858:	3211      	adds	r2, #17
 800985a:	42a2      	cmp	r2, r4
 800985c:	bf88      	it	hi
 800985e:	2300      	movhi	r3, #0
 8009860:	4418      	add	r0, r3
 8009862:	2300      	movs	r3, #0
 8009864:	4288      	cmp	r0, r1
 8009866:	d305      	bcc.n	8009874 <__copybits+0x40>
 8009868:	bd70      	pop	{r4, r5, r6, pc}
 800986a:	f853 6b04 	ldr.w	r6, [r3], #4
 800986e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009872:	e7eb      	b.n	800984c <__copybits+0x18>
 8009874:	f840 3b04 	str.w	r3, [r0], #4
 8009878:	e7f4      	b.n	8009864 <__copybits+0x30>

0800987a <__any_on>:
 800987a:	f100 0214 	add.w	r2, r0, #20
 800987e:	6900      	ldr	r0, [r0, #16]
 8009880:	114b      	asrs	r3, r1, #5
 8009882:	4298      	cmp	r0, r3
 8009884:	b510      	push	{r4, lr}
 8009886:	db11      	blt.n	80098ac <__any_on+0x32>
 8009888:	dd0a      	ble.n	80098a0 <__any_on+0x26>
 800988a:	f011 011f 	ands.w	r1, r1, #31
 800988e:	d007      	beq.n	80098a0 <__any_on+0x26>
 8009890:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009894:	fa24 f001 	lsr.w	r0, r4, r1
 8009898:	fa00 f101 	lsl.w	r1, r0, r1
 800989c:	428c      	cmp	r4, r1
 800989e:	d10b      	bne.n	80098b8 <__any_on+0x3e>
 80098a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d803      	bhi.n	80098b0 <__any_on+0x36>
 80098a8:	2000      	movs	r0, #0
 80098aa:	bd10      	pop	{r4, pc}
 80098ac:	4603      	mov	r3, r0
 80098ae:	e7f7      	b.n	80098a0 <__any_on+0x26>
 80098b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80098b4:	2900      	cmp	r1, #0
 80098b6:	d0f5      	beq.n	80098a4 <__any_on+0x2a>
 80098b8:	2001      	movs	r0, #1
 80098ba:	e7f6      	b.n	80098aa <__any_on+0x30>

080098bc <__sread>:
 80098bc:	b510      	push	{r4, lr}
 80098be:	460c      	mov	r4, r1
 80098c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098c4:	f000 f89a 	bl	80099fc <_read_r>
 80098c8:	2800      	cmp	r0, #0
 80098ca:	bfab      	itete	ge
 80098cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80098ce:	89a3      	ldrhlt	r3, [r4, #12]
 80098d0:	181b      	addge	r3, r3, r0
 80098d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80098d6:	bfac      	ite	ge
 80098d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80098da:	81a3      	strhlt	r3, [r4, #12]
 80098dc:	bd10      	pop	{r4, pc}

080098de <__swrite>:
 80098de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098e2:	461f      	mov	r7, r3
 80098e4:	898b      	ldrh	r3, [r1, #12]
 80098e6:	4605      	mov	r5, r0
 80098e8:	05db      	lsls	r3, r3, #23
 80098ea:	460c      	mov	r4, r1
 80098ec:	4616      	mov	r6, r2
 80098ee:	d505      	bpl.n	80098fc <__swrite+0x1e>
 80098f0:	2302      	movs	r3, #2
 80098f2:	2200      	movs	r2, #0
 80098f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098f8:	f000 f86e 	bl	80099d8 <_lseek_r>
 80098fc:	89a3      	ldrh	r3, [r4, #12]
 80098fe:	4632      	mov	r2, r6
 8009900:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009904:	81a3      	strh	r3, [r4, #12]
 8009906:	4628      	mov	r0, r5
 8009908:	463b      	mov	r3, r7
 800990a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800990e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009912:	f000 b895 	b.w	8009a40 <_write_r>

08009916 <__sseek>:
 8009916:	b510      	push	{r4, lr}
 8009918:	460c      	mov	r4, r1
 800991a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800991e:	f000 f85b 	bl	80099d8 <_lseek_r>
 8009922:	1c43      	adds	r3, r0, #1
 8009924:	89a3      	ldrh	r3, [r4, #12]
 8009926:	bf15      	itete	ne
 8009928:	6560      	strne	r0, [r4, #84]	@ 0x54
 800992a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800992e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009932:	81a3      	strheq	r3, [r4, #12]
 8009934:	bf18      	it	ne
 8009936:	81a3      	strhne	r3, [r4, #12]
 8009938:	bd10      	pop	{r4, pc}

0800993a <__sclose>:
 800993a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800993e:	f000 b83b 	b.w	80099b8 <_close_r>

08009942 <_realloc_r>:
 8009942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009946:	4680      	mov	r8, r0
 8009948:	4615      	mov	r5, r2
 800994a:	460c      	mov	r4, r1
 800994c:	b921      	cbnz	r1, 8009958 <_realloc_r+0x16>
 800994e:	4611      	mov	r1, r2
 8009950:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009954:	f7ff b9c6 	b.w	8008ce4 <_malloc_r>
 8009958:	b92a      	cbnz	r2, 8009966 <_realloc_r+0x24>
 800995a:	f000 f8b5 	bl	8009ac8 <_free_r>
 800995e:	2400      	movs	r4, #0
 8009960:	4620      	mov	r0, r4
 8009962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009966:	f000 f8f7 	bl	8009b58 <_malloc_usable_size_r>
 800996a:	4285      	cmp	r5, r0
 800996c:	4606      	mov	r6, r0
 800996e:	d802      	bhi.n	8009976 <_realloc_r+0x34>
 8009970:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009974:	d8f4      	bhi.n	8009960 <_realloc_r+0x1e>
 8009976:	4629      	mov	r1, r5
 8009978:	4640      	mov	r0, r8
 800997a:	f7ff f9b3 	bl	8008ce4 <_malloc_r>
 800997e:	4607      	mov	r7, r0
 8009980:	2800      	cmp	r0, #0
 8009982:	d0ec      	beq.n	800995e <_realloc_r+0x1c>
 8009984:	42b5      	cmp	r5, r6
 8009986:	462a      	mov	r2, r5
 8009988:	4621      	mov	r1, r4
 800998a:	bf28      	it	cs
 800998c:	4632      	movcs	r2, r6
 800998e:	f7fd fe86 	bl	800769e <memcpy>
 8009992:	4621      	mov	r1, r4
 8009994:	4640      	mov	r0, r8
 8009996:	f000 f897 	bl	8009ac8 <_free_r>
 800999a:	463c      	mov	r4, r7
 800999c:	e7e0      	b.n	8009960 <_realloc_r+0x1e>

0800999e <__ascii_wctomb>:
 800999e:	4603      	mov	r3, r0
 80099a0:	4608      	mov	r0, r1
 80099a2:	b141      	cbz	r1, 80099b6 <__ascii_wctomb+0x18>
 80099a4:	2aff      	cmp	r2, #255	@ 0xff
 80099a6:	d904      	bls.n	80099b2 <__ascii_wctomb+0x14>
 80099a8:	228a      	movs	r2, #138	@ 0x8a
 80099aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099ae:	601a      	str	r2, [r3, #0]
 80099b0:	4770      	bx	lr
 80099b2:	2001      	movs	r0, #1
 80099b4:	700a      	strb	r2, [r1, #0]
 80099b6:	4770      	bx	lr

080099b8 <_close_r>:
 80099b8:	b538      	push	{r3, r4, r5, lr}
 80099ba:	2300      	movs	r3, #0
 80099bc:	4d05      	ldr	r5, [pc, #20]	@ (80099d4 <_close_r+0x1c>)
 80099be:	4604      	mov	r4, r0
 80099c0:	4608      	mov	r0, r1
 80099c2:	602b      	str	r3, [r5, #0]
 80099c4:	f7f9 fcc9 	bl	800335a <_close>
 80099c8:	1c43      	adds	r3, r0, #1
 80099ca:	d102      	bne.n	80099d2 <_close_r+0x1a>
 80099cc:	682b      	ldr	r3, [r5, #0]
 80099ce:	b103      	cbz	r3, 80099d2 <_close_r+0x1a>
 80099d0:	6023      	str	r3, [r4, #0]
 80099d2:	bd38      	pop	{r3, r4, r5, pc}
 80099d4:	200008fc 	.word	0x200008fc

080099d8 <_lseek_r>:
 80099d8:	b538      	push	{r3, r4, r5, lr}
 80099da:	4604      	mov	r4, r0
 80099dc:	4608      	mov	r0, r1
 80099de:	4611      	mov	r1, r2
 80099e0:	2200      	movs	r2, #0
 80099e2:	4d05      	ldr	r5, [pc, #20]	@ (80099f8 <_lseek_r+0x20>)
 80099e4:	602a      	str	r2, [r5, #0]
 80099e6:	461a      	mov	r2, r3
 80099e8:	f7f9 fcdb 	bl	80033a2 <_lseek>
 80099ec:	1c43      	adds	r3, r0, #1
 80099ee:	d102      	bne.n	80099f6 <_lseek_r+0x1e>
 80099f0:	682b      	ldr	r3, [r5, #0]
 80099f2:	b103      	cbz	r3, 80099f6 <_lseek_r+0x1e>
 80099f4:	6023      	str	r3, [r4, #0]
 80099f6:	bd38      	pop	{r3, r4, r5, pc}
 80099f8:	200008fc 	.word	0x200008fc

080099fc <_read_r>:
 80099fc:	b538      	push	{r3, r4, r5, lr}
 80099fe:	4604      	mov	r4, r0
 8009a00:	4608      	mov	r0, r1
 8009a02:	4611      	mov	r1, r2
 8009a04:	2200      	movs	r2, #0
 8009a06:	4d05      	ldr	r5, [pc, #20]	@ (8009a1c <_read_r+0x20>)
 8009a08:	602a      	str	r2, [r5, #0]
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	f7f9 fc6c 	bl	80032e8 <_read>
 8009a10:	1c43      	adds	r3, r0, #1
 8009a12:	d102      	bne.n	8009a1a <_read_r+0x1e>
 8009a14:	682b      	ldr	r3, [r5, #0]
 8009a16:	b103      	cbz	r3, 8009a1a <_read_r+0x1e>
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	bd38      	pop	{r3, r4, r5, pc}
 8009a1c:	200008fc 	.word	0x200008fc

08009a20 <_sbrk_r>:
 8009a20:	b538      	push	{r3, r4, r5, lr}
 8009a22:	2300      	movs	r3, #0
 8009a24:	4d05      	ldr	r5, [pc, #20]	@ (8009a3c <_sbrk_r+0x1c>)
 8009a26:	4604      	mov	r4, r0
 8009a28:	4608      	mov	r0, r1
 8009a2a:	602b      	str	r3, [r5, #0]
 8009a2c:	f7f9 fcc6 	bl	80033bc <_sbrk>
 8009a30:	1c43      	adds	r3, r0, #1
 8009a32:	d102      	bne.n	8009a3a <_sbrk_r+0x1a>
 8009a34:	682b      	ldr	r3, [r5, #0]
 8009a36:	b103      	cbz	r3, 8009a3a <_sbrk_r+0x1a>
 8009a38:	6023      	str	r3, [r4, #0]
 8009a3a:	bd38      	pop	{r3, r4, r5, pc}
 8009a3c:	200008fc 	.word	0x200008fc

08009a40 <_write_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4604      	mov	r4, r0
 8009a44:	4608      	mov	r0, r1
 8009a46:	4611      	mov	r1, r2
 8009a48:	2200      	movs	r2, #0
 8009a4a:	4d05      	ldr	r5, [pc, #20]	@ (8009a60 <_write_r+0x20>)
 8009a4c:	602a      	str	r2, [r5, #0]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	f7f9 fc67 	bl	8003322 <_write>
 8009a54:	1c43      	adds	r3, r0, #1
 8009a56:	d102      	bne.n	8009a5e <_write_r+0x1e>
 8009a58:	682b      	ldr	r3, [r5, #0]
 8009a5a:	b103      	cbz	r3, 8009a5e <_write_r+0x1e>
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	bd38      	pop	{r3, r4, r5, pc}
 8009a60:	200008fc 	.word	0x200008fc

08009a64 <__assert_func>:
 8009a64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a66:	4614      	mov	r4, r2
 8009a68:	461a      	mov	r2, r3
 8009a6a:	4b09      	ldr	r3, [pc, #36]	@ (8009a90 <__assert_func+0x2c>)
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	68d8      	ldr	r0, [r3, #12]
 8009a72:	b954      	cbnz	r4, 8009a8a <__assert_func+0x26>
 8009a74:	4b07      	ldr	r3, [pc, #28]	@ (8009a94 <__assert_func+0x30>)
 8009a76:	461c      	mov	r4, r3
 8009a78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a7c:	9100      	str	r1, [sp, #0]
 8009a7e:	462b      	mov	r3, r5
 8009a80:	4905      	ldr	r1, [pc, #20]	@ (8009a98 <__assert_func+0x34>)
 8009a82:	f000 f871 	bl	8009b68 <fiprintf>
 8009a86:	f000 f881 	bl	8009b8c <abort>
 8009a8a:	4b04      	ldr	r3, [pc, #16]	@ (8009a9c <__assert_func+0x38>)
 8009a8c:	e7f4      	b.n	8009a78 <__assert_func+0x14>
 8009a8e:	bf00      	nop
 8009a90:	200001ac 	.word	0x200001ac
 8009a94:	0800c80b 	.word	0x0800c80b
 8009a98:	0800c7dd 	.word	0x0800c7dd
 8009a9c:	0800c7d0 	.word	0x0800c7d0

08009aa0 <_calloc_r>:
 8009aa0:	b570      	push	{r4, r5, r6, lr}
 8009aa2:	fba1 5402 	umull	r5, r4, r1, r2
 8009aa6:	b93c      	cbnz	r4, 8009ab8 <_calloc_r+0x18>
 8009aa8:	4629      	mov	r1, r5
 8009aaa:	f7ff f91b 	bl	8008ce4 <_malloc_r>
 8009aae:	4606      	mov	r6, r0
 8009ab0:	b928      	cbnz	r0, 8009abe <_calloc_r+0x1e>
 8009ab2:	2600      	movs	r6, #0
 8009ab4:	4630      	mov	r0, r6
 8009ab6:	bd70      	pop	{r4, r5, r6, pc}
 8009ab8:	220c      	movs	r2, #12
 8009aba:	6002      	str	r2, [r0, #0]
 8009abc:	e7f9      	b.n	8009ab2 <_calloc_r+0x12>
 8009abe:	462a      	mov	r2, r5
 8009ac0:	4621      	mov	r1, r4
 8009ac2:	f7fd fda5 	bl	8007610 <memset>
 8009ac6:	e7f5      	b.n	8009ab4 <_calloc_r+0x14>

08009ac8 <_free_r>:
 8009ac8:	b538      	push	{r3, r4, r5, lr}
 8009aca:	4605      	mov	r5, r0
 8009acc:	2900      	cmp	r1, #0
 8009ace:	d040      	beq.n	8009b52 <_free_r+0x8a>
 8009ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ad4:	1f0c      	subs	r4, r1, #4
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	bfb8      	it	lt
 8009ada:	18e4      	addlt	r4, r4, r3
 8009adc:	f7ff fa3c 	bl	8008f58 <__malloc_lock>
 8009ae0:	4a1c      	ldr	r2, [pc, #112]	@ (8009b54 <_free_r+0x8c>)
 8009ae2:	6813      	ldr	r3, [r2, #0]
 8009ae4:	b933      	cbnz	r3, 8009af4 <_free_r+0x2c>
 8009ae6:	6063      	str	r3, [r4, #4]
 8009ae8:	6014      	str	r4, [r2, #0]
 8009aea:	4628      	mov	r0, r5
 8009aec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009af0:	f7ff ba38 	b.w	8008f64 <__malloc_unlock>
 8009af4:	42a3      	cmp	r3, r4
 8009af6:	d908      	bls.n	8009b0a <_free_r+0x42>
 8009af8:	6820      	ldr	r0, [r4, #0]
 8009afa:	1821      	adds	r1, r4, r0
 8009afc:	428b      	cmp	r3, r1
 8009afe:	bf01      	itttt	eq
 8009b00:	6819      	ldreq	r1, [r3, #0]
 8009b02:	685b      	ldreq	r3, [r3, #4]
 8009b04:	1809      	addeq	r1, r1, r0
 8009b06:	6021      	streq	r1, [r4, #0]
 8009b08:	e7ed      	b.n	8009ae6 <_free_r+0x1e>
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	685b      	ldr	r3, [r3, #4]
 8009b0e:	b10b      	cbz	r3, 8009b14 <_free_r+0x4c>
 8009b10:	42a3      	cmp	r3, r4
 8009b12:	d9fa      	bls.n	8009b0a <_free_r+0x42>
 8009b14:	6811      	ldr	r1, [r2, #0]
 8009b16:	1850      	adds	r0, r2, r1
 8009b18:	42a0      	cmp	r0, r4
 8009b1a:	d10b      	bne.n	8009b34 <_free_r+0x6c>
 8009b1c:	6820      	ldr	r0, [r4, #0]
 8009b1e:	4401      	add	r1, r0
 8009b20:	1850      	adds	r0, r2, r1
 8009b22:	4283      	cmp	r3, r0
 8009b24:	6011      	str	r1, [r2, #0]
 8009b26:	d1e0      	bne.n	8009aea <_free_r+0x22>
 8009b28:	6818      	ldr	r0, [r3, #0]
 8009b2a:	685b      	ldr	r3, [r3, #4]
 8009b2c:	4408      	add	r0, r1
 8009b2e:	6010      	str	r0, [r2, #0]
 8009b30:	6053      	str	r3, [r2, #4]
 8009b32:	e7da      	b.n	8009aea <_free_r+0x22>
 8009b34:	d902      	bls.n	8009b3c <_free_r+0x74>
 8009b36:	230c      	movs	r3, #12
 8009b38:	602b      	str	r3, [r5, #0]
 8009b3a:	e7d6      	b.n	8009aea <_free_r+0x22>
 8009b3c:	6820      	ldr	r0, [r4, #0]
 8009b3e:	1821      	adds	r1, r4, r0
 8009b40:	428b      	cmp	r3, r1
 8009b42:	bf01      	itttt	eq
 8009b44:	6819      	ldreq	r1, [r3, #0]
 8009b46:	685b      	ldreq	r3, [r3, #4]
 8009b48:	1809      	addeq	r1, r1, r0
 8009b4a:	6021      	streq	r1, [r4, #0]
 8009b4c:	6063      	str	r3, [r4, #4]
 8009b4e:	6054      	str	r4, [r2, #4]
 8009b50:	e7cb      	b.n	8009aea <_free_r+0x22>
 8009b52:	bd38      	pop	{r3, r4, r5, pc}
 8009b54:	200008f8 	.word	0x200008f8

08009b58 <_malloc_usable_size_r>:
 8009b58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b5c:	1f18      	subs	r0, r3, #4
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	bfbc      	itt	lt
 8009b62:	580b      	ldrlt	r3, [r1, r0]
 8009b64:	18c0      	addlt	r0, r0, r3
 8009b66:	4770      	bx	lr

08009b68 <fiprintf>:
 8009b68:	b40e      	push	{r1, r2, r3}
 8009b6a:	b503      	push	{r0, r1, lr}
 8009b6c:	4601      	mov	r1, r0
 8009b6e:	ab03      	add	r3, sp, #12
 8009b70:	4805      	ldr	r0, [pc, #20]	@ (8009b88 <fiprintf+0x20>)
 8009b72:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b76:	6800      	ldr	r0, [r0, #0]
 8009b78:	9301      	str	r3, [sp, #4]
 8009b7a:	f000 f835 	bl	8009be8 <_vfiprintf_r>
 8009b7e:	b002      	add	sp, #8
 8009b80:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b84:	b003      	add	sp, #12
 8009b86:	4770      	bx	lr
 8009b88:	200001ac 	.word	0x200001ac

08009b8c <abort>:
 8009b8c:	2006      	movs	r0, #6
 8009b8e:	b508      	push	{r3, lr}
 8009b90:	f000 fa82 	bl	800a098 <raise>
 8009b94:	2001      	movs	r0, #1
 8009b96:	f7f9 fb9c 	bl	80032d2 <_exit>

08009b9a <__sfputc_r>:
 8009b9a:	6893      	ldr	r3, [r2, #8]
 8009b9c:	b410      	push	{r4}
 8009b9e:	3b01      	subs	r3, #1
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	6093      	str	r3, [r2, #8]
 8009ba4:	da07      	bge.n	8009bb6 <__sfputc_r+0x1c>
 8009ba6:	6994      	ldr	r4, [r2, #24]
 8009ba8:	42a3      	cmp	r3, r4
 8009baa:	db01      	blt.n	8009bb0 <__sfputc_r+0x16>
 8009bac:	290a      	cmp	r1, #10
 8009bae:	d102      	bne.n	8009bb6 <__sfputc_r+0x1c>
 8009bb0:	bc10      	pop	{r4}
 8009bb2:	f000 b931 	b.w	8009e18 <__swbuf_r>
 8009bb6:	6813      	ldr	r3, [r2, #0]
 8009bb8:	1c58      	adds	r0, r3, #1
 8009bba:	6010      	str	r0, [r2, #0]
 8009bbc:	7019      	strb	r1, [r3, #0]
 8009bbe:	4608      	mov	r0, r1
 8009bc0:	bc10      	pop	{r4}
 8009bc2:	4770      	bx	lr

08009bc4 <__sfputs_r>:
 8009bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bc6:	4606      	mov	r6, r0
 8009bc8:	460f      	mov	r7, r1
 8009bca:	4614      	mov	r4, r2
 8009bcc:	18d5      	adds	r5, r2, r3
 8009bce:	42ac      	cmp	r4, r5
 8009bd0:	d101      	bne.n	8009bd6 <__sfputs_r+0x12>
 8009bd2:	2000      	movs	r0, #0
 8009bd4:	e007      	b.n	8009be6 <__sfputs_r+0x22>
 8009bd6:	463a      	mov	r2, r7
 8009bd8:	4630      	mov	r0, r6
 8009bda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bde:	f7ff ffdc 	bl	8009b9a <__sfputc_r>
 8009be2:	1c43      	adds	r3, r0, #1
 8009be4:	d1f3      	bne.n	8009bce <__sfputs_r+0xa>
 8009be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009be8 <_vfiprintf_r>:
 8009be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bec:	460d      	mov	r5, r1
 8009bee:	4614      	mov	r4, r2
 8009bf0:	4698      	mov	r8, r3
 8009bf2:	4606      	mov	r6, r0
 8009bf4:	b09d      	sub	sp, #116	@ 0x74
 8009bf6:	b118      	cbz	r0, 8009c00 <_vfiprintf_r+0x18>
 8009bf8:	6a03      	ldr	r3, [r0, #32]
 8009bfa:	b90b      	cbnz	r3, 8009c00 <_vfiprintf_r+0x18>
 8009bfc:	f7fc fe28 	bl	8006850 <__sinit>
 8009c00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c02:	07d9      	lsls	r1, r3, #31
 8009c04:	d405      	bmi.n	8009c12 <_vfiprintf_r+0x2a>
 8009c06:	89ab      	ldrh	r3, [r5, #12]
 8009c08:	059a      	lsls	r2, r3, #22
 8009c0a:	d402      	bmi.n	8009c12 <_vfiprintf_r+0x2a>
 8009c0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c0e:	f7fd fd36 	bl	800767e <__retarget_lock_acquire_recursive>
 8009c12:	89ab      	ldrh	r3, [r5, #12]
 8009c14:	071b      	lsls	r3, r3, #28
 8009c16:	d501      	bpl.n	8009c1c <_vfiprintf_r+0x34>
 8009c18:	692b      	ldr	r3, [r5, #16]
 8009c1a:	b99b      	cbnz	r3, 8009c44 <_vfiprintf_r+0x5c>
 8009c1c:	4629      	mov	r1, r5
 8009c1e:	4630      	mov	r0, r6
 8009c20:	f000 f938 	bl	8009e94 <__swsetup_r>
 8009c24:	b170      	cbz	r0, 8009c44 <_vfiprintf_r+0x5c>
 8009c26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c28:	07dc      	lsls	r4, r3, #31
 8009c2a:	d504      	bpl.n	8009c36 <_vfiprintf_r+0x4e>
 8009c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c30:	b01d      	add	sp, #116	@ 0x74
 8009c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c36:	89ab      	ldrh	r3, [r5, #12]
 8009c38:	0598      	lsls	r0, r3, #22
 8009c3a:	d4f7      	bmi.n	8009c2c <_vfiprintf_r+0x44>
 8009c3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c3e:	f7fd fd1f 	bl	8007680 <__retarget_lock_release_recursive>
 8009c42:	e7f3      	b.n	8009c2c <_vfiprintf_r+0x44>
 8009c44:	2300      	movs	r3, #0
 8009c46:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c48:	2320      	movs	r3, #32
 8009c4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c4e:	2330      	movs	r3, #48	@ 0x30
 8009c50:	f04f 0901 	mov.w	r9, #1
 8009c54:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c58:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009e04 <_vfiprintf_r+0x21c>
 8009c5c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c60:	4623      	mov	r3, r4
 8009c62:	469a      	mov	sl, r3
 8009c64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c68:	b10a      	cbz	r2, 8009c6e <_vfiprintf_r+0x86>
 8009c6a:	2a25      	cmp	r2, #37	@ 0x25
 8009c6c:	d1f9      	bne.n	8009c62 <_vfiprintf_r+0x7a>
 8009c6e:	ebba 0b04 	subs.w	fp, sl, r4
 8009c72:	d00b      	beq.n	8009c8c <_vfiprintf_r+0xa4>
 8009c74:	465b      	mov	r3, fp
 8009c76:	4622      	mov	r2, r4
 8009c78:	4629      	mov	r1, r5
 8009c7a:	4630      	mov	r0, r6
 8009c7c:	f7ff ffa2 	bl	8009bc4 <__sfputs_r>
 8009c80:	3001      	adds	r0, #1
 8009c82:	f000 80a7 	beq.w	8009dd4 <_vfiprintf_r+0x1ec>
 8009c86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c88:	445a      	add	r2, fp
 8009c8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c8c:	f89a 3000 	ldrb.w	r3, [sl]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	f000 809f 	beq.w	8009dd4 <_vfiprintf_r+0x1ec>
 8009c96:	2300      	movs	r3, #0
 8009c98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ca0:	f10a 0a01 	add.w	sl, sl, #1
 8009ca4:	9304      	str	r3, [sp, #16]
 8009ca6:	9307      	str	r3, [sp, #28]
 8009ca8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009cac:	931a      	str	r3, [sp, #104]	@ 0x68
 8009cae:	4654      	mov	r4, sl
 8009cb0:	2205      	movs	r2, #5
 8009cb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cb6:	4853      	ldr	r0, [pc, #332]	@ (8009e04 <_vfiprintf_r+0x21c>)
 8009cb8:	f7fd fce3 	bl	8007682 <memchr>
 8009cbc:	9a04      	ldr	r2, [sp, #16]
 8009cbe:	b9d8      	cbnz	r0, 8009cf8 <_vfiprintf_r+0x110>
 8009cc0:	06d1      	lsls	r1, r2, #27
 8009cc2:	bf44      	itt	mi
 8009cc4:	2320      	movmi	r3, #32
 8009cc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cca:	0713      	lsls	r3, r2, #28
 8009ccc:	bf44      	itt	mi
 8009cce:	232b      	movmi	r3, #43	@ 0x2b
 8009cd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8009cd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cda:	d015      	beq.n	8009d08 <_vfiprintf_r+0x120>
 8009cdc:	4654      	mov	r4, sl
 8009cde:	2000      	movs	r0, #0
 8009ce0:	f04f 0c0a 	mov.w	ip, #10
 8009ce4:	9a07      	ldr	r2, [sp, #28]
 8009ce6:	4621      	mov	r1, r4
 8009ce8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cec:	3b30      	subs	r3, #48	@ 0x30
 8009cee:	2b09      	cmp	r3, #9
 8009cf0:	d94b      	bls.n	8009d8a <_vfiprintf_r+0x1a2>
 8009cf2:	b1b0      	cbz	r0, 8009d22 <_vfiprintf_r+0x13a>
 8009cf4:	9207      	str	r2, [sp, #28]
 8009cf6:	e014      	b.n	8009d22 <_vfiprintf_r+0x13a>
 8009cf8:	eba0 0308 	sub.w	r3, r0, r8
 8009cfc:	fa09 f303 	lsl.w	r3, r9, r3
 8009d00:	4313      	orrs	r3, r2
 8009d02:	46a2      	mov	sl, r4
 8009d04:	9304      	str	r3, [sp, #16]
 8009d06:	e7d2      	b.n	8009cae <_vfiprintf_r+0xc6>
 8009d08:	9b03      	ldr	r3, [sp, #12]
 8009d0a:	1d19      	adds	r1, r3, #4
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	9103      	str	r1, [sp, #12]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	bfbb      	ittet	lt
 8009d14:	425b      	neglt	r3, r3
 8009d16:	f042 0202 	orrlt.w	r2, r2, #2
 8009d1a:	9307      	strge	r3, [sp, #28]
 8009d1c:	9307      	strlt	r3, [sp, #28]
 8009d1e:	bfb8      	it	lt
 8009d20:	9204      	strlt	r2, [sp, #16]
 8009d22:	7823      	ldrb	r3, [r4, #0]
 8009d24:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d26:	d10a      	bne.n	8009d3e <_vfiprintf_r+0x156>
 8009d28:	7863      	ldrb	r3, [r4, #1]
 8009d2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d2c:	d132      	bne.n	8009d94 <_vfiprintf_r+0x1ac>
 8009d2e:	9b03      	ldr	r3, [sp, #12]
 8009d30:	3402      	adds	r4, #2
 8009d32:	1d1a      	adds	r2, r3, #4
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	9203      	str	r2, [sp, #12]
 8009d38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d3c:	9305      	str	r3, [sp, #20]
 8009d3e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009e08 <_vfiprintf_r+0x220>
 8009d42:	2203      	movs	r2, #3
 8009d44:	4650      	mov	r0, sl
 8009d46:	7821      	ldrb	r1, [r4, #0]
 8009d48:	f7fd fc9b 	bl	8007682 <memchr>
 8009d4c:	b138      	cbz	r0, 8009d5e <_vfiprintf_r+0x176>
 8009d4e:	2240      	movs	r2, #64	@ 0x40
 8009d50:	9b04      	ldr	r3, [sp, #16]
 8009d52:	eba0 000a 	sub.w	r0, r0, sl
 8009d56:	4082      	lsls	r2, r0
 8009d58:	4313      	orrs	r3, r2
 8009d5a:	3401      	adds	r4, #1
 8009d5c:	9304      	str	r3, [sp, #16]
 8009d5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d62:	2206      	movs	r2, #6
 8009d64:	4829      	ldr	r0, [pc, #164]	@ (8009e0c <_vfiprintf_r+0x224>)
 8009d66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d6a:	f7fd fc8a 	bl	8007682 <memchr>
 8009d6e:	2800      	cmp	r0, #0
 8009d70:	d03f      	beq.n	8009df2 <_vfiprintf_r+0x20a>
 8009d72:	4b27      	ldr	r3, [pc, #156]	@ (8009e10 <_vfiprintf_r+0x228>)
 8009d74:	bb1b      	cbnz	r3, 8009dbe <_vfiprintf_r+0x1d6>
 8009d76:	9b03      	ldr	r3, [sp, #12]
 8009d78:	3307      	adds	r3, #7
 8009d7a:	f023 0307 	bic.w	r3, r3, #7
 8009d7e:	3308      	adds	r3, #8
 8009d80:	9303      	str	r3, [sp, #12]
 8009d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d84:	443b      	add	r3, r7
 8009d86:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d88:	e76a      	b.n	8009c60 <_vfiprintf_r+0x78>
 8009d8a:	460c      	mov	r4, r1
 8009d8c:	2001      	movs	r0, #1
 8009d8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d92:	e7a8      	b.n	8009ce6 <_vfiprintf_r+0xfe>
 8009d94:	2300      	movs	r3, #0
 8009d96:	f04f 0c0a 	mov.w	ip, #10
 8009d9a:	4619      	mov	r1, r3
 8009d9c:	3401      	adds	r4, #1
 8009d9e:	9305      	str	r3, [sp, #20]
 8009da0:	4620      	mov	r0, r4
 8009da2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009da6:	3a30      	subs	r2, #48	@ 0x30
 8009da8:	2a09      	cmp	r2, #9
 8009daa:	d903      	bls.n	8009db4 <_vfiprintf_r+0x1cc>
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d0c6      	beq.n	8009d3e <_vfiprintf_r+0x156>
 8009db0:	9105      	str	r1, [sp, #20]
 8009db2:	e7c4      	b.n	8009d3e <_vfiprintf_r+0x156>
 8009db4:	4604      	mov	r4, r0
 8009db6:	2301      	movs	r3, #1
 8009db8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dbc:	e7f0      	b.n	8009da0 <_vfiprintf_r+0x1b8>
 8009dbe:	ab03      	add	r3, sp, #12
 8009dc0:	9300      	str	r3, [sp, #0]
 8009dc2:	462a      	mov	r2, r5
 8009dc4:	4630      	mov	r0, r6
 8009dc6:	4b13      	ldr	r3, [pc, #76]	@ (8009e14 <_vfiprintf_r+0x22c>)
 8009dc8:	a904      	add	r1, sp, #16
 8009dca:	f7fb fec7 	bl	8005b5c <_printf_float>
 8009dce:	4607      	mov	r7, r0
 8009dd0:	1c78      	adds	r0, r7, #1
 8009dd2:	d1d6      	bne.n	8009d82 <_vfiprintf_r+0x19a>
 8009dd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dd6:	07d9      	lsls	r1, r3, #31
 8009dd8:	d405      	bmi.n	8009de6 <_vfiprintf_r+0x1fe>
 8009dda:	89ab      	ldrh	r3, [r5, #12]
 8009ddc:	059a      	lsls	r2, r3, #22
 8009dde:	d402      	bmi.n	8009de6 <_vfiprintf_r+0x1fe>
 8009de0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009de2:	f7fd fc4d 	bl	8007680 <__retarget_lock_release_recursive>
 8009de6:	89ab      	ldrh	r3, [r5, #12]
 8009de8:	065b      	lsls	r3, r3, #25
 8009dea:	f53f af1f 	bmi.w	8009c2c <_vfiprintf_r+0x44>
 8009dee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009df0:	e71e      	b.n	8009c30 <_vfiprintf_r+0x48>
 8009df2:	ab03      	add	r3, sp, #12
 8009df4:	9300      	str	r3, [sp, #0]
 8009df6:	462a      	mov	r2, r5
 8009df8:	4630      	mov	r0, r6
 8009dfa:	4b06      	ldr	r3, [pc, #24]	@ (8009e14 <_vfiprintf_r+0x22c>)
 8009dfc:	a904      	add	r1, sp, #16
 8009dfe:	f7fc f94b 	bl	8006098 <_printf_i>
 8009e02:	e7e4      	b.n	8009dce <_vfiprintf_r+0x1e6>
 8009e04:	0800c666 	.word	0x0800c666
 8009e08:	0800c66c 	.word	0x0800c66c
 8009e0c:	0800c670 	.word	0x0800c670
 8009e10:	08005b5d 	.word	0x08005b5d
 8009e14:	08009bc5 	.word	0x08009bc5

08009e18 <__swbuf_r>:
 8009e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e1a:	460e      	mov	r6, r1
 8009e1c:	4614      	mov	r4, r2
 8009e1e:	4605      	mov	r5, r0
 8009e20:	b118      	cbz	r0, 8009e2a <__swbuf_r+0x12>
 8009e22:	6a03      	ldr	r3, [r0, #32]
 8009e24:	b90b      	cbnz	r3, 8009e2a <__swbuf_r+0x12>
 8009e26:	f7fc fd13 	bl	8006850 <__sinit>
 8009e2a:	69a3      	ldr	r3, [r4, #24]
 8009e2c:	60a3      	str	r3, [r4, #8]
 8009e2e:	89a3      	ldrh	r3, [r4, #12]
 8009e30:	071a      	lsls	r2, r3, #28
 8009e32:	d501      	bpl.n	8009e38 <__swbuf_r+0x20>
 8009e34:	6923      	ldr	r3, [r4, #16]
 8009e36:	b943      	cbnz	r3, 8009e4a <__swbuf_r+0x32>
 8009e38:	4621      	mov	r1, r4
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	f000 f82a 	bl	8009e94 <__swsetup_r>
 8009e40:	b118      	cbz	r0, 8009e4a <__swbuf_r+0x32>
 8009e42:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009e46:	4638      	mov	r0, r7
 8009e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e4a:	6823      	ldr	r3, [r4, #0]
 8009e4c:	6922      	ldr	r2, [r4, #16]
 8009e4e:	b2f6      	uxtb	r6, r6
 8009e50:	1a98      	subs	r0, r3, r2
 8009e52:	6963      	ldr	r3, [r4, #20]
 8009e54:	4637      	mov	r7, r6
 8009e56:	4283      	cmp	r3, r0
 8009e58:	dc05      	bgt.n	8009e66 <__swbuf_r+0x4e>
 8009e5a:	4621      	mov	r1, r4
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	f7ff f853 	bl	8008f08 <_fflush_r>
 8009e62:	2800      	cmp	r0, #0
 8009e64:	d1ed      	bne.n	8009e42 <__swbuf_r+0x2a>
 8009e66:	68a3      	ldr	r3, [r4, #8]
 8009e68:	3b01      	subs	r3, #1
 8009e6a:	60a3      	str	r3, [r4, #8]
 8009e6c:	6823      	ldr	r3, [r4, #0]
 8009e6e:	1c5a      	adds	r2, r3, #1
 8009e70:	6022      	str	r2, [r4, #0]
 8009e72:	701e      	strb	r6, [r3, #0]
 8009e74:	6962      	ldr	r2, [r4, #20]
 8009e76:	1c43      	adds	r3, r0, #1
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d004      	beq.n	8009e86 <__swbuf_r+0x6e>
 8009e7c:	89a3      	ldrh	r3, [r4, #12]
 8009e7e:	07db      	lsls	r3, r3, #31
 8009e80:	d5e1      	bpl.n	8009e46 <__swbuf_r+0x2e>
 8009e82:	2e0a      	cmp	r6, #10
 8009e84:	d1df      	bne.n	8009e46 <__swbuf_r+0x2e>
 8009e86:	4621      	mov	r1, r4
 8009e88:	4628      	mov	r0, r5
 8009e8a:	f7ff f83d 	bl	8008f08 <_fflush_r>
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	d0d9      	beq.n	8009e46 <__swbuf_r+0x2e>
 8009e92:	e7d6      	b.n	8009e42 <__swbuf_r+0x2a>

08009e94 <__swsetup_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4b29      	ldr	r3, [pc, #164]	@ (8009f3c <__swsetup_r+0xa8>)
 8009e98:	4605      	mov	r5, r0
 8009e9a:	6818      	ldr	r0, [r3, #0]
 8009e9c:	460c      	mov	r4, r1
 8009e9e:	b118      	cbz	r0, 8009ea8 <__swsetup_r+0x14>
 8009ea0:	6a03      	ldr	r3, [r0, #32]
 8009ea2:	b90b      	cbnz	r3, 8009ea8 <__swsetup_r+0x14>
 8009ea4:	f7fc fcd4 	bl	8006850 <__sinit>
 8009ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009eac:	0719      	lsls	r1, r3, #28
 8009eae:	d422      	bmi.n	8009ef6 <__swsetup_r+0x62>
 8009eb0:	06da      	lsls	r2, r3, #27
 8009eb2:	d407      	bmi.n	8009ec4 <__swsetup_r+0x30>
 8009eb4:	2209      	movs	r2, #9
 8009eb6:	602a      	str	r2, [r5, #0]
 8009eb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ebc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ec0:	81a3      	strh	r3, [r4, #12]
 8009ec2:	e033      	b.n	8009f2c <__swsetup_r+0x98>
 8009ec4:	0758      	lsls	r0, r3, #29
 8009ec6:	d512      	bpl.n	8009eee <__swsetup_r+0x5a>
 8009ec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009eca:	b141      	cbz	r1, 8009ede <__swsetup_r+0x4a>
 8009ecc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ed0:	4299      	cmp	r1, r3
 8009ed2:	d002      	beq.n	8009eda <__swsetup_r+0x46>
 8009ed4:	4628      	mov	r0, r5
 8009ed6:	f7ff fdf7 	bl	8009ac8 <_free_r>
 8009eda:	2300      	movs	r3, #0
 8009edc:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ede:	89a3      	ldrh	r3, [r4, #12]
 8009ee0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ee4:	81a3      	strh	r3, [r4, #12]
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	6063      	str	r3, [r4, #4]
 8009eea:	6923      	ldr	r3, [r4, #16]
 8009eec:	6023      	str	r3, [r4, #0]
 8009eee:	89a3      	ldrh	r3, [r4, #12]
 8009ef0:	f043 0308 	orr.w	r3, r3, #8
 8009ef4:	81a3      	strh	r3, [r4, #12]
 8009ef6:	6923      	ldr	r3, [r4, #16]
 8009ef8:	b94b      	cbnz	r3, 8009f0e <__swsetup_r+0x7a>
 8009efa:	89a3      	ldrh	r3, [r4, #12]
 8009efc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f04:	d003      	beq.n	8009f0e <__swsetup_r+0x7a>
 8009f06:	4621      	mov	r1, r4
 8009f08:	4628      	mov	r0, r5
 8009f0a:	f000 f83e 	bl	8009f8a <__smakebuf_r>
 8009f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f12:	f013 0201 	ands.w	r2, r3, #1
 8009f16:	d00a      	beq.n	8009f2e <__swsetup_r+0x9a>
 8009f18:	2200      	movs	r2, #0
 8009f1a:	60a2      	str	r2, [r4, #8]
 8009f1c:	6962      	ldr	r2, [r4, #20]
 8009f1e:	4252      	negs	r2, r2
 8009f20:	61a2      	str	r2, [r4, #24]
 8009f22:	6922      	ldr	r2, [r4, #16]
 8009f24:	b942      	cbnz	r2, 8009f38 <__swsetup_r+0xa4>
 8009f26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f2a:	d1c5      	bne.n	8009eb8 <__swsetup_r+0x24>
 8009f2c:	bd38      	pop	{r3, r4, r5, pc}
 8009f2e:	0799      	lsls	r1, r3, #30
 8009f30:	bf58      	it	pl
 8009f32:	6962      	ldrpl	r2, [r4, #20]
 8009f34:	60a2      	str	r2, [r4, #8]
 8009f36:	e7f4      	b.n	8009f22 <__swsetup_r+0x8e>
 8009f38:	2000      	movs	r0, #0
 8009f3a:	e7f7      	b.n	8009f2c <__swsetup_r+0x98>
 8009f3c:	200001ac 	.word	0x200001ac

08009f40 <__swhatbuf_r>:
 8009f40:	b570      	push	{r4, r5, r6, lr}
 8009f42:	460c      	mov	r4, r1
 8009f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f48:	4615      	mov	r5, r2
 8009f4a:	2900      	cmp	r1, #0
 8009f4c:	461e      	mov	r6, r3
 8009f4e:	b096      	sub	sp, #88	@ 0x58
 8009f50:	da0c      	bge.n	8009f6c <__swhatbuf_r+0x2c>
 8009f52:	89a3      	ldrh	r3, [r4, #12]
 8009f54:	2100      	movs	r1, #0
 8009f56:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009f5a:	bf14      	ite	ne
 8009f5c:	2340      	movne	r3, #64	@ 0x40
 8009f5e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009f62:	2000      	movs	r0, #0
 8009f64:	6031      	str	r1, [r6, #0]
 8009f66:	602b      	str	r3, [r5, #0]
 8009f68:	b016      	add	sp, #88	@ 0x58
 8009f6a:	bd70      	pop	{r4, r5, r6, pc}
 8009f6c:	466a      	mov	r2, sp
 8009f6e:	f000 f849 	bl	800a004 <_fstat_r>
 8009f72:	2800      	cmp	r0, #0
 8009f74:	dbed      	blt.n	8009f52 <__swhatbuf_r+0x12>
 8009f76:	9901      	ldr	r1, [sp, #4]
 8009f78:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f7c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f80:	4259      	negs	r1, r3
 8009f82:	4159      	adcs	r1, r3
 8009f84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f88:	e7eb      	b.n	8009f62 <__swhatbuf_r+0x22>

08009f8a <__smakebuf_r>:
 8009f8a:	898b      	ldrh	r3, [r1, #12]
 8009f8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f8e:	079d      	lsls	r5, r3, #30
 8009f90:	4606      	mov	r6, r0
 8009f92:	460c      	mov	r4, r1
 8009f94:	d507      	bpl.n	8009fa6 <__smakebuf_r+0x1c>
 8009f96:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f9a:	6023      	str	r3, [r4, #0]
 8009f9c:	6123      	str	r3, [r4, #16]
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	6163      	str	r3, [r4, #20]
 8009fa2:	b003      	add	sp, #12
 8009fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fa6:	466a      	mov	r2, sp
 8009fa8:	ab01      	add	r3, sp, #4
 8009faa:	f7ff ffc9 	bl	8009f40 <__swhatbuf_r>
 8009fae:	9f00      	ldr	r7, [sp, #0]
 8009fb0:	4605      	mov	r5, r0
 8009fb2:	4639      	mov	r1, r7
 8009fb4:	4630      	mov	r0, r6
 8009fb6:	f7fe fe95 	bl	8008ce4 <_malloc_r>
 8009fba:	b948      	cbnz	r0, 8009fd0 <__smakebuf_r+0x46>
 8009fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fc0:	059a      	lsls	r2, r3, #22
 8009fc2:	d4ee      	bmi.n	8009fa2 <__smakebuf_r+0x18>
 8009fc4:	f023 0303 	bic.w	r3, r3, #3
 8009fc8:	f043 0302 	orr.w	r3, r3, #2
 8009fcc:	81a3      	strh	r3, [r4, #12]
 8009fce:	e7e2      	b.n	8009f96 <__smakebuf_r+0xc>
 8009fd0:	89a3      	ldrh	r3, [r4, #12]
 8009fd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009fd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fda:	81a3      	strh	r3, [r4, #12]
 8009fdc:	9b01      	ldr	r3, [sp, #4]
 8009fde:	6020      	str	r0, [r4, #0]
 8009fe0:	b15b      	cbz	r3, 8009ffa <__smakebuf_r+0x70>
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fe8:	f000 f81e 	bl	800a028 <_isatty_r>
 8009fec:	b128      	cbz	r0, 8009ffa <__smakebuf_r+0x70>
 8009fee:	89a3      	ldrh	r3, [r4, #12]
 8009ff0:	f023 0303 	bic.w	r3, r3, #3
 8009ff4:	f043 0301 	orr.w	r3, r3, #1
 8009ff8:	81a3      	strh	r3, [r4, #12]
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	431d      	orrs	r5, r3
 8009ffe:	81a5      	strh	r5, [r4, #12]
 800a000:	e7cf      	b.n	8009fa2 <__smakebuf_r+0x18>
	...

0800a004 <_fstat_r>:
 800a004:	b538      	push	{r3, r4, r5, lr}
 800a006:	2300      	movs	r3, #0
 800a008:	4d06      	ldr	r5, [pc, #24]	@ (800a024 <_fstat_r+0x20>)
 800a00a:	4604      	mov	r4, r0
 800a00c:	4608      	mov	r0, r1
 800a00e:	4611      	mov	r1, r2
 800a010:	602b      	str	r3, [r5, #0]
 800a012:	f7f9 f9ad 	bl	8003370 <_fstat>
 800a016:	1c43      	adds	r3, r0, #1
 800a018:	d102      	bne.n	800a020 <_fstat_r+0x1c>
 800a01a:	682b      	ldr	r3, [r5, #0]
 800a01c:	b103      	cbz	r3, 800a020 <_fstat_r+0x1c>
 800a01e:	6023      	str	r3, [r4, #0]
 800a020:	bd38      	pop	{r3, r4, r5, pc}
 800a022:	bf00      	nop
 800a024:	200008fc 	.word	0x200008fc

0800a028 <_isatty_r>:
 800a028:	b538      	push	{r3, r4, r5, lr}
 800a02a:	2300      	movs	r3, #0
 800a02c:	4d05      	ldr	r5, [pc, #20]	@ (800a044 <_isatty_r+0x1c>)
 800a02e:	4604      	mov	r4, r0
 800a030:	4608      	mov	r0, r1
 800a032:	602b      	str	r3, [r5, #0]
 800a034:	f7f9 f9ab 	bl	800338e <_isatty>
 800a038:	1c43      	adds	r3, r0, #1
 800a03a:	d102      	bne.n	800a042 <_isatty_r+0x1a>
 800a03c:	682b      	ldr	r3, [r5, #0]
 800a03e:	b103      	cbz	r3, 800a042 <_isatty_r+0x1a>
 800a040:	6023      	str	r3, [r4, #0]
 800a042:	bd38      	pop	{r3, r4, r5, pc}
 800a044:	200008fc 	.word	0x200008fc

0800a048 <_raise_r>:
 800a048:	291f      	cmp	r1, #31
 800a04a:	b538      	push	{r3, r4, r5, lr}
 800a04c:	4605      	mov	r5, r0
 800a04e:	460c      	mov	r4, r1
 800a050:	d904      	bls.n	800a05c <_raise_r+0x14>
 800a052:	2316      	movs	r3, #22
 800a054:	6003      	str	r3, [r0, #0]
 800a056:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a05a:	bd38      	pop	{r3, r4, r5, pc}
 800a05c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a05e:	b112      	cbz	r2, 800a066 <_raise_r+0x1e>
 800a060:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a064:	b94b      	cbnz	r3, 800a07a <_raise_r+0x32>
 800a066:	4628      	mov	r0, r5
 800a068:	f000 f830 	bl	800a0cc <_getpid_r>
 800a06c:	4622      	mov	r2, r4
 800a06e:	4601      	mov	r1, r0
 800a070:	4628      	mov	r0, r5
 800a072:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a076:	f000 b817 	b.w	800a0a8 <_kill_r>
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	d00a      	beq.n	800a094 <_raise_r+0x4c>
 800a07e:	1c59      	adds	r1, r3, #1
 800a080:	d103      	bne.n	800a08a <_raise_r+0x42>
 800a082:	2316      	movs	r3, #22
 800a084:	6003      	str	r3, [r0, #0]
 800a086:	2001      	movs	r0, #1
 800a088:	e7e7      	b.n	800a05a <_raise_r+0x12>
 800a08a:	2100      	movs	r1, #0
 800a08c:	4620      	mov	r0, r4
 800a08e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a092:	4798      	blx	r3
 800a094:	2000      	movs	r0, #0
 800a096:	e7e0      	b.n	800a05a <_raise_r+0x12>

0800a098 <raise>:
 800a098:	4b02      	ldr	r3, [pc, #8]	@ (800a0a4 <raise+0xc>)
 800a09a:	4601      	mov	r1, r0
 800a09c:	6818      	ldr	r0, [r3, #0]
 800a09e:	f7ff bfd3 	b.w	800a048 <_raise_r>
 800a0a2:	bf00      	nop
 800a0a4:	200001ac 	.word	0x200001ac

0800a0a8 <_kill_r>:
 800a0a8:	b538      	push	{r3, r4, r5, lr}
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	4d06      	ldr	r5, [pc, #24]	@ (800a0c8 <_kill_r+0x20>)
 800a0ae:	4604      	mov	r4, r0
 800a0b0:	4608      	mov	r0, r1
 800a0b2:	4611      	mov	r1, r2
 800a0b4:	602b      	str	r3, [r5, #0]
 800a0b6:	f7f9 f8fc 	bl	80032b2 <_kill>
 800a0ba:	1c43      	adds	r3, r0, #1
 800a0bc:	d102      	bne.n	800a0c4 <_kill_r+0x1c>
 800a0be:	682b      	ldr	r3, [r5, #0]
 800a0c0:	b103      	cbz	r3, 800a0c4 <_kill_r+0x1c>
 800a0c2:	6023      	str	r3, [r4, #0]
 800a0c4:	bd38      	pop	{r3, r4, r5, pc}
 800a0c6:	bf00      	nop
 800a0c8:	200008fc 	.word	0x200008fc

0800a0cc <_getpid_r>:
 800a0cc:	f7f9 b8ea 	b.w	80032a4 <_getpid>

0800a0d0 <_init>:
 800a0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d2:	bf00      	nop
 800a0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0d6:	bc08      	pop	{r3}
 800a0d8:	469e      	mov	lr, r3
 800a0da:	4770      	bx	lr

0800a0dc <_fini>:
 800a0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0de:	bf00      	nop
 800a0e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0e2:	bc08      	pop	{r3}
 800a0e4:	469e      	mov	lr, r3
 800a0e6:	4770      	bx	lr
