
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint /home/smagill/fpga/intro/intro.runs/impl_1/design_1_wrapper.dcp
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /home/smagill/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /home/smagill/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7:part0:1.1 available at /home/smagill/Xilinx/Vivado/2015.4/data/boards/board_files/cmod_a7/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/smagill/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /home/smagill/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /home/smagill/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /home/smagill/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/smagill/fpga/intro/intro.runs/impl_1/.Xil/Vivado-5982-primary-VirtualBox/dcp/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/smagill/fpga/intro/intro.runs/impl_1/.Xil/Vivado-5982-primary-VirtualBox/dcp/design_1_wrapper_board.xdc]
Parsing XDC File [/home/smagill/fpga/intro/intro.runs/impl_1/.Xil/Vivado-5982-primary-VirtualBox/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/smagill/fpga/intro/intro.runs/impl_1/.Xil/Vivado-5982-primary-VirtualBox/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/smagill/fpga/intro/intro.runs/impl_1/.Xil/Vivado-5982-primary-VirtualBox/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/smagill/fpga/intro/intro.runs/impl_1/.Xil/Vivado-5982-primary-VirtualBox/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1168.703 ; gain = 0.000 ; free physical = 3141 ; free virtual = 5065
Restored from archive | CPU: 0.160000 secs | Memory: 0.013519 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1168.703 ; gain = 0.000 ; free physical = 3141 ; free virtual = 5065
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.703 ; gain = 254.668 ; free physical = 3147 ; free virtual = 5064
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1190.711 ; gain = 13.004 ; free physical = 3143 ; free virtual = 5060
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 16fe8d30f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 295b2ef6c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1592.203 ; gain = 0.000 ; free physical = 2798 ; free virtual = 4715

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 214 cells.
Phase 2 Constant Propagation | Checksum: 1e2532876

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:01 . Memory (MB): peak = 1592.203 ; gain = 0.000 ; free physical = 2798 ; free virtual = 4715

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 258 unconnected nets.
INFO: [Opt 31-11] Eliminated 243 unconnected cells.
Phase 3 Sweep | Checksum: 154fb2cfd

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:02 . Memory (MB): peak = 1592.203 ; gain = 0.000 ; free physical = 2797 ; free virtual = 4714

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1592.203 ; gain = 0.000 ; free physical = 2796 ; free virtual = 4714
Ending Logic Optimization Task | Checksum: 154fb2cfd

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:02 . Memory (MB): peak = 1592.203 ; gain = 0.000 ; free physical = 2797 ; free virtual = 4714

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 154fb2cfd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1592.203 ; gain = 0.000 ; free physical = 2796 ; free virtual = 4714
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1592.203 ; gain = 423.500 ; free physical = 2796 ; free virtual = 4714
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1592.203 ; gain = 0.000 ; free physical = 2790 ; free virtual = 4714
INFO: [Coretcl 2-168] The results of DRC are in file /home/smagill/fpga/intro/intro.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.215 ; gain = 0.000 ; free physical = 2790 ; free virtual = 4713
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1600.215 ; gain = 0.000 ; free physical = 2790 ; free virtual = 4713

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: b6f3ca3f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1600.215 ; gain = 0.000 ; free physical = 2790 ; free virtual = 4713
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: b6f3ca3f

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:02 . Memory (MB): peak = 1608.207 ; gain = 7.992 ; free physical = 2785 ; free virtual = 4713

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: b6f3ca3f

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 1608.207 ; gain = 7.992 ; free physical = 2785 ; free virtual = 4713

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: f3ad2df3

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 1608.207 ; gain = 7.992 ; free physical = 2785 ; free virtual = 4713
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 118f1da2d

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 1608.207 ; gain = 7.992 ; free physical = 2785 ; free virtual = 4713

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1f25f4fcb

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:03 . Memory (MB): peak = 1608.207 ; gain = 7.992 ; free physical = 2784 ; free virtual = 4713
Phase 1.2.1 Place Init Design | Checksum: 221325371

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2773 ; free virtual = 4703
Phase 1.2 Build Placer Netlist Model | Checksum: 221325371

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2773 ; free virtual = 4703

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 221325371

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2773 ; free virtual = 4703
Phase 1.3 Constrain Clocks/Macros | Checksum: 221325371

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2773 ; free virtual = 4703
Phase 1 Placer Initialization | Checksum: 221325371

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2773 ; free virtual = 4703

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bbe49f3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2772 ; free virtual = 4703

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bbe49f3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2772 ; free virtual = 4703

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b88ae9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2771 ; free virtual = 4703

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b5a37a5e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2771 ; free virtual = 4703

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1b5a37a5e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2771 ; free virtual = 4703

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16928e08d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2771 ; free virtual = 4703

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16928e08d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2771 ; free virtual = 4703

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1f82a12a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1f82a12a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f82a12a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f82a12a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 3.7 Small Shape Detail Placement | Checksum: 1f82a12a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1dca1425f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 3 Detail Placement | Checksum: 1dca1425f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 11d99b57e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 11d99b57e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 11d99b57e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: a78b0b6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: a78b0b6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 4.1.3.1 PCOPT Shape updates | Checksum: a78b0b6e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.643. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1572fd350

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 4.1.3 Post Placement Optimization | Checksum: 1572fd350

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 4.1 Post Commit Optimization | Checksum: 1572fd350

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1572fd350

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1572fd350

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1572fd350

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 4.4 Placer Reporting | Checksum: 1572fd350

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 19e34da39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19e34da39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Ending Placer Task | Checksum: da9e2bd7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1615.840 ; gain = 15.625 ; free physical = 2769 ; free virtual = 4701
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1615.840 ; gain = 0.000 ; free physical = 2760 ; free virtual = 4701
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1615.844 ; gain = 0.000 ; free physical = 2760 ; free virtual = 4694
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1615.844 ; gain = 0.000 ; free physical = 2760 ; free virtual = 4694
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1615.844 ; gain = 0.000 ; free physical = 2760 ; free virtual = 4694
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 5b245095 ConstDB: 0 ShapeSum: 7f79db42 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11cabd092

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1637.840 ; gain = 21.996 ; free physical = 2706 ; free virtual = 4641

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11cabd092

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1642.840 ; gain = 26.996 ; free physical = 2705 ; free virtual = 4641

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11cabd092

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1646.840 ; gain = 30.996 ; free physical = 2700 ; free virtual = 4637
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a62ae22b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2689 ; free virtual = 4626
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.656  | TNS=0.000  | WHS=-0.180 | THS=-19.467|

Phase 2 Router Initialization | Checksum: 288758795

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c14f6919

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2689 ; free virtual = 4626

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 22292bc0e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.281  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 198731e3a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626
Phase 4 Rip-up And Reroute | Checksum: 198731e3a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b23b6452

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.430  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b23b6452

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b23b6452

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626
Phase 5 Delay and Skew Optimization | Checksum: 1b23b6452

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 26cb4f835

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.430  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 2150217c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.447776 %
  Global Horizontal Routing Utilization  = 0.736673 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22d26543f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22d26543f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e3d2fa28

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.430  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e3d2fa28

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 40.996 ; free physical = 2688 ; free virtual = 4626

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1656.926 ; gain = 41.082 ; free physical = 2688 ; free virtual = 4626
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1656.926 ; gain = 0.000 ; free physical = 2679 ; free virtual = 4626
INFO: [Coretcl 2-168] The results of DRC are in file /home/smagill/fpga/intro/intro.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/smagill/fpga/intro/intro.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Feb 29 12:26:02 2016. For additional details about this file, please refer to the WebTalk help file at /home/smagill/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1981.234 ; gain = 316.387 ; free physical = 2349 ; free virtual = 4299
INFO: [Common 17-206] Exiting Vivado at Mon Feb 29 12:26:03 2016...
