Loading db file '/software/course_lib_umc18/synopsys/ss_1v62_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort low
Design : mul_64
Version: D-2010.03
Date   : Sun Jun 25 12:12:55 2017
****************************************


Library(s) Used:

    ss_1v62_125c (File: /software/course_lib_umc18/synopsys/ss_1v62_125c.db)


Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 206.7939 mW   (70%)
  Net Switching Power  =  87.2528 mW   (30%)
                         ---------
Total Dynamic Power    = 294.0467 mW  (100%)

Cell Leakage Power     =  59.2239 uW

1
