
centos-preinstalled/sg_modes:     file format elf32-littlearm


Disassembly of section .init:

00010b2c <_init@@Base>:
   10b2c:	push	{r3, lr}
   10b30:	bl	11e94 <__snprintf_chk@plt+0x11d4>
   10b34:	pop	{r3, pc}

Disassembly of section .plt:

00010b38 <sg_simple_inquiry@plt-0x14>:
   10b38:	push	{lr}		; (str lr, [sp, #-4]!)
   10b3c:	ldr	lr, [pc, #4]	; 10b48 <_init@@Base+0x1c>
   10b40:	add	lr, pc, lr
   10b44:	ldr	pc, [lr, #8]!
   10b48:			; <UNDEFINED> instruction: 0x000154b8

00010b4c <sg_simple_inquiry@plt>:
   10b4c:	add	ip, pc, #0, 12
   10b50:	add	ip, ip, #86016	; 0x15000
   10b54:	ldr	pc, [ip, #1208]!	; 0x4b8

00010b58 <sg_set_binary_mode@plt>:
   10b58:	add	ip, pc, #0, 12
   10b5c:	add	ip, ip, #86016	; 0x15000
   10b60:	ldr	pc, [ip, #1200]!	; 0x4b0

00010b64 <dStrHex@plt>:
   10b64:	add	ip, pc, #0, 12
   10b68:	add	ip, ip, #86016	; 0x15000
   10b6c:	ldr	pc, [ip, #1192]!	; 0x4a8

00010b70 <free@plt>:
   10b70:	add	ip, pc, #0, 12
   10b74:	add	ip, ip, #86016	; 0x15000
   10b78:	ldr	pc, [ip, #1184]!	; 0x4a0

00010b7c <sg_cmds_close_device@plt>:
   10b7c:	add	ip, pc, #0, 12
   10b80:	add	ip, ip, #86016	; 0x15000
   10b84:	ldr	pc, [ip, #1176]!	; 0x498

00010b88 <__stack_chk_fail@plt>:
   10b88:	add	ip, pc, #0, 12
   10b8c:	add	ip, ip, #86016	; 0x15000
   10b90:	ldr	pc, [ip, #1168]!	; 0x490

00010b94 <perror@plt>:
   10b94:	add	ip, pc, #0, 12
   10b98:	add	ip, ip, #86016	; 0x15000
   10b9c:	ldr	pc, [ip, #1160]!	; 0x488

00010ba0 <fwrite@plt>:
   10ba0:	add	ip, pc, #0, 12
   10ba4:	add	ip, ip, #86016	; 0x15000
   10ba8:	ldr	pc, [ip, #1152]!	; 0x480

00010bac <sg_ll_mode_sense10@plt>:
   10bac:	add	ip, pc, #0, 12
   10bb0:	add	ip, ip, #86016	; 0x15000
   10bb4:	ldr	pc, [ip, #1144]!	; 0x478

00010bb8 <getenv@plt>:
   10bb8:	add	ip, pc, #0, 12
   10bbc:	add	ip, ip, #86016	; 0x15000
   10bc0:	ldr	pc, [ip, #1136]!	; 0x470

00010bc4 <puts@plt>:
   10bc4:	add	ip, pc, #0, 12
   10bc8:	add	ip, ip, #86016	; 0x15000
   10bcc:	ldr	pc, [ip, #1128]!	; 0x468

00010bd0 <malloc@plt>:
   10bd0:	add	ip, pc, #0, 12
   10bd4:	add	ip, ip, #86016	; 0x15000
   10bd8:	ldr	pc, [ip, #1120]!	; 0x460

00010bdc <__libc_start_main@plt>:
   10bdc:	add	ip, pc, #0, 12
   10be0:	add	ip, ip, #86016	; 0x15000
   10be4:	ldr	pc, [ip, #1112]!	; 0x458

00010be8 <__gmon_start__@plt>:
   10be8:	add	ip, pc, #0, 12
   10bec:	add	ip, ip, #86016	; 0x15000
   10bf0:	ldr	pc, [ip, #1104]!	; 0x450

00010bf4 <getopt_long@plt>:
   10bf4:	add	ip, pc, #0, 12
   10bf8:	add	ip, ip, #86016	; 0x15000
   10bfc:	ldr	pc, [ip, #1096]!	; 0x448

00010c00 <sg_get_num_nomult@plt>:
   10c00:	add	ip, pc, #0, 12
   10c04:	add	ip, ip, #86016	; 0x15000
   10c08:	ldr	pc, [ip, #1088]!	; 0x440

00010c0c <strlen@plt>:
   10c0c:	add	ip, pc, #0, 12
   10c10:	add	ip, ip, #86016	; 0x15000
   10c14:	ldr	pc, [ip, #1080]!	; 0x438

00010c18 <sg_ll_mode_sense6@plt>:
   10c18:	add	ip, pc, #0, 12
   10c1c:	add	ip, ip, #86016	; 0x15000
   10c20:	ldr	pc, [ip, #1072]!	; 0x430

00010c24 <strchr@plt>:
   10c24:	add	ip, pc, #0, 12
   10c28:	add	ip, ip, #86016	; 0x15000
   10c2c:	ldr	pc, [ip, #1064]!	; 0x428

00010c30 <__isoc99_sscanf@plt>:
   10c30:	add	ip, pc, #0, 12
   10c34:	add	ip, ip, #86016	; 0x15000
   10c38:	ldr	pc, [ip, #1056]!	; 0x420

00010c3c <memset@plt>:
   10c3c:	add	ip, pc, #0, 12
   10c40:	add	ip, ip, #86016	; 0x15000
   10c44:	ldr	pc, [ip, #1048]!	; 0x418

00010c48 <putchar@plt>:
   10c48:	add	ip, pc, #0, 12
   10c4c:	add	ip, ip, #86016	; 0x15000
   10c50:	ldr	pc, [ip, #1040]!	; 0x410

00010c54 <__printf_chk@plt>:
   10c54:	add	ip, pc, #0, 12
   10c58:	add	ip, ip, #86016	; 0x15000
   10c5c:	ldr	pc, [ip, #1032]!	; 0x408

00010c60 <__fprintf_chk@plt>:
   10c60:	add	ip, pc, #0, 12
   10c64:	add	ip, ip, #86016	; 0x15000
   10c68:	ldr	pc, [ip, #1024]!	; 0x400

00010c6c <safe_strerror@plt>:
   10c6c:	add	ip, pc, #0, 12
   10c70:	add	ip, ip, #86016	; 0x15000
   10c74:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c78 <sg_get_trans_proto_str@plt>:
   10c78:	add	ip, pc, #0, 12
   10c7c:	add	ip, ip, #86016	; 0x15000
   10c80:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c84 <sg_get_num@plt>:
   10c84:	add	ip, pc, #0, 12
   10c88:	add	ip, ip, #86016	; 0x15000
   10c8c:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c90 <sg_get_pdt_str@plt>:
   10c90:	add	ip, pc, #0, 12
   10c94:	add	ip, ip, #86016	; 0x15000
   10c98:	ldr	pc, [ip, #992]!	; 0x3e0

00010c9c <sg_cmds_open_device@plt>:
   10c9c:	add	ip, pc, #0, 12
   10ca0:	add	ip, ip, #86016	; 0x15000
   10ca4:	ldr	pc, [ip, #984]!	; 0x3d8

00010ca8 <strncmp@plt>:
   10ca8:	add	ip, pc, #0, 12
   10cac:	add	ip, ip, #86016	; 0x15000
   10cb0:	ldr	pc, [ip, #976]!	; 0x3d0

00010cb4 <abort@plt>:
   10cb4:	add	ip, pc, #0, 12
   10cb8:	add	ip, ip, #86016	; 0x15000
   10cbc:	ldr	pc, [ip, #968]!	; 0x3c8

00010cc0 <__snprintf_chk@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #86016	; 0x15000
   10cc8:	ldr	pc, [ip, #960]!	; 0x3c0

Disassembly of section .text:

00010ccc <.text>:
   10ccc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10cd0:	movw	r4, #26000	; 0x6590
   10cd4:	movt	r4, #2
   10cd8:	sub	sp, sp, #4608	; 0x1200
   10cdc:	sub	sp, sp, #4
   10ce0:	mov	r2, #80	; 0x50
   10ce4:	ldr	r3, [r4]
   10ce8:	add	ip, sp, #8192	; 0x2000
   10cec:	mov	r6, r0
   10cf0:	mov	r5, r1
   10cf4:	add	r0, sp, #108	; 0x6c
   10cf8:	mov	r1, #0
   10cfc:	str	r3, [ip, #-3588]	; 0xfffff1fc
   10d00:	bl	10c3c <memset@plt>
   10d04:	movw	r0, #17360	; 0x43d0
   10d08:	movt	r0, #1
   10d0c:	mvn	r3, #0
   10d10:	str	r3, [sp, #168]	; 0xa8
   10d14:	bl	10bb8 <getenv@plt>
   10d18:	mov	r1, r6
   10d1c:	mov	r2, r5
   10d20:	cmp	r0, #0
   10d24:	add	r0, sp, #108	; 0x6c
   10d28:	beq	10e78 <__snprintf_chk@plt+0x1b8>
   10d2c:	mov	r3, #0
   10d30:	str	r3, [sp, #184]	; 0xb8
   10d34:	bl	1257c <__snprintf_chk@plt+0x18bc>
   10d38:	cmp	r0, #0
   10d3c:	bne	10e14 <__snprintf_chk@plt+0x154>
   10d40:	ldr	r3, [sp, #184]	; 0xb8
   10d44:	cmp	r3, #0
   10d48:	bne	10dfc <__snprintf_chk@plt+0x13c>
   10d4c:	ldr	ip, [sp, #128]	; 0x80
   10d50:	cmp	ip, #0
   10d54:	bne	10de4 <__snprintf_chk@plt+0x124>
   10d58:	ldr	r5, [sp, #160]	; 0xa0
   10d5c:	cmp	r5, #0
   10d60:	bne	11040 <__snprintf_chk@plt+0x380>
   10d64:	ldr	r3, [sp, #180]	; 0xb4
   10d68:	cmp	r3, #0
   10d6c:	beq	110d0 <__snprintf_chk@plt+0x410>
   10d70:	ldr	r5, [sp, #120]	; 0x78
   10d74:	cmp	r5, #0
   10d78:	bne	10e44 <__snprintf_chk@plt+0x184>
   10d7c:	ldr	r3, [sp, #152]	; 0x98
   10d80:	cmp	r3, #0
   10d84:	bne	10eac <__snprintf_chk@plt+0x1ec>
   10d88:	ldr	r7, [sp, #144]	; 0x90
   10d8c:	cmp	r7, #0
   10d90:	strle	r3, [sp, #28]
   10d94:	addle	r6, sp, #508	; 0x1fc
   10d98:	movle	r7, #4096	; 0x1000
   10d9c:	ble	10ee0 <__snprintf_chk@plt+0x220>
   10da0:	cmp	r7, #4096	; 0x1000
   10da4:	ble	10ed8 <__snprintf_chk@plt+0x218>
   10da8:	mov	r0, r7
   10dac:	bl	10bd0 <malloc@plt>
   10db0:	subs	r6, r0, #0
   10db4:	strne	r6, [sp, #28]
   10db8:	bne	10ee0 <__snprintf_chk@plt+0x220>
   10dbc:	movw	r1, #26012	; 0x659c
   10dc0:	movt	r1, #2
   10dc4:	mov	r3, r7
   10dc8:	movw	r2, #17656	; 0x44f8
   10dcc:	ldr	r0, [r1]
   10dd0:	movt	r2, #1
   10dd4:	mov	r1, #1
   10dd8:	mov	r5, r1
   10ddc:	bl	10c60 <__fprintf_chk@plt>
   10de0:	b	10e18 <__snprintf_chk@plt+0x158>
   10de4:	ldr	r5, [sp, #184]	; 0xb8
   10de8:	cmp	r5, #0
   10dec:	beq	10e3c <__snprintf_chk@plt+0x17c>
   10df0:	bl	120ac <__snprintf_chk@plt+0x13ec>
   10df4:	mov	r5, #0
   10df8:	b	10e18 <__snprintf_chk@plt+0x158>
   10dfc:	mov	r1, r6
   10e00:	mov	r2, r5
   10e04:	add	r0, sp, #108	; 0x6c
   10e08:	bl	120ec <__snprintf_chk@plt+0x142c>
   10e0c:	cmp	r0, #0
   10e10:	beq	10d4c <__snprintf_chk@plt+0x8c>
   10e14:	mov	r5, #1
   10e18:	add	r0, sp, #8192	; 0x2000
   10e1c:	ldr	r2, [r0, #-3588]	; 0xfffff1fc
   10e20:	mov	r0, r5
   10e24:	ldr	r3, [r4]
   10e28:	cmp	r2, r3
   10e2c:	bne	11cd4 <__snprintf_chk@plt+0x1014>
   10e30:	add	sp, sp, #4608	; 0x1200
   10e34:	add	sp, sp, #4
   10e38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10e3c:	bl	120cc <__snprintf_chk@plt+0x140c>
   10e40:	b	10e18 <__snprintf_chk@plt+0x158>
   10e44:	ldr	r3, [sp, #168]	; 0xa8
   10e48:	cmp	r3, #0
   10e4c:	blt	10d7c <__snprintf_chk@plt+0xbc>
   10e50:	movw	r3, #26012	; 0x659c
   10e54:	movt	r3, #2
   10e58:	mov	r1, #1
   10e5c:	movw	r0, #17516	; 0x446c
   10e60:	ldr	r3, [r3]
   10e64:	mov	r2, #34	; 0x22
   10e68:	movt	r0, #1
   10e6c:	mov	r5, r1
   10e70:	bl	10ba0 <fwrite@plt>
   10e74:	b	10e18 <__snprintf_chk@plt+0x158>
   10e78:	mov	r3, #1
   10e7c:	str	r3, [sp, #184]	; 0xb8
   10e80:	bl	120ec <__snprintf_chk@plt+0x142c>
   10e84:	cmp	r0, #0
   10e88:	bne	10e14 <__snprintf_chk@plt+0x154>
   10e8c:	ldr	r3, [sp, #184]	; 0xb8
   10e90:	cmp	r3, #0
   10e94:	bne	10d4c <__snprintf_chk@plt+0x8c>
   10e98:	mov	r1, r6
   10e9c:	mov	r2, r5
   10ea0:	add	r0, sp, #108	; 0x6c
   10ea4:	bl	1257c <__snprintf_chk@plt+0x18bc>
   10ea8:	b	10e0c <__snprintf_chk@plt+0x14c>
   10eac:	ldr	r3, [sp, #140]	; 0x8c
   10eb0:	cmp	r3, #0
   10eb4:	bne	113bc <__snprintf_chk@plt+0x6fc>
   10eb8:	ldr	r7, [sp, #144]	; 0x90
   10ebc:	cmp	r7, #0
   10ec0:	strle	r3, [sp, #28]
   10ec4:	addle	r6, sp, #508	; 0x1fc
   10ec8:	movle	r7, #252	; 0xfc
   10ecc:	ble	10ee0 <__snprintf_chk@plt+0x220>
   10ed0:	cmp	r7, #255	; 0xff
   10ed4:	bgt	11e30 <__snprintf_chk@plt+0x1170>
   10ed8:	add	r6, sp, #508	; 0x1fc
   10edc:	str	r3, [sp, #28]
   10ee0:	ldr	r2, [sp, #168]	; 0xa8
   10ee4:	movw	r3, #61036	; 0xee6c
   10ee8:	movt	r3, #65535	; 0xffff
   10eec:	cmp	r2, #0
   10ef0:	blt	11128 <__snprintf_chk@plt+0x468>
   10ef4:	ldr	r3, [sp, #148]	; 0x94
   10ef8:	cmp	r3, #0
   10efc:	beq	10f10 <__snprintf_chk@plt+0x250>
   10f00:	mov	r0, #1
   10f04:	bl	10b58 <sg_set_binary_mode@plt>
   10f08:	cmp	r0, #0
   10f0c:	blt	113e4 <__snprintf_chk@plt+0x724>
   10f10:	ldr	r0, [sp, #180]	; 0xb4
   10f14:	mov	r1, #1
   10f18:	ldr	r2, [sp, #156]	; 0x9c
   10f1c:	bl	10c9c <sg_cmds_open_device@plt>
   10f20:	subs	sl, r0, #0
   10f24:	blt	11154 <__snprintf_chk@plt+0x494>
   10f28:	mov	r2, #1
   10f2c:	ldr	r3, [sp, #156]	; 0x9c
   10f30:	add	r1, sp, #68	; 0x44
   10f34:	bl	10b4c <sg_simple_inquiry@plt>
   10f38:	cmp	r0, #0
   10f3c:	bne	111a8 <__snprintf_chk@plt+0x4e8>
   10f40:	ldrb	ip, [sp, #69]	; 0x45
   10f44:	ldr	r3, [sp, #148]	; 0x94
   10f48:	str	ip, [sp, #32]
   10f4c:	cmp	r3, #0
   10f50:	ldrb	ip, [sp, #74]	; 0x4a
   10f54:	str	ip, [sp, #36]	; 0x24
   10f58:	beq	11090 <__snprintf_chk@plt+0x3d0>
   10f5c:	ldr	r2, [sp, #136]	; 0x88
   10f60:	movw	r3, #61036	; 0xee6c
   10f64:	movt	r3, #65535	; 0xffff
   10f68:	cmp	r2, #0
   10f6c:	bne	1106c <__snprintf_chk@plt+0x3ac>
   10f70:	ldr	r2, [sp, #120]	; 0x78
   10f74:	cmp	r2, #0
   10f78:	bne	11450 <__snprintf_chk@plt+0x790>
   10f7c:	ldr	r2, [sp, #168]	; 0xa8
   10f80:	cmp	r2, #63	; 0x3f
   10f84:	beq	111d0 <__snprintf_chk@plt+0x510>
   10f88:	add	r1, sp, #4608	; 0x1200
   10f8c:	ldr	r3, [r1, r3]
   10f90:	cmp	r3, #0
   10f94:	beq	111e8 <__snprintf_chk@plt+0x528>
   10f98:	mov	r3, #63	; 0x3f
   10f9c:	str	r3, [sp, #168]	; 0xa8
   10fa0:	movw	r3, #61036	; 0xee6c
   10fa4:	add	r2, sp, #4608	; 0x1200
   10fa8:	movt	r3, #65535	; 0xffff
   10fac:	ldr	r3, [r2, r3]
   10fb0:	cmp	r3, #1
   10fb4:	ble	111f8 <__snprintf_chk@plt+0x538>
   10fb8:	ldr	r3, [sp, #148]	; 0x94
   10fbc:	mov	r2, #255	; 0xff
   10fc0:	str	r2, [sp, #172]	; 0xac
   10fc4:	cmp	r3, #1
   10fc8:	ble	1120c <__snprintf_chk@plt+0x54c>
   10fcc:	ldr	r3, [sp, #184]	; 0xb8
   10fd0:	mov	r2, #44	; 0x2c
   10fd4:	cmp	r3, #0
   10fd8:	movw	r3, #26012	; 0x659c
   10fdc:	movt	r3, #2
   10fe0:	movwne	r0, #18112	; 0x46c0
   10fe4:	movweq	r0, #18160	; 0x46f0
   10fe8:	ldrne	r3, [r3]
   10fec:	movne	r1, #1
   10ff0:	ldreq	r3, [r3]
   10ff4:	movtne	r0, #1
   10ff8:	moveq	r1, #1
   10ffc:	movteq	r0, #1
   11000:	bl	10ba0 <fwrite@plt>
   11004:	ldr	r3, [sp, #184]	; 0xb8
   11008:	cmp	r3, #0
   1100c:	beq	116b0 <__snprintf_chk@plt+0x9f0>
   11010:	bl	120ac <__snprintf_chk@plt+0x13ec>
   11014:	mov	r5, #1
   11018:	mov	r0, sl
   1101c:	bl	10b7c <sg_cmds_close_device@plt>
   11020:	ldr	ip, [sp, #28]
   11024:	cmp	ip, #0
   11028:	beq	11034 <__snprintf_chk@plt+0x374>
   1102c:	mov	r0, ip
   11030:	bl	10b70 <free@plt>
   11034:	cmp	r5, #0
   11038:	movlt	r5, #99	; 0x63
   1103c:	b	10e18 <__snprintf_chk@plt+0x158>
   11040:	movw	r1, #26012	; 0x659c
   11044:	movt	r1, #2
   11048:	movw	r2, #17380	; 0x43e4
   1104c:	movw	r3, #17400	; 0x43f8
   11050:	ldr	r0, [r1]
   11054:	movt	r2, #1
   11058:	movt	r3, #1
   1105c:	mov	r1, #1
   11060:	mov	r5, ip
   11064:	bl	10c60 <__fprintf_chk@plt>
   11068:	b	10e18 <__snprintf_chk@plt+0x158>
   1106c:	ldr	r5, [sp, #176]	; 0xb0
   11070:	ldr	r0, [sp, #32]
   11074:	cmp	r5, #0
   11078:	ldr	r1, [sp, #36]	; 0x24
   1107c:	ldrne	r2, [sp, #172]	; 0xac
   11080:	mvneq	r2, #0
   11084:	movne	r5, #0
   11088:	bl	12e00 <__snprintf_chk@plt+0x2140>
   1108c:	b	11018 <__snprintf_chk@plt+0x358>
   11090:	add	r2, sp, #188	; 0xbc
   11094:	ldr	r0, [sp, #32]
   11098:	mov	r1, #64	; 0x40
   1109c:	bl	10c90 <sg_get_pdt_str@plt>
   110a0:	ldr	ip, [sp, #32]
   110a4:	add	r3, sp, #102	; 0x66
   110a8:	movw	r1, #17780	; 0x4574
   110ac:	str	r3, [sp]
   110b0:	movt	r1, #1
   110b4:	str	ip, [sp, #8]
   110b8:	add	r2, sp, #76	; 0x4c
   110bc:	add	r3, sp, #85	; 0x55
   110c0:	str	r0, [sp, #4]
   110c4:	mov	r0, #1
   110c8:	bl	10c54 <__printf_chk@plt>
   110cc:	b	10f5c <__snprintf_chk@plt+0x29c>
   110d0:	ldr	r3, [sp, #136]	; 0x88
   110d4:	cmp	r3, #0
   110d8:	beq	113f8 <__snprintf_chk@plt+0x738>
   110dc:	ldr	r0, [sp, #168]	; 0xa8
   110e0:	cmp	r0, #63	; 0x3f
   110e4:	bhi	11430 <__snprintf_chk@plt+0x770>
   110e8:	add	r2, sp, #188	; 0xbc
   110ec:	mov	r1, #64	; 0x40
   110f0:	bl	10c90 <sg_get_pdt_str@plt>
   110f4:	movw	r1, #17456	; 0x4430
   110f8:	movt	r1, #1
   110fc:	mov	r2, r0
   11100:	mov	r0, #1
   11104:	bl	10c54 <__printf_chk@plt>
   11108:	ldr	r3, [sp, #176]	; 0xb0
   1110c:	ldr	r0, [sp, #168]	; 0xa8
   11110:	mov	r1, r5
   11114:	cmp	r3, #0
   11118:	ldrne	r2, [sp, #172]	; 0xac
   1111c:	mvneq	r2, #0
   11120:	bl	12e00 <__snprintf_chk@plt+0x2140>
   11124:	b	10e18 <__snprintf_chk@plt+0x158>
   11128:	add	lr, sp, #4608	; 0x1200
   1112c:	ldr	r2, [lr, r3]
   11130:	cmp	r2, #0
   11134:	bne	10ef4 <__snprintf_chk@plt+0x234>
   11138:	ldr	r2, [sp, #136]	; 0x88
   1113c:	cmp	r2, #0
   11140:	bne	10ef4 <__snprintf_chk@plt+0x234>
   11144:	cmp	r5, #0
   11148:	moveq	r2, #1
   1114c:	streq	r2, [lr, r3]
   11150:	b	10ef4 <__snprintf_chk@plt+0x234>
   11154:	movw	r2, #26012	; 0x659c
   11158:	movt	r2, #2
   1115c:	rsb	r0, sl, #0
   11160:	ldr	r6, [sp, #180]	; 0xb4
   11164:	ldr	r5, [r2]
   11168:	bl	10c6c <safe_strerror@plt>
   1116c:	movw	r2, #17712	; 0x4530
   11170:	mov	r1, #1
   11174:	mov	r3, r6
   11178:	movt	r2, #1
   1117c:	str	r0, [sp]
   11180:	mov	r0, r5
   11184:	bl	10c60 <__fprintf_chk@plt>
   11188:	ldr	ip, [sp, #28]
   1118c:	cmp	ip, #0
   11190:	moveq	r5, #15
   11194:	beq	10e18 <__snprintf_chk@plt+0x158>
   11198:	mov	r0, ip
   1119c:	mov	r5, #15
   111a0:	bl	10b70 <free@plt>
   111a4:	b	10e18 <__snprintf_chk@plt+0x158>
   111a8:	movw	r1, #26012	; 0x659c
   111ac:	movt	r1, #2
   111b0:	ldr	r3, [sp, #180]	; 0xb4
   111b4:	movw	r2, #17740	; 0x454c
   111b8:	ldr	r0, [r1]
   111bc:	movt	r2, #1
   111c0:	mov	r1, #1
   111c4:	mov	r5, #99	; 0x63
   111c8:	bl	10c60 <__fprintf_chk@plt>
   111cc:	b	11018 <__snprintf_chk@plt+0x358>
   111d0:	add	r0, sp, #4608	; 0x1200
   111d4:	ldr	r2, [r0, r3]
   111d8:	cmp	r2, #0
   111dc:	moveq	r2, #1
   111e0:	streq	r2, [r0, r3]
   111e4:	bne	10fa0 <__snprintf_chk@plt+0x2e0>
   111e8:	movw	r3, #61036	; 0xee6c
   111ec:	add	lr, sp, #4608	; 0x1200
   111f0:	movt	r3, #65535	; 0xffff
   111f4:	ldr	r3, [lr, r3]
   111f8:	ldr	r2, [sp, #148]	; 0x94
   111fc:	cmp	r2, #1
   11200:	ble	1120c <__snprintf_chk@plt+0x54c>
   11204:	cmp	r3, #0
   11208:	bne	10fcc <__snprintf_chk@plt+0x30c>
   1120c:	mov	r0, r6
   11210:	mov	r1, #0
   11214:	mov	r2, r7
   11218:	bl	10c3c <memset@plt>
   1121c:	ldr	r3, [sp, #152]	; 0x98
   11220:	cmp	r3, #0
   11224:	beq	11640 <__snprintf_chk@plt+0x980>
   11228:	ldr	r2, [sp, #172]	; 0xac
   1122c:	mov	r8, #1
   11230:	ldr	r3, [sp, #156]	; 0x9c
   11234:	mov	r0, sl
   11238:	str	r8, [sp, #12]
   1123c:	stm	sp, {r2, r6, r7}
   11240:	str	r3, [sp, #16]
   11244:	ldr	r1, [sp, #112]	; 0x70
   11248:	ldr	r2, [sp, #164]	; 0xa4
   1124c:	ldr	r3, [sp, #168]	; 0xa8
   11250:	bl	10c18 <sg_ll_mode_sense6@plt>
   11254:	cmp	r0, #9
   11258:	mov	r5, r0
   1125c:	beq	11cd8 <__snprintf_chk@plt+0x1018>
   11260:	cmp	r5, #5
   11264:	beq	116bc <__snprintf_chk@plt+0x9fc>
   11268:	cmp	r5, #2
   1126c:	beq	11b70 <__snprintf_chk@plt+0xeb0>
   11270:	cmp	r5, #6
   11274:	beq	11b94 <__snprintf_chk@plt+0xed4>
   11278:	cmp	r5, #11
   1127c:	beq	11bb8 <__snprintf_chk@plt+0xef8>
   11280:	cmp	r5, #0
   11284:	bne	11018 <__snprintf_chk@plt+0x358>
   11288:	ldr	r3, [sp, #124]	; 0x7c
   1128c:	ldr	r8, [sp, #152]	; 0x98
   11290:	cmp	r3, #0
   11294:	beq	112ac <__snprintf_chk@plt+0x5ec>
   11298:	cmp	r8, #0
   1129c:	ldrb	r3, [r6]
   112a0:	beq	11af4 <__snprintf_chk@plt+0xe34>
   112a4:	cmp	r3, #2
   112a8:	movle	r8, #0
   112ac:	ldr	r3, [sp, #148]	; 0x94
   112b0:	cmp	r3, #0
   112b4:	bne	11304 <__snprintf_chk@plt+0x644>
   112b8:	ldr	r3, [sp, #132]	; 0x84
   112bc:	cmp	r3, #1
   112c0:	beq	11304 <__snprintf_chk@plt+0x644>
   112c4:	ldr	r2, [sp, #152]	; 0x98
   112c8:	cmp	r2, r8
   112cc:	beq	11d2c <__snprintf_chk@plt+0x106c>
   112d0:	cmp	r2, #0
   112d4:	movw	r1, #17356	; 0x43cc
   112d8:	movw	r3, #17352	; 0x43c8
   112dc:	movt	r1, #1
   112e0:	movt	r3, #1
   112e4:	mov	r0, #1
   112e8:	moveq	r2, r1
   112ec:	movne	r2, r3
   112f0:	cmp	r8, #0
   112f4:	moveq	r3, r1
   112f8:	movw	r1, #18536	; 0x4868
   112fc:	movt	r1, #1
   11300:	bl	10c54 <__printf_chk@plt>
   11304:	cmp	r8, #0
   11308:	ldrb	r9, [r6]
   1130c:	beq	119c0 <__snprintf_chk@plt+0xd00>
   11310:	mov	ip, #4
   11314:	str	ip, [sp, #40]	; 0x28
   11318:	mov	ip, #0
   1131c:	str	ip, [sp, #44]	; 0x2c
   11320:	ldrb	ip, [r6, #1]
   11324:	add	r9, r9, #1
   11328:	ldrb	fp, [r6, #3]
   1132c:	str	ip, [sp, #48]	; 0x30
   11330:	ldrb	ip, [r6, #2]
   11334:	ldr	lr, [sp, #40]	; 0x28
   11338:	add	r8, fp, lr
   1133c:	cmp	r9, r8
   11340:	blt	11a28 <__snprintf_chk@plt+0xd68>
   11344:	ldr	r3, [sp, #148]	; 0x94
   11348:	cmp	r3, #0
   1134c:	beq	116f8 <__snprintf_chk@plt+0xa38>
   11350:	cmp	r3, #1
   11354:	beq	11dbc <__snprintf_chk@plt+0x10fc>
   11358:	ldr	r0, [sp, #40]	; 0x28
   1135c:	add	ip, fp, r0
   11360:	add	r8, r6, ip
   11364:	rsb	r9, ip, r9
   11368:	ldrb	r3, [r6, ip]
   1136c:	mov	r6, #0
   11370:	tst	r3, #64	; 0x40
   11374:	ldrbne	r7, [r8, #2]
   11378:	ldrbne	r3, [r8, #3]
   1137c:	ldrbeq	r7, [r8, #1]
   11380:	addne	r7, r3, r7, lsl #8
   11384:	addne	r7, r7, #4
   11388:	addeq	r7, r7, #2
   1138c:	cmp	r7, r9
   11390:	movge	r7, r9
   11394:	b	113b0 <__snprintf_chk@plt+0x6f0>
   11398:	ldrb	r2, [r8, r6]
   1139c:	movw	r1, #18664	; 0x48e8
   113a0:	mov	r0, #1
   113a4:	movt	r1, #1
   113a8:	bl	10c54 <__printf_chk@plt>
   113ac:	add	r6, r6, #1
   113b0:	cmp	r6, r7
   113b4:	blt	11398 <__snprintf_chk@plt+0x6d8>
   113b8:	b	11018 <__snprintf_chk@plt+0x358>
   113bc:	movw	r3, #26012	; 0x659c
   113c0:	movt	r3, #2
   113c4:	mov	r1, #1
   113c8:	movw	r0, #17552	; 0x4490
   113cc:	ldr	r3, [r3]
   113d0:	mov	r2, #53	; 0x35
   113d4:	movt	r0, #1
   113d8:	mov	r5, r1
   113dc:	bl	10ba0 <fwrite@plt>
   113e0:	b	10e18 <__snprintf_chk@plt+0x158>
   113e4:	movw	r0, #17692	; 0x451c
   113e8:	movt	r0, #1
   113ec:	bl	10b94 <perror@plt>
   113f0:	mov	r5, #15
   113f4:	b	10e18 <__snprintf_chk@plt+0x158>
   113f8:	movw	r3, #26012	; 0x659c
   113fc:	movt	r3, #2
   11400:	movw	r0, #17488	; 0x4450
   11404:	mov	r1, #1
   11408:	ldr	r3, [r3]
   1140c:	movt	r0, #1
   11410:	mov	r2, #25
   11414:	bl	10ba0 <fwrite@plt>
   11418:	ldr	r3, [sp, #184]	; 0xb8
   1141c:	cmp	r3, #0
   11420:	beq	116a4 <__snprintf_chk@plt+0x9e4>
   11424:	bl	120ac <__snprintf_chk@plt+0x13ec>
   11428:	mov	r5, #1
   1142c:	b	10e18 <__snprintf_chk@plt+0x158>
   11430:	movw	r0, #17416	; 0x4408
   11434:	movt	r0, #1
   11438:	bl	10bc4 <puts@plt>
   1143c:	mov	r0, r5
   11440:	mov	r1, r5
   11444:	mvn	r2, #0
   11448:	bl	12e00 <__snprintf_chk@plt+0x2140>
   1144c:	b	10e18 <__snprintf_chk@plt+0x158>
   11450:	ldr	r3, [sp, #148]	; 0x94
   11454:	cmp	r3, #0
   11458:	movne	r9, #256	; 0x100
   1145c:	bne	11470 <__snprintf_chk@plt+0x7b0>
   11460:	ldr	r9, [sp, #132]	; 0x84
   11464:	cmp	r9, #0
   11468:	moveq	r9, #4
   1146c:	movne	r9, #256	; 0x100
   11470:	mov	ip, #0
   11474:	movw	r8, #61180	; 0xeefc
   11478:	str	ip, [sp, #40]	; 0x28
   1147c:	add	r7, sp, #252	; 0xfc
   11480:	movt	r8, #65535	; 0xffff
   11484:	mov	r6, ip
   11488:	str	r4, [sp, #44]	; 0x2c
   1148c:	b	11580 <__snprintf_chk@plt+0x8c0>
   11490:	mov	r3, #0
   11494:	mov	lr, #1
   11498:	mov	r1, r3
   1149c:	mov	r2, r3
   114a0:	str	r3, [sp]
   114a4:	mov	r0, sl
   114a8:	stmib	sp, {r7, r9}
   114ac:	mov	r3, r6
   114b0:	str	lr, [sp, #12]
   114b4:	str	ip, [sp, #16]
   114b8:	bl	10c18 <sg_ll_mode_sense6@plt>
   114bc:	cmp	r0, #9
   114c0:	mov	r5, r0
   114c4:	beq	11acc <__snprintf_chk@plt+0xe0c>
   114c8:	cmp	r0, #2
   114cc:	beq	11aa4 <__snprintf_chk@plt+0xde4>
   114d0:	cmp	r5, #0
   114d4:	bne	11574 <__snprintf_chk@plt+0x8b4>
   114d8:	ldr	r3, [sp, #152]	; 0x98
   114dc:	cmp	r3, #0
   114e0:	addeq	r1, sp, #4608	; 0x1200
   114e4:	addne	r0, sp, #4608	; 0x1200
   114e8:	ldrbeq	r3, [r7, #1]
   114ec:	ldrbeq	r1, [r1, r8]
   114f0:	ldrbne	r0, [r0, r8]
   114f4:	uxtbeq	r4, r1
   114f8:	uxtbne	r4, r0
   114fc:	addeq	r4, r3, r4, lsl #8
   11500:	ldr	r3, [sp, #148]	; 0x94
   11504:	addne	r4, r4, #1
   11508:	addeq	r4, r4, #2
   1150c:	cmp	r4, r9
   11510:	movge	r4, r9
   11514:	cmp	r3, #0
   11518:	bne	115f8 <__snprintf_chk@plt+0x938>
   1151c:	ldr	ip, [sp, #40]	; 0x28
   11520:	cmp	ip, #0
   11524:	beq	11628 <__snprintf_chk@plt+0x968>
   11528:	mov	r1, #0
   1152c:	mvn	lr, #0
   11530:	ldr	r3, [sp, #36]	; 0x24
   11534:	mov	r0, r6
   11538:	str	lr, [sp]
   1153c:	ldr	r2, [sp, #32]
   11540:	bl	12bb0 <__snprintf_chk@plt+0x1ef0>
   11544:	subs	r2, r0, #0
   11548:	movwne	r1, #18092	; 0x46ac
   1154c:	movweq	r1, #18100	; 0x46b4
   11550:	movne	r0, #1
   11554:	movtne	r1, #1
   11558:	moveq	r0, #1
   1155c:	movteq	r1, #1
   11560:	moveq	r2, r6
   11564:	bl	10c54 <__printf_chk@plt>
   11568:	ldr	r3, [sp, #132]	; 0x84
   1156c:	cmp	r3, #0
   11570:	bne	11614 <__snprintf_chk@plt+0x954>
   11574:	add	r6, r6, #1
   11578:	cmp	r6, #63	; 0x3f
   1157c:	beq	119fc <__snprintf_chk@plt+0xd3c>
   11580:	ldr	r3, [sp, #152]	; 0x98
   11584:	ldr	ip, [sp, #156]	; 0x9c
   11588:	cmp	r3, #0
   1158c:	bne	11490 <__snprintf_chk@plt+0x7d0>
   11590:	mov	lr, #1
   11594:	mov	r1, r3
   11598:	str	r6, [sp]
   1159c:	mov	r2, r3
   115a0:	str	r3, [sp, #4]
   115a4:	mov	r0, sl
   115a8:	str	r7, [sp, #8]
   115ac:	str	r9, [sp, #12]
   115b0:	str	lr, [sp, #16]
   115b4:	str	ip, [sp, #20]
   115b8:	bl	10bac <sg_ll_mode_sense10@plt>
   115bc:	cmp	r0, #9
   115c0:	mov	r5, r0
   115c4:	beq	11a7c <__snprintf_chk@plt+0xdbc>
   115c8:	cmp	r0, #2
   115cc:	bne	114d0 <__snprintf_chk@plt+0x810>
   115d0:	movw	r3, #26012	; 0x659c
   115d4:	movt	r3, #2
   115d8:	movw	r0, #18024	; 0x4668
   115dc:	mov	r1, #1
   115e0:	ldr	r3, [r3]
   115e4:	mov	r2, #41	; 0x29
   115e8:	movt	r0, #1
   115ec:	ldr	r4, [sp, #44]	; 0x2c
   115f0:	bl	10ba0 <fwrite@plt>
   115f4:	b	11018 <__snprintf_chk@plt+0x358>
   115f8:	mov	fp, #0
   115fc:	ldrb	r0, [r7, fp]
   11600:	add	fp, fp, #1
   11604:	bl	10c48 <putchar@plt>
   11608:	cmp	fp, r4
   1160c:	blt	115fc <__snprintf_chk@plt+0x93c>
   11610:	b	11574 <__snprintf_chk@plt+0x8b4>
   11614:	mov	r1, r4
   11618:	mov	r0, r7
   1161c:	mov	r2, #1
   11620:	bl	10b64 <dStrHex@plt>
   11624:	b	11574 <__snprintf_chk@plt+0x8b4>
   11628:	movw	r0, #18068	; 0x4694
   1162c:	movt	r0, #1
   11630:	bl	10bc4 <puts@plt>
   11634:	mov	ip, #1
   11638:	str	ip, [sp, #40]	; 0x28
   1163c:	b	11528 <__snprintf_chk@plt+0x868>
   11640:	ldr	r1, [sp, #168]	; 0xa8
   11644:	mov	r8, #1
   11648:	ldr	r2, [sp, #172]	; 0xac
   1164c:	mov	r0, sl
   11650:	ldr	r3, [sp, #156]	; 0x9c
   11654:	str	r8, [sp, #16]
   11658:	stm	sp, {r1, r2, r6, r7}
   1165c:	str	r3, [sp, #20]
   11660:	ldr	r1, [sp, #140]	; 0x8c
   11664:	ldr	r2, [sp, #112]	; 0x70
   11668:	ldr	r3, [sp, #164]	; 0xa4
   1166c:	bl	10bac <sg_ll_mode_sense10@plt>
   11670:	cmp	r0, #9
   11674:	mov	r5, r0
   11678:	bne	11260 <__snprintf_chk@plt+0x5a0>
   1167c:	movw	r3, #26012	; 0x659c
   11680:	movt	r3, #2
   11684:	movw	r0, #17952	; 0x4620
   11688:	mov	r1, r8
   1168c:	ldr	r3, [r3]
   11690:	movt	r0, #1
   11694:	mov	r2, #68	; 0x44
   11698:	bl	10ba0 <fwrite@plt>
   1169c:	mov	r5, #9
   116a0:	b	11018 <__snprintf_chk@plt+0x358>
   116a4:	bl	120cc <__snprintf_chk@plt+0x140c>
   116a8:	mov	r5, #1
   116ac:	b	10e18 <__snprintf_chk@plt+0x158>
   116b0:	bl	120cc <__snprintf_chk@plt+0x140c>
   116b4:	mov	r5, #1
   116b8:	b	11018 <__snprintf_chk@plt+0x358>
   116bc:	ldr	r3, [sp, #172]	; 0xac
   116c0:	cmp	r3, #0
   116c4:	bgt	11a04 <__snprintf_chk@plt+0xd44>
   116c8:	ldr	r3, [sp, #164]	; 0xa4
   116cc:	cmp	r3, #0
   116d0:	ble	11d98 <__snprintf_chk@plt+0x10d8>
   116d4:	movw	r3, #26012	; 0x659c
   116d8:	movt	r3, #2
   116dc:	movw	r0, #18264	; 0x4758
   116e0:	mov	r1, #1
   116e4:	ldr	r3, [r3]
   116e8:	mov	r2, #63	; 0x3f
   116ec:	movt	r0, #1
   116f0:	bl	10ba0 <fwrite@plt>
   116f4:	b	11018 <__snprintf_chk@plt+0x358>
   116f8:	ldr	r2, [sp, #132]	; 0x84
   116fc:	cmp	r2, #1
   11700:	beq	11d88 <__snprintf_chk@plt+0x10c8>
   11704:	ble	11720 <__snprintf_chk@plt+0xa60>
   11708:	mov	r0, r6
   1170c:	ldr	r1, [sp, #40]	; 0x28
   11710:	mov	r2, #1
   11714:	str	ip, [sp, #24]
   11718:	bl	10b64 <dStrHex@plt>
   1171c:	ldr	ip, [sp, #24]
   11720:	ldr	r1, [sp, #32]
   11724:	cmp	r1, #0
   11728:	bne	11b48 <__snprintf_chk@plt+0xe88>
   1172c:	ldr	r2, [sp, #44]	; 0x2c
   11730:	ubfx	r0, ip, #4, #1
   11734:	movw	r1, #18672	; 0x48f0
   11738:	str	r0, [sp, #4]
   1173c:	ldr	r3, [sp, #48]	; 0x30
   11740:	movt	r1, #1
   11744:	str	r2, [sp, #8]
   11748:	mov	r0, #1
   1174c:	lsr	r2, ip, #7
   11750:	str	r2, [sp]
   11754:	mov	r2, r9
   11758:	bl	10c54 <__printf_chk@plt>
   1175c:	cmp	r9, r7
   11760:	ldrle	ip, [sp, #40]	; 0x28
   11764:	movle	r7, r9
   11768:	addle	r8, fp, ip
   1176c:	bgt	11ca4 <__snprintf_chk@plt+0xfe4>
   11770:	ldr	r3, [sp, #116]	; 0x74
   11774:	cmp	r3, #0
   11778:	beq	11bdc <__snprintf_chk@plt+0xf1c>
   1177c:	movw	ip, #61036	; 0xee6c
   11780:	movt	ip, #65535	; 0xffff
   11784:	mov	r0, #0
   11788:	add	r6, r6, r8
   1178c:	rsb	r7, r8, r7
   11790:	movw	r1, #13004	; 0x32cc
   11794:	movw	r2, #19368	; 0x4ba8
   11798:	movt	r1, #1
   1179c:	movw	r3, #19348	; 0x4b94
   117a0:	movt	r2, #1
   117a4:	movt	r3, #1
   117a8:	str	sl, [sp, #52]	; 0x34
   117ac:	mov	r9, r0
   117b0:	str	r1, [sp, #40]	; 0x28
   117b4:	str	r2, [sp, #44]	; 0x2c
   117b8:	mov	r8, r0
   117bc:	str	r3, [sp, #48]	; 0x30
   117c0:	mov	sl, ip
   117c4:	str	r5, [sp, #56]	; 0x38
   117c8:	str	r4, [sp, #60]	; 0x3c
   117cc:	b	11828 <__snprintf_chk@plt+0xb68>
   117d0:	cmp	r5, #0
   117d4:	beq	11920 <__snprintf_chk@plt+0xc60>
   117d8:	ldr	ip, [sp, #164]	; 0xa4
   117dc:	movw	r1, #19256	; 0x4b38
   117e0:	ldrb	r3, [r6, #1]
   117e4:	mov	r2, fp
   117e8:	movt	r1, #1
   117ec:	mov	r0, #1
   117f0:	str	ip, [sp]
   117f4:	bl	10c54 <__printf_chk@plt>
   117f8:	cmp	r4, r7
   117fc:	movlt	r1, r4
   11800:	movge	r1, r7
   11804:	cmp	r1, #256	; 0x100
   11808:	cmpgt	r9, #0
   1180c:	bgt	118f8 <__snprintf_chk@plt+0xc38>
   11810:	mov	r0, r6
   11814:	mov	r2, #1
   11818:	bl	10b64 <dStrHex@plt>
   1181c:	rsb	r7, r4, r7
   11820:	add	r9, r9, #1
   11824:	add	r6, r6, r4
   11828:	cmp	r7, #0
   1182c:	ble	11b38 <__snprintf_chk@plt+0xe78>
   11830:	cmp	r9, #0
   11834:	beq	11854 <__snprintf_chk@plt+0xb94>
   11838:	add	ip, sp, #4608	; 0x1200
   1183c:	ldr	r3, [ip, sl]
   11840:	cmp	r3, #0
   11844:	bne	11854 <__snprintf_chk@plt+0xb94>
   11848:	ldr	r3, [sp, #172]	; 0xac
   1184c:	cmp	r3, #255	; 0xff
   11850:	bne	11d58 <__snprintf_chk@plt+0x1098>
   11854:	ldrb	ip, [r6]
   11858:	ubfx	r5, ip, #6, #1
   1185c:	cmp	r5, #0
   11860:	ldrbne	r4, [r6, #2]
   11864:	ldrbne	r3, [r6, #3]
   11868:	ldrbeq	r4, [r6, #1]
   1186c:	addne	r4, r3, r4, lsl #8
   11870:	addne	r4, r4, #4
   11874:	addeq	r4, r4, #2
   11878:	ands	fp, ip, #63	; 0x3f
   1187c:	bne	11890 <__snprintf_chk@plt+0xbd0>
   11880:	add	r8, r8, #1
   11884:	cmp	r8, #3
   11888:	cmpgt	r7, #2560	; 0xa00
   1188c:	bgt	11cfc <__snprintf_chk@plt+0x103c>
   11890:	ldr	r3, [sp, #132]	; 0x84
   11894:	cmp	r3, #0
   11898:	bne	117d0 <__snprintf_chk@plt+0xb10>
   1189c:	sub	r3, fp, #24
   118a0:	cmp	r3, #1
   118a4:	bls	1193c <__snprintf_chk@plt+0xc7c>
   118a8:	cmp	r5, #0
   118ac:	mvn	r3, #0
   118b0:	mov	r0, fp
   118b4:	ldr	r2, [sp, #32]
   118b8:	ldrbne	r1, [r6, #1]
   118bc:	moveq	r1, r5
   118c0:	str	r3, [sp]
   118c4:	ldr	r3, [sp, #36]	; 0x24
   118c8:	bl	12bb0 <__snprintf_chk@plt+0x1ef0>
   118cc:	cmp	r0, #0
   118d0:	beq	1196c <__snprintf_chk@plt+0xcac>
   118d4:	ldr	r3, [sp, #164]	; 0xa4
   118d8:	mov	r2, r0
   118dc:	ldr	ip, [sp, #40]	; 0x28
   118e0:	movw	r1, #19448	; 0x4bf8
   118e4:	mov	r0, #1
   118e8:	movt	r1, #1
   118ec:	ldr	r3, [ip, r3, lsl #2]
   118f0:	bl	10c54 <__printf_chk@plt>
   118f4:	b	117f8 <__snprintf_chk@plt+0xb38>
   118f8:	movw	r3, #26012	; 0x659c
   118fc:	movt	r3, #2
   11900:	mov	r1, #1
   11904:	movw	r2, #19376	; 0x4bb0
   11908:	ldr	r0, [r3]
   1190c:	movt	r2, #1
   11910:	mov	r3, r4
   11914:	bl	10c60 <__fprintf_chk@plt>
   11918:	mov	r1, #256	; 0x100
   1191c:	b	11810 <__snprintf_chk@plt+0xb50>
   11920:	mov	r2, fp
   11924:	movw	r1, #19312	; 0x4b70
   11928:	ldr	r3, [sp, #164]	; 0xa4
   1192c:	movt	r1, #1
   11930:	mov	r0, #1
   11934:	bl	10c54 <__printf_chk@plt>
   11938:	b	117f8 <__snprintf_chk@plt+0xb38>
   1193c:	cmp	r5, #0
   11940:	mov	r0, fp
   11944:	ldr	r2, [sp, #32]
   11948:	ldrbne	r3, [r6, #5]
   1194c:	moveq	r1, r5
   11950:	ldrbeq	r3, [r6, #2]
   11954:	ldrbne	r1, [r6, #1]
   11958:	and	r3, r3, #15
   1195c:	str	r3, [sp]
   11960:	ldr	r3, [sp, #36]	; 0x24
   11964:	bl	12bb0 <__snprintf_chk@plt+0x1ef0>
   11968:	b	118cc <__snprintf_chk@plt+0xc0c>
   1196c:	cmp	r5, #0
   11970:	beq	11a58 <__snprintf_chk@plt+0xd98>
   11974:	ldr	ip, [sp, #48]	; 0x30
   11978:	mov	r1, #256	; 0x100
   1197c:	str	fp, [sp, #4]
   11980:	mov	r3, r1
   11984:	add	r0, sp, #252	; 0xfc
   11988:	mov	r2, #1
   1198c:	str	ip, [sp]
   11990:	ldrb	ip, [r6, #1]
   11994:	str	ip, [sp, #8]
   11998:	bl	10cc0 <__snprintf_chk@plt>
   1199c:	ldr	r3, [sp, #164]	; 0xa4
   119a0:	movw	r1, #19476	; 0x4c14
   119a4:	ldr	ip, [sp, #40]	; 0x28
   119a8:	movt	r1, #1
   119ac:	add	r2, sp, #252	; 0xfc
   119b0:	mov	r0, #1
   119b4:	ldr	r3, [ip, r3, lsl #2]
   119b8:	bl	10c54 <__printf_chk@plt>
   119bc:	b	117f8 <__snprintf_chk@plt+0xb38>
   119c0:	ldrb	r3, [r6, #1]
   119c4:	mov	ip, #8
   119c8:	ldrb	fp, [r6, #6]
   119cc:	str	ip, [sp, #40]	; 0x28
   119d0:	add	r9, r3, r9, lsl #8
   119d4:	ldrb	ip, [r6, #2]
   119d8:	add	r9, r9, #2
   119dc:	ldrb	r2, [r6, #7]
   119e0:	ldrb	r3, [r6, #4]
   119e4:	str	ip, [sp, #48]	; 0x30
   119e8:	add	fp, r2, fp, lsl #8
   119ec:	and	r3, r3, #1
   119f0:	ldrb	ip, [r6, #3]
   119f4:	str	r3, [sp, #44]	; 0x2c
   119f8:	b	11334 <__snprintf_chk@plt+0x674>
   119fc:	ldr	r4, [sp, #44]	; 0x2c
   11a00:	b	11018 <__snprintf_chk@plt+0x358>
   11a04:	movw	r3, #26012	; 0x659c
   11a08:	movt	r3, #2
   11a0c:	movw	r0, #18208	; 0x4720
   11a10:	mov	r1, #1
   11a14:	ldr	r3, [r3]
   11a18:	mov	r2, #54	; 0x36
   11a1c:	movt	r0, #1
   11a20:	bl	10ba0 <fwrite@plt>
   11a24:	b	11018 <__snprintf_chk@plt+0x358>
   11a28:	movw	r1, #26012	; 0x659c
   11a2c:	movt	r1, #2
   11a30:	mov	r3, fp
   11a34:	movw	r2, #18620	; 0x48bc
   11a38:	ldr	r0, [r1]
   11a3c:	movt	r2, #1
   11a40:	mov	r1, #1
   11a44:	str	ip, [sp, #24]
   11a48:	mov	fp, #0
   11a4c:	bl	10c60 <__fprintf_chk@plt>
   11a50:	ldr	ip, [sp, #24]
   11a54:	b	11344 <__snprintf_chk@plt+0x684>
   11a58:	ldr	ip, [sp, #44]	; 0x2c
   11a5c:	mov	r1, #256	; 0x100
   11a60:	str	fp, [sp, #4]
   11a64:	mov	r3, r1
   11a68:	add	r0, sp, #252	; 0xfc
   11a6c:	mov	r2, #1
   11a70:	str	ip, [sp]
   11a74:	bl	10cc0 <__snprintf_chk@plt>
   11a78:	b	1199c <__snprintf_chk@plt+0xcdc>
   11a7c:	movw	r3, #26012	; 0x659c
   11a80:	movt	r3, #2
   11a84:	movw	r0, #17952	; 0x4620
   11a88:	mov	r1, #1
   11a8c:	ldr	r3, [r3]
   11a90:	mov	r2, #68	; 0x44
   11a94:	movt	r0, #1
   11a98:	ldr	r4, [sp, #44]	; 0x2c
   11a9c:	bl	10ba0 <fwrite@plt>
   11aa0:	b	11018 <__snprintf_chk@plt+0x358>
   11aa4:	movw	r3, #26012	; 0x659c
   11aa8:	movt	r3, #2
   11aac:	movw	r0, #17908	; 0x45f4
   11ab0:	mov	r1, #1
   11ab4:	ldr	r3, [r3]
   11ab8:	mov	r2, #40	; 0x28
   11abc:	movt	r0, #1
   11ac0:	ldr	r4, [sp, #44]	; 0x2c
   11ac4:	bl	10ba0 <fwrite@plt>
   11ac8:	b	11018 <__snprintf_chk@plt+0x358>
   11acc:	movw	r3, #26012	; 0x659c
   11ad0:	movt	r3, #2
   11ad4:	movw	r0, #17832	; 0x45a8
   11ad8:	mov	r1, #1
   11adc:	ldr	r3, [r3]
   11ae0:	mov	r2, #74	; 0x4a
   11ae4:	movt	r0, #1
   11ae8:	ldr	r4, [sp, #44]	; 0x2c
   11aec:	bl	10ba0 <fwrite@plt>
   11af0:	b	11018 <__snprintf_chk@plt+0x358>
   11af4:	cmp	r3, #5
   11af8:	ble	112ac <__snprintf_chk@plt+0x5ec>
   11afc:	cmp	r3, #11
   11b00:	ble	11b30 <__snprintf_chk@plt+0xe70>
   11b04:	tst	r3, #1
   11b08:	bne	11b30 <__snprintf_chk@plt+0xe70>
   11b0c:	ldrb	r2, [r6, #4]
   11b10:	cmp	r2, #0
   11b14:	bne	11b30 <__snprintf_chk@plt+0xe70>
   11b18:	ldrb	r2, [r6, #5]
   11b1c:	cmp	r2, #0
   11b20:	bne	11b30 <__snprintf_chk@plt+0xe70>
   11b24:	ldrb	r2, [r6, #6]
   11b28:	cmp	r2, #0
   11b2c:	beq	11e08 <__snprintf_chk@plt+0x1148>
   11b30:	mov	r8, #1
   11b34:	b	112ac <__snprintf_chk@plt+0x5ec>
   11b38:	ldr	r5, [sp, #56]	; 0x38
   11b3c:	ldr	sl, [sp, #52]	; 0x34
   11b40:	ldr	r4, [sp, #60]	; 0x3c
   11b44:	b	11018 <__snprintf_chk@plt+0x358>
   11b48:	str	ip, [sp]
   11b4c:	movw	r1, #18748	; 0x493c
   11b50:	ldr	ip, [sp, #44]	; 0x2c
   11b54:	movt	r1, #1
   11b58:	ldr	r3, [sp, #48]	; 0x30
   11b5c:	mov	r2, r9
   11b60:	mov	r0, #1
   11b64:	str	ip, [sp, #4]
   11b68:	bl	10c54 <__printf_chk@plt>
   11b6c:	b	1175c <__snprintf_chk@plt+0xa9c>
   11b70:	movw	r3, #26012	; 0x659c
   11b74:	movt	r3, #2
   11b78:	movw	r0, #18048	; 0x4680
   11b7c:	mov	r1, #1
   11b80:	ldr	r3, [r3]
   11b84:	mov	r2, #17
   11b88:	movt	r0, #1
   11b8c:	bl	10ba0 <fwrite@plt>
   11b90:	b	11018 <__snprintf_chk@plt+0x358>
   11b94:	movw	r3, #26012	; 0x659c
   11b98:	movt	r3, #2
   11b9c:	movw	r0, #18384	; 0x47d0
   11ba0:	mov	r1, #1
   11ba4:	ldr	r3, [r3]
   11ba8:	mov	r2, #15
   11bac:	movt	r0, #1
   11bb0:	bl	10ba0 <fwrite@plt>
   11bb4:	b	11018 <__snprintf_chk@plt+0x358>
   11bb8:	movw	r3, #26012	; 0x659c
   11bbc:	movt	r3, #2
   11bc0:	movw	r0, #18400	; 0x47e0
   11bc4:	mov	r1, #1
   11bc8:	ldr	r3, [r3]
   11bcc:	mov	r2, #16
   11bd0:	movt	r0, #1
   11bd4:	bl	10ba0 <fwrite@plt>
   11bd8:	b	11018 <__snprintf_chk@plt+0x358>
   11bdc:	movw	r1, #18880	; 0x49c0
   11be0:	mov	r0, #1
   11be4:	movt	r1, #1
   11be8:	mov	r2, fp
   11bec:	bl	10c54 <__printf_chk@plt>
   11bf0:	cmp	fp, #0
   11bf4:	ble	1177c <__snprintf_chk@plt+0xabc>
   11bf8:	ldr	ip, [sp, #44]	; 0x2c
   11bfc:	cmp	ip, #0
   11c00:	bne	11df0 <__snprintf_chk@plt+0x1130>
   11c04:	ldr	ip, [sp, #32]
   11c08:	cmp	ip, #0
   11c0c:	bne	11dd8 <__snprintf_chk@plt+0x1118>
   11c10:	movw	r0, #18964	; 0x4a14
   11c14:	movt	r0, #1
   11c18:	bl	10bc4 <puts@plt>
   11c1c:	mov	ip, #4
   11c20:	mov	r3, #8
   11c24:	ldr	lr, [sp, #40]	; 0x28
   11c28:	str	r6, [sp, #44]	; 0x2c
   11c2c:	add	r9, r6, lr
   11c30:	str	r5, [sp, #40]	; 0x28
   11c34:	mov	r6, fp
   11c38:	mov	r5, ip
   11c3c:	mov	fp, r8
   11c40:	mov	r8, r7
   11c44:	mov	r7, r9
   11c48:	mov	r9, r4
   11c4c:	mov	r4, r3
   11c50:	ldrb	r2, [r7, r5]
   11c54:	movw	r1, #19052	; 0x4a6c
   11c58:	mov	r0, #1
   11c5c:	movt	r1, #1
   11c60:	bl	10c54 <__printf_chk@plt>
   11c64:	rsb	r6, r4, r6
   11c68:	mov	r0, r7
   11c6c:	mov	r1, r4
   11c70:	mov	r2, #1
   11c74:	add	r7, r7, r4
   11c78:	bl	10b64 <dStrHex@plt>
   11c7c:	cmp	r6, #0
   11c80:	bgt	11c50 <__snprintf_chk@plt+0xf90>
   11c84:	mov	r0, #10
   11c88:	mov	r7, r8
   11c8c:	ldr	r5, [sp, #40]	; 0x28
   11c90:	mov	r4, r9
   11c94:	ldr	r6, [sp, #44]	; 0x2c
   11c98:	mov	r8, fp
   11c9c:	bl	10c48 <putchar@plt>
   11ca0:	b	1177c <__snprintf_chk@plt+0xabc>
   11ca4:	ldr	ip, [sp, #40]	; 0x28
   11ca8:	movw	r1, #18828	; 0x498c
   11cac:	mov	r0, #1
   11cb0:	movt	r1, #1
   11cb4:	mov	r2, r7
   11cb8:	add	r8, fp, ip
   11cbc:	bl	10c54 <__printf_chk@plt>
   11cc0:	cmp	r7, r8
   11cc4:	ldrlt	ip, [sp, #40]	; 0x28
   11cc8:	rsblt	fp, ip, r7
   11ccc:	addlt	r8, fp, ip
   11cd0:	b	11770 <__snprintf_chk@plt+0xab0>
   11cd4:	bl	10b88 <__stack_chk_fail@plt>
   11cd8:	movw	r3, #26012	; 0x659c
   11cdc:	movt	r3, #2
   11ce0:	mov	r1, r8
   11ce4:	movw	r0, #17832	; 0x45a8
   11ce8:	ldr	r3, [r3]
   11cec:	mov	r2, #74	; 0x4a
   11cf0:	movt	r0, #1
   11cf4:	bl	10ba0 <fwrite@plt>
   11cf8:	b	1169c <__snprintf_chk@plt+0x9dc>
   11cfc:	movw	r1, #26012	; 0x659c
   11d00:	movt	r1, #2
   11d04:	mov	r3, r7
   11d08:	movw	r2, #19136	; 0x4ac0
   11d0c:	ldr	r0, [r1]
   11d10:	movt	r2, #1
   11d14:	mov	r1, #1
   11d18:	ldr	r5, [sp, #56]	; 0x38
   11d1c:	ldr	sl, [sp, #52]	; 0x34
   11d20:	ldr	r4, [sp, #60]	; 0x3c
   11d24:	bl	10c60 <__fprintf_chk@plt>
   11d28:	b	11018 <__snprintf_chk@plt+0x358>
   11d2c:	cmp	r8, #0
   11d30:	movw	r3, #17352	; 0x43c8
   11d34:	movt	r3, #1
   11d38:	movw	r2, #17356	; 0x43cc
   11d3c:	movw	r1, #18492	; 0x483c
   11d40:	movt	r2, #1
   11d44:	movt	r1, #1
   11d48:	movne	r2, r3
   11d4c:	mov	r0, #1
   11d50:	bl	10c54 <__printf_chk@plt>
   11d54:	b	11304 <__snprintf_chk@plt+0x644>
   11d58:	movw	r3, #26012	; 0x659c
   11d5c:	movt	r3, #2
   11d60:	movw	r0, #19076	; 0x4a84
   11d64:	mov	r1, #1
   11d68:	ldr	r3, [r3]
   11d6c:	mov	r2, #56	; 0x38
   11d70:	movt	r0, #1
   11d74:	ldr	r5, [sp, #56]	; 0x38
   11d78:	ldr	sl, [sp, #52]	; 0x34
   11d7c:	ldr	r4, [sp, #60]	; 0x3c
   11d80:	bl	10ba0 <fwrite@plt>
   11d84:	b	11018 <__snprintf_chk@plt+0x358>
   11d88:	mov	r0, r6
   11d8c:	mov	r1, r9
   11d90:	bl	10b64 <dStrHex@plt>
   11d94:	b	11018 <__snprintf_chk@plt+0x358>
   11d98:	movw	r1, #26012	; 0x659c
   11d9c:	movt	r1, #2
   11da0:	ldr	r3, [sp, #168]	; 0xa8
   11da4:	movw	r2, #18328	; 0x4798
   11da8:	ldr	r0, [r1]
   11dac:	movt	r2, #1
   11db0:	mov	r1, #1
   11db4:	bl	10c60 <__fprintf_chk@plt>
   11db8:	b	11018 <__snprintf_chk@plt+0x358>
   11dbc:	mov	r7, #0
   11dc0:	ldrb	r0, [r6, r7]
   11dc4:	add	r7, r7, #1
   11dc8:	bl	10c48 <putchar@plt>
   11dcc:	cmp	r9, r7
   11dd0:	bgt	11dc0 <__snprintf_chk@plt+0x1100>
   11dd4:	b	11018 <__snprintf_chk@plt+0x358>
   11dd8:	movw	r0, #19008	; 0x4a40
   11ddc:	movt	r0, #1
   11de0:	bl	10bc4 <puts@plt>
   11de4:	ldr	ip, [sp, #44]	; 0x2c
   11de8:	mov	r3, #8
   11dec:	b	11c24 <__snprintf_chk@plt+0xf64>
   11df0:	movw	r0, #18912	; 0x49e0
   11df4:	movt	r0, #1
   11df8:	bl	10bc4 <puts@plt>
   11dfc:	mov	ip, #8
   11e00:	mov	r3, #16
   11e04:	b	11c24 <__snprintf_chk@plt+0xf64>
   11e08:	movw	r1, #26012	; 0x659c
   11e0c:	movt	r1, #2
   11e10:	strb	r2, [r6]
   11e14:	movw	r2, #18420	; 0x47f4
   11e18:	strb	r3, [r6, #1]
   11e1c:	movt	r2, #1
   11e20:	ldr	r0, [r1]
   11e24:	mov	r1, #1
   11e28:	bl	10c60 <__fprintf_chk@plt>
   11e2c:	b	112ac <__snprintf_chk@plt+0x5ec>
   11e30:	movw	r3, #26012	; 0x659c
   11e34:	movt	r3, #2
   11e38:	mov	r1, #1
   11e3c:	movw	r0, #17608	; 0x44c8
   11e40:	ldr	r3, [r3]
   11e44:	mov	r2, #44	; 0x2c
   11e48:	movt	r0, #1
   11e4c:	mov	r5, r1
   11e50:	bl	10ba0 <fwrite@plt>
   11e54:	b	10e18 <__snprintf_chk@plt+0x158>
   11e58:	mov	fp, #0
   11e5c:	mov	lr, #0
   11e60:	pop	{r1}		; (ldr r1, [sp], #4)
   11e64:	mov	r2, sp
   11e68:	push	{r2}		; (str r2, [sp, #-4]!)
   11e6c:	push	{r0}		; (str r0, [sp, #-4]!)
   11e70:	ldr	ip, [pc, #16]	; 11e88 <__snprintf_chk@plt+0x11c8>
   11e74:	push	{ip}		; (str ip, [sp, #-4]!)
   11e78:	ldr	r0, [pc, #12]	; 11e8c <__snprintf_chk@plt+0x11cc>
   11e7c:	ldr	r3, [pc, #12]	; 11e90 <__snprintf_chk@plt+0x11d0>
   11e80:	bl	10bdc <__libc_start_main@plt>
   11e84:	bl	10cb4 <abort@plt>
   11e88:			; <UNDEFINED> instruction: 0x000132b8
   11e8c:	andeq	r0, r1, ip, asr #25
   11e90:	andeq	r3, r1, r4, asr r2
   11e94:	ldr	r3, [pc, #20]	; 11eb0 <__snprintf_chk@plt+0x11f0>
   11e98:	ldr	r2, [pc, #20]	; 11eb4 <__snprintf_chk@plt+0x11f4>
   11e9c:	add	r3, pc, r3
   11ea0:	ldr	r2, [r3, r2]
   11ea4:	cmp	r2, #0
   11ea8:	bxeq	lr
   11eac:	b	10be8 <__gmon_start__@plt>
   11eb0:	andeq	r4, r1, ip, asr r1
   11eb4:	andeq	r0, r0, ip, lsl #1
   11eb8:	push	{r3, lr}
   11ebc:	movw	r0, #26000	; 0x6590
   11ec0:	ldr	r3, [pc, #36]	; 11eec <__snprintf_chk@plt+0x122c>
   11ec4:	movt	r0, #2
   11ec8:	rsb	r3, r0, r3
   11ecc:	cmp	r3, #6
   11ed0:	popls	{r3, pc}
   11ed4:	movw	r3, #0
   11ed8:	movt	r3, #0
   11edc:	cmp	r3, #0
   11ee0:	popeq	{r3, pc}
   11ee4:	blx	r3
   11ee8:	pop	{r3, pc}
   11eec:	muleq	r2, r3, r5
   11ef0:	push	{r3, lr}
   11ef4:	movw	r0, #26000	; 0x6590
   11ef8:	movw	r3, #26000	; 0x6590
   11efc:	movt	r0, #2
   11f00:	movt	r3, #2
   11f04:	rsb	r3, r0, r3
   11f08:	asr	r3, r3, #2
   11f0c:	add	r3, r3, r3, lsr #31
   11f10:	asrs	r1, r3, #1
   11f14:	popeq	{r3, pc}
   11f18:	movw	r2, #0
   11f1c:	movt	r2, #0
   11f20:	cmp	r2, #0
   11f24:	popeq	{r3, pc}
   11f28:	blx	r2
   11f2c:	pop	{r3, pc}
   11f30:	push	{r4, lr}
   11f34:	movw	r4, #26020	; 0x65a4
   11f38:	movt	r4, #2
   11f3c:	ldrb	r3, [r4]
   11f40:	cmp	r3, #0
   11f44:	popne	{r4, pc}
   11f48:	bl	11eb8 <__snprintf_chk@plt+0x11f8>
   11f4c:	mov	r3, #1
   11f50:	strb	r3, [r4]
   11f54:	pop	{r4, pc}
   11f58:	movw	r0, #24316	; 0x5efc
   11f5c:	movt	r0, #2
   11f60:	push	{r3, lr}
   11f64:	ldr	r3, [r0]
   11f68:	cmp	r3, #0
   11f6c:	beq	11f84 <__snprintf_chk@plt+0x12c4>
   11f70:	movw	r3, #0
   11f74:	movt	r3, #0
   11f78:	cmp	r3, #0
   11f7c:	beq	11f84 <__snprintf_chk@plt+0x12c4>
   11f80:	blx	r3
   11f84:	pop	{r3, lr}
   11f88:	b	11ef0 <__snprintf_chk@plt+0x1230>
   11f8c:	add	r0, r0, #1
   11f90:	cmp	r0, #19
   11f94:	ldrls	pc, [pc, r0, lsl #2]
   11f98:	b	12080 <__snprintf_chk@plt+0x13c0>
   11f9c:	strdeq	r1, [r1], -ip
   11fa0:	andeq	r2, r1, r0, lsl r0
   11fa4:	andeq	r2, r1, r0, lsr #32
   11fa8:	andeq	r2, r1, r0, lsr #32
   11fac:	andeq	r2, r1, r0, lsl #1
   11fb0:	andeq	r2, r1, r0, lsl r0
   11fb4:	andeq	r2, r1, r0, lsr r0
   11fb8:	andeq	r2, r1, r0, lsl #1
   11fbc:	andeq	r2, r1, r0, lsl r0
   11fc0:	andeq	r2, r1, r0, asr #32
   11fc4:	andeq	r2, r1, r0, lsl #1
   11fc8:	andeq	r2, r1, r0, lsl #1
   11fcc:	andeq	r2, r1, r0, lsl #1
   11fd0:	andeq	r2, r1, r0, asr r0
   11fd4:	andeq	r2, r1, r0, rrx
   11fd8:	andeq	r2, r1, r0, ror r0
   11fdc:	andeq	r2, r1, r0, lsl #1
   11fe0:	andeq	r2, r1, r0, lsl #1
   11fe4:	andeq	r2, r1, r0, lsl #1
   11fe8:	andeq	r1, r1, ip, ror #31
   11fec:	mov	r3, #4
   11ff0:	ldr	r0, [pc, #148]	; 1208c <__snprintf_chk@plt+0x13cc>
   11ff4:	str	r3, [r1]
   11ff8:	bx	lr
   11ffc:	mov	r3, #14
   12000:	movw	r0, #24724	; 0x6094
   12004:	str	r3, [r1]
   12008:	movt	r0, #2
   1200c:	bx	lr
   12010:	mov	r3, #16
   12014:	ldr	r0, [pc, #116]	; 12090 <__snprintf_chk@plt+0x13d0>
   12018:	str	r3, [r1]
   1201c:	bx	lr
   12020:	mov	r3, #11
   12024:	ldr	r0, [pc, #104]	; 12094 <__snprintf_chk@plt+0x13d4>
   12028:	str	r3, [r1]
   1202c:	bx	lr
   12030:	mov	r3, #11
   12034:	ldr	r0, [pc, #92]	; 12098 <__snprintf_chk@plt+0x13d8>
   12038:	str	r3, [r1]
   1203c:	bx	lr
   12040:	mov	r3, #4
   12044:	ldr	r0, [pc, #80]	; 1209c <__snprintf_chk@plt+0x13dc>
   12048:	str	r3, [r1]
   1204c:	bx	lr
   12050:	mov	r3, #1
   12054:	ldr	r0, [pc, #68]	; 120a0 <__snprintf_chk@plt+0x13e0>
   12058:	str	r3, [r1]
   1205c:	bx	lr
   12060:	mov	r3, #1
   12064:	ldr	r0, [pc, #56]	; 120a4 <__snprintf_chk@plt+0x13e4>
   12068:	str	r3, [r1]
   1206c:	bx	lr
   12070:	mov	r3, #1
   12074:	ldr	r0, [pc, #44]	; 120a8 <__snprintf_chk@plt+0x13e8>
   12078:	str	r3, [r1]
   1207c:	bx	lr
   12080:	mov	r0, #0
   12084:	str	r0, [r1]
   12088:	bx	lr
   1208c:	andeq	r6, r2, r8, asr r3
   12090:	andeq	r6, r2, ip, lsr r1
   12094:	strdeq	r6, [r2], -ip
   12098:	andeq	r6, r2, r0, lsl #5
   1209c:	andeq	r6, r2, r4, lsl #6
   120a0:	andeq	r6, r2, r4, lsr r3
   120a4:	andeq	r6, r2, r0, asr #6
   120a8:	andeq	r6, r2, ip, asr #6
   120ac:	push	{r3, lr}
   120b0:	movw	r0, #13020	; 0x32dc
   120b4:	movt	r0, #1
   120b8:	bl	10bc4 <puts@plt>
   120bc:	movw	r0, #13832	; 0x3608
   120c0:	pop	{r3, lr}
   120c4:	movt	r0, #1
   120c8:	b	10bc4 <puts@plt>
   120cc:	push	{r3, lr}
   120d0:	movw	r0, #15040	; 0x3ac0
   120d4:	movt	r0, #1
   120d8:	bl	10bc4 <puts@plt>
   120dc:	movw	r0, #15664	; 0x3d30
   120e0:	pop	{r3, lr}
   120e4:	movt	r0, #1
   120e8:	b	10bc4 <puts@plt>
   120ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   120f0:	movw	r7, #26000	; 0x6590
   120f4:	movt	r7, #2
   120f8:	sub	sp, sp, #28
   120fc:	movw	r9, #26012	; 0x659c
   12100:	movw	r8, #26016	; 0x65a0
   12104:	ldr	r3, [r7]
   12108:	movt	r9, #2
   1210c:	movt	r8, #2
   12110:	add	r6, sp, #16
   12114:	mov	fp, r0
   12118:	mov	r4, r1
   1211c:	mov	r5, r2
   12120:	movw	sl, #65535	; 0xffff
   12124:	str	r3, [sp, #20]
   12128:	str	r6, [sp]
   1212c:	movw	r2, #16488	; 0x4068
   12130:	mov	r0, r4
   12134:	movt	r2, #1
   12138:	mov	r1, r5
   1213c:	ldr	r3, [pc, #1076]	; 12578 <__snprintf_chk@plt+0x18b8>
   12140:	mov	ip, #0
   12144:	str	ip, [sp, #16]
   12148:	bl	10bf4 <getopt_long@plt>
   1214c:	cmn	r0, #1
   12150:	beq	12448 <__snprintf_chk@plt+0x1788>
   12154:	sub	r3, r0, #54	; 0x36
   12158:	cmp	r3, #64	; 0x40
   1215c:	ldrls	pc, [pc, r3, lsl #2]
   12160:	b	12414 <__snprintf_chk@plt+0x1754>
   12164:	andeq	r2, r1, r8, ror #4
   12168:	andeq	r2, r1, r4, lsl r4
   1216c:	andeq	r2, r1, r4, lsl r4
   12170:	andeq	r2, r1, r4, lsl r4
   12174:	andeq	r2, r1, r4, lsl r4
   12178:	andeq	r2, r1, r4, lsl r4
   1217c:	andeq	r2, r1, r4, lsl r4
   12180:	andeq	r2, r1, r4, lsl r4
   12184:	andeq	r2, r1, r4, lsl r4
   12188:	strdeq	r2, [r1], -r4
   1218c:	andeq	r2, r1, r4, lsl r4
   12190:	andeq	r2, r1, r4, ror #7
   12194:	andeq	r2, r1, r4, lsl r4
   12198:	andeq	r2, r1, r4, lsl r4
   1219c:	ldrdeq	r2, [r1], -r4
   121a0:	andeq	r2, r1, r4, lsl r4
   121a4:	andeq	r2, r1, r4, lsl r4
   121a8:	andeq	r2, r1, r4, lsl r4
   121ac:	andeq	r2, r1, r4, asr #7
   121b0:	andeq	r2, r1, r4, lsl r4
   121b4:	andeq	r2, r1, r4, lsl r4
   121b8:	andeq	r2, r1, r4, lsl r4
   121bc:			; <UNDEFINED> instruction: 0x000123b4
   121c0:	andeq	r2, r1, r4, lsl r4
   121c4:	andeq	r2, r1, r8, lsr #2
   121c8:	muleq	r1, r4, r3
   121cc:	andeq	r2, r1, r4, lsl r4
   121d0:	andeq	r2, r1, r4, lsl r4
   121d4:	andeq	r2, r1, r4, lsl #7
   121d8:	andeq	r2, r1, r4, lsl r4
   121dc:	andeq	r2, r1, r4, lsl r4
   121e0:	andeq	r2, r1, r4, lsl r4
   121e4:	andeq	r2, r1, r4, ror r3
   121e8:	andeq	r2, r1, r4, lsl r4
   121ec:	andeq	r2, r1, r4, lsl r4
   121f0:	andeq	r2, r1, r4, lsl r4
   121f4:	andeq	r2, r1, r4, lsl r4
   121f8:	andeq	r2, r1, r4, lsl r4
   121fc:	andeq	r2, r1, r4, lsl r4
   12200:	andeq	r2, r1, r4, lsl r4
   12204:	andeq	r2, r1, r4, lsl r4
   12208:	andeq	r2, r1, r4, lsl r4
   1220c:	andeq	r2, r1, r4, lsl r4
   12210:	andeq	r2, r1, r4, ror #6
   12214:	andeq	r2, r1, r4, lsl r4
   12218:	andeq	r2, r1, ip, asr #6
   1221c:	andeq	r2, r1, ip, lsr r3
   12220:	andeq	r2, r1, ip, lsr #6
   12224:	andeq	r2, r1, ip, lsl r3
   12228:	andeq	r2, r1, r4, lsl r4
   1222c:	strdeq	r2, [r1], -r4
   12230:	andeq	r2, r1, r4, lsl r4
   12234:	andeq	r2, r1, r4, lsl r4
   12238:	andeq	r2, r1, r4, lsl r4
   1223c:	andeq	r2, r1, ip, lsl #6
   12240:	strdeq	r2, [r1], -r4
   12244:	andeq	r2, r1, r4, lsl r4
   12248:	andeq	r2, r1, r4, lsl r4
   1224c:	andeq	r2, r1, r8, lsl #5
   12250:	andeq	r2, r1, r4, lsl r4
   12254:	andeq	r2, r1, r8, ror r2
   12258:	andeq	r2, r1, r8, ror #4
   1225c:	andeq	r2, r1, r4, lsl r4
   12260:	andeq	r2, r1, r4, lsl r4
   12264:	andeq	r2, r1, r4, lsl #8
   12268:	ldr	r3, [fp, #44]	; 0x2c
   1226c:	add	r3, r3, #1
   12270:	str	r3, [fp, #44]	; 0x2c
   12274:	b	12128 <__snprintf_chk@plt+0x1468>
   12278:	ldr	r3, [fp, #40]	; 0x28
   1227c:	add	r3, r3, #1
   12280:	str	r3, [fp, #40]	; 0x28
   12284:	b	12128 <__snprintf_chk@plt+0x1468>
   12288:	ldr	r3, [r8]
   1228c:	mov	r1, #44	; 0x2c
   12290:	mov	r0, r3
   12294:	str	r3, [sp, #12]
   12298:	bl	10c24 <strchr@plt>
   1229c:	ldr	r3, [sp, #12]
   122a0:	mov	r2, r0
   122a4:	mov	r0, r3
   122a8:	str	r2, [sp, #12]
   122ac:	bl	10c00 <sg_get_num_nomult@plt>
   122b0:	ldr	r2, [sp, #12]
   122b4:	cmp	r0, #63	; 0x3f
   122b8:	mov	r3, r0
   122bc:	bhi	1251c <__snprintf_chk@plt+0x185c>
   122c0:	cmp	r2, #0
   122c4:	beq	122ec <__snprintf_chk@plt+0x162c>
   122c8:	add	r0, r2, #1
   122cc:	str	r3, [sp, #12]
   122d0:	bl	10c00 <sg_get_num_nomult@plt>
   122d4:	ldr	r3, [sp, #12]
   122d8:	cmp	r0, #255	; 0xff
   122dc:	bhi	12548 <__snprintf_chk@plt+0x1888>
   122e0:	mov	r2, #1
   122e4:	str	r0, [fp, #64]	; 0x40
   122e8:	str	r2, [fp, #68]	; 0x44
   122ec:	str	r3, [fp, #60]	; 0x3c
   122f0:	b	12128 <__snprintf_chk@plt+0x1468>
   122f4:	ldr	r0, [r8]
   122f8:	bl	10c84 <sg_get_num@plt>
   122fc:	cmp	r0, sl
   12300:	bhi	124f0 <__snprintf_chk@plt+0x1830>
   12304:	str	r0, [fp, #36]	; 0x24
   12308:	b	12128 <__snprintf_chk@plt+0x1468>
   1230c:	ldr	r3, [fp, #28]
   12310:	add	r3, r3, #1
   12314:	str	r3, [fp, #28]
   12318:	b	12128 <__snprintf_chk@plt+0x1468>
   1231c:	ldr	r3, [fp, #16]
   12320:	add	r3, r3, #1
   12324:	str	r3, [fp, #16]
   12328:	b	12128 <__snprintf_chk@plt+0x1468>
   1232c:	ldr	r3, [fp, #12]
   12330:	add	r3, r3, #1
   12334:	str	r3, [fp, #12]
   12338:	b	12128 <__snprintf_chk@plt+0x1468>
   1233c:	ldr	r3, [fp, #4]
   12340:	add	r3, r3, #1
   12344:	str	r3, [fp, #4]
   12348:	b	12128 <__snprintf_chk@plt+0x1468>
   1234c:	ldr	r0, [r8]
   12350:	bl	10c84 <sg_get_num@plt>
   12354:	cmp	r0, #3
   12358:	bhi	124c4 <__snprintf_chk@plt+0x1804>
   1235c:	str	r0, [fp, #56]	; 0x38
   12360:	b	12128 <__snprintf_chk@plt+0x1468>
   12364:	ldr	r3, [fp]
   12368:	add	r3, r3, #1
   1236c:	str	r3, [fp]
   12370:	b	12128 <__snprintf_chk@plt+0x1468>
   12374:	ldr	r3, [fp, #52]	; 0x34
   12378:	add	r3, r3, #1
   1237c:	str	r3, [fp, #52]	; 0x34
   12380:	b	12128 <__snprintf_chk@plt+0x1468>
   12384:	ldr	r3, [fp, #40]	; 0x28
   12388:	add	r3, r3, #2
   1238c:	str	r3, [fp, #40]	; 0x28
   12390:	b	12128 <__snprintf_chk@plt+0x1468>
   12394:	mov	r0, #0
   12398:	str	r0, [fp, #76]	; 0x4c
   1239c:	ldr	r2, [sp, #20]
   123a0:	ldr	r3, [r7]
   123a4:	cmp	r2, r3
   123a8:	bne	12574 <__snprintf_chk@plt+0x18b4>
   123ac:	add	sp, sp, #28
   123b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   123b4:	ldr	r3, [fp, #32]
   123b8:	add	r3, r3, #1
   123bc:	str	r3, [fp, #32]
   123c0:	b	12128 <__snprintf_chk@plt+0x1468>
   123c4:	ldr	r3, [fp, #24]
   123c8:	add	r3, r3, #1
   123cc:	str	r3, [fp, #24]
   123d0:	b	12128 <__snprintf_chk@plt+0x1468>
   123d4:	ldr	r3, [fp, #8]
   123d8:	add	r3, r3, #1
   123dc:	str	r3, [fp, #8]
   123e0:	b	12128 <__snprintf_chk@plt+0x1468>
   123e4:	ldr	r3, [fp]
   123e8:	add	r3, r3, #2
   123ec:	str	r3, [fp]
   123f0:	b	12128 <__snprintf_chk@plt+0x1468>
   123f4:	ldr	r3, [fp, #20]
   123f8:	add	r3, r3, #1
   123fc:	str	r3, [fp, #20]
   12400:	b	12128 <__snprintf_chk@plt+0x1468>
   12404:	ldr	r3, [fp, #48]	; 0x30
   12408:	add	r3, r3, #1
   1240c:	str	r3, [fp, #48]	; 0x30
   12410:	b	12128 <__snprintf_chk@plt+0x1468>
   12414:	mov	r3, r0
   12418:	str	r0, [sp]
   1241c:	movw	r2, #16652	; 0x410c
   12420:	ldr	r0, [r9]
   12424:	movt	r2, #1
   12428:	mov	r1, #1
   1242c:	bl	10c60 <__fprintf_chk@plt>
   12430:	ldr	r3, [fp, #20]
   12434:	cmp	r3, #0
   12438:	bne	12128 <__snprintf_chk@plt+0x1468>
   1243c:	bl	120ac <__snprintf_chk@plt+0x13ec>
   12440:	mov	r0, #1
   12444:	b	1239c <__snprintf_chk@plt+0x16dc>
   12448:	movw	r6, #26008	; 0x6598
   1244c:	movt	r6, #2
   12450:	ldr	r3, [r6]
   12454:	cmp	r4, r3
   12458:	ble	124bc <__snprintf_chk@plt+0x17fc>
   1245c:	ldr	r2, [fp, #72]	; 0x48
   12460:	cmp	r2, #0
   12464:	beq	124a4 <__snprintf_chk@plt+0x17e4>
   12468:	ldr	r3, [r6]
   1246c:	movw	r8, #26012	; 0x659c
   12470:	movt	r8, #2
   12474:	ldr	r3, [r5, r3, lsl #2]
   12478:	movw	r2, #16688	; 0x4130
   1247c:	ldr	r0, [r8]
   12480:	movt	r2, #1
   12484:	mov	r1, #1
   12488:	bl	10c60 <__fprintf_chk@plt>
   1248c:	ldr	r3, [r6]
   12490:	add	r3, r3, #1
   12494:	str	r3, [r6]
   12498:	cmp	r4, r3
   1249c:	bgt	12474 <__snprintf_chk@plt+0x17b4>
   124a0:	b	1243c <__snprintf_chk@plt+0x177c>
   124a4:	ldr	r2, [r5, r3, lsl #2]
   124a8:	add	r3, r3, #1
   124ac:	cmp	r4, r3
   124b0:	str	r3, [r6]
   124b4:	str	r2, [fp, #72]	; 0x48
   124b8:	bgt	12468 <__snprintf_chk@plt+0x17a8>
   124bc:	mov	r0, #0
   124c0:	b	1239c <__snprintf_chk@plt+0x16dc>
   124c4:	movw	r3, #26012	; 0x659c
   124c8:	movt	r3, #2
   124cc:	mov	r1, #1
   124d0:	mov	r2, #29
   124d4:	ldr	r3, [r3]
   124d8:	movw	r0, #16516	; 0x4084
   124dc:	movt	r0, #1
   124e0:	bl	10ba0 <fwrite@plt>
   124e4:	bl	120ac <__snprintf_chk@plt+0x13ec>
   124e8:	mov	r0, #1
   124ec:	b	1239c <__snprintf_chk@plt+0x16dc>
   124f0:	movw	r3, #26012	; 0x659c
   124f4:	movt	r3, #2
   124f8:	mov	r1, #1
   124fc:	mov	r2, #28
   12500:	ldr	r3, [r3]
   12504:	movw	r0, #16548	; 0x40a4
   12508:	movt	r0, #1
   1250c:	bl	10ba0 <fwrite@plt>
   12510:	bl	120ac <__snprintf_chk@plt+0x13ec>
   12514:	mov	r0, #1
   12518:	b	1239c <__snprintf_chk@plt+0x16dc>
   1251c:	movw	r3, #26012	; 0x659c
   12520:	movt	r3, #2
   12524:	mov	r1, #1
   12528:	mov	r2, #26
   1252c:	ldr	r3, [r3]
   12530:	movw	r0, #16580	; 0x40c4
   12534:	movt	r0, #1
   12538:	bl	10ba0 <fwrite@plt>
   1253c:	bl	120ac <__snprintf_chk@plt+0x13ec>
   12540:	mov	r0, #1
   12544:	b	1239c <__snprintf_chk@plt+0x16dc>
   12548:	movw	r3, #26012	; 0x659c
   1254c:	movt	r3, #2
   12550:	mov	r1, #1
   12554:	mov	r2, #42	; 0x2a
   12558:	ldr	r3, [r3]
   1255c:	movw	r0, #16608	; 0x40e0
   12560:	movt	r0, #1
   12564:	bl	10ba0 <fwrite@plt>
   12568:	bl	120ac <__snprintf_chk@plt+0x13ec>
   1256c:	mov	r0, #1
   12570:	b	1239c <__snprintf_chk@plt+0x16dc>
   12574:	bl	10b88 <__stack_chk_fail@plt>
   12578:	andeq	r6, r2, r8, lsl #7
   1257c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12580:	movw	r9, #26000	; 0x6590
   12584:	movt	r9, #2
   12588:	cmp	r1, #1
   1258c:	sub	sp, sp, #28
   12590:	mov	r8, r1
   12594:	ldr	r3, [r9]
   12598:	mov	r6, r0
   1259c:	movgt	r7, r2
   125a0:	movgt	fp, #1
   125a4:	str	r3, [sp, #20]
   125a8:	bgt	125cc <__snprintf_chk@plt+0x190c>
   125ac:	b	129d0 <__snprintf_chk@plt+0x1d10>
   125b0:	ldr	r3, [r6, #72]	; 0x48
   125b4:	cmp	r3, #0
   125b8:	bne	12a0c <__snprintf_chk@plt+0x1d4c>
   125bc:	str	r4, [r6, #72]	; 0x48
   125c0:	add	fp, fp, #1
   125c4:	cmp	fp, r8
   125c8:	beq	129d0 <__snprintf_chk@plt+0x1d10>
   125cc:	ldr	r4, [r7, #4]!
   125d0:	mov	r0, r4
   125d4:	bl	10c0c <strlen@plt>
   125d8:	cmp	r0, #0
   125dc:	ble	125c0 <__snprintf_chk@plt+0x1900>
   125e0:	ldrb	r3, [r4]
   125e4:	cmp	r3, #45	; 0x2d
   125e8:	bne	125b0 <__snprintf_chk@plt+0x18f0>
   125ec:	subs	r5, r0, #1
   125f0:	add	ip, r4, #1
   125f4:	beq	125c0 <__snprintf_chk@plt+0x1900>
   125f8:	mov	sl, ip
   125fc:	add	ip, ip, #1
   12600:	ldrb	r4, [sl]
   12604:	sub	r4, r4, #54	; 0x36
   12608:	cmp	r4, #64	; 0x40
   1260c:	ldrls	pc, [pc, r4, lsl #2]
   12610:	b	1288c <__snprintf_chk@plt+0x1bcc>
   12614:			; <UNDEFINED> instruction: 0x000127b4
   12618:	andeq	r2, r1, ip, lsl #17
   1261c:	andeq	r2, r1, ip, lsl #17
   12620:	andeq	r2, r1, ip, lsl #17
   12624:	andeq	r2, r1, ip, lsl #17
   12628:	andeq	r2, r1, ip, lsl #17
   1262c:	andeq	r2, r1, ip, lsl #17
   12630:	andeq	r2, r1, ip, lsl #17
   12634:	andeq	r2, r1, ip, lsl #17
   12638:	andeq	r2, r1, r8, lsl r7
   1263c:	andeq	r2, r1, ip, lsl #17
   12640:	muleq	r1, ip, r7
   12644:	andeq	r2, r1, ip, lsl #17
   12648:	andeq	r2, r1, ip, lsl #17
   1264c:	andeq	r2, r1, r4, lsl #15
   12650:	andeq	r2, r1, ip, lsl #17
   12654:	andeq	r2, r1, ip, lsl #17
   12658:	andeq	r2, r1, ip, lsl #17
   1265c:	andeq	r2, r1, ip, ror #14
   12660:	andeq	r2, r1, ip, lsl #17
   12664:	andeq	r2, r1, ip, lsl #17
   12668:	andeq	r2, r1, ip, lsl #17
   1266c:	andeq	r2, r1, r4, asr r7
   12670:	andeq	r2, r1, ip, lsl #17
   12674:	andeq	r2, r1, r0, lsr r7
   12678:	andeq	r2, r1, r4, lsr #14
   1267c:	andeq	r2, r1, ip, lsl #17
   12680:	andeq	r2, r1, ip, lsl #17
   12684:	andeq	r2, r1, ip, lsl #17
   12688:	andeq	r2, r1, ip, lsl #17
   1268c:	andeq	r2, r1, ip, lsl #17
   12690:	andeq	r2, r1, ip, lsl #17
   12694:	andeq	r2, r1, r4, ror r8
   12698:	andeq	r2, r1, ip, lsl #17
   1269c:	andeq	r2, r1, ip, lsl #17
   126a0:	andeq	r2, r1, ip, lsl #17
   126a4:	andeq	r2, r1, ip, lsl #17
   126a8:	andeq	r2, r1, ip, lsl #17
   126ac:	andeq	r2, r1, ip, lsl #17
   126b0:	andeq	r2, r1, ip, lsl #17
   126b4:	andeq	r2, r1, ip, lsl #17
   126b8:	andeq	r2, r1, ip, lsl #17
   126bc:	andeq	r2, r1, ip, lsl #17
   126c0:	andeq	r2, r1, ip, asr r8
   126c4:	andeq	r2, r1, ip, lsl #17
   126c8:	andeq	r2, r1, ip, lsl #17
   126cc:	andeq	r2, r1, r4, asr #16
   126d0:	andeq	r2, r1, ip, lsr #16
   126d4:	andeq	r2, r1, r4, lsl r8
   126d8:	andeq	r2, r1, ip, lsl #17
   126dc:	andeq	r2, r1, ip, ror #14
   126e0:	andeq	r2, r1, ip, lsl #17
   126e4:	andeq	r2, r1, ip, lsl #17
   126e8:	andeq	r2, r1, ip, lsl #17
   126ec:	strdeq	r2, [r1], -ip
   126f0:	andeq	r2, r1, ip, lsl #17
   126f4:	andeq	r2, r1, ip, lsl #17
   126f8:	andeq	r2, r1, ip, lsl #17
   126fc:	andeq	r2, r1, ip, lsl #17
   12700:	andeq	r2, r1, ip, lsl #17
   12704:	andeq	r2, r1, r4, ror #15
   12708:	andeq	r2, r1, ip, lsl #17
   1270c:	andeq	r2, r1, ip, lsl #17
   12710:	andeq	r2, r1, ip, lsl #17
   12714:	andeq	r2, r1, ip, asr #15
   12718:	ldr	r3, [r6, #20]
   1271c:	add	r3, r3, #1
   12720:	str	r3, [r6, #20]
   12724:	subs	r5, r5, #1
   12728:	bne	125f8 <__snprintf_chk@plt+0x1938>
   1272c:	b	125c0 <__snprintf_chk@plt+0x1900>
   12730:	mov	r0, #0
   12734:	mov	r3, #1
   12738:	str	r3, [r6, #76]	; 0x4c
   1273c:	ldr	r2, [sp, #20]
   12740:	ldr	r3, [r9]
   12744:	cmp	r2, r3
   12748:	bne	12b80 <__snprintf_chk@plt+0x1ec0>
   1274c:	add	sp, sp, #28
   12750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12754:	ldr	r3, [r6, #32]
   12758:	subs	r5, r5, #1
   1275c:	add	r3, r3, #1
   12760:	str	r3, [r6, #32]
   12764:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12768:	b	125c0 <__snprintf_chk@plt+0x1900>
   1276c:	ldr	r3, [r6, #24]
   12770:	subs	r5, r5, #1
   12774:	add	r3, r3, #2
   12778:	str	r3, [r6, #24]
   1277c:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12780:	b	125c0 <__snprintf_chk@plt+0x1900>
   12784:	ldr	r3, [r6, #8]
   12788:	subs	r5, r5, #1
   1278c:	add	r3, r3, #1
   12790:	str	r3, [r6, #8]
   12794:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12798:	b	125c0 <__snprintf_chk@plt+0x1900>
   1279c:	ldr	r3, [r6]
   127a0:	subs	r5, r5, #1
   127a4:	add	r3, r3, #2
   127a8:	str	r3, [r6]
   127ac:	bne	125f8 <__snprintf_chk@plt+0x1938>
   127b0:	b	125c0 <__snprintf_chk@plt+0x1900>
   127b4:	ldr	r3, [r6, #44]	; 0x2c
   127b8:	subs	r5, r5, #1
   127bc:	add	r3, r3, #1
   127c0:	str	r3, [r6, #44]	; 0x2c
   127c4:	bne	125f8 <__snprintf_chk@plt+0x1938>
   127c8:	b	125c0 <__snprintf_chk@plt+0x1900>
   127cc:	ldr	r3, [r6, #48]	; 0x30
   127d0:	subs	r5, r5, #1
   127d4:	add	r3, r3, #1
   127d8:	str	r3, [r6, #48]	; 0x30
   127dc:	bne	125f8 <__snprintf_chk@plt+0x1938>
   127e0:	b	125c0 <__snprintf_chk@plt+0x1900>
   127e4:	ldr	r3, [r6, #40]	; 0x28
   127e8:	subs	r5, r5, #1
   127ec:	add	r3, r3, #2
   127f0:	str	r3, [r6, #40]	; 0x28
   127f4:	bne	125f8 <__snprintf_chk@plt+0x1938>
   127f8:	b	125c0 <__snprintf_chk@plt+0x1900>
   127fc:	ldr	r3, [r6, #28]
   12800:	subs	r5, r5, #1
   12804:	add	r3, r3, #1
   12808:	str	r3, [r6, #28]
   1280c:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12810:	b	125c0 <__snprintf_chk@plt+0x1900>
   12814:	ldr	r3, [r6, #16]
   12818:	subs	r5, r5, #1
   1281c:	add	r3, r3, #1
   12820:	str	r3, [r6, #16]
   12824:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12828:	b	125c0 <__snprintf_chk@plt+0x1900>
   1282c:	ldr	r3, [r6, #12]
   12830:	subs	r5, r5, #1
   12834:	add	r3, r3, #1
   12838:	str	r3, [r6, #12]
   1283c:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12840:	b	125c0 <__snprintf_chk@plt+0x1900>
   12844:	ldr	r3, [r6, #4]
   12848:	subs	r5, r5, #1
   1284c:	add	r3, r3, #1
   12850:	str	r3, [r6, #4]
   12854:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12858:	b	125c0 <__snprintf_chk@plt+0x1900>
   1285c:	ldr	r3, [r6]
   12860:	subs	r5, r5, #1
   12864:	add	r3, r3, #1
   12868:	str	r3, [r6]
   1286c:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12870:	b	125c0 <__snprintf_chk@plt+0x1900>
   12874:	ldr	r3, [r6, #52]	; 0x34
   12878:	subs	r5, r5, #1
   1287c:	add	r3, r3, #1
   12880:	str	r3, [r6, #52]	; 0x34
   12884:	bne	125f8 <__snprintf_chk@plt+0x1938>
   12888:	b	125c0 <__snprintf_chk@plt+0x1900>
   1288c:	movw	r0, #17084	; 0x42bc
   12890:	mov	r1, sl
   12894:	movt	r0, #1
   12898:	mov	r2, #2
   1289c:	bl	10ca8 <strncmp@plt>
   128a0:	cmp	r0, #0
   128a4:	beq	129a0 <__snprintf_chk@plt+0x1ce0>
   128a8:	movw	r0, #16760	; 0x4178
   128ac:	mov	r1, sl
   128b0:	movt	r0, #1
   128b4:	mov	r2, #2
   128b8:	bl	10ca8 <strncmp@plt>
   128bc:	cmp	r0, #0
   128c0:	beq	129d8 <__snprintf_chk@plt+0x1d18>
   128c4:	movw	r0, #16800	; 0x41a0
   128c8:	mov	r1, sl
   128cc:	movt	r0, #1
   128d0:	mov	r2, #2
   128d4:	bl	10ca8 <strncmp@plt>
   128d8:	cmp	r0, #0
   128dc:	bne	1293c <__snprintf_chk@plt+0x1c7c>
   128e0:	add	r4, sl, #2
   128e4:	mov	r1, #44	; 0x2c
   128e8:	mov	r0, r4
   128ec:	bl	10c24 <strchr@plt>
   128f0:	cmp	r0, #0
   128f4:	mov	r0, r4
   128f8:	beq	12a78 <__snprintf_chk@plt+0x1db8>
   128fc:	movw	r1, #16844	; 0x41cc
   12900:	add	r2, sp, #12
   12904:	movt	r1, #1
   12908:	add	r3, sp, #16
   1290c:	bl	10c30 <__isoc99_sscanf@plt>
   12910:	cmp	r0, #2
   12914:	bne	12b28 <__snprintf_chk@plt+0x1e68>
   12918:	ldr	r3, [sp, #16]
   1291c:	cmp	r3, #255	; 0xff
   12920:	bhi	12afc <__snprintf_chk@plt+0x1e3c>
   12924:	ldr	r2, [sp, #12]
   12928:	mov	r1, #1
   1292c:	str	r3, [r6, #64]	; 0x40
   12930:	str	r1, [r6, #68]	; 0x44
   12934:	str	r2, [r6, #60]	; 0x3c
   12938:	b	125c0 <__snprintf_chk@plt+0x1900>
   1293c:	movw	r0, #16952	; 0x4238
   12940:	mov	r1, sl
   12944:	movt	r0, #1
   12948:	mov	r2, #5
   1294c:	bl	10ca8 <strncmp@plt>
   12950:	subs	r4, r0, #0
   12954:	beq	12a38 <__snprintf_chk@plt+0x1d78>
   12958:	movw	r0, #17000	; 0x4268
   1295c:	mov	r1, sl
   12960:	movt	r0, #1
   12964:	mov	r2, #4
   12968:	bl	10ca8 <strncmp@plt>
   1296c:	cmp	r0, #0
   12970:	beq	125c0 <__snprintf_chk@plt+0x1900>
   12974:	movw	r1, #26012	; 0x659c
   12978:	movt	r1, #2
   1297c:	mov	r3, sl
   12980:	movw	r2, #17008	; 0x4270
   12984:	ldr	r0, [r1]
   12988:	movt	r2, #1
   1298c:	mov	r1, #1
   12990:	bl	10c60 <__fprintf_chk@plt>
   12994:	bl	120cc <__snprintf_chk@plt+0x140c>
   12998:	mov	r0, #1
   1299c:	b	1273c <__snprintf_chk@plt+0x1a7c>
   129a0:	add	r0, sl, #2
   129a4:	movw	r1, #16720	; 0x4150
   129a8:	add	r2, sp, #12
   129ac:	movt	r1, #1
   129b0:	bl	10c30 <__isoc99_sscanf@plt>
   129b4:	cmp	r0, #1
   129b8:	bne	12ad0 <__snprintf_chk@plt+0x1e10>
   129bc:	ldr	r3, [sp, #12]
   129c0:	cmp	r3, #3
   129c4:	bhi	12ad0 <__snprintf_chk@plt+0x1e10>
   129c8:	str	r3, [r6, #56]	; 0x38
   129cc:	b	125c0 <__snprintf_chk@plt+0x1900>
   129d0:	mov	r0, #0
   129d4:	b	1273c <__snprintf_chk@plt+0x1a7c>
   129d8:	add	r0, sl, #2
   129dc:	movw	r1, #16764	; 0x417c
   129e0:	add	r2, sp, #8
   129e4:	movt	r1, #1
   129e8:	bl	10c30 <__isoc99_sscanf@plt>
   129ec:	cmp	r0, #1
   129f0:	bne	12aa4 <__snprintf_chk@plt+0x1de4>
   129f4:	ldr	r3, [sp, #8]
   129f8:	movw	r2, #65535	; 0xffff
   129fc:	cmp	r3, r2
   12a00:	bhi	12aa4 <__snprintf_chk@plt+0x1de4>
   12a04:	str	r3, [r6, #36]	; 0x24
   12a08:	b	125c0 <__snprintf_chk@plt+0x1900>
   12a0c:	movw	r2, #26012	; 0x659c
   12a10:	movt	r2, #2
   12a14:	str	r4, [sp]
   12a18:	mov	r1, #1
   12a1c:	ldr	r0, [r2]
   12a20:	movw	r2, #17036	; 0x428c
   12a24:	movt	r2, #1
   12a28:	bl	10c60 <__fprintf_chk@plt>
   12a2c:	bl	120cc <__snprintf_chk@plt+0x140c>
   12a30:	mov	r0, #1
   12a34:	b	1273c <__snprintf_chk@plt+0x1a7c>
   12a38:	add	r0, sl, #5
   12a3c:	movw	r1, #16720	; 0x4150
   12a40:	add	r2, sp, #12
   12a44:	movt	r1, #1
   12a48:	bl	10c30 <__isoc99_sscanf@plt>
   12a4c:	cmp	r0, #1
   12a50:	bne	12b54 <__snprintf_chk@plt+0x1e94>
   12a54:	ldr	r3, [sp, #12]
   12a58:	cmp	r3, #255	; 0xff
   12a5c:	bhi	12b54 <__snprintf_chk@plt+0x1e94>
   12a60:	ldr	r2, [r6, #60]	; 0x3c
   12a64:	str	r3, [r6, #64]	; 0x40
   12a68:	cmn	r2, #1
   12a6c:	str	r0, [r6, #68]	; 0x44
   12a70:	streq	r4, [r6, #60]	; 0x3c
   12a74:	b	125c0 <__snprintf_chk@plt+0x1900>
   12a78:	movw	r1, #16720	; 0x4150
   12a7c:	add	r2, sp, #12
   12a80:	movt	r1, #1
   12a84:	bl	10c30 <__isoc99_sscanf@plt>
   12a88:	cmp	r0, #1
   12a8c:	bne	12b84 <__snprintf_chk@plt+0x1ec4>
   12a90:	ldr	r3, [sp, #12]
   12a94:	cmp	r3, #63	; 0x3f
   12a98:	bhi	12b84 <__snprintf_chk@plt+0x1ec4>
   12a9c:	str	r3, [r6, #60]	; 0x3c
   12aa0:	b	125c0 <__snprintf_chk@plt+0x1900>
   12aa4:	movw	r3, #26012	; 0x659c
   12aa8:	movt	r3, #2
   12aac:	mov	r1, #1
   12ab0:	mov	r2, #31
   12ab4:	ldr	r3, [r3]
   12ab8:	movw	r0, #16768	; 0x4180
   12abc:	movt	r0, #1
   12ac0:	bl	10ba0 <fwrite@plt>
   12ac4:	bl	120cc <__snprintf_chk@plt+0x140c>
   12ac8:	mov	r0, #1
   12acc:	b	1273c <__snprintf_chk@plt+0x1a7c>
   12ad0:	movw	r3, #26012	; 0x659c
   12ad4:	movt	r3, #2
   12ad8:	mov	r1, #1
   12adc:	mov	r2, #35	; 0x23
   12ae0:	ldr	r3, [r3]
   12ae4:	movw	r0, #16724	; 0x4154
   12ae8:	movt	r0, #1
   12aec:	bl	10ba0 <fwrite@plt>
   12af0:	bl	120cc <__snprintf_chk@plt+0x140c>
   12af4:	mov	r0, #1
   12af8:	b	1273c <__snprintf_chk@plt+0x1a7c>
   12afc:	movw	r3, #26012	; 0x659c
   12b00:	movt	r3, #2
   12b04:	mov	r1, #1
   12b08:	mov	r2, #42	; 0x2a
   12b0c:	ldr	r3, [r3]
   12b10:	movw	r0, #16852	; 0x41d4
   12b14:	movt	r0, #1
   12b18:	bl	10ba0 <fwrite@plt>
   12b1c:	bl	120cc <__snprintf_chk@plt+0x140c>
   12b20:	mov	r0, #1
   12b24:	b	1273c <__snprintf_chk@plt+0x1a7c>
   12b28:	movw	r3, #26012	; 0x659c
   12b2c:	movt	r3, #2
   12b30:	mov	r1, #1
   12b34:	mov	r2, #55	; 0x37
   12b38:	ldr	r3, [r3]
   12b3c:	movw	r0, #16896	; 0x4200
   12b40:	movt	r0, #1
   12b44:	bl	10ba0 <fwrite@plt>
   12b48:	bl	120cc <__snprintf_chk@plt+0x140c>
   12b4c:	mov	r0, #1
   12b50:	b	1273c <__snprintf_chk@plt+0x1a7c>
   12b54:	movw	r3, #26012	; 0x659c
   12b58:	movt	r3, #2
   12b5c:	mov	r1, #1
   12b60:	mov	r2, #39	; 0x27
   12b64:	ldr	r3, [r3]
   12b68:	movw	r0, #16960	; 0x4240
   12b6c:	movt	r0, #1
   12b70:	bl	10ba0 <fwrite@plt>
   12b74:	bl	120cc <__snprintf_chk@plt+0x140c>
   12b78:	mov	r0, #1
   12b7c:	b	1273c <__snprintf_chk@plt+0x1a7c>
   12b80:	bl	10b88 <__stack_chk_fail@plt>
   12b84:	movw	r3, #26012	; 0x659c
   12b88:	movt	r3, #2
   12b8c:	mov	r1, #1
   12b90:	mov	r2, #38	; 0x26
   12b94:	ldr	r3, [r3]
   12b98:	movw	r0, #16804	; 0x41a4
   12b9c:	movt	r0, #1
   12ba0:	bl	10ba0 <fwrite@plt>
   12ba4:	bl	120cc <__snprintf_chk@plt+0x140c>
   12ba8:	mov	r0, #1
   12bac:	b	1273c <__snprintf_chk@plt+0x1a7c>
   12bb0:	push	{r4, r5, r6, r7, r8, r9, lr}
   12bb4:	sub	sp, sp, #12
   12bb8:	movw	r7, #26000	; 0x6590
   12bbc:	movt	r7, #2
   12bc0:	ldr	ip, [sp, #40]	; 0x28
   12bc4:	mov	r4, r0
   12bc8:	ldr	r0, [r7]
   12bcc:	mov	r6, r1
   12bd0:	cmp	ip, #0
   12bd4:	mov	r8, r2
   12bd8:	mov	r9, r3
   12bdc:	str	r0, [sp, #4]
   12be0:	blt	12c18 <__snprintf_chk@plt+0x1f58>
   12be4:	cmp	ip, #7
   12be8:	ldrls	pc, [pc, ip, lsl #2]
   12bec:	b	12c10 <__snprintf_chk@plt+0x1f50>
   12bf0:	andeq	r2, r1, r4, lsl #27
   12bf4:	muleq	r1, r4, sp
   12bf8:	andeq	r2, r1, r0, lsl ip
   12bfc:	andeq	r2, r1, r0, lsl ip
   12c00:	andeq	r2, r1, r0, lsl ip
   12c04:	andeq	r2, r1, r0, lsl ip
   12c08:	andeq	r2, r1, r4, lsr #27
   12c0c:	andeq	r2, r1, ip, lsr sp
   12c10:	mov	r3, #0
   12c14:	str	r3, [sp]
   12c18:	mov	r0, r8
   12c1c:	mov	r1, sp
   12c20:	bl	11f8c <__snprintf_chk@plt+0x12cc>
   12c24:	cmp	r0, #0
   12c28:	beq	12c7c <__snprintf_chk@plt+0x1fbc>
   12c2c:	ldr	r3, [sp]
   12c30:	cmp	r3, #0
   12c34:	ble	12c7c <__snprintf_chk@plt+0x1fbc>
   12c38:	add	ip, r0, #12
   12c3c:	mov	r5, #0
   12c40:	b	12c5c <__snprintf_chk@plt+0x1f9c>
   12c44:	cmp	r4, r1
   12c48:	blt	12c7c <__snprintf_chk@plt+0x1fbc>
   12c4c:	add	r5, r5, #1
   12c50:	add	ip, ip, #12
   12c54:	cmp	r5, r3
   12c58:	beq	12c7c <__snprintf_chk@plt+0x1fbc>
   12c5c:	ldr	r1, [ip, #-12]
   12c60:	cmp	r1, r4
   12c64:	bne	12c44 <__snprintf_chk@plt+0x1f84>
   12c68:	ldr	r1, [ip, #-8]
   12c6c:	cmp	r1, r6
   12c70:	bne	12c4c <__snprintf_chk@plt+0x1f8c>
   12c74:	ldr	r0, [ip, #-4]
   12c78:	b	12ce0 <__snprintf_chk@plt+0x2020>
   12c7c:	cmp	r8, #13
   12c80:	beq	12c94 <__snprintf_chk@plt+0x1fd4>
   12c84:	tst	r9, #64	; 0x40
   12c88:	bne	12db4 <__snprintf_chk@plt+0x20f4>
   12c8c:	cmp	r8, #8
   12c90:	beq	12c9c <__snprintf_chk@plt+0x1fdc>
   12c94:	tst	r9, #8
   12c98:	bne	12cf8 <__snprintf_chk@plt+0x2038>
   12c9c:	ldr	r3, [pc, #324]	; 12de8 <__snprintf_chk@plt+0x2128>
   12ca0:	add	r1, r3, #168	; 0xa8
   12ca4:	b	12cbc <__snprintf_chk@plt+0x1ffc>
   12ca8:	cmp	r4, r2
   12cac:	blt	12cdc <__snprintf_chk@plt+0x201c>
   12cb0:	add	r3, r3, #12
   12cb4:	cmp	r3, r1
   12cb8:	beq	12cdc <__snprintf_chk@plt+0x201c>
   12cbc:	ldr	r2, [r3, #-12]
   12cc0:	cmp	r2, r4
   12cc4:	bne	12ca8 <__snprintf_chk@plt+0x1fe8>
   12cc8:	ldr	r2, [r3, #-8]
   12ccc:	cmp	r2, r6
   12cd0:	bne	12cb0 <__snprintf_chk@plt+0x1ff0>
   12cd4:	ldr	r0, [r3, #-4]
   12cd8:	b	12ce0 <__snprintf_chk@plt+0x2020>
   12cdc:	mov	r0, #0
   12ce0:	ldr	r2, [sp, #4]
   12ce4:	ldr	r3, [r7]
   12ce8:	cmp	r2, r3
   12cec:	bne	12de4 <__snprintf_chk@plt+0x2124>
   12cf0:	add	sp, sp, #12
   12cf4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12cf8:	ldr	r3, [pc, #236]	; 12dec <__snprintf_chk@plt+0x212c>
   12cfc:	mov	r2, #4
   12d00:	str	r2, [sp]
   12d04:	add	r1, r3, #48	; 0x30
   12d08:	b	12d20 <__snprintf_chk@plt+0x2060>
   12d0c:	cmp	r4, r2
   12d10:	blt	12c9c <__snprintf_chk@plt+0x1fdc>
   12d14:	add	r3, r3, #12
   12d18:	cmp	r3, r1
   12d1c:	beq	12c9c <__snprintf_chk@plt+0x1fdc>
   12d20:	ldr	r2, [r3, #-12]
   12d24:	cmp	r2, r4
   12d28:	bne	12d0c <__snprintf_chk@plt+0x204c>
   12d2c:	ldr	r2, [r3, #-8]
   12d30:	cmp	r2, r6
   12d34:	bne	12d14 <__snprintf_chk@plt+0x2054>
   12d38:	b	12cd4 <__snprintf_chk@plt+0x2014>
   12d3c:	ldr	ip, [pc, #172]	; 12df0 <__snprintf_chk@plt+0x2130>
   12d40:	mov	r3, #5
   12d44:	str	r3, [sp]
   12d48:	add	ip, ip, #12
   12d4c:	mov	r5, #0
   12d50:	b	12d68 <__snprintf_chk@plt+0x20a8>
   12d54:	bgt	12c18 <__snprintf_chk@plt+0x1f58>
   12d58:	add	r5, r5, #1
   12d5c:	add	ip, ip, #12
   12d60:	cmp	r5, r3
   12d64:	bge	12c18 <__snprintf_chk@plt+0x1f58>
   12d68:	ldr	r1, [ip, #-12]
   12d6c:	cmp	r1, r4
   12d70:	bne	12d54 <__snprintf_chk@plt+0x2094>
   12d74:	ldr	r1, [ip, #-8]
   12d78:	cmp	r1, r6
   12d7c:	bne	12d58 <__snprintf_chk@plt+0x2098>
   12d80:	b	12c74 <__snprintf_chk@plt+0x1fb4>
   12d84:	mov	r3, #2
   12d88:	ldr	ip, [pc, #100]	; 12df4 <__snprintf_chk@plt+0x2134>
   12d8c:	str	r3, [sp]
   12d90:	b	12d48 <__snprintf_chk@plt+0x2088>
   12d94:	mov	r3, #6
   12d98:	ldr	ip, [pc, #88]	; 12df8 <__snprintf_chk@plt+0x2138>
   12d9c:	str	r3, [sp]
   12da0:	b	12d48 <__snprintf_chk@plt+0x2088>
   12da4:	mov	r3, #5
   12da8:	ldr	ip, [pc, #76]	; 12dfc <__snprintf_chk@plt+0x213c>
   12dac:	str	r3, [sp]
   12db0:	b	12d48 <__snprintf_chk@plt+0x2088>
   12db4:	movw	r3, #24724	; 0x6094
   12db8:	movt	r3, #2
   12dbc:	mov	r2, #1
   12dc0:	str	r2, [sp]
   12dc4:	ldr	r2, [r3, #684]	; 0x2ac
   12dc8:	cmp	r2, r4
   12dcc:	bne	12c8c <__snprintf_chk@plt+0x1fcc>
   12dd0:	ldr	r2, [r3, #688]	; 0x2b0
   12dd4:	cmp	r2, r6
   12dd8:	ldreq	r0, [r3, #692]	; 0x2b4
   12ddc:	bne	12c8c <__snprintf_chk@plt+0x1fcc>
   12de0:	b	12ce0 <__snprintf_chk@plt+0x2020>
   12de4:	bl	10b88 <__stack_chk_fail@plt>
   12de8:	andeq	r6, r2, r0, lsr #1
   12dec:	andeq	r6, r2, r0, lsl r3
   12df0:	andeq	r6, r2, r4, asr r5
   12df4:			; <UNDEFINED> instruction: 0x000264b8
   12df8:	ldrdeq	r6, [r2], -r0
   12dfc:	andeq	r6, r2, r8, lsl r5
   12e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e04:	movw	r7, #26000	; 0x6590
   12e08:	movt	r7, #2
   12e0c:	sub	sp, sp, #92	; 0x5c
   12e10:	mov	r9, r0
   12e14:	movw	r0, #17088	; 0x42c0
   12e18:	ldr	r3, [r7]
   12e1c:	movt	r0, #1
   12e20:	mov	sl, r2
   12e24:	str	r1, [sp, #12]
   12e28:	movw	r8, #24724	; 0x6094
   12e2c:	movt	r8, #2
   12e30:	str	r3, [sp, #84]	; 0x54
   12e34:	bl	10bc4 <puts@plt>
   12e38:	movw	r0, #17112	; 0x42d8
   12e3c:	movt	r0, #1
   12e40:	bl	10bc4 <puts@plt>
   12e44:	cmp	sl, #15
   12e48:	mov	r0, r9
   12e4c:	add	r1, sp, #16
   12e50:	movhi	r6, #0
   12e54:	movls	r6, #1
   12e58:	bl	11f8c <__snprintf_chk@plt+0x12cc>
   12e5c:	mov	r5, r8
   12e60:	mov	fp, #14
   12e64:	mov	r4, r0
   12e68:	b	12ebc <__snprintf_chk@plt+0x21fc>
   12e6c:	ldr	r3, [r5, #4]
   12e70:	cmp	r3, #0
   12e74:	beq	12ffc <__snprintf_chk@plt+0x233c>
   12e78:	ldr	lr, [r5, #8]
   12e7c:	movw	r1, #17188	; 0x4324
   12e80:	ldr	r2, [r5]
   12e84:	movt	r1, #1
   12e88:	mov	r0, #1
   12e8c:	str	lr, [sp]
   12e90:	bl	10c54 <__printf_chk@plt>
   12e94:	sub	fp, fp, #1
   12e98:	cmp	fp, #0
   12e9c:	ble	13020 <__snprintf_chk@plt+0x2360>
   12ea0:	adds	r5, r5, #12
   12ea4:	movne	r2, #0
   12ea8:	moveq	r2, #1
   12eac:	rsbs	r3, r4, #1
   12eb0:	movcc	r3, #0
   12eb4:	tst	r2, r3
   12eb8:	bne	12f54 <__snprintf_chk@plt+0x2294>
   12ebc:	cmp	r5, #0
   12ec0:	ldmne	r5, {r2, r3}
   12ec4:	movweq	r3, #16639	; 0x40ff
   12ec8:	addne	r3, r3, r2, lsl #8
   12ecc:	cmp	r4, #0
   12ed0:	ldmne	r4, {r1, r2}
   12ed4:	movweq	r2, #16639	; 0x40ff
   12ed8:	addne	r2, r2, r1, lsl #8
   12edc:	cmp	r6, #0
   12ee0:	beq	12ef0 <__snprintf_chk@plt+0x2230>
   12ee4:	sub	r1, r3, #24
   12ee8:	cmp	r1, #1
   12eec:	bls	12e94 <__snprintf_chk@plt+0x21d4>
   12ef0:	cmp	r2, r3
   12ef4:	beq	12f9c <__snprintf_chk@plt+0x22dc>
   12ef8:	bgt	12e6c <__snprintf_chk@plt+0x21ac>
   12efc:	ldr	r3, [r4, #4]
   12f00:	cmp	r3, #0
   12f04:	beq	13034 <__snprintf_chk@plt+0x2374>
   12f08:	ldr	lr, [r4, #8]
   12f0c:	movw	r1, #17188	; 0x4324
   12f10:	ldr	r2, [r4]
   12f14:	movt	r1, #1
   12f18:	mov	r0, #1
   12f1c:	str	lr, [sp]
   12f20:	bl	10c54 <__printf_chk@plt>
   12f24:	ldr	r3, [sp, #16]
   12f28:	rsbs	r2, r5, #1
   12f2c:	sub	r3, r3, #1
   12f30:	movcc	r2, #0
   12f34:	cmp	r3, #0
   12f38:	str	r3, [sp, #16]
   12f3c:	ble	12ff0 <__snprintf_chk@plt+0x2330>
   12f40:	adds	r4, r4, #12
   12f44:	movne	r3, #0
   12f48:	moveq	r3, #1
   12f4c:	tst	r2, r3
   12f50:	beq	12ebc <__snprintf_chk@plt+0x21fc>
   12f54:	cmp	r9, #13
   12f58:	beq	12f70 <__snprintf_chk@plt+0x22b0>
   12f5c:	ldr	r3, [sp, #12]
   12f60:	tst	r3, #64	; 0x40
   12f64:	bne	13148 <__snprintf_chk@plt+0x2488>
   12f68:	cmp	r9, #8
   12f6c:	beq	12f7c <__snprintf_chk@plt+0x22bc>
   12f70:	ldr	r3, [sp, #12]
   12f74:	tst	r3, #8
   12f78:	bne	130d0 <__snprintf_chk@plt+0x2410>
   12f7c:	cmp	r6, #0
   12f80:	bne	13080 <__snprintf_chk@plt+0x23c0>
   12f84:	ldr	r2, [sp, #84]	; 0x54
   12f88:	ldr	r3, [r7]
   12f8c:	cmp	r2, r3
   12f90:	bne	1323c <__snprintf_chk@plt+0x257c>
   12f94:	add	sp, sp, #92	; 0x5c
   12f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f9c:	ldr	r3, [r4, #4]
   12fa0:	cmp	r3, #0
   12fa4:	beq	13050 <__snprintf_chk@plt+0x2390>
   12fa8:	ldr	lr, [r4, #8]
   12fac:	movw	r1, #17136	; 0x42f0
   12fb0:	ldr	r2, [r4]
   12fb4:	movt	r1, #1
   12fb8:	mov	r0, #1
   12fbc:	sub	fp, fp, #1
   12fc0:	str	lr, [sp]
   12fc4:	bl	10c54 <__printf_chk@plt>
   12fc8:	cmp	fp, #0
   12fcc:	ble	13074 <__snprintf_chk@plt+0x23b4>
   12fd0:	adds	r5, r5, #12
   12fd4:	movne	r2, #0
   12fd8:	moveq	r2, #1
   12fdc:	ldr	r3, [sp, #16]
   12fe0:	sub	r3, r3, #1
   12fe4:	str	r3, [sp, #16]
   12fe8:	cmp	r3, #0
   12fec:	bgt	12f40 <__snprintf_chk@plt+0x2280>
   12ff0:	mov	r3, #1
   12ff4:	mov	r4, #0
   12ff8:	b	12eb4 <__snprintf_chk@plt+0x21f4>
   12ffc:	movw	r1, #17216	; 0x4340
   13000:	mov	r0, #1
   13004:	movt	r1, #1
   13008:	ldr	r2, [r5]
   1300c:	ldr	r3, [r5, #8]
   13010:	sub	fp, fp, #1
   13014:	bl	10c54 <__printf_chk@plt>
   13018:	cmp	fp, #0
   1301c:	bgt	12ea0 <__snprintf_chk@plt+0x21e0>
   13020:	rsbs	r3, r4, #1
   13024:	mov	r2, #1
   13028:	mov	r5, #0
   1302c:	movcc	r3, #0
   13030:	b	12eb4 <__snprintf_chk@plt+0x21f4>
   13034:	movw	r1, #17216	; 0x4340
   13038:	ldr	r2, [r4]
   1303c:	movt	r1, #1
   13040:	ldr	r3, [r4, #8]
   13044:	mov	r0, #1
   13048:	bl	10c54 <__printf_chk@plt>
   1304c:	b	12f24 <__snprintf_chk@plt+0x2264>
   13050:	movw	r1, #17164	; 0x430c
   13054:	mov	r0, #1
   13058:	movt	r1, #1
   1305c:	ldr	r2, [r4]
   13060:	ldr	r3, [r4, #8]
   13064:	sub	fp, fp, #1
   13068:	bl	10c54 <__printf_chk@plt>
   1306c:	cmp	fp, #0
   13070:	bgt	12fd0 <__snprintf_chk@plt+0x2310>
   13074:	mov	r2, #1
   13078:	mov	r5, #0
   1307c:	b	12fdc <__snprintf_chk@plt+0x231c>
   13080:	mov	r1, #64	; 0x40
   13084:	add	r2, sp, #20
   13088:	mov	r0, sl
   1308c:	bl	10c78 <sg_get_trans_proto_str@plt>
   13090:	movw	r1, #17320	; 0x43a8
   13094:	movt	r1, #1
   13098:	mov	r2, r0
   1309c:	mov	r0, #1
   130a0:	bl	10c54 <__printf_chk@plt>
   130a4:	cmp	sl, #7
   130a8:	ldrls	pc, [pc, sl, lsl #2]
   130ac:	b	12f84 <__snprintf_chk@plt+0x22c4>
   130b0:	andeq	r3, r1, r8, lsl r2
   130b4:	andeq	r3, r1, r0, lsr r2
   130b8:	andeq	r2, r1, r4, lsl #31
   130bc:	andeq	r2, r1, r4, lsl #31
   130c0:	andeq	r2, r1, r4, lsl #31
   130c4:	andeq	r2, r1, r4, lsl #31
   130c8:	andeq	r3, r1, r4, lsr #3
   130cc:	andeq	r3, r1, r4, lsr #4
   130d0:	ldr	r4, [pc, #360]	; 13240 <__snprintf_chk@plt+0x2580>
   130d4:	movw	r0, #17284	; 0x4384
   130d8:	movt	r0, #1
   130dc:	bl	10bc4 <puts@plt>
   130e0:	add	r5, r4, #36	; 0x24
   130e4:	ldr	r3, [r4, #-8]
   130e8:	cmp	r3, #0
   130ec:	beq	1312c <__snprintf_chk@plt+0x246c>
   130f0:	ldr	ip, [r4, #-4]
   130f4:	movw	r1, #17188	; 0x4324
   130f8:	ldr	r2, [r4, #-12]
   130fc:	mov	r0, #1
   13100:	movt	r1, #1
   13104:	str	ip, [sp]
   13108:	bl	10c54 <__printf_chk@plt>
   1310c:	cmp	r4, r5
   13110:	beq	12f7c <__snprintf_chk@plt+0x22bc>
   13114:	cmp	r4, #0
   13118:	add	r4, r4, #12
   1311c:	beq	12f7c <__snprintf_chk@plt+0x22bc>
   13120:	ldr	r3, [r4, #-8]
   13124:	cmp	r3, #0
   13128:	bne	130f0 <__snprintf_chk@plt+0x2430>
   1312c:	movw	r1, #17216	; 0x4340
   13130:	ldr	r2, [r4, #-12]
   13134:	movt	r1, #1
   13138:	ldr	r3, [r4, #-4]
   1313c:	mov	r0, #1
   13140:	bl	10c54 <__printf_chk@plt>
   13144:	b	1310c <__snprintf_chk@plt+0x244c>
   13148:	movw	r0, #17240	; 0x4358
   1314c:	movt	r0, #1
   13150:	bl	10bc4 <puts@plt>
   13154:	ldr	r3, [r8, #688]	; 0x2b0
   13158:	movw	ip, #24724	; 0x6094
   1315c:	movt	ip, #2
   13160:	cmp	r3, #0
   13164:	beq	13188 <__snprintf_chk@plt+0x24c8>
   13168:	ldr	r2, [ip, #684]	; 0x2ac
   1316c:	movw	r1, #17188	; 0x4324
   13170:	ldr	ip, [ip, #692]	; 0x2b4
   13174:	movt	r1, #1
   13178:	mov	r0, #1
   1317c:	str	ip, [sp]
   13180:	bl	10c54 <__printf_chk@plt>
   13184:	b	12f68 <__snprintf_chk@plt+0x22a8>
   13188:	movw	r1, #17216	; 0x4340
   1318c:	ldr	r2, [ip, #684]	; 0x2ac
   13190:	movt	r1, #1
   13194:	ldr	r3, [ip, #692]	; 0x2b4
   13198:	mov	r0, #1
   1319c:	bl	10c54 <__printf_chk@plt>
   131a0:	b	12f68 <__snprintf_chk@plt+0x22a8>
   131a4:	ldr	r4, [pc, #152]	; 13244 <__snprintf_chk@plt+0x2584>
   131a8:	mov	r5, #5
   131ac:	add	r4, r4, #12
   131b0:	ldr	r3, [r4, #-8]
   131b4:	cmp	r3, #0
   131b8:	beq	131fc <__snprintf_chk@plt+0x253c>
   131bc:	ldr	ip, [r4, #-4]
   131c0:	movw	r1, #17188	; 0x4324
   131c4:	ldr	r2, [r4, #-12]
   131c8:	mov	r0, #1
   131cc:	movt	r1, #1
   131d0:	str	ip, [sp]
   131d4:	bl	10c54 <__printf_chk@plt>
   131d8:	sub	r5, r5, #1
   131dc:	cmp	r5, #0
   131e0:	ble	12f84 <__snprintf_chk@plt+0x22c4>
   131e4:	cmp	r4, #0
   131e8:	add	r4, r4, #12
   131ec:	beq	12f84 <__snprintf_chk@plt+0x22c4>
   131f0:	ldr	r3, [r4, #-8]
   131f4:	cmp	r3, #0
   131f8:	bne	131bc <__snprintf_chk@plt+0x24fc>
   131fc:	movw	r1, #17216	; 0x4340
   13200:	ldr	r2, [r4, #-12]
   13204:	movt	r1, #1
   13208:	ldr	r3, [r4, #-4]
   1320c:	mov	r0, #1
   13210:	bl	10c54 <__printf_chk@plt>
   13214:	b	131d8 <__snprintf_chk@plt+0x2518>
   13218:	ldr	r4, [pc, #40]	; 13248 <__snprintf_chk@plt+0x2588>
   1321c:	mov	r5, #2
   13220:	b	131ac <__snprintf_chk@plt+0x24ec>
   13224:	mov	r5, #5
   13228:	ldr	r4, [pc, #28]	; 1324c <__snprintf_chk@plt+0x258c>
   1322c:	b	131ac <__snprintf_chk@plt+0x24ec>
   13230:	mov	r5, #6
   13234:	ldr	r4, [pc, #20]	; 13250 <__snprintf_chk@plt+0x2590>
   13238:	b	131ac <__snprintf_chk@plt+0x24ec>
   1323c:	bl	10b88 <__stack_chk_fail@plt>
   13240:	andeq	r6, r2, r0, lsl r3
   13244:	andeq	r6, r2, r8, lsl r5
   13248:			; <UNDEFINED> instruction: 0x000264b8
   1324c:	andeq	r6, r2, r4, asr r5
   13250:	ldrdeq	r6, [r2], -r0
   13254:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13258:	mov	r7, r0
   1325c:	ldr	r6, [pc, #76]	; 132b0 <__snprintf_chk@plt+0x25f0>
   13260:	mov	r8, r1
   13264:	ldr	r5, [pc, #72]	; 132b4 <__snprintf_chk@plt+0x25f4>
   13268:	mov	r9, r2
   1326c:	add	r6, pc, r6
   13270:	bl	10b2c <_init@@Base>
   13274:	add	r5, pc, r5
   13278:	rsb	r6, r5, r6
   1327c:	asrs	r6, r6, #2
   13280:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   13284:	sub	r5, r5, #4
   13288:	mov	r4, #0
   1328c:	add	r4, r4, #1
   13290:	ldr	r3, [r5, #4]!
   13294:	mov	r0, r7
   13298:	mov	r1, r8
   1329c:	mov	r2, r9
   132a0:	blx	r3
   132a4:	cmp	r4, r6
   132a8:	bne	1328c <__snprintf_chk@plt+0x25cc>
   132ac:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   132b0:	andeq	r2, r1, r4, lsl #25
   132b4:	andeq	r2, r1, r8, ror ip
   132b8:	bx	lr

Disassembly of section .fini:

000132bc <_fini@@Base>:
   132bc:	push	{r3, lr}
   132c0:	pop	{r3, pc}
