# CLK\_UPLLInitMiddle Function

**Parent topic:**[Clock Generator \(CLOCK\)](GUID-F3A9DC43-D3B3-4CBC-80BE-03B71FBE05AC.md)

## C

```c
void CLK_UPLLInitMiddle(void)
```

## Summary

Controls UPLL Voltage Regulator.

## Description

This function turn on UPLL voltage regulator.

## Precondition

Clock module should be configured using MHC Clock Manager and code should be generated, and CLK\_UPLLInitStart\(\) must be called before this function call.

## Parameters

None.

## Returns

None.

## Example

```c
//Example 3: Do not alter the configuration bit settings
CLK_UPLLInitStart();
// Insert Delay function here
CLK_UPLLInitMiddle();

```

## Remarks

None.

