Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: xilinx_pcie_1_1_ep_s6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xilinx_pcie_1_1_ep_s6.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xilinx_pcie_1_1_ep_s6"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-csg324

---- Source Options
Top Module Name                    : xilinx_pcie_1_1_ep_s6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_GEN2.v" into library work
Parsing module <BMD_GEN2>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_INTR_CTRL_DELAY.v" into library work
Parsing module <BMD_INTR_CTRL_DELAY>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_PCIE_20.v" into library work
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_INTR_CTRL.v" into library work
Parsing module <BMD_INTR_CTRL>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP_MEM.v" into library work
Parsing module <BMD_EP_MEM>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\pcie_bram_s6.v" into library work
Parsing module <pcie_bram_s6>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_RD_THROTTLE.v" into library work
Parsing module <BMD_RD_THROTTLE>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP_MEM_ACCESS.v" into library work
Parsing module <BMD_EP_MEM_ACCESS>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\BMD_32_TX_ENGINE.v" into library work
Parsing module <BMD_TX_ENGINE>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\BMD_32_RX_ENGINE.v" into library work
Parsing module <BMD_RX_ENGINE>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\pcie_brams_s6.v" into library work
Parsing module <pcie_brams_s6>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper_tile.v" into library work
Parsing module <GTPA1_DUAL_WRAPPER_TILE>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_TO_CTRL.v" into library work
Parsing module <BMD_TO_CTRL>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP.v" into library work
Parsing module <BMD_EP>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_CFG_CTRL.v" into library work
Parsing module <BMD_CFG_CTRL>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\pcie_bram_top_s6.v" into library work
Parsing module <pcie_bram_top_s6>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper.v" into library work
Parsing module <GTPA1_DUAL_WRAPPER>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD.v" into library work
Parsing module <BMD>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" into library work
Parsing module <s6_pcie_v1_4>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\s6_pci_exp_32b_app.v" into library work
Parsing module <pcie_app_s6>.
Analyzing Verilog file "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\example_design\xilinx_pcie_1_1_ep_s6.v" into library work
Parsing module <xilinx_pcie_1_1_ep_s6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <xilinx_pcie_1_1_ep_s6>.

Elaborating module <IBUFDS>.

Elaborating module <IBUF>.

Elaborating module <OBUF>.
WARNING:HDLCompiler:1016 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\s6_pci_exp_32b_app.v" Line 188: Port trn_trem_n is not connected to this instance

Elaborating module <pcie_app_s6>.

Elaborating module <BMD(INTERFACE_WIDTH=32,INTERFACE_TYPE=4'b010,FPGA_FAMILY=8'b0100000)>.

Elaborating module <BMD_EP(INTERFACE_WIDTH=32,INTERFACE_TYPE=4'b010,FPGA_FAMILY=8'b0100000)>.

Elaborating module <BMD_EP_MEM_ACCESS(INTERFACE_TYPE=4'b010,FPGA_FAMILY=8'b0100000)>.

Elaborating module <BMD_EP_MEM(INTERFACE_TYPE=4'b010,FPGA_FAMILY=8'b0100000)>.
WARNING:HDLCompiler:413 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP_MEM.v" Line 331: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP_MEM.v" Line 400: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP_MEM.v" Line 686: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP.v" Line 399: Assignment to mrd_phant_func_dis1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP.v" Line 414: Assignment to mwr_phant_func_dis1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP.v" Line 451: Assignment to rd_metering ignored, since the identifier is never used

Elaborating module <BMD_GEN2>.
WARNING:HDLCompiler:413 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_GEN2.v" Line 87: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <BMD_RX_ENGINE>.
WARNING:HDLCompiler:413 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\BMD_32_RX_ENGINE.v" Line 352: Result of 30-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\BMD_32_RX_ENGINE.v" Line 205: Assignment to cpld_tlp_size ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP.v" Line 504: Size mismatch in connection of port <trn_rrem_n>. Formal port size is 8-bit while actual signal size is 4-bit.

Elaborating module <BMD_TX_ENGINE>.
WARNING:HDLCompiler:413 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\BMD_32_TX_ENGINE.v" Line 294: Result of 9-bit expression is truncated to fit in 7-bit target.

Elaborating module <BMD_INTR_CTRL>.
WARNING:HDLCompiler:1308 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_INTR_CTRL.v" Line 106: Found full_case directive in module BMD_INTR_CTRL. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:91 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_INTR_CTRL.v" Line 220: Signal <cfg_interrupt_legacyclr> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1308 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_INTR_CTRL.v" Line 178: Found full_case directive in module BMD_INTR_CTRL. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_INTR_CTRL.v" Line 255: Found full_case directive in module BMD_INTR_CTRL. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:189 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP.v" Line 560: Size mismatch in connection of port <trn_trem_n>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_EP.v" Line 586: Assignment to rd_addr ignored, since the identifier is never used

Elaborating module <BMD_RD_THROTTLE>.

Elaborating module <BMD_TO_CTRL>.

Elaborating module <BMD_CFG_CTRL>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\common\BMD_CFG_CTRL.v" Line 84: Assignment to cfg_msi_control ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "D:\GitHub\AE-PCIE-DMA\dma_performance_demo\fpga\BMD\s6_pci_exp_32b_app.v" Line 194: Input port trn_rrem_n[3] is not connected on this instance

Elaborating module <s6_pcie_v1_4(FAST_TRAIN="FALSE")>.

Elaborating module <BUFIO2>.

Elaborating module <PLL_BASE(CLKFBOUT_MULT=5,CLKFBOUT_PHASE=0,CLKIN_PERIOD=10,CLKOUT0_DIVIDE=2,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=8,CLKOUT2_PHASE=0,COMPENSATION="INTERNAL")>.

Elaborating module <BUFG>.

Elaborating module <pcie_bram_top_s6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=3'b010,VC0_TX_LASTPACKET=5'b01110,TLM_TX_OVERHEAD=20,TL_TX_RAM_RADDR_LATENCY=1'b0,TL_TX_RAM_RDATA_LATENCY=2'b10,TL_TX_RAM_WRITE_LATENCY=1'b0,VC0_RX_LIMIT=12'b011111111111,TL_RX_RAM_RADDR_LATENCY=1'b0,TL_RX_RAM_RDATA_LATENCY=2'b10,TL_RX_RAM_WRITE_LATENCY=1'b0)>.

Elaborating module <pcie_brams_s6(NUM_BRAMS=4,RAM_RADDR_LATENCY=1'b0,RAM_RDATA_LATENCY=2'b10,RAM_WRITE_LATENCY=1'b0)>.

Elaborating module <pcie_bram_s6(DOB_REG=1,WIDTH=7'b01001)>.

Elaborating module <RAMB16BWER(DATA_WIDTH_A=7'b01001,DATA_WIDTH_B=7'b01001,DOA_REG=0,DOB_REG=1,WRITE_MODE_A="NO_CHANGE",WRITE_MODE_B="NO_CHANGE")>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 458: Assignment to mim_rx_rdata_unused ignored, since the identifier is never used

Elaborating module <GTPA1_DUAL_WRAPPER(WRAPPER_SIM_GTPRESET_SPEEDUP=1,WRAPPER_CLK25_DIVIDER_0=4,WRAPPER_CLK25_DIVIDER_1=4,WRAPPER_PLL_DIVSEL_FB_0=5,WRAPPER_PLL_DIVSEL_FB_1=5,WRAPPER_PLL_DIVSEL_REF_0=2,WRAPPER_PLL_DIVSEL_REF_1=2,WRAPPER_SIMULATION=0)>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper.v" Line 194: Assignment to tied_to_ground_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper.v" Line 195: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper.v" Line 196: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper.v" Line 197: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <GTPA1_DUAL_WRAPPER_TILE(TILE_SIM_GTPRESET_SPEEDUP=1,TILE_CLK25_DIVIDER_0=4,TILE_CLK25_DIVIDER_1=4,TILE_PLL_DIVSEL_FB_0=5,TILE_PLL_DIVSEL_FB_1=5,TILE_PLL_DIVSEL_REF_0=2,TILE_PLL_DIVSEL_REF_1=2,TILE_PLL_SOURCE_0="PLL0",TILE_PLL_SOURCE_1="PLL1")>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper_tile.v" Line 226: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTPA1_DUAL(SIM_TX_ELEC_IDLE_LEVEL="Z",SIM_RECEIVER_DETECT_PASS="TRUE",SIM_VERSION="2.0",SIM_REFCLK0_SOURCE=3'b0,SIM_REFCLK1_SOURCE=3'b0,SIM_GTPRESET_SPEEDUP=1,CLK25_DIVIDER_0=4,CLK25_DIVIDER_1=4,PLL_DIVSEL_FB_0=5,PLL_DIVSEL_FB_1=5,PLL_DIVSEL_REF_0=2,PLL_DIVSEL_REF_1=2,CLKINDC_B_0="TRUE",CLKRCV_TRST_0="TRUE",OOB_CLK_DIVIDER_0=4,PLL_COM_CFG_0=24'b01000010110100000001010,PLL_CP_CFG_0=8'b0,PLL_RXDIVSEL_OUT_0=1,PLL_SATA_0="FALSE",PLL_SOURCE_0="PLL0",PLL_TXDIVSEL_OUT_0=1,PLLLKDET_CFG_0=3'b111,CLKINDC_B_1="TRUE",CLKRCV_TRST_1="TRUE",OOB_CLK_DIVIDER_1=4,PLL_COM_CFG_1=24'b01000010110100000001010,PLL_CP_CFG_1=8'b0,PLL_RXDIVSEL_OUT_1=1,PLL_SATA_1="FALSE",PLL_SOURCE_1="PLL1",PLL_TXDIVSEL_OUT_1=1,PLLLKDET_CFG_1=3'b111,PMA_COM_CFG_EAST=36'b01000000000000000,PMA_COM_CFG_WEST=36'b01010000000000000,TST_ATTR_0=32'b0,TST_ATTR_1=32'b0,CLK_OUT_GTP_SEL_0="REFCLKPLL0",TX_TDCC_CFG_0=2'b11,CLK_OUT_GTP_SEL_1="REFCLKPLL1",TX_TDCC_CFG_1=2'b11,PMA_TX_CFG_0=20'b010000010,TX_BUFFER_USE_0="TRUE",TX_XCLK_SEL_0="TXOUT",TXRX_INVERT_0=3'b011,P
MA_TX_CFG_1=20'b010000010,TX_BUFFER_USE_1="TRUE",TX_XCLK_SEL_1="TXOUT",TXRX_INVERT_1=3'b011,CM_TRIM_0=2'b0,TX_IDLE_DELAY_0=3'b010,CM_TRIM_1=2'b0,TX_IDLE_DELAY_1=3'b010,COM_BURST_VAL_0=4'b1111,COM_BURST_VAL_1=4'b1111,AC_CAP_DIS_0="FALSE",OOBDETECT_THRESHOLD_0=3'b111,PMA_CDR_SCAN_0=27'b110010000000100000001000000,PMA_RX_CFG_0=25'b010111001110000010001001,PMA_RXSYNC_CFG_0=7'b0,RCV_TERM_GND_0="TRUE",RCV_TERM_VTTRX_0="FALSE",RXEQ_CFG_0=8'b01111011,TERMINATION_CTRL_0=5'b10100,TERMINATION_OVRD_0="FALSE",TX_DETECT_RX_CFG_0=14'b01100000110010,AC_CAP_DIS_1="FALSE",OOBDETECT_THRESHOLD_1=3'b111,PMA_CDR_SCAN_1=27'b110010000000100000001000000,PMA_RX_CFG_1=25'b010111001110000010001001,PMA_RXSYNC_CFG_1=7'b0,RCV_TERM_GND_1="TRUE",RCV_TERM_VTTRX_1="FALSE",RXEQ_CFG_1=8'b01111011,TERMINATION_CTRL_1=5'b10100,TERMINATION_OVRD_1="FALSE",TX_DETECT_RX_CFG_1=14'b01100000110010,RXPRBSERR_LOOPBACK_0=1'b0,RXPRBSERR_LOOPBACK_1=1'b0,ALIGN_COMMA_WORD_0=1,COMMA_10B_ENABLE_0=10'b1111111111,DEC_MCOMMA_DETECT_0="TRUE",DEC_PCOMMA_DETECT_0="TRUE"
,DEC_VALID_COMMA_ONLY_0="TRUE",MCOMMA_10B_VALUE_0=10'b1010000011,MCOMMA_DETECT_0="TRUE",PCOMMA_10B_VALUE_0=10'b0101111100,PCOMMA_DETECT_0="TRUE",RX_SLIDE_MODE_0="PCS",ALIGN_COMMA_WORD_1=1,COMMA_10B_ENABLE_1=10'b1111111111,DEC_MCOMMA_DETECT_1="TRUE",DEC_PCOMMA_DETECT_1="TRUE",DEC_VALID_COMMA_ONLY_1="TRUE",MCOMMA_10B_VALUE_1=10'b1010000011,MCOMMA_DETECT_1="TRUE",PCOMMA_10B_VALUE_1=10'b0101111100,PCOMMA_DETECT_1="TRUE",RX_SLIDE_MODE_1="PCS",RX_LOS_INVALID_INCR_0=8,RX_LOS_THRESHOLD_0=128,RX_LOSS_OF_SYNC_FSM_0="FALSE",RX_LOS_INVALID_INCR_1=8,RX_LOS_THRESHOLD_1=128,RX_LOSS_OF_SYNC_FSM_1="FALSE",RX_BUFFER_USE_0="TRUE",RX_EN_IDLE_RESET_BUF_0="TRUE",RX_IDLE_HI_CNT_0=4'b1000,RX_IDLE_LO_CNT_0=4'b0,RX_XCLK_SEL_0="RXREC",RX_BUFFER_USE_1="TRUE",RX_EN_IDLE_RESET_BUF_1="TRUE",RX_IDLE_HI_CNT_1=4'b1000,RX_IDLE_LO_CNT_1=4'b0,RX_XCLK_SEL_1="RXREC",CLK_COR_ADJ_LEN_0=1,CLK_COR_DET_LEN_0=1,CLK_COR_INSERT_IDLE_FLAG_0="FALSE",CLK_COR_KEEP_IDLE_0="FALSE",CLK_COR_MAX_LAT_0=20,CLK_COR_MIN_LAT_0=18,CLK_COR_PRECEDENCE_0="TRUE",CLK_COR_REP
EAT_WAIT_0=0,CLK_COR_SEQ_1_1_0=10'b0100011100,CLK_COR_SEQ_1_2_0=10'b0,CLK_COR_SEQ_1_3_0=10'b0,CLK_COR_SEQ_1_4_0=10'b0,CLK_COR_SEQ_1_ENABLE_0=4'b01,CLK_COR_SEQ_2_1_0=10'b0,CLK_COR_SEQ_2_2_0=10'b0,CLK_COR_SEQ_2_3_0=10'b0,CLK_COR_SEQ_2_4_0=10'b0,CLK_COR_SEQ_2_ENABLE_0=4'b0,CLK_COR_SEQ_2_USE_0="FALSE",CLK_CORRECT_USE_0="TRUE",RX_DECODE_SEQ_MATCH_0="TRUE",CLK_COR_ADJ_LEN_1=1,CLK_COR_DET_LEN_1=1,CLK_COR_INSERT_IDLE_FLAG_1="FALSE",CLK_COR_KEEP_IDLE_1="FALSE",CLK_COR_MAX_LAT_1=20,CLK_COR_MIN_LAT_1=18,CLK_COR_PRECEDENCE_1="TRUE",CLK_COR_REPEAT_WAIT_1=0,CLK_COR_SEQ_1_1_1=10'b0100011100,CLK_COR_SEQ_1_2_1=10'b0,CLK_COR_SEQ_1_3_1=10'b0,CLK_COR_SEQ_1_4_1=10'b0,CLK_COR_SEQ_1_ENABLE_1=4'b01,CLK_COR_SEQ_2_1_1=10'b0,CLK_COR_SEQ_2_2_1=10'b0,CLK_COR_SEQ_2_3_1=10'b0,CLK_COR_SEQ_2_4_1=10'b0,CLK_COR_SEQ_2_ENABLE_1=4'b0,CLK_COR_SEQ_2_USE_1="FALSE",CLK_CORRECT_USE_1="TRUE",RX_DECODE_SEQ_MATCH_1="TRUE",CHAN_BOND_1_MAX_SKEW_0=1,CHAN_BOND_2_MAX_SKEW_0=1,CHAN_BOND_KEEP_ALIGN_0="FALSE",CHAN_BOND_SEQ_1_1_0=10'b01001010,CHAN_BOND_SEQ_1_2_0=
10'b01001010,CHAN_BOND_SEQ_1_3_0=10'b01001010,CHAN_BOND_SEQ_1_4_0=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE_0=4'b0,CHAN_BOND_SEQ_2_1_0=10'b0100111100,CHAN_BOND_SEQ_2_2_0=10'b0100111100,CHAN_BOND_SEQ_2_3_0=10'b0110111100,CHAN_BOND_SEQ_2_4_0=10'b0100011100,CHAN_BOND_SEQ_2_ENABLE_0=4'b0,CHAN_BOND_SEQ_2_USE_0="FALSE",CHAN_BOND_SEQ_LEN_0=1,RX_EN_MODE_RESET_BUF_0="TRUE",CHAN_BOND_1_MAX_SKEW_1=1,CHAN_BOND_2_MAX_SKEW_1=1,CHAN_BOND_KEEP_ALIGN_1="FALSE",CHAN_BOND_SEQ_1_1_1=10'b01001010,CHAN_BOND_SEQ_1_2_1=10'b01001010,CHAN_BOND_SEQ_1_3_1=10'b01001010,CHAN_BOND_SEQ_1_4_1=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE_1=4'b0,CHAN_BOND_SEQ_2_1_1=10'b0100111100,CHAN_BOND_SEQ_2_2_1=10'b0100111100,CHAN_BOND_SEQ_2_3_1=10'b0110111100,CHAN_BOND_SEQ_2_4_1=10'b0100011100,CHAN_BOND_SEQ_2_ENABLE_1=4'b0,CHAN_BOND_SEQ_2_USE_1="FALSE",CHAN_BOND_SEQ_LEN_1=1,RX_EN_MODE_RESET_BUF_1="TRUE",CB2_INH_CC_PERIOD_0=8,CDR_PH_ADJ_TIME_0=5'b01010,PCI_EXPRESS_MODE_0="TRUE",RX_EN_IDLE_HOLD_CDR_0="TRUE",RX_EN_IDLE_RESET_FR_0="TRUE",RX_EN_IDLE_RESET_PH_0="TRUE",RX
_STATUS_FMT_0="PCIE",TRANS_TIME_FROM_P2_0=12'b0111100,TRANS_TIME_NON_P2_0=8'b011001,TRANS_TIME_TO_P2_0=10'b01100100,CB2_INH_CC_PERIOD_1=8,CDR_PH_ADJ_TIME_1=5'b01010,PCI_EXPRESS_MODE_1="TRUE",RX_EN_IDLE_HOLD_CDR_1="TRUE",RX_EN_IDLE_RESET_FR_1="TRUE",RX_EN_IDLE_RESET_PH_1="TRUE",RX_STATUS_FMT_1="PCIE",TRANS_TIME_FROM_P2_1=12'b0111100,TRANS_TIME_NON_P2_1=8'b011001,TRANS_TIME_TO_P2_1=10'b01100100,SATA_BURST_VAL_0=3'b100,SATA_IDLE_VAL_0=3'b100,SATA_MAX_BURST_0=7,SATA_MAX_INIT_0=22,SATA_MAX_WAKE_0=7,SATA_MIN_BURST_0=4,SATA_MIN_INIT_0=12,SATA_MIN_WAKE_0=4,SATA_BURST_VAL_1=3'b100,SATA_IDLE_VAL_1=3'b100,SATA_MAX_BURST_1=7,SATA_MAX_INIT_1=22,SATA_MAX_WAKE_1=7,SATA_MIN_BURST_1=4,SATA_MIN_INIT_1=12,SATA_MIN_WAKE_1=4>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper_tile.v" Line 573: Assignment to rxcharisk0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper_tile.v" Line 574: Assignment to rxcharisk1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper_tile.v" Line 577: Assignment to rxdisperr0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper_tile.v" Line 578: Assignment to rxdisperr1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper_tile.v" Line 579: Assignment to rxnotintable0_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\gtpa1_dual_wrapper_tile.v" Line 580: Assignment to rxnotintable1_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 539: Assignment to gt_rx_valid ignored, since the identifier is never used

Elaborating module
<PCIE_A1(BAR0=32'b11111111111111111111110000000000,BAR1=32'b0,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01011000000000000000,DEV_CAP_ENDPOINT_L0S_LATENCY=3'b111,DEV_CAP_ENDPOINT_L1_LATENCY=3'b111,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=3'b010,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=2'b0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_SCRAMBLING="FALSE",ENABLE_RX_TD_ECRC_TRIM="FALSE",EXPANSION_ROM=22'b0,FAST_TRAIN="FALSE",GTP_SEL=1'b0,LINK_CAP_ASPM_SUPPORT=2'b01,LINK_CAP_L0S_EXIT_LATENCY=3'b111,LINK_CAP_L1_EXIT_LATENCY=3'b111,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b010110111,LL_ACK_TIMEOUT_EN="FALSE",LL_REPLAY_TIMEOUT=15'b0,LL_REPLAY_TIMEOUT_EN="FALSE",MSI_CAP_MULTIMSG_EXTENSION=1'b0,MSI_CAP_MULTIMSGCAP=3'b0,PCIE_CAP_CAPABILITY_VERSION=4'b01,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_GENERIC=12'b011101111,PLM_AUTO_CONFIG="FALSE",PM_CAP
_AUXCURRENT=3'b0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="TRUE",PM_CAP_D2SUPPORT="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_VERSION=3'b011,PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",TL_RX_RAM_RADDR_LATENCY=1'b0,TL_RX_RAM_RDATA_LATENCY=2'b10,TL_RX_RAM_WRITE_LATENCY=1'b0,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=1'b0,TL_TX_RAM_RDATA_LATENCY=2'b10,USR_CFG="FALSE",USR_EXT_CFG="FALSE",VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=12'b011111111111,VC0_TOTAL_CREDITS_CD=11'b011010011,VC0_TOTAL_CREDITS_CH=7'b0101000,VC0_TOTAL_CREDITS_NPH=7'b01000,VC0_TOTAL_CREDITS_PD=11'b011010011,VC0_TOTAL_CREDITS_PH=7'b0100000,VC0_TX_LASTPACKET=5'
b01110)>.
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 773: Assignment to cfg_ltssm_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 786: Assignment to dbg_bad_dllp_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 787: Assignment to dbg_bad_tlp_lcrc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 788: Assignment to dbg_bad_tlp_seq_num ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 789: Assignment to dbg_bad_tlp_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 790: Assignment to dbg_dl_protocol_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 791: Assignment to dbg_fc_protocol_err_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 792: Assignment to dbg_mlfrmd_length ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 793: Assignment to dbg_mlfrmd_mps ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 794: Assignment to dbg_mlfrmd_tcvc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 795: Assignment to dbg_mlfrmd_tlp_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 796: Assignment to dbg_mlfrmd_unrec_type ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 797: Assignment to dbg_poistlpstatus ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 798: Assignment to dbg_rcvr_overflow_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 799: Assignment to dbg_reg_detected_correctable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 800: Assignment to dbg_reg_detected_fatal ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 801: Assignment to dbg_reg_detected_non_fatal ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 802: Assignment to dbg_reg_detected_unsupported ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 803: Assignment to dbg_rply_rollover_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 804: Assignment to dbg_rply_timeout_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 805: Assignment to dbg_ur_no_bar_hit ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 806: Assignment to dbg_ur_pois_cfg_wr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 807: Assignment to dbg_ur_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 808: Assignment to dbg_ur_unsup_msg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 844: Assignment to pipe_tx_char_disp_val_a ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GitHub\AE-PCIE-DMA\GVI_PCIe_x1_Gen1\s6_pcie_v1_4\source\s6_pcie_v1_4.v" Line 845: Assignment to pipe_tx_char_disp_val_b ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xilinx_pcie_1_1_ep_s6>.
    Related source file is "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/example_design/xilinx_pcie_1_1_ep_s6.v".
        FAST_TRAIN = "FALSE"
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/example_design/xilinx_pcie_1_1_ep_s6.v" line 264: Output port <received_hot_reset> of the instance <s6_pcie_v1_4_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xilinx_pcie_1_1_ep_s6> synthesized.

Synthesizing Unit <pcie_app_s6>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v".
        INTERFACE_WIDTH = 32
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00100000
WARNING:Xst:2898 - Port 'trn_rrem_n', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'cfg_interrupt_do', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'cfg_interrupt_mmenable', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'cfg_phant_func_supported', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'pl_ltssm_state', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'pl_sel_link_width', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'pl_initial_link_width', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'pl_lane_reversal_mode', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'cfg_phant_func_en', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'pl_sel_link_rate', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'pl_link_gen2_capable', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'pl_link_partner_gen2_supported', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:2898 - Port 'pl_link_upcfg_capable', unconnected in block instance 'BMD', is tied to GND.
WARNING:Xst:647 - Input <trn_fc_cpld<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_cplh<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_npd<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_nph<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_pd<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_ph<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_do<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_mmenable<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_status<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dstatus<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pcie_link_state_n<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_tcfg_req_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_terr_drop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rerrfwd_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_err_cpl_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <trn_trem_n> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <cfg_interrupt_di> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <pl_directed_link_change> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <pl_directed_link_width> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <cpld_data_size_hwm> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <cur_rd_count_hwm> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <cpld_size> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <cur_mrd_count> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <trn_rnp_ok_n> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <trn_rcpl_streaming_n> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <trn_tstr_n> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <pl_directed_link_speed> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <pl_directed_link_auton> of the instance <BMD> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/s6_pci_exp_32b_app.v" line 194: Output port <pl_upstream_preemph_src> of the instance <BMD> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcie_app_s6> synthesized.

Synthesizing Unit <BMD>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd.v".
        INTERFACE_WIDTH = 32
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00100000
    Set property "syn_hier = hard".
    Summary:
	no macro.
Unit <BMD> synthesized.

Synthesizing Unit <BMD_EP>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_ep.v".
        INTERFACE_WIDTH = 32
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00100000
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_ep.v" line 363: Output port <mrd_phant_func_dis1_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_ep.v" line 363: Output port <mwr_phant_func_dis1_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_ep.v" line 363: Output port <rd_metering_o> of the instance <EP_MEM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_ep.v" line 552: Output port <rd_addr_o> of the instance <EP_TX> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <pl_sel_link_rate_user<0:0>> (without init value) have a constant value of 0 in block <BMD_EP>.
    WARNING:Xst:2404 -  FFs/Latches <pl_link_gen2_capable_user<0:0>> (without init value) have a constant value of 0 in block <BMD_EP>.
    WARNING:Xst:2404 -  FFs/Latches <pl_link_partner_gen2_supported_user<0:0>> (without init value) have a constant value of 0 in block <BMD_EP>.
    WARNING:Xst:2404 -  FFs/Latches <pl_link_upcfg_capable_user<0:0>> (without init value) have a constant value of 0 in block <BMD_EP>.
    WARNING:Xst:2404 -  FFs/Latches <pl_ltssm_state_user<5:0>> (without init value) have a constant value of 0 in block <BMD_EP>.
    WARNING:Xst:2404 -  FFs/Latches <pl_sel_link_width_user<1:0>> (without init value) have a constant value of 0 in block <BMD_EP>.
    WARNING:Xst:2404 -  FFs/Latches <pl_lane_reversal_mode_user<1:0>> (without init value) have a constant value of 0 in block <BMD_EP>.
    WARNING:Xst:2404 -  FFs/Latches <pl_initial_link_width_user<2:0>> (without init value) have a constant value of 0 in block <BMD_EP>.
    Summary:
	no macro.
Unit <BMD_EP> synthesized.

Synthesizing Unit <BMD_EP_MEM_ACCESS>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_ep_mem_access.v".
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00100000
WARNING:Xst:647 - Input <wr_be_i<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem_write_en>.
    Found 32-bit register for signal <mem_wr_data>.
    Found 4-bit register for signal <wr_mem_state>.
    Found 32-bit register for signal <pre_wr_data>.
    Found finite state machine <FSM_0> for signal <wr_mem_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n_INV_4_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_EP_MEM_ACCESS> synthesized.

Synthesizing Unit <BMD_EP_MEM>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_ep_mem.v".
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
        INTERFACE_TYPE = 4'b0010
        FPGA_FAMILY = 8'b00100000
WARNING:Xst:37 - Detected unknown constraint/property "syn_direct_enable". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <wr_d_i<8:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_d_i<17:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_d_i<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mrd_start_o>.
    Found 1-bit register for signal <mrd_int_dis_o>.
    Found 32-bit register for signal <mrd_addr_o>.
    Found 32-bit register for signal <mrd_len_o>.
    Found 32-bit register for signal <mrd_count_o>.
    Found 3-bit register for signal <mrd_tlp_tc_o>.
    Found 1-bit register for signal <mrd_64b_en_o>.
    Found 8-bit register for signal <mrd_up_addr_o>.
    Found 1-bit register for signal <mrd_relaxed_order_o>.
    Found 1-bit register for signal <mrd_nosnoop_o>.
    Found 1-bit register for signal <mrd_phant_func_dis1_o>.
    Found 1-bit register for signal <mwr_phant_func_dis1_o>.
    Found 1-bit register for signal <mwr_start_o>.
    Found 1-bit register for signal <mwr_int_dis_o>.
    Found 32-bit register for signal <mwr_addr_o>.
    Found 32-bit register for signal <mwr_len_o>.
    Found 32-bit register for signal <mwr_count_o>.
    Found 32-bit register for signal <mwr_data_o>.
    Found 3-bit register for signal <mwr_tlp_tc_o>.
    Found 1-bit register for signal <mwr_64b_en_o>.
    Found 8-bit register for signal <mwr_up_addr_o>.
    Found 1-bit register for signal <mwr_relaxed_order_o>.
    Found 1-bit register for signal <mwr_nosnoop_o>.
    Found 32-bit register for signal <cpld_data_o>.
    Found 1-bit register for signal <cpl_streaming_o>.
    Found 1-bit register for signal <rd_metering_o>.
    Found 1-bit register for signal <trn_rnp_ok_n_o>.
    Found 1-bit register for signal <trn_tstr_n_o>.
    Found 8-bit register for signal <mwr_wrr_cnt_o>.
    Found 8-bit register for signal <mrd_wrr_cnt_o>.
    Found 1-bit register for signal <clr_pl_width_change_err>.
    Found 1-bit register for signal <clr_pl_speed_change_err>.
    Found 2-bit register for signal <pl_directed_link_change>.
    Found 2-bit register for signal <pl_directed_link_width>.
    Found 2-bit register for signal <pl_directed_link_speed_binary>.
    Found 1-bit register for signal <pl_directed_link_auton>.
    Found 1-bit register for signal <pl_upstream_preemph_src>.
    Found 1-bit register for signal <pl_width_change_err>.
    Found 1-bit register for signal <pl_speed_change_err>.
    Found 8-bit register for signal <INTDI>.
    Found 1-bit register for signal <LEGACYCLR>.
    Found 32-bit register for signal <rd_d_o>.
    Found 32-bit register for signal <mwr_perf>.
    Found 32-bit register for signal <mrd_perf>.
    Found 32-bit register for signal <mrd_perf_post>.
    Found 32-bit register for signal <mwr_perf_post>.
    Found 21-bit register for signal <expect_cpld_data_size>.
    Found 21-bit register for signal <cpld_data_size>.
    Found 1-bit register for signal <cpld_done>.
    Found 1-bit register for signal <mrd_done_o>.
    Found 1-bit register for signal <init_rst_o>.
    Found 32-bit adder for signal <mwr_perf[31]_GND_9_o_add_134_OUT> created at line 743.
    Found 32-bit adder for signal <mrd_perf[31]_GND_9_o_add_140_OUT> created at line 764.
    Found 16x16-bit multiplier for signal <n0362> created at line 809.
    Found 32-bit 22-to-1 multiplexer for signal <_n0447> created at line 407.
    Found 21-bit comparator equal for signal <expect_cpld_data_size[20]_cpld_data_size[20]_equal_156_o> created at line 811
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 536 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <BMD_EP_MEM> synthesized.

Synthesizing Unit <BMD_GEN2>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_gen2.v".
WARNING:Xst:647 - Input <pl_directed_link_width<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_speed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_auton> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pl_sel_link_rate_save>.
    Found 1-bit register for signal <pl_speed_change_err>.
    Found 1-bit register for signal <pl_width_change_err>.
    Found 1-bit register for signal <polling_start>.
    Found 3-bit register for signal <bmd_gen2_fsm>.
    Found 8-bit register for signal <poll_cntr_7_0>.
    Found 8-bit register for signal <poll_cntr_15_8>.
    Found 4-bit register for signal <poll_cntr_20_16>.
    Found 1-bit register for signal <clear_directed_WSC>.
    Found 2-bit register for signal <pl_sel_link_width_save>.
    Found finite state machine <FSM_1> for signal <bmd_gen2_fsm>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 17                                             |
    | Inputs             | 12                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <poll_cntr_7_0[7]_GND_11_o_add_3_OUT> created at line 109.
    Found 8-bit adder for signal <poll_cntr_15_8[7]_GND_11_o_add_5_OUT> created at line 110.
    Found 4-bit adder for signal <poll_cntr_20_16[3]_GND_11_o_add_9_OUT> created at line 111.
    Found 1-bit comparator equal for signal <n0033> created at line 164
    Found 2-bit comparator equal for signal <n0060> created at line 213
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_GEN2> synthesized.

Synthesizing Unit <BMD_RX_ENGINE>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/bmd_32_rx_engine.v".
WARNING:Xst:647 - Input <trn_rd<19:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rd<11:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rbar_hit_n<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rrem_n<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rsrc_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <req_tc_o>.
    Found 2-bit register for signal <req_attr_o>.
    Found 10-bit register for signal <req_len_o>.
    Found 16-bit register for signal <req_rid_o>.
    Found 8-bit register for signal <req_tag_o>.
    Found 8-bit register for signal <req_be_o>.
    Found 8-bit register for signal <wr_be_o>.
    Found 8-bit register for signal <cpl_ur_found_o>.
    Found 8-bit register for signal <cpl_ur_tag_o>.
    Found 11-bit register for signal <addr_o>.
    Found 32-bit register for signal <wr_data_o>.
    Found 32-bit register for signal <cpld_found_o>.
    Found 32-bit register for signal <cpld_data_size_o>.
    Found 15-bit register for signal <bmd_32_rx_state>.
    Found 1-bit register for signal <trn_rdst_rdy_n>.
    Found 1-bit register for signal <req_compl_o>.
    Found 1-bit register for signal <req_td_o>.
    Found 1-bit register for signal <req_ep_o>.
    Found 1-bit register for signal <wr_en_o>.
    Found 1-bit register for signal <cpld_malformed_o>.
    Found 1-bit register for signal <cpld_data_err_o>.
    Found finite state machine <FSM_2> for signal <bmd_32_rx_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 49                                             |
    | Inputs             | 15                                             |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000000001                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <cpld_data_size_o[31]_GND_12_o_add_14_OUT> created at line 310.
    Found 32-bit adder for signal <cpld_found_o[31]_GND_12_o_add_15_OUT> created at line 312.
    Found 8-bit adder for signal <cpl_ur_found_o[7]_GND_12_o_add_54_OUT> created at line 436.
    Found 32-bit comparator equal for signal <trn_rd[31]_cpld_data_i[7]_equal_70_o> created at line 513
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 184 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_RX_ENGINE> synthesized.

Synthesizing Unit <BMD_TX_ENGINE>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/bmd_32_tx_engine.v".
WARNING:Xst:647 - Input <trn_tbuf_av<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_be_i<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_addr_i<10:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_len_i<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_tag_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mwr_count_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_len_i<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_tag_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mrd_count_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <completer_id_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <trn_trem_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <trn_teof_n>.
    Found 1-bit register for signal <trn_tsrc_rdy_n>.
    Found 1-bit register for signal <trn_tsrc_dsc_n>.
    Found 1-bit register for signal <serv_mwr>.
    Found 1-bit register for signal <serv_mrd>.
    Found 1-bit register for signal <trn_tsof_n>.
    Found 32-bit register for signal <trn_td>.
    Found 32-bit register for signal <pmwr_addr>.
    Found 32-bit register for signal <pmrd_addr>.
    Found 10-bit register for signal <cur_mwr_dw_count>.
    Found 16-bit register for signal <cur_wr_count>.
    Found 16-bit register for signal <rmwr_count>.
    Found 16-bit register for signal <rmrd_count>.
    Found 16-bit register for signal <cur_rd_count>.
    Found 12-bit register for signal <mwr_len_byte>.
    Found 12-bit register for signal <mrd_len_byte>.
    Found 13-bit register for signal <bmd_32_tx_state>.
    Found 1-bit register for signal <compl_done_o>.
    Found 1-bit register for signal <mwr_done_o>.
    Found 1-bit register for signal <mrd_done>.
    Found 1-bit register for signal <req_compl_q>.
    Found 8-bit register for signal <tmwr_wrr_cnt>.
    Found 8-bit register for signal <tmrd_wrr_cnt>.
    Found finite state machine <FSM_3> for signal <bmd_32_tx_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 57                                             |
    | Inputs             | 15                                             |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000000001                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <rmwr_count[15]_GND_14_o_sub_93_OUT> created at line 775.
    Found 10-bit subtractor for signal <cur_mwr_dw_count[9]_GND_14_o_sub_97_OUT> created at line 792.
    Found 8-bit adder for signal <tmwr_wrr_cnt[7]_GND_14_o_add_43_OUT> created at line 513.
    Found 8-bit adder for signal <tmrd_wrr_cnt[7]_GND_14_o_add_48_OUT> created at line 560.
    Found 32-bit adder for signal <pmwr_addr[31]_GND_14_o_add_84_OUT> created at line 745.
    Found 16-bit adder for signal <cur_wr_count[15]_GND_14_o_add_94_OUT> created at line 781.
    Found 32-bit adder for signal <pmrd_addr[31]_GND_14_o_add_115_OUT> created at line 869.
    Found 16-bit adder for signal <cur_rd_count[15]_GND_14_o_add_118_OUT> created at line 879.
    Found 8-bit comparator not equal for signal <n0063> created at line 510
    Found 8-bit comparator not equal for signal <n0077> created at line 557
    Found 16-bit comparator equal for signal <cur_wr_count[15]_rmwr_count[15]_equal_94_o> created at line 775
    Found 16-bit comparator equal for signal <cur_rd_count[15]_rmrd_count[15]_equal_118_o> created at line 873
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 220 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  80 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_TX_ENGINE> synthesized.

Synthesizing Unit <BMD_INTR_CTRL>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_intr_ctrl.v".
        Tcq = 1
    Found 4-bit register for signal <wr_intr_state>.
    Found 3-bit register for signal <intr_state>.
    Found 4-bit register for signal <rd_intr_state>.
    Found finite state machine <FSM_4> for signal <wr_intr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <intr_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <rd_intr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <BMD_INTR_CTRL> synthesized.

Synthesizing Unit <BMD_RD_THROTTLE>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_rd_throttle.v".
        Tcq = 1
WARNING:Xst:647 - Input <mrd_len_i<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpld_found_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_metering_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <cpld_data_size_hwm>.
    Found 16-bit register for signal <cur_rd_count_hwm>.
    Found 1-bit register for signal <cpld_found>.
    Found 16-bit adder for signal <cur_rd_count_hwm[15]_GND_17_o_add_32_OUT> created at line 210.
    Found 32-bit adder for signal <cpld_data_size_hwm[31]_GND_17_o_add_33_OUT> created at line 211.
    Found 16-bit comparator equal for signal <mrd_cur_rd_count_i[15]_cur_rd_count_hwm[15]_equal_3_o> created at line 97
    Found 32-bit comparator lessequal for signal <n0001> created at line 98
    Found 11-bit comparator greater for signal <n0010> created at line 137
    Found 11-bit comparator greater for signal <GND_17_o_mrd_len_i[10]_LessThan_21_o> created at line 174
    Found 11-bit comparator greater for signal <n0021> created at line 175
    Found 11-bit comparator greater for signal <n0025> created at line 181
    Found 11-bit comparator lessequal for signal <n0029> created at line 187
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <BMD_RD_THROTTLE> synthesized.

Synthesizing Unit <BMD_TO_CTRL>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_to_ctrl.v".
    Found 1-bit register for signal <cfg_turnoff_ok_n>.
    Found 1-bit register for signal <trn_pending>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <BMD_TO_CTRL> synthesized.

Synthesizing Unit <BMD_CFG_CTRL>.
    Related source file is "d:/github/ae-pcie-dma/dma_performance_demo/fpga/bmd/common/bmd_cfg_ctrl.v".
WARNING:Xst:647 - Input <cfg_do<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_do<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cfg_rd_en_n>.
    Found 6-bit register for signal <cfg_cap_max_lnk_width>.
    Found 3-bit register for signal <cfg_cap_max_payload_size>.
    Found 5-bit register for signal <cfg_intf_state>.
    Found 1-bit register for signal <cfg_bme_state>.
    Found 10-bit register for signal <cfg_dwaddr>.
    Found finite state machine <FSM_7> for signal <cfg_intf_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit comparator equal for signal <n0015> created at line 146
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BMD_CFG_CTRL> synthesized.

Synthesizing Unit <s6_pcie_v1_4>.
    Related source file is "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v".
        TL_TX_RAM_RADDR_LATENCY = 1'b0
        TL_TX_RAM_RDATA_LATENCY = 2'b10
        TL_RX_RAM_RADDR_LATENCY = 1'b0
        TL_RX_RAM_RDATA_LATENCY = 2'b10
        TL_RX_RAM_WRITE_LATENCY = 1'b0
        VC0_TX_LASTPACKET = 5'b01110
        VC0_RX_RAM_LIMIT = 12'b011111111111
        VC0_TOTAL_CREDITS_PH = 7'b0100000
        VC0_TOTAL_CREDITS_PD = 11'b00011010011
        VC0_TOTAL_CREDITS_NPH = 7'b0001000
        VC0_TOTAL_CREDITS_CH = 7'b0101000
        VC0_TOTAL_CREDITS_CD = 11'b00011010011
        VC0_CPL_INFINITE = "TRUE"
        BAR0 = 32'b11111111111111111111110000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        EXPANSION_ROM = 22'b0000000000000000000000
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        USR_CFG = "FALSE"
        USR_EXT_CFG = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3'b010
        CLASS_CODE = 24'b000001011000000000000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0001
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_CAP_INT_MSG_NUM = 5'b00000
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 2'b00
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 3'b111
        DEV_CAP_ENDPOINT_L1_LATENCY = 3'b111
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        LINK_CAP_ASPM_SUPPORT = 2'b01
        LINK_CAP_L0S_EXIT_LATENCY = 3'b111
        LINK_CAP_L1_EXIT_LATENCY = 3'b111
        LL_ACK_TIMEOUT = 15'b000000010110111
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT = 15'b000000000000000
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        MSI_CAP_MULTIMSGCAP = 3'b000
        MSI_CAP_MULTIMSG_EXTENSION = 1'b0
        LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE"
        PLM_AUTO_CONFIG = "FALSE"
        FAST_TRAIN = "FALSE"
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        PM_CAP_VERSION = 3'b011
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_DSI = "FALSE"
        PM_CAP_AUXCURRENT = 3'b000
        PM_CAP_D1SUPPORT = "TRUE"
        PM_CAP_D2SUPPORT = "TRUE"
        PM_CAP_PMESUPPORT = 5'b01111
        PM_DATA0 = 8'b00000000
        PM_DATA_SCALE0 = 2'b00
        PM_DATA1 = 8'b00000000
        PM_DATA_SCALE1 = 2'b00
        PM_DATA2 = 8'b00000000
        PM_DATA_SCALE2 = 2'b00
        PM_DATA3 = 8'b00000000
        PM_DATA_SCALE3 = 2'b00
        PM_DATA4 = 8'b00000000
        PM_DATA_SCALE4 = 2'b00
        PM_DATA5 = 8'b00000000
        PM_DATA_SCALE5 = 2'b00
        PM_DATA6 = 8'b00000000
        PM_DATA_SCALE6 = 2'b00
        PM_DATA7 = 8'b00000000
        PM_DATA_SCALE7 = 2'b00
        PCIE_GENERIC = 12'b000011101111
        GTP_SEL = 1'b0
        CFG_VEN_ID = 16'b0001000011101110
        CFG_DEV_ID = 16'b0000000000000111
        CFG_REV_ID = 8'b00000000
        CFG_SUBSYS_VEN_ID = 16'b0001000011101110
        CFG_SUBSYS_ID = 16'b0000000000000111
        REF_CLK_FREQ = 0
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXCHARISK1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXDISPERR0_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXDISPERR1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXNOTINTABLE0_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXNOTINTABLE1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXCLKCORCNT0_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXCLKCORCNT1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXDATA1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXSTATUS1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_GTPCLKOUT1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_PLLLKDET1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RESETDONE1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXELECIDLE1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_PHYSTATUS1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXVALID0_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_RXVALID1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_TXN1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/s6_pcie_v1_4.v" line 481: Output port <TILE0_TXP1_OUT> of the instance <GT_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <s6_pcie_v1_4> synthesized.

Synthesizing Unit <pcie_bram_top_s6>.
    Related source file is "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/pcie_bram_top_s6.v".
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3'b010
        VC0_TX_LASTPACKET = 5'b01110
        TLM_TX_OVERHEAD = 20
        TL_TX_RAM_RADDR_LATENCY = 1'b0
        TL_TX_RAM_RDATA_LATENCY = 2'b10
        TL_TX_RAM_WRITE_LATENCY = 1'b0
        VC0_RX_LIMIT = 12'b011111111111
        TL_RX_RAM_RADDR_LATENCY = 1'b0
        TL_RX_RAM_RDATA_LATENCY = 2'b10
        TL_RX_RAM_WRITE_LATENCY = 1'b0
    Summary:
	no macro.
Unit <pcie_bram_top_s6> synthesized.

Synthesizing Unit <pcie_brams_s6>.
    Related source file is "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/pcie_brams_s6.v".
        NUM_BRAMS = 4
        RAM_RADDR_LATENCY = 1'b0
        RAM_RDATA_LATENCY = 2'b10
        RAM_WRITE_LATENCY = 1'b0
    Summary:
	no macro.
Unit <pcie_brams_s6> synthesized.

Synthesizing Unit <pcie_bram_s6>.
    Related source file is "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/pcie_bram_s6.v".
        DOB_REG = 1
        WIDTH = 7'b0001001
WARNING:Xst:647 - Input <waddr_i<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_s6> synthesized.

Synthesizing Unit <GTPA1_DUAL_WRAPPER>.
    Related source file is "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/gtpa1_dual_wrapper.v".
        WRAPPER_SIM_GTPRESET_SPEEDUP = 1
        WRAPPER_CLK25_DIVIDER_0 = 4
        WRAPPER_CLK25_DIVIDER_1 = 4
        WRAPPER_PLL_DIVSEL_FB_0 = 5
        WRAPPER_PLL_DIVSEL_FB_1 = 5
        WRAPPER_PLL_DIVSEL_REF_0 = 2
        WRAPPER_PLL_DIVSEL_REF_1 = 2
        WRAPPER_SIMULATION = 0
    Summary:
	no macro.
Unit <GTPA1_DUAL_WRAPPER> synthesized.

Synthesizing Unit <GTPA1_DUAL_WRAPPER_TILE>.
    Related source file is "d:/github/ae-pcie-dma/gvi_pcie_x1_gen1/s6_pcie_v1_4/source/gtpa1_dual_wrapper_tile.v".
        TILE_SIM_GTPRESET_SPEEDUP = 1
        TILE_CLK25_DIVIDER_0 = 4
        TILE_CLK25_DIVIDER_1 = 4
        TILE_PLL_DIVSEL_FB_0 = 5
        TILE_PLL_DIVSEL_FB_1 = 5
        TILE_PLL_DIVSEL_REF_0 = 2
        TILE_PLL_DIVSEL_REF_1 = 2
        TILE_PLL_SOURCE_0 = "PLL0"
        TILE_PLL_SOURCE_1 = "PLL1"
    Summary:
	no macro.
Unit <GTPA1_DUAL_WRAPPER_TILE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 18
 10-bit subtractor                                     : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 32-bit adder                                          : 7
 4-bit adder                                           : 1
 8-bit adder                                           : 5
# Registers                                            : 114
 1-bit register                                        : 53
 10-bit register                                       : 3
 11-bit register                                       : 1
 12-bit register                                       : 2
 16-bit register                                       : 6
 2-bit register                                        : 5
 21-bit register                                       : 2
 3-bit register                                        : 4
 32-bit register                                       : 22
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 14
# Comparators                                          : 16
 1-bit comparator equal                                : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 3
 2-bit comparator equal                                : 1
 21-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 173
 1-bit 2-to-1 multiplexer                              : 91
 10-bit 2-to-1 multiplexer                             : 7
 11-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 17
 2-bit 2-to-1 multiplexer                              : 2
 21-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 22-to-1 multiplexer                            : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <mrd_len_byte_0> in Unit <EP_TX> is equivalent to the following 3 FFs/Latches, which will be removed : <mrd_len_byte_1> <mwr_len_byte_0> <mwr_len_byte_1> 
INFO:Xst:2261 - The FF/Latch <mwr_len_o_16> in Unit <EP_MEM> is equivalent to the following 15 FFs/Latches, which will be removed : <mwr_len_o_17> <mwr_len_o_18> <mwr_len_o_19> <mwr_len_o_20> <mwr_len_o_21> <mwr_len_o_22> <mwr_len_o_23> <mwr_len_o_24> <mwr_len_o_25> <mwr_len_o_26> <mwr_len_o_27> <mwr_len_o_28> <mwr_len_o_29> <mwr_len_o_30> <mwr_len_o_31> 
INFO:Xst:2261 - The FF/Latch <mrd_len_o_16> in Unit <EP_MEM> is equivalent to the following 15 FFs/Latches, which will be removed : <mrd_len_o_17> <mrd_len_o_18> <mrd_len_o_19> <mrd_len_o_20> <mrd_len_o_21> <mrd_len_o_22> <mrd_len_o_23> <mrd_len_o_24> <mrd_len_o_25> <mrd_len_o_26> <mrd_len_o_27> <mrd_len_o_28> <mrd_len_o_29> <mrd_len_o_30> <mrd_len_o_31> 
WARNING:Xst:1710 - FF/Latch <mrd_len_byte_0> (without init value) has a constant value of 0 in block <EP_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pl_sel_link_rate_save> (without init value) has a constant value of 0 in block <BMD_GEN2_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pl_sel_link_width_save_0> (without init value) has a constant value of 0 in block <BMD_GEN2_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pl_sel_link_width_save_1> (without init value) has a constant value of 0 in block <BMD_GEN2_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_be_o_4> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <wr_be_o_5> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <wr_be_o_6> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <wr_be_o_7> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_4> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_5> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_6> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <req_be_o_7> of sequential type is unconnected in block <EP_RX>.
WARNING:Xst:2677 - Node <mrd_len_o_16> of sequential type is unconnected in block <EP_MEM>.
WARNING:Xst:2677 - Node <mwr_len_o_16> of sequential type is unconnected in block <EP_MEM>.
WARNING:Xst:2404 -  FFs/Latches <mrd_len_o<31:16>> (without init value) have a constant value of 0 in block <BMD_EP_MEM>.
WARNING:Xst:2404 -  FFs/Latches <mwr_len_o<31:16>> (without init value) have a constant value of 0 in block <BMD_EP_MEM>.

Synthesizing (advanced) Unit <BMD_EP_MEM>.
The following registers are absorbed into counter <mwr_perf>: 1 register on signal <mwr_perf>.
The following registers are absorbed into counter <mrd_perf>: 1 register on signal <mrd_perf>.
Unit <BMD_EP_MEM> synthesized (advanced).

Synthesizing (advanced) Unit <BMD_GEN2>.
The following registers are absorbed into counter <poll_cntr_7_0>: 1 register on signal <poll_cntr_7_0>.
The following registers are absorbed into counter <poll_cntr_15_8>: 1 register on signal <poll_cntr_15_8>.
The following registers are absorbed into counter <poll_cntr_20_16>: 1 register on signal <poll_cntr_20_16>.
Unit <BMD_GEN2> synthesized (advanced).

Synthesizing (advanced) Unit <BMD_TX_ENGINE>.
The following registers are absorbed into counter <tmwr_wrr_cnt>: 1 register on signal <tmwr_wrr_cnt>.
The following registers are absorbed into counter <tmrd_wrr_cnt>: 1 register on signal <tmrd_wrr_cnt>.
Unit <BMD_TX_ENGINE> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 32-bit adder                                          : 5
 8-bit adder                                           : 1
# Counters                                             : 7
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
 8-bit up counter                                      : 4
# Registers                                            : 972
 Flip-Flops                                            : 972
# Comparators                                          : 16
 1-bit comparator equal                                : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 3
 2-bit comparator equal                                : 1
 21-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 166
 1-bit 2-to-1 multiplexer                              : 89
 10-bit 2-to-1 multiplexer                             : 7
 11-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 17
 2-bit 2-to-1 multiplexer                              : 2
 21-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 31
 32-bit 22-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 15
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mwr_len_byte_0> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mwr_len_byte_1> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mrd_len_byte_0> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mrd_len_byte_1> (without init value) has a constant value of 0 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <app/BMD/BMD_EP/EP_TX/FSM_3> on signal <bmd_32_tx_state[1:4]> with sequential encoding.
---------------------------
 State         | Encoding
---------------------------
 0000000000001 | 0000
 0000000000010 | 0001
 0000000000100 | 0010
 0000000001000 | 0011
 0000000010000 | 0100
 0000000100000 | 0101
 0000010000000 | 0110
 0000001000000 | 0111
 0000100000000 | 1000
 0001000000000 | 1001
 0100000000000 | 1010
 0010000000000 | 1011
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/FSM_6> on signal <rd_intr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/FSM_4> on signal <wr_intr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 10
 1000  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <app/BMD/BMD_EP/EP_TX/BMD_INTR_CTRL/FSM_5> on signal <intr_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <app/BMD/BMD_EP/EP_RX/FSM_2> on signal <bmd_32_rx_state[1:4]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 000000000000001 | 0000
 000000000000010 | 0001
 000000000000100 | 0010
 000000000001000 | 0011
 000000000010000 | 0100
 000000000100000 | 0101
 000000001000000 | 0110
 000000010000000 | 0111
 000000100000000 | 1000
 000001000000000 | 1001
 000100000000000 | 1010
 001000000000000 | 1011
 100000000000000 | 1100
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <app/BMD/BMD_EP/EP_MEM/FSM_0> on signal <wr_mem_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0010  | 01
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <app/BMD/BMD_EP/BMD_GEN2_I/FSM_1> on signal <bmd_gen2_fsm[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <app/BMD/BMD_CF/FSM_7> on signal <cfg_intf_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
WARNING:Xst:2677 - Node <pmwr_addr_0> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <pmwr_addr_1> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <pmrd_addr_0> of sequential type is unconnected in block <BMD_TX_ENGINE>.
WARNING:Xst:2677 - Node <pmrd_addr_1> of sequential type is unconnected in block <BMD_TX_ENGINE>.
INFO:Xst:1901 - Instance pll_base_i in unit pll_base_i of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <xilinx_pcie_1_1_ep_s6> ...

Optimizing unit <s6_pcie_v1_4> ...

Optimizing unit <BMD> ...

Optimizing unit <BMD_EP> ...

Optimizing unit <BMD_TX_ENGINE> ...
WARNING:Xst:1710 - FF/Latch <trn_tsrc_dsc_n> (without init value) has a constant value of 1 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <trn_tsrc_dsc_n> (without init value) has a constant value of 1 in block <BMD_TX_ENGINE>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BMD_INTR_CTRL> ...

Optimizing unit <BMD_RX_ENGINE> ...

Optimizing unit <BMD_EP_MEM_ACCESS> ...

Optimizing unit <BMD_EP_MEM> ...

Optimizing unit <BMD_GEN2> ...

Optimizing unit <BMD_RD_THROTTLE> ...

Optimizing unit <BMD_CFG_CTRL> ...
WARNING:Xst:1710 - FF/Latch <cfg_dwaddr_5> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_6> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_7> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_8> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_9> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfg_dwaddr_5> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_6> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_7> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_8> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfg_dwaddr_9> (without init value) has a constant value of 0 in block <BMD_CFG_CTRL>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BMD_TO_CTRL> ...
WARNING:Xst:1710 - FF/Latch <BMD_EP/BMD_GEN2_I/pl_sel_link_width_save_1> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/BMD_GEN2_I/pl_sel_link_width_save_0> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/BMD_GEN2_I/pl_sel_link_rate_save> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_7> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_6> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_5> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/req_be_o_4> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_7> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_6> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_5> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/wr_be_o_4> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/addr_o_10> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/addr_o_9> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/addr_o_8> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/EP_RX/addr_o_7> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_15> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_14> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_13> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_12> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_11> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_10> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_9> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_8> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_7> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_6> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_5> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_4> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_3> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_2> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_1> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cur_rd_count_hwm_0> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_31> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_30> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_29> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_28> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_27> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_26> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_25> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_24> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_23> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_22> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_21> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_20> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_19> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_18> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_17> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_16> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_15> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_14> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_13> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_12> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_11> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_10> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_9> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_8> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_7> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_6> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_5> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_4> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_3> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_2> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_1> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_data_size_hwm_0> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:2677 - Node <BMD_EP/RD_THR/cpld_found> of sequential type is unconnected in block <app/BMD>.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_9> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_8> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_7> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_6> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_5> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_4> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_3> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_2> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <BMD_EP/EP_RX/req_len_o_1> (without init value) has a constant value of 0 in block <app/BMD>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <BMD_CF/cfg_rd_en_n> in Unit <app/BMD> is the opposite to the following FF/Latch, which will be removed : <BMD_CF/cfg_dwaddr_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xilinx_pcie_1_1_ep_s6, actual ratio is 3.
FlipFlop app/BMD/BMD_EP/EP_TX/bmd_32_tx_state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop app/BMD/BMD_EP/EP_TX/bmd_32_tx_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop app/BMD/BMD_EP/EP_TX/bmd_32_tx_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop app/BMD/BMD_EP/EP_TX/bmd_32_tx_state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1009
 Flip-Flops                                            : 1009

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : xilinx_pcie_1_1_ep_s6.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1846
#      GND                         : 2
#      INV                         : 24
#      LUT1                        : 136
#      LUT2                        : 208
#      LUT3                        : 186
#      LUT4                        : 87
#      LUT5                        : 189
#      LUT6                        : 429
#      MUXCY                       : 286
#      MUXF7                       : 29
#      VCC                         : 2
#      XORCY                       : 268
# FlipFlops/Latches                : 1009
#      FD                          : 9
#      FDC                         : 121
#      FDCE                        : 243
#      FDE                         : 16
#      FDP                         : 3
#      FDPE                        : 3
#      FDR                         : 144
#      FDRE                        : 467
#      FDS                         : 2
#      FDSE                        : 1
# RAMS                             : 8
#      RAMB16BWER                  : 8
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 10
#      BUFIO2                      : 1
#      IBUF                        : 3
#      IBUFDS                      : 1
#      OBUF                        : 5
# GigabitIOs                       : 1
#      GTPA1_DUAL                  : 1
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 2
#      PCIE_A1                     : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1009  out of  54576     1%  
 Number of Slice LUTs:                 1259  out of  27288     4%  
    Number used as Logic:              1259  out of  27288     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1773
   Number with an unused Flip Flop:     764  out of   1773    43%  
   Number with an unused LUT:           514  out of   1773    28%  
   Number of fully used LUT-FF pairs:   495  out of   1773    27%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    190     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of    116     6%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     58     1%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
s6_pcie_v1_4_i/pll_base_i/CLKOUT2  | BUFG                   | 1018  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.416ns (Maximum Frequency: 155.865MHz)
   Minimum input arrival time before clock: 6.135ns
   Maximum output required time after clock: 4.401ns
   Maximum combinational path delay: 4.443ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 's6_pcie_v1_4_i/pll_base_i/CLKOUT2'
  Clock period: 6.416ns (frequency: 155.865MHz)
  Total number of paths / destination ports: 22821 / 1700
-------------------------------------------------------------------------
Delay:               6.416ns (Levels of Logic = 6)
  Source:            app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_start_o (FF)
  Destination:       app/BMD/BMD_EP/EP_TX/trn_td_9 (FF)
  Source Clock:      s6_pcie_v1_4_i/pll_base_i/CLKOUT2 rising
  Destination Clock: s6_pcie_v1_4_i/pll_base_i/CLKOUT2 rising

  Data Path: app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_start_o to app/BMD/BMD_EP/EP_TX/trn_td_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.447   1.109  BMD_EP/EP_MEM/EP_MEM/mwr_start_o (BMD_EP/EP_MEM/EP_MEM/mwr_start_o)
     LUT4:I2->O           13   0.203   0.933  BMD_EP/EP_TX/bmd_32_tx_state_FSM_FFd2-In21 (BMD_EP/EP_TX/bmd_32_tx_state_FSM_FFd2-In2)
     LUT5:I4->O           10   0.205   0.857  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<0>121 (BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<0>12)
     LUT5:I4->O            1   0.205   0.580  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>3_SW0 (N75)
     LUT6:I5->O            1   0.205   0.580  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>3 (BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>3)
     LUT6:I5->O            1   0.205   0.580  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>4 (BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>4)
     LUT6:I5->O            1   0.205   0.000  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>10 (BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>)
     FDC:D                     0.102          BMD_EP/EP_TX/trn_td_9
    ----------------------------------------
    Total                      6.416ns (1.777ns logic, 4.639ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's6_pcie_v1_4_i/pll_base_i/CLKOUT2'
  Total number of paths / destination ports: 5173 / 1981
-------------------------------------------------------------------------
Offset:              6.135ns (Levels of Logic = 7)
  Source:            s6_pcie_v1_4_i/PCIE_A1:CFGCOMMANDBUSMASTERENABLE (PAD)
  Destination:       app/BMD/BMD_EP/EP_TX/trn_td_9 (FF)
  Destination Clock: s6_pcie_v1_4_i/pll_base_i/CLKOUT2 rising

  Data Path: s6_pcie_v1_4_i/PCIE_A1:CFGCOMMANDBUSMASTERENABLE to app/BMD/BMD_EP/EP_TX/trn_td_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_A1:CFGCOMMANDBUSMASTERENABLE   17   0.000   0.000  s6_pcie_v1_4_i/PCIE_A1 (cfg_command<2>)
     begin scope: 'app/BMD:cfg_bus_mstr_enable'
     LUT4:I0->O           13   0.203   0.933  BMD_EP/EP_TX/bmd_32_tx_state_FSM_FFd2-In21 (BMD_EP/EP_TX/bmd_32_tx_state_FSM_FFd2-In2)
     LUT5:I4->O           10   0.205   0.857  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<0>121 (BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<0>12)
     LUT5:I4->O            1   0.205   0.580  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>3_SW0 (N75)
     LUT6:I5->O            1   0.205   0.580  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>3 (BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>3)
     LUT6:I5->O            1   0.205   0.580  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>4 (BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>4)
     LUT6:I5->O            1   0.205   0.000  BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>10 (BMD_EP/EP_TX/bmd_32_tx_state[12]_trn_td[31]_select_144_OUT<9>)
     FDC:D                     0.102          BMD_EP/EP_TX/trn_td_9
    ----------------------------------------
    Total                      6.135ns (2.605ns logic, 3.530ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's6_pcie_v1_4_i/pll_base_i/CLKOUT2'
  Total number of paths / destination ports: 163 / 116
-------------------------------------------------------------------------
Offset:              4.401ns (Levels of Logic = 4)
  Source:            app/BMD/BMD_EP/EP_TX/mwr_done_o (FF)
  Destination:       s6_pcie_v1_4_i/PCIE_A1:CFGINTERRUPTASSERTN (PAD)
  Source Clock:      s6_pcie_v1_4_i/pll_base_i/CLKOUT2 rising

  Data Path: app/BMD/BMD_EP/EP_TX/mwr_done_o to s6_pcie_v1_4_i/PCIE_A1:CFGINTERRUPTASSERTN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.447   1.132  BMD_EP/EP_TX/mwr_done_o (BMD_EP/EP_TX/mwr_done_o)
     LUT2:I0->O            2   0.203   0.981  BMD_EP/EP_TX/mwr_done_o_mwr_int_dis_i_AND_336_o1 (BMD_EP/EP_TX/mwr_done_o_mwr_int_dis_i_AND_336_o)
     LUT6:I0->O            3   0.203   0.651  BMD_EP/EP_TX/BMD_INTR_CTRL/mwr_done1 (BMD_EP/EP_TX/BMD_INTR_CTRL/mwr_done)
     LUT6:I5->O            1   0.205   0.579  BMD_EP/EP_TX/BMD_INTR_CTRL/cfg_interrupt_assert_n_o (cfg_interrupt_assert_n)
     end scope: 'app/BMD:cfg_interrupt_assert_n'
    PCIE_A1:CFGINTERRUPTASSERTN        0.000          s6_pcie_v1_4_i/PCIE_A1
    ----------------------------------------
    Total                      4.401ns (1.058ns logic, 3.343ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               4.443ns (Levels of Logic = 2)
  Source:            sys_reset_n (PAD)
  Destination:       led_0 (PAD)

  Data Path: sys_reset_n to led_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  sys_reset_n_ibuf (sys_reset_n_c)
     OBUF:I->O                 2.571          led_0_obuf (led_0)
    ----------------------------------------
    Total                      4.443ns (3.793ns logic, 0.650ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock s6_pcie_v1_4_i/pll_base_i/CLKOUT2
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
s6_pcie_v1_4_i/pll_base_i/CLKOUT2|    6.416|         |         |         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.33 secs
 
--> 

Total memory usage is 273116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  245 (   0 filtered)
Number of infos    :   43 (   0 filtered)

