
==============================================================================
XRT Build Version: 2.13.479 (2022.1)
       Build Date: 2022-06-25 02:04:47
          Hash ID: 5e92a513c6950e79638b1a879ddb882da34fc683
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1) on 2022-04-13-17:42:45
   Version:                2.13.479
   Kernels:                vadd
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          cf4afc5a-938e-c379-5edb-7137a61817f8
   UUID (IINTF):           13db7987a2d81bff743a71ed8df67c17
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           SYSTEM_METADATA, PARTITION_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_2_1
   Version:                202010.1
   Generated Version:      Vivado 2020.1 (SW Build: 2902540)
   Created:                Wed Jul 22 20:38:33 2020
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.2
   Board Part:             xilinx.com:au250:part0:1.2
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   No scalable clock data available.

System Clocks
------
   Name:           ii_level1_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level1_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ss_ucs_clk_kernel 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

   Name:           ss_ucs_clk_kernel2 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 0 MHz
   Achieved Freq:  0 MHz

Memory Configuration
--------------------
   Name:         DDR[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[2]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[3]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HOST[0]
   Index:        4
   Type:         MEM_DDR4
   Base Address: 0x4
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        5
   Type:         MEM_DDR4
   Base Address: 0x5
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x6
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x7
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         PLRAM[3]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x8
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: vadd

Definition
----------
   Signature: vadd (void* in1, void* out, unsigned int order, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x38
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        vadd_1
   Base Address: 0x0

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM2
   Memory:            DDR[0] (MEM_DDR4)

   Argument:          order
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1 - 2022-04-13-17:42:45 (SW BUILD: 3524075)
   Command Line:  v++ --advanced.misc solution_name=link --config vadd-link.cfg --connectivity.nk vadd:1:vadd_1 --debug --input_files ../../sorting_big_data_kernels/Emulation-SW/build/vadd.xo --link --log_dir vadd.build/logs --messageDb vadd.mdb --optimize 0 --output vadd.xclbin --platform xilinx_u250_gen3x16_xdma_2_1_202010_1 --remote_ip_cache /home/zohra/MyWorkspace/host_python_demo/ip_cache --report_dir vadd.build/reports --report_level 0 --save-temps --target sw_emu --temp_dir vadd.build 
   Options:       --advanced.misc solution_name=link
                  --config vadd-link.cfg
                  --connectivity.nk vadd:1:vadd_1
                  --debug
                  --input_files ../../sorting_big_data_kernels/Emulation-SW/build/vadd.xo
                  --link
                  --log_dir vadd.build/logs
                  --messageDb vadd.mdb
                  --optimize 0
                  --output vadd.xclbin
                  --platform xilinx_u250_gen3x16_xdma_2_1_202010_1
                  --remote_ip_cache /home/zohra/MyWorkspace/host_python_demo/ip_cache
                  --report_dir vadd.build/reports
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir vadd.build 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
