// Seed: 1491686971
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    input tri id_6,
    id_8
);
  always if (id_3) id_9 = id_6;
  wire id_10, id_11;
  supply0 id_12, id_13;
  wire id_14, id_15, id_16, id_17;
  assign id_13 = 1;
  wire id_18;
  id_19(
      .id_0(id_0), .id_1(id_18), .id_2(id_17)
  );
  assign id_17 = id_17;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input supply0 id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2
  );
endmodule
