{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549328007646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549328007646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 04 18:53:27 2019 " "Processing started: Mon Feb 04 18:53:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549328007646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328007646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarea1 -c tarea1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarea1 -c tarea1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328007646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549328008520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549328008520 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bcd.sv(46) " "Verilog HDL Module Instantiation warning at bcd.sv(46): ignored dangling comma in List of Port Connections" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1549328022528 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bcd.sv(64) " "Verilog HDL Module Instantiation warning at bcd.sv(64): ignored dangling comma in List of Port Connections" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1549328022528 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bcd.sv(82) " "Verilog HDL Module Instantiation warning at bcd.sv(82): ignored dangling comma in List of Port Connections" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1549328022528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.sv" "" { Text "C:/Verificacion/tarea1/bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549328022528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segments " "Found entity 1: segments" {  } { { "segments.sv" "" { Text "C:/Verificacion/tarea1/segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549328022528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitodec.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitodec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitodec " "Found entity 1: bitodec" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549328022544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022544 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "bits bitodec.sv(16) " "Verilog HDL error at bitodec.sv(16): value cannot be assigned to input \"bits\"" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 16 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549328022544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549328022731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitodec bitodec:bctd " "Elaborating entity \"bitodec\" for hierarchy \"bitodec:bctd\"" {  } { { "bcd.sv" "bctd" { Text "C:/Verificacion/tarea1/bcd.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bitodec.sv(15) " "Verilog HDL assignment warning at bitodec.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bitodec.sv(16) " "Verilog HDL assignment warning at bitodec.sv(16): truncated value with size 32 to match size of target (7)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bitodec.sv(20) " "Verilog HDL assignment warning at bitodec.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 bitodec.sv(26) " "Verilog HDL assignment warning at bitodec.sv(26): truncated value with size 7 to match size of target (4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitodec.sv(31) " "Verilog HDL assignment warning at bitodec.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitodec.sv(32) " "Verilog HDL assignment warning at bitodec.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitodec.sv(36) " "Verilog HDL assignment warning at bitodec.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitodec.sv(37) " "Verilog HDL assignment warning at bitodec.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitodec.sv(38) " "Verilog HDL assignment warning at bitodec.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bits bitodec.sv(13) " "Verilog HDL Always Construct warning at bitodec.sv(13): inferring latch(es) for variable \"bits\", which holds its previous value in one or more paths through the always construct" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[0\] bitodec.sv(20) " "Inferred latch for \"bits\[0\]\" at bitodec.sv(20)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[1\] bitodec.sv(20) " "Inferred latch for \"bits\[1\]\" at bitodec.sv(20)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[2\] bitodec.sv(20) " "Inferred latch for \"bits\[2\]\" at bitodec.sv(20)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[3\] bitodec.sv(20) " "Inferred latch for \"bits\[3\]\" at bitodec.sv(20)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[4\] bitodec.sv(20) " "Inferred latch for \"bits\[4\]\" at bitodec.sv(20)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[5\] bitodec.sv(20) " "Inferred latch for \"bits\[5\]\" at bitodec.sv(20)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[6\] bitodec.sv(20) " "Inferred latch for \"bits\[6\]\" at bitodec.sv(20)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 "|bcd|bitodec:bctd"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bits\[6\] bits\[6\] bitodec.sv(20) " "Net \"bits\[6\]\" at bitodec.sv(20) is already driven by input port \"bits\[6\]\", and cannot be driven by another signal" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bits\[6\] bitodec.sv(4) " "\"bits\[6\]\" was declared at bitodec.sv(4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 4 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bits\[5\] bits\[5\] bitodec.sv(20) " "Net \"bits\[5\]\" at bitodec.sv(20) is already driven by input port \"bits\[5\]\", and cannot be driven by another signal" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bits\[5\] bitodec.sv(4) " "\"bits\[5\]\" was declared at bitodec.sv(4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 4 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bits\[4\] bits\[4\] bitodec.sv(20) " "Net \"bits\[4\]\" at bitodec.sv(20) is already driven by input port \"bits\[4\]\", and cannot be driven by another signal" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bits\[4\] bitodec.sv(4) " "\"bits\[4\]\" was declared at bitodec.sv(4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 4 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bits\[3\] bits\[3\] bitodec.sv(20) " "Net \"bits\[3\]\" at bitodec.sv(20) is already driven by input port \"bits\[3\]\", and cannot be driven by another signal" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bits\[3\] bitodec.sv(4) " "\"bits\[3\]\" was declared at bitodec.sv(4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 4 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bits\[2\] bits\[2\] bitodec.sv(20) " "Net \"bits\[2\]\" at bitodec.sv(20) is already driven by input port \"bits\[2\]\", and cannot be driven by another signal" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bits\[2\] bitodec.sv(4) " "\"bits\[2\]\" was declared at bitodec.sv(4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 4 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bits\[1\] bits\[1\] bitodec.sv(20) " "Net \"bits\[1\]\" at bitodec.sv(20) is already driven by input port \"bits\[1\]\", and cannot be driven by another signal" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bits\[1\] bitodec.sv(4) " "\"bits\[1\]\" was declared at bitodec.sv(4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 4 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bits\[0\] bits\[0\] bitodec.sv(20) " "Net \"bits\[0\]\" at bitodec.sv(20) is already driven by input port \"bits\[0\]\", and cannot be driven by another signal" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 20 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "bits\[0\] bitodec.sv(4) " "\"bits\[0\]\" was declared at bitodec.sv(4)" {  } { { "bitodec.sv" "" { Text "C:/Verificacion/tarea1/bitodec.sv" 4 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "bitodec:bctd " "Can't elaborate user hierarchy \"bitodec:bctd\"" {  } { { "bcd.sv" "bctd" { Text "C:/Verificacion/tarea1/bcd.sv" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549328022747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549328022856 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 04 18:53:42 2019 " "Processing ended: Mon Feb 04 18:53:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549328022856 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549328022856 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549328022856 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328022856 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549328023575 ""}
