<html>
<head><title>Neon Light State Machine</title>
 <style type="text/css">
  table {font-size: x-small;}
  tr.even {background-color: #c0c0ff}
  tr.odd {background-color: #ffc0c0}
 </style></head><body>
<!-- NLI_HTML_BODY -->|<a href="fib.0.raw.html" target="fr">fib.0.raw.html</a>|<wbr>|<a href="fib.1.expanded.html" target="fr">fib.1.expanded.html</a>|<wbr>|<a href="fib.2.opt_pure_temp_variable_elimination.html" target="fr">fib.2.opt_pure_temp_variable_elimination.html</a>|<wbr>|<a href="fib.3.opt_basic_block_shrink.html" target="fr">fib.3.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.4.opt_ssa.html" target="fr">fib.4.opt_ssa.html</a>|<wbr>|<a href="fib.5.opt_ssa_assorted.html" target="fr">fib.5.opt_ssa_assorted.html</a>|<wbr>|<a href="fib.6.opt_ssa_cleanup.html" target="fr">fib.6.opt_ssa_cleanup.html</a>|<wbr>|<a href="fib.7.opt_register_share.html" target="fr">fib.7.opt_register_share.html</a>|<wbr>|<a href="fib.8.opt_basic_block_shrink.html" target="fr">fib.8.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.9.opt_resource_alloc.html" target="fr">fib.9.opt_resource_alloc.html</a>|<wbr>|<a href="fib.10.optimized.html" target="fr">fib.10.optimized.html</a>|<wbr>|<a href="fib.11.ll.html" target="fr">fib.11.ll.html</a>|<wbr>
<br>optimized<hr>
(THREAD)
path:-main<br>
Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>r1_main</td><td>int:32</td> </tr>
 <tr>  <td>const</td><td>1</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>r3_main</td><td>int:32</td> </tr>
 <tr>  <td>const</td><td>2</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>r7_main</td><td>int:0</td> </tr>
 <tr>  <td>normal</td><td>r6_main</td><td>enum:2</td> </tr>
 <tr>  <td>normal</td><td>r14_main</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v1</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v3</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v4</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t4_v5</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v6</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v9</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>r6_main_v17</td><td>enum:2</td> </tr>
 <tr>  <td>normal</td><td>r9_main_v18</td><td>int:32</td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td> </tr>
 <tr>  <td>normal</td><td>reg_t10</td><td>enum:2</td> </tr>
 <tr>  <td>wire</td><td>wire_t12</td><td>enum:2</td> </tr>
 <tr>  <td>wire</td><td>wire_t13</td><td>enum:2</td> </tr>
 <tr>  <td>wire</td><td>wire_t14</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t15</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t16</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t17</td><td>enum:2</td> </tr>
 <tr>  <td>wire</td><td>wire_t18</td><td>int:32</td> </tr>
 <tr>  <td>wire</td><td>wire_t19</td><td>int:32</td> </tr>
</table>State Machine: 10states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>assign:3<br>shared</th><th>memory:4</th><th>eq:5<br>inputs:<br>int:0<br>int:0<br>outputs:<br>enum:2<br>shared</th><th>inv:6<br>shared</th><th>gt:8<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:9<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>selector:12<br>shared</th><th>sram_if:13</th><th>read_channel:14</th><th>add:15<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s0  </th><td>next:<br>65<br>id:96<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:0<br>id:117<br></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s65  </th><td>next:<br>3<br>id:119<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:r7_main<br>id:118<br></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s3  </th><td>inputs:<br>wire:wire_t13<br>next:<br>13<br>63<br>id:15<br></td><td>inputs:<br>wire:wire_t13<br>outputs:<br>var:r6_main_v17<br>id:124<br></td><td></td><td>inputs:<br>var:r7_main<br>const:0<br>outputs:<br>wire:wire_t12<br>id:5<br></td><td>inputs:<br>wire:wire_t12<br>outputs:<br>wire:wire_t13<br>id:6<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s13  </th><td>next:<br>66<br>id:24<br></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t2_v9<br>id:67<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t3_v6<br>id:70<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t4_v4<br>id:73<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:108<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t10<br>id:112<br><hr>inputs:<br>const:0<br>outputs:<br>var:r6_main<br>id:114<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:1<br>id:120<br></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s66  </th><td>next:<br>50<br>id:122<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:1<br>outputs:<br>var:r9_main_v18<br>id:121<br></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s20  </th><td>next:<br>63<br>id:31<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>const:2<br>var:reg_t2_v3<br>id:123<br></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s63  </th><td>next:<br>63<br>id:100<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=odd>
  <th>s50  </th><td>inputs:<br>wire:wire_t17<br>next:<br>54<br>20<br>id:75<br></td><td>inputs:<br>wire:wire_t14<br>outputs:<br>var:reg_t3_v1<br>id:125<br><hr>inputs:<br>wire:wire_t15<br>outputs:<br>var:reg_t2_v3<br>id:126<br><hr>inputs:<br>wire:wire_t16<br>outputs:<br>var:r1_main<br>id:127<br><hr>inputs:<br>wire:wire_t17<br>outputs:<br>var:r6_main<br>id:128<br></td><td></td><td></td><td></td><td>inputs:<br>var:r9_main_v18<br>wire:wire_t16<br>outputs:<br>wire:wire_t17<br>id:78<br></td><td></td><td>inputs:<br>var:reg_t3_v6<br>var:r14_main<br>var:reg_t9<br>outputs:<br>wire:wire_t14<br>id:110<br><hr>inputs:<br>var:r3_main<br>var:reg_t2_v9<br>var:reg_t10<br>outputs:<br>wire:wire_t15<br>id:113<br><hr>inputs:<br>var:reg_t4_v4<br>var:reg_t4_v5<br>var:r6_main<br>outputs:<br>wire:wire_t16<br>id:116<br></td><td></td><td></td><td></td><td></td> </tr>
 <tr class=even>
  <th>s54  </th><td>next:<br>55<br>id:82<br></td><td>inputs:<br>var:reg_t3_v1<br>outputs:<br>var:r3_main<br>id:83<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t10<br>id:111<br><hr>inputs:<br>const:1<br>outputs:<br>var:r6_main<br>id:115<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:109<br><hr>inputs:<br>wire:wire_t18<br>outputs:<br>var:r14_main<br>id:87<br><hr>inputs:<br>wire:wire_t18<br>outputs:<br>var:reg_t2_v9<br>id:129<br><hr>inputs:<br>wire:wire_t19<br>outputs:<br>var:reg_t4_v5<br>id:130<br></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t3_v1<br>var:reg_t2_v3<br>outputs:<br>wire:wire_t18<br>id:85<br></td><td></td><td></td><td></td><td>inputs:<br>var:r1_main<br>const:1<br>outputs:<br>wire:wire_t19<br>id:89<br></td><td></td> </tr>
 <tr class=odd>
  <th>s55  </th><td>next:<br>50<br>id:84<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr>
</table><hr></body></html>
