{
    "burst": [
        "alto_da7_prod_pcie",
        "alto_da7_prod_zc16xx",
        "alto_da7_prod_zc1751",
        "alto_da7_prod_zc1751_bf2",
        "alto_da7_prod_zcu102",
        "alto_da7_prod_zcu102_bf2",
        "alto_remus",
        "k7_prod_pcie",
        "palladium_ps_ddr_12_0",
        "palladium_ps_me_12_0",
        "pele",
        "protium_ps_ddr_12_0",
        "protium_ps_me_12_0",
        "spp_ps_cpm_12_pcie",
        "tenzing_es1_cpmep",
        "tenzing_es2_cpmep",
        "tenzing_es1_se1_me",
        "tenzing_es1_se1_ps",
        "tenzing_es1_se2_ps",
        "test",
        "v7_prod_pcie",
        "protium_cpm_ipp",
        "tenzing_es1_se1_ps_config4",
        "tenzing_es1_se2_ps_config4",
        "protium_ps_ddr_es2_4_1",
        "protium_ps_ddr_es2_4_2",
        "tenzing_es1_cpmrc",
        "tenzing_es2_cpmrc",
        "protium_ps_ddr_es2_5_0",
        "protium_ps_me_es2_4_1",
        "protium_ps_me_es2_4_2",
        "protium_ps_me_es2_5_0",
        "protium_psxl_ipp_v1_1",
        "palladium_psxl_ipp_v1_1",
        "spp_ps_cpm_es2_v4_1",
        "spp_ps_cpm_es2_v5_0",
        "spp_ps_cpm_es2_v5_1",
        "tenzing_es2_se1_me",
        "tenzing_es2_se1_ps",
        "tenzing_es2_se1_ps_config4",
        "tenzing_es2_se2_ps_config4",
        "ph1760_es1",
        "tenpro_h20_ipp_4_0",
        "tenpro_h20_ipp_es1_TO",
        "tenpro_h20_ipp_es2_2_0",
        "spp_ps_cpm5_es1_v6_0",
        "spp_ps_cpm5_es2_v1_0",
        "h10_es1_cpmrc",
        "h10_es1_cpmep",
        "h10_es2_cpmrc",
        "h10_es2_cpmep",
        "tenpro_aie2_vdu_ipp_5_0",
        "palladium_sv60_v5_0",
        "vck190_es2_ps",
        "haps_psxl_spp_v4_0_ddr5",
        "haps_psxl_spp_v5_0_ddr5",
        "ksb_cpm5n_v2_0",
        "ksb_cpm5n_v2_2",
        "ksb_cpm5n_v3_0",
        "ksb_cpm5n_v4_0",
        "ksb_cpm5n_v5_0",
        "xa2785"
    ],
    "mainline_burst": [
        "alto_da7_prod_pcie",
        "alto_da7_prod_zc16xx",
        "alto_da7_prod_zc1751",
        "alto_da7_prod_zc1751_bf2",
        "alto_da7_prod_zcu102",
        "alto_da7_prod_zcu102_bf2",
        "alto_remus",
        "k7_prod_pcie",
        "palladium_ps_ddr_12_0",
        "pele",
        "protium_ps_ddr_12_0",
        "tenzing_es1_cpmep",
        "tenzing_es2_cpmep",
        "tenzing_es1_se1_ps",
        "tenzing_es1_se2_ps",
        "test",
        "v7_prod_pcie",
        "vck190_es2_ps",
        "protium_cpm_ipp",
        "tenzing_es1_se1_ps_config4",
        "tenzing_es1_se2_ps_config4",
        "protium_ps_ddr_es2_4_1",
        "protium_ps_ddr_es2_4_2",
        "protium_psxl_ipp_v1_1",
        "palladium_psxl_ipp_v1_1",
        "tenzing_es1_cpmrc",
        "tenzing_es2_cpmrc",
        "protium_ps_ddr_es2_5_0",
        "tenzing_es2_se1_ps",
        "tenzing_es2_se1_ps_config4",
        "tenzing_es2_se2_ps_config4",
        "ph1760_es1",
        "haps_psxl_spp_v4_0_ddr5",
        "haps_psxl_spp_v5_0_ddr5",
        "ksb_cpm5n_v2_0",
        "ksb_cpm5n_v2_2",
        "ksb_cpm5n_v3_0",
        "ksb_cpm5n_v4_0",
        "ksb_cpm5n_v5_0",
        "h10_es1_cpmrc",
        "h10_es2_cpmrc",
        "h10_es2_cpmep",
        "h10_es1_cpmep"
    ]
}

