// Seed: 2997278453
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output wire id_2#(-1),
    output uwire id_3,
    output logic id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    output supply1 id_8,
    input uwire id_9,
    id_15,
    output wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    output supply0 id_13
);
  always @(posedge 1) @(posedge -1 - $display or posedge -1 or posedge 1) id_4 <= -1;
  uwire id_16;
  assign id_0  = id_6 | id_1;
  assign id_10 = id_12;
  if (id_16) begin : LABEL_0
    for (id_17 = id_5; !-1; id_0 = id_12) begin : LABEL_0
      wire id_18;
    end
    assign id_10 = 1;
  end else begin : LABEL_0
    wire id_19;
    wire id_20;
  end
  assign id_2 = id_6;
  localparam id_21 = -1;
  module_0 modCall_1 (id_21);
  assign id_10 = id_7;
  assign id_8  = id_12;
endmodule
