// Seed: 576490803
module module_0 (
    output tri id_0,
    input supply1 id_1
);
  supply0 id_3;
  assign id_0 = id_3;
  wire id_4;
  wor  id_5;
  assign id_3 = !id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    output uwire id_3,
    input uwire id_4,
    output logic id_5,
    input supply0 id_6,
    input supply0 id_7,
    output wand id_8,
    output tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wire id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri1 id_15,
    input tri id_16,
    output supply0 id_17,
    output tri0 id_18,
    output supply1 id_19,
    input tri1 id_20
);
  wire id_22;
  always id_5 <= 1;
  assign id_18 = id_7;
  supply0 id_23 = id_6;
  assign id_19 = 1;
  assign id_19 = 1 - id_0;
  id_24(
      .id_0(""),
      .id_1(id_18),
      .id_2(id_7 == 1'b0),
      .id_3(1),
      .id_4(),
      .id_5(id_14),
      .id_6(1'b0),
      .id_7(1),
      .id_8((id_10)),
      .id_9(1)
  );
  wire id_25;
  module_0(
      id_19, id_1
  ); id_26 :
  assert property (@(posedge !id_26) id_6)
  else;
  wire id_27;
endmodule
