[info] welcome to sbt 1.10.11 (Azul Systems, Inc. Java 21.0.7)
[info] loading settings for project borb-build-build from metals.sbt...
[info] loading project definition from /Users/mahir/fun/borb/project/project
[info] loading settings for project borb-build from metals.sbt...
[info] loading project definition from /Users/mahir/fun/borb/project
[success] Generated .bloop/borb-build.json
[success] Total time: 1 s, completed 15 Jan 2026, 23:12:35
[info] loading settings for project projectname from build.sbt...
[info] set current project to myproject (in build file:/Users/mahir/fun/borb/)
[info] compiling 2 Scala sources to /Users/mahir/fun/borb/target/scala-2.13/classes ...
[info] done compiling
[info] running (fork) test.frontend.test_cpu_int_w_jumps_app 
[info] [Runtime] SpinalHDL v1.12.3    git head : 591e64062329e5e2e2b81f4d52422948053edb97
[info] [Runtime] JVM max memory : 8192.0MiB
[info] [Runtime] Current date : 2026.01.15 23:12:38
[info] [Progress] at 0.000 : Elaborate components
[info] [Progress] at 0.466 : Checks and transforms
[info] [Progress] at 0.617 : Generate Verilog to ./simWorkspace/tmp/job_1
[info] [Warning] toplevel/cpu_1/coreArea_srcPlugin_regfileread_regfile/mem : Mem[32*64 bits].readAsync can only be write first into Verilog
[info] [Warning] toplevel/cpu_1/coreArea_srcPlugin_regfileread_regfile/mem : Mem[32*64 bits].readAsync can only be write first into Verilog
[info] [Warning] 390 signals were pruned. You can call printPruned on the backend report to get more informations.
[info] [Done] at 0.716
[info] [Progress] Simulation workspace in /Users/mahir/fun/borb/./simWorkspace/TestCpuIntegration
[info] [Progress] Verilator compilation started
[info] [Progress] Verilator compilation done in 2548.943 ms
[info] [Progress] Start TestCpuIntegration test simulation with seed 2071445691
[info] RESULT.valid true, RESULT.address 1, RESULT.data 5, IMMED: 5, LANE_SEL: true, COMMIT: true, PC: 0
[info] RESULT.valid true, RESULT.address 2, RESULT.data 3, IMMED: 3, LANE_SEL: true, COMMIT: true, PC: 4
[info] RESULT.valid true, RESULT.address 3, RESULT.data 8, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 8
[info] RESULT.valid true, RESULT.address 4, RESULT.data 13, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 12
[info] RESULT.valid true, RESULT.address 5, RESULT.data 10, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 16
[info] RESULT.valid true, RESULT.address 6, RESULT.data 8, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 20
[info] RESULT.valid true, RESULT.address 7, RESULT.data 13, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 24
[info] RESULT.valid true, RESULT.address 8, RESULT.data 7, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 28
[info] RESULT.valid true, RESULT.address 9, RESULT.data 8, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 32
[info] RESULT.valid true, RESULT.address 10, RESULT.data 16, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 36
[info] RESULT.valid true, RESULT.address 11, RESULT.data 29, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 40
[info] RESULT.valid true, RESULT.address 12, RESULT.data 39, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 44
[info] RESULT.valid true, RESULT.address 13, RESULT.data 2, IMMED: 2, LANE_SEL: true, COMMIT: true, PC: 48
[info] RESULT.valid true, RESULT.address 14, RESULT.data 41, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 52
[info] RESULT.valid true, RESULT.address 15, RESULT.data 36, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 56
[info] RESULT.valid true, RESULT.address 16, RESULT.data 8, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 60
[info] RESULT.valid true, RESULT.address 17, RESULT.data 16, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 64
[info] RESULT.valid true, RESULT.address 18, RESULT.data 29, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 68
[info] RESULT.valid true, RESULT.address 19, RESULT.data 39, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 72
[info] RESULT.valid true, RESULT.address 20, RESULT.data 8, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 76
[info] RESULT.valid true, RESULT.address 21, RESULT.data 21, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 80
[info] RESULT.valid true, RESULT.address 22, RESULT.data 29, IMMED: -6585241772834180421, LANE_SEL: true, COMMIT: true, PC: 84
[info] RESULT.valid true, RESULT.address 23, RESULT.data 9, IMMED: 9, LANE_SEL: true, COMMIT: true, PC: 88
[info] RESULT.valid true, RESULT.address 31, RESULT.data 96, IMMED: 8, LANE_SEL: true, COMMIT: true, PC: 92
[info] Cycle  91 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle  92 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle  93 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle  94 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle  95 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle  96 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle  97 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle  98 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle  99 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 100 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 101 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 102 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 103 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 104 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 105 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 106 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 107 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 108 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 109 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 110 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 111 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 112 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 113 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 114 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 115 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 116 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 117 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 118 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 119 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 120 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 121 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 122 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 123 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 124 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 125 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 126 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 127 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 128 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 129 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 130 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 131 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 132 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 133 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 134 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 135 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 136 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 137 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 138 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 139 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 140 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 141 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 142 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 143 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 144 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] Cycle 145 | DEC:108 | DSP:108 | EX:108 (MF=false, FL=false, UC=uopADDI) | WB: 108 (Commit=false) | Busy: 0 | Inflight:0 Ignore:0
[info] [Done] Simulation done in 30.694 ms
[success] Total time: 6 s, completed 15 Jan 2026, 23:12:42
