{
    "660f3808dc": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMSLT.VX        v0, v20, zero, none",
            "VMV.V.V         v2, v19",
            "VRSUB.VX        v2, v19, zero, v0.t",
            "VMSEQ.VX        v0, v20, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "psignb xmm3, xmm4"
    },
    "660f3808d2": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VMSLT.VX        v0, v18, zero, none",
            "VMV.V.V         v2, v18",
            "VRSUB.VX        v2, v18, zero, v0.t",
            "VMSEQ.VX        v0, v18, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "psignb xmm2, xmm2"
    },
    "660f38080f": {
        "instruction_count": 8,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, a0, none, 1",
            "VMSLT.VX        v0, v3, zero, none",
            "VMV.V.V         v2, v17",
            "VRSUB.VX        v2, v17, zero, v0.t",
            "VMSEQ.VX        v0, v3, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v17, v2"
        ],
        "disassembly": "psignb xmm1, [rdi]"
    },
    "660f3809dc": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMSLT.VX        v0, v20, zero, none",
            "VMV.V.V         v2, v19",
            "VRSUB.VX        v2, v19, zero, v0.t",
            "VMSEQ.VX        v0, v20, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "psignw xmm3, xmm4"
    },
    "660f3809d2": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMSLT.VX        v0, v18, zero, none",
            "VMV.V.V         v2, v18",
            "VRSUB.VX        v2, v18, zero, v0.t",
            "VMSEQ.VX        v0, v18, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "psignw xmm2, xmm2"
    },
    "660f38090f": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, a0, none, 1",
            "VSETIVLI        zero, 8, e16, m1, tu, mu",
            "VMSLT.VX        v0, v3, zero, none",
            "VMV.V.V         v2, v17",
            "VRSUB.VX        v2, v17, zero, v0.t",
            "VMSEQ.VX        v0, v3, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v17, v2"
        ],
        "disassembly": "psignw xmm1, [rdi]"
    },
    "660f380adc": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMSLT.VX        v0, v20, zero, none",
            "VMV.V.V         v2, v19",
            "VRSUB.VX        v2, v19, zero, v0.t",
            "VMSEQ.VX        v0, v20, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "psignd xmm3, xmm4"
    },
    "660f380ad2": {
        "instruction_count": 7,
        "expected_asm": [
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMSLT.VX        v0, v18, zero, none",
            "VMV.V.V         v2, v18",
            "VRSUB.VX        v2, v18, zero, v0.t",
            "VMSEQ.VX        v0, v18, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "psignd xmm2, xmm2"
    },
    "660f380a0f": {
        "instruction_count": 9,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v3, a0, none, 1",
            "VSETIVLI        zero, 4, e32, m1, tu, mu",
            "VMSLT.VX        v0, v3, zero, none",
            "VMV.V.V         v2, v17",
            "VRSUB.VX        v2, v17, zero, v0.t",
            "VMSEQ.VX        v0, v3, zero, none",
            "VXOR.VV         v2, v2, v2, v0.t",
            "VMV.V.V         v17, v2"
        ],
        "disassembly": "psignd xmm1, [rdi]"
    },
    "660f3800dc": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x8f(143)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VAND.VX         v3, v20, ra, none",
            "VRGATHER.VV     v2, v19, v3, none",
            "VMV.V.V         v19, v2"
        ],
        "disassembly": "pshufb xmm3, xmm4"
    },
    "660f3800d2": {
        "instruction_count": 5,
        "expected_asm": [
            "ADDIW           ra, zero, 0x8f(143)",
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VAND.VX         v3, v18, ra, none",
            "VRGATHER.VV     v2, v18, v3, none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "pshufb xmm2, xmm2"
    },
    "660f38000f": {
        "instruction_count": 6,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VLE8.V          v4, a0, none, 1",
            "ADDIW           ra, zero, 0x8f(143)",
            "VAND.VX         v3, v4, ra, none",
            "VRGATHER.VV     v2, v17, v3, none",
            "VMV.V.V         v17, v2"
        ],
        "disassembly": "pshufb xmm1, [rdi]"
    },
    "660f3a0fd30a": {
        "instruction_count": 4,
        "expected_asm": [
            "VSETIVLI        zero, 16, e8, m1, tu, mu",
            "VSLIDEDOWN.VI   v2, v19, 0xa(10), none",
            "VSLIDEUP.VI     v2, v18, 0x6(6), none",
            "VMV.V.V         v18, v2"
        ],
        "disassembly": "palignr xmm2, xmm3, 0x0A"
    },
    "660f3a0fd310": {
        "instruction_count": 0,
        "expected_asm": [],
        "disassembly": "palignr xmm2, xmm3, 0x10"
    }
}