command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2485131	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_xtensa_insn_01_0.c								
ANR	2485132	Function	disas_xtensa_insn	1:0:0:74748							
ANR	2485133	FunctionDef	"disas_xtensa_insn (CPUXtensaState * env , DisasContext * dc)"		2485132	0					
ANR	2485134	CompoundStatement		3:0:70:74748	2485132	0					
ANR	2485135	Statement	define	5:1:74:79	2485132	0	True				
ANR	2485136	Statement	HAS_OPTION_BITS	5:8:81:95	2485132	1	True				
ANR	2485137	Statement	(	5:23:96:96	2485132	2	True				
ANR	2485138	Statement	opt	5:24:97:99	2485132	3	True				
ANR	2485139	Statement	)	5:27:100:100	2485132	4	True				
ANR	2485140	DoStatement	do		2485132	5					
ANR	2485141	CompoundStatement		3:32:34:34	2485132	0					
ANR	2485142	IfStatement	"if ( ! option_bits_enabled ( dc , opt ) )"		2485132	0					
ANR	2485143	Condition	"! option_bits_enabled ( dc , opt )"	7:12:122:150	2485132	0	True				
ANR	2485144	UnaryOperationExpression	"! option_bits_enabled ( dc , opt )"		2485132	0					
ANR	2485145	UnaryOperator	!		2485132	0					
ANR	2485146	CallExpression	"option_bits_enabled ( dc , opt )"		2485132	1					
ANR	2485147	Callee	option_bits_enabled		2485132	0					
ANR	2485148	Identifier	option_bits_enabled		2485132	0					
ANR	2485149	ArgumentList	dc		2485132	1					
ANR	2485150	Argument	dc		2485132	0					
ANR	2485151	Identifier	dc		2485132	0					
ANR	2485152	Argument	opt		2485132	1					
ANR	2485153	Identifier	opt		2485132	0					
ANR	2485154	CompoundStatement		5:43:82:82	2485132	1					
ANR	2485155	ExpressionStatement	"qemu_log ( ""Option is not enabled %s:%d\\n"" , __FILE__ , __LINE__ )"	9:12:170:254	2485132	0	True				
ANR	2485156	CallExpression	"qemu_log ( ""Option is not enabled %s:%d\\n"" , __FILE__ , __LINE__ )"		2485132	0					
ANR	2485157	Callee	qemu_log		2485132	0					
ANR	2485158	Identifier	qemu_log		2485132	0					
ANR	2485159	ArgumentList	"""Option is not enabled %s:%d\\n"""		2485132	1					
ANR	2485160	Argument	"""Option is not enabled %s:%d\\n"""		2485132	0					
ANR	2485161	PrimaryExpression	"""Option is not enabled %s:%d\\n"""		2485132	0					
ANR	2485162	Argument	__FILE__		2485132	1					
ANR	2485163	Identifier	__FILE__		2485132	0					
ANR	2485164	Argument	__LINE__		2485132	2					
ANR	2485165	Identifier	__LINE__		2485132	0					
ANR	2485166	GotoStatement	goto invalid_opcode ;	13:12:271:290	2485132	1	True				
ANR	2485167	Identifier	invalid_opcode		2485132	0					
ANR	2485168	Condition	0	17:13:321:321	2485132	1	True				
ANR	2485169	PrimaryExpression	0		2485132	0					
ANR	2485170	Statement	HAS_OPTION	21:8:335:344	2485132	6	True				
ANR	2485171	Statement	(	21:18:345:345	2485132	7	True				
ANR	2485172	Statement	opt	21:19:346:348	2485132	8	True				
ANR	2485173	Statement	)	21:22:349:349	2485132	9	True				
ANR	2485174	Statement	HAS_OPTION_BITS	21:24:351:365	2485132	10	True				
ANR	2485175	Statement	(	21:39:366:366	2485132	11	True				
ANR	2485176	Statement	XTENSA_OPTION_BIT	21:40:367:383	2485132	12	True				
ANR	2485177	Statement	(	21:57:384:384	2485132	13	True				
ANR	2485178	Statement	opt	21:58:385:387	2485132	14	True				
ANR	2485179	Statement	)	21:61:388:388	2485132	15	True				
ANR	2485180	Statement	)	21:62:389:389	2485132	16	True				
ANR	2485181	Statement	define	25:1:395:400	2485132	17	True				
ANR	2485182	Statement	TBD	25:8:402:404	2485132	18	True				
ANR	2485183	Statement	(	25:11:405:405	2485132	19	True				
ANR	2485184	Statement	)	25:12:406:406	2485132	20	True				
ANR	2485185	Statement	qemu_log	25:14:408:415	2485132	21	True				
ANR	2485186	Statement	(	25:22:416:416	2485132	22	True				
ANR	2485187	Statement	"""TBD(pc = %08x): %s:%d\\n"""	25:23:417:441	2485132	23	True				
ANR	2485188	Statement	","	25:48:442:442	2485132	24	True				
ANR	2485189	Statement	dc	25:50:444:445	2485132	25	True				
ANR	2485190	Statement	->	25:52:446:447	2485132	26	True				
ANR	2485191	Statement	pc	25:54:448:449	2485132	27	True				
ANR	2485192	Statement	","	25:56:450:450	2485132	28	True				
ANR	2485193	Statement	__FILE__	25:58:452:459	2485132	29	True				
ANR	2485194	Statement	","	25:66:460:460	2485132	30	True				
ANR	2485195	Statement	__LINE__	25:68:462:469	2485132	31	True				
ANR	2485196	Statement	)	25:76:470:470	2485132	32	True				
ANR	2485197	Statement	define	27:1:474:479	2485132	33	True				
ANR	2485198	Statement	RESERVED	27:8:481:488	2485132	34	True				
ANR	2485199	Statement	(	27:16:489:489	2485132	35	True				
ANR	2485200	Statement	)	27:17:490:490	2485132	36	True				
ANR	2485201	DoStatement	do		2485132	37					
ANR	2485202	CompoundStatement		25:22:424:424	2485132	0					
ANR	2485203	ExpressionStatement	"qemu_log ( ""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"" , dc -> pc , b0 , b1 , b2 , __FILE__ , __LINE__ )"	29:8:508:621	2485132	0	True				
ANR	2485204	CallExpression	"qemu_log ( ""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"" , dc -> pc , b0 , b1 , b2 , __FILE__ , __LINE__ )"		2485132	0					
ANR	2485205	Callee	qemu_log		2485132	0					
ANR	2485206	Identifier	qemu_log		2485132	0					
ANR	2485207	ArgumentList	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2485132	1					
ANR	2485208	Argument	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2485132	0					
ANR	2485209	PrimaryExpression	"""RESERVED(pc = %08x, %02x%02x%02x): %s:%d\\n"""		2485132	0					
ANR	2485210	Argument	dc -> pc		2485132	1					
ANR	2485211	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2485212	Identifier	dc		2485132	0					
ANR	2485213	Identifier	pc		2485132	1					
ANR	2485214	Argument	b0		2485132	2					
ANR	2485215	Identifier	b0		2485132	0					
ANR	2485216	Argument	b1		2485132	3					
ANR	2485217	Identifier	b1		2485132	0					
ANR	2485218	Argument	b2		2485132	4					
ANR	2485219	Identifier	b2		2485132	0					
ANR	2485220	Argument	__FILE__		2485132	5					
ANR	2485221	Identifier	__FILE__		2485132	0					
ANR	2485222	Argument	__LINE__		2485132	6					
ANR	2485223	Identifier	__LINE__		2485132	0					
ANR	2485224	GotoStatement	goto invalid_opcode ;	33:8:634:653	2485132	1	True				
ANR	2485225	Identifier	invalid_opcode		2485132	0					
ANR	2485226	Condition	0	35:13:671:671	2485132	1	True				
ANR	2485227	PrimaryExpression	0		2485132	0					
ANR	2485228	Statement	OP0	43:8:718:720	2485132	38	True				
ANR	2485229	Statement	(	43:12:722:722	2485132	39	True				
ANR	2485230	Statement	(	43:13:723:723	2485132	40	True				
ANR	2485231	Statement	(	43:14:724:724	2485132	41	True				
ANR	2485232	Statement	b0	43:15:725:726	2485132	42	True				
ANR	2485233	Statement	)	43:17:727:727	2485132	43	True				
ANR	2485234	Statement	&	43:19:729:729	2485132	44	True				
ANR	2485235	Statement	0xf0	43:21:731:734	2485132	45	True				
ANR	2485236	Statement	)	43:25:735:735	2485132	46	True				
ANR	2485237	Statement	>>	43:27:737:738	2485132	47	True				
ANR	2485238	Statement	4	43:30:740:740	2485132	48	True				
ANR	2485239	Statement	)	43:31:741:741	2485132	49	True				
ANR	2485240	Statement	define	45:1:745:750	2485132	50	True				
ANR	2485241	Statement	OP1	45:8:752:754	2485132	51	True				
ANR	2485242	Statement	(	45:12:756:756	2485132	52	True				
ANR	2485243	Statement	(	45:13:757:757	2485132	53	True				
ANR	2485244	Statement	(	45:14:758:758	2485132	54	True				
ANR	2485245	Statement	b2	45:15:759:760	2485132	55	True				
ANR	2485246	Statement	)	45:17:761:761	2485132	56	True				
ANR	2485247	Statement	&	45:19:763:763	2485132	57	True				
ANR	2485248	Statement	0xf0	45:21:765:768	2485132	58	True				
ANR	2485249	Statement	)	45:25:769:769	2485132	59	True				
ANR	2485250	Statement	>>	45:27:771:772	2485132	60	True				
ANR	2485251	Statement	4	45:30:774:774	2485132	61	True				
ANR	2485252	Statement	)	45:31:775:775	2485132	62	True				
ANR	2485253	Statement	define	47:1:779:784	2485132	63	True				
ANR	2485254	Statement	OP2	47:8:786:788	2485132	64	True				
ANR	2485255	Statement	(	47:12:790:790	2485132	65	True				
ANR	2485256	Statement	(	47:13:791:791	2485132	66	True				
ANR	2485257	Statement	b2	47:14:792:793	2485132	67	True				
ANR	2485258	Statement	)	47:16:794:794	2485132	68	True				
ANR	2485259	Statement	&	47:18:796:796	2485132	69	True				
ANR	2485260	Statement	0xf	47:20:798:800	2485132	70	True				
ANR	2485261	Statement	)	47:23:801:801	2485132	71	True				
ANR	2485262	Statement	define	49:1:805:810	2485132	72	True				
ANR	2485263	Statement	RRR_R	49:8:812:816	2485132	73	True				
ANR	2485264	Statement	(	49:14:818:818	2485132	74	True				
ANR	2485265	Statement	(	49:15:819:819	2485132	75	True				
ANR	2485266	Statement	b1	49:16:820:821	2485132	76	True				
ANR	2485267	Statement	)	49:18:822:822	2485132	77	True				
ANR	2485268	Statement	&	49:20:824:824	2485132	78	True				
ANR	2485269	Statement	0xf	49:22:826:828	2485132	79	True				
ANR	2485270	Statement	)	49:25:829:829	2485132	80	True				
ANR	2485271	Statement	define	51:1:833:838	2485132	81	True				
ANR	2485272	Statement	RRR_S	51:8:840:844	2485132	82	True				
ANR	2485273	Statement	(	51:14:846:846	2485132	83	True				
ANR	2485274	Statement	(	51:15:847:847	2485132	84	True				
ANR	2485275	Statement	(	51:16:848:848	2485132	85	True				
ANR	2485276	Statement	b1	51:17:849:850	2485132	86	True				
ANR	2485277	Statement	)	51:19:851:851	2485132	87	True				
ANR	2485278	Statement	&	51:21:853:853	2485132	88	True				
ANR	2485279	Statement	0xf0	51:23:855:858	2485132	89	True				
ANR	2485280	Statement	)	51:27:859:859	2485132	90	True				
ANR	2485281	Statement	>>	51:29:861:862	2485132	91	True				
ANR	2485282	Statement	4	51:32:864:864	2485132	92	True				
ANR	2485283	Statement	)	51:33:865:865	2485132	93	True				
ANR	2485284	Statement	define	53:1:869:874	2485132	94	True				
ANR	2485285	Statement	RRR_T	53:8:876:880	2485132	95	True				
ANR	2485286	Statement	(	53:14:882:882	2485132	96	True				
ANR	2485287	Statement	(	53:15:883:883	2485132	97	True				
ANR	2485288	Statement	b0	53:16:884:885	2485132	98	True				
ANR	2485289	Statement	)	53:18:886:886	2485132	99	True				
ANR	2485290	Statement	&	53:20:888:888	2485132	100	True				
ANR	2485291	Statement	0xf	53:22:890:892	2485132	101	True				
ANR	2485292	Statement	)	53:25:893:893	2485132	102	True				
ANR	2485293	Statement	define	71:1:1104:1109	2485132	103	True				
ANR	2485294	Statement	RRR_X	71:8:1111:1115	2485132	104	True				
ANR	2485295	Statement	(	71:14:1117:1117	2485132	105	True				
ANR	2485296	Statement	(	71:15:1118:1118	2485132	106	True				
ANR	2485297	Statement	RRR_R	71:16:1119:1123	2485132	107	True				
ANR	2485298	Statement	&	71:22:1125:1125	2485132	108	True				
ANR	2485299	Statement	0x4	71:24:1127:1129	2485132	109	True				
ANR	2485300	Statement	)	71:27:1130:1130	2485132	110	True				
ANR	2485301	Statement	>>	71:29:1132:1133	2485132	111	True				
ANR	2485302	Statement	2	71:32:1135:1135	2485132	112	True				
ANR	2485303	Statement	)	71:33:1136:1136	2485132	113	True				
ANR	2485304	Statement	define	73:1:1140:1145	2485132	114	True				
ANR	2485305	Statement	RRR_Y	73:8:1147:1151	2485132	115	True				
ANR	2485306	Statement	(	73:14:1153:1153	2485132	116	True				
ANR	2485307	Statement	(	73:15:1154:1154	2485132	117	True				
ANR	2485308	Statement	RRR_T	73:16:1155:1159	2485132	118	True				
ANR	2485309	Statement	&	73:22:1161:1161	2485132	119	True				
ANR	2485310	Statement	0x4	73:24:1163:1165	2485132	120	True				
ANR	2485311	Statement	)	73:27:1166:1166	2485132	121	True				
ANR	2485312	Statement	>>	73:29:1168:1169	2485132	122	True				
ANR	2485313	Statement	2	73:32:1171:1171	2485132	123	True				
ANR	2485314	Statement	)	73:33:1172:1172	2485132	124	True				
ANR	2485315	Statement	define	75:1:1176:1181	2485132	125	True				
ANR	2485316	Statement	RRR_W	75:8:1183:1187	2485132	126	True				
ANR	2485317	Statement	(	75:14:1189:1189	2485132	127	True				
ANR	2485318	Statement	RRR_R	75:15:1190:1194	2485132	128	True				
ANR	2485319	Statement	&	75:21:1196:1196	2485132	129	True				
ANR	2485320	Statement	0x3	75:23:1198:1200	2485132	130	True				
ANR	2485321	Statement	)	75:26:1201:1201	2485132	131	True				
ANR	2485322	Statement	define	79:1:1207:1212	2485132	132	True				
ANR	2485323	Statement	RRRN_R	79:8:1214:1219	2485132	133	True				
ANR	2485324	Statement	RRR_R	79:15:1221:1225	2485132	134	True				
ANR	2485325	Statement	define	81:1:1229:1234	2485132	135	True				
ANR	2485326	Statement	RRRN_S	81:8:1236:1241	2485132	136	True				
ANR	2485327	Statement	RRR_S	81:15:1243:1247	2485132	137	True				
ANR	2485328	Statement	define	83:1:1251:1256	2485132	138	True				
ANR	2485329	Statement	RRRN_T	83:8:1258:1263	2485132	139	True				
ANR	2485330	Statement	RRR_T	83:15:1265:1269	2485132	140	True				
ANR	2485331	Statement	define	87:1:1275:1280	2485132	141	True				
ANR	2485332	Statement	RRI4_R	87:8:1282:1287	2485132	142	True				
ANR	2485333	Statement	RRR_R	87:15:1289:1293	2485132	143	True				
ANR	2485334	Statement	define	89:1:1297:1302	2485132	144	True				
ANR	2485335	Statement	RRI4_S	89:8:1304:1309	2485132	145	True				
ANR	2485336	Statement	RRR_S	89:15:1311:1315	2485132	146	True				
ANR	2485337	Statement	define	91:1:1319:1324	2485132	147	True				
ANR	2485338	Statement	RRI4_T	91:8:1326:1331	2485132	148	True				
ANR	2485339	Statement	RRR_T	91:15:1333:1337	2485132	149	True				
ANR	2485340	Statement	define	95:1:1372:1377	2485132	150	True				
ANR	2485341	Statement	RRI4_IMM4	95:8:1379:1387	2485132	151	True				
ANR	2485342	Statement	(	95:18:1389:1389	2485132	152	True				
ANR	2485343	Statement	(	95:19:1390:1390	2485132	153	True				
ANR	2485344	Statement	b2	95:20:1391:1392	2485132	154	True				
ANR	2485345	Statement	)	95:22:1393:1393	2485132	155	True				
ANR	2485346	Statement	&	95:24:1395:1395	2485132	156	True				
ANR	2485347	Statement	0xf	95:26:1397:1399	2485132	157	True				
ANR	2485348	Statement	)	95:29:1400:1400	2485132	158	True				
ANR	2485349	Statement	define	105:1:1461:1466	2485132	159	True				
ANR	2485350	Statement	RRI8_R	105:8:1468:1473	2485132	160	True				
ANR	2485351	Statement	RRR_R	105:15:1475:1479	2485132	161	True				
ANR	2485352	Statement	define	107:1:1483:1488	2485132	162	True				
ANR	2485353	Statement	RRI8_S	107:8:1490:1495	2485132	163	True				
ANR	2485354	Statement	RRR_S	107:15:1497:1501	2485132	164	True				
ANR	2485355	Statement	define	109:1:1505:1510	2485132	165	True				
ANR	2485356	Statement	RRI8_T	109:8:1512:1517	2485132	166	True				
ANR	2485357	Statement	RRR_T	109:15:1519:1523	2485132	167	True				
ANR	2485358	Statement	define	111:1:1527:1532	2485132	168	True				
ANR	2485359	Statement	RRI8_IMM8	111:8:1534:1542	2485132	169	True				
ANR	2485360	Statement	(	111:18:1544:1544	2485132	170	True				
ANR	2485361	Statement	b2	111:19:1545:1546	2485132	171	True				
ANR	2485362	Statement	)	111:21:1547:1547	2485132	172	True				
ANR	2485363	Statement	define	113:1:1551:1556	2485132	173	True				
ANR	2485364	Statement	RRI8_IMM8_SE	113:8:1558:1569	2485132	174	True				
ANR	2485365	Statement	(	113:21:1571:1571	2485132	175	True				
ANR	2485366	Statement	(	113:22:1572:1572	2485132	176	True				
ANR	2485367	Statement	(	113:23:1573:1573	2485132	177	True				
ANR	2485368	Statement	(	113:24:1574:1574	2485132	178	True				
ANR	2485369	Statement	b2	113:25:1575:1576	2485132	179	True				
ANR	2485370	Statement	)	113:27:1577:1577	2485132	180	True				
ANR	2485371	Statement	&	113:29:1579:1579	2485132	181	True				
ANR	2485372	Statement	0x80	113:31:1581:1584	2485132	182	True				
ANR	2485373	Statement	)	113:35:1585:1585	2485132	183	True				
ANR	2485374	Statement	?	113:37:1587:1587	2485132	184	True				
ANR	2485375	Label	0xffffff00 :	113:39:1589:1600	2485132	185	True				
ANR	2485376	Statement	0	113:52:1602:1602	2485132	186	True				
ANR	2485377	Statement	)	113:53:1603:1603	2485132	187	True				
ANR	2485378	Statement	|	113:55:1605:1605	2485132	188	True				
ANR	2485379	Statement	RRI8_IMM8	113:57:1607:1615	2485132	189	True				
ANR	2485380	Statement	)	113:66:1616:1616	2485132	190	True				
ANR	2485381	Statement	define	119:1:1653:1658	2485132	191	True				
ANR	2485382	Statement	RI16_IMM16	119:8:1660:1669	2485132	192	True				
ANR	2485383	Statement	(	119:19:1671:1671	2485132	193	True				
ANR	2485384	Statement	(	119:20:1672:1672	2485132	194	True				
ANR	2485385	Statement	(	119:21:1673:1673	2485132	195	True				
ANR	2485386	Statement	b1	119:22:1674:1675	2485132	196	True				
ANR	2485387	Statement	)	119:24:1676:1676	2485132	197	True				
ANR	2485388	Statement	<<	119:26:1678:1679	2485132	198	True				
ANR	2485389	Statement	8	119:29:1681:1681	2485132	199	True				
ANR	2485390	Statement	)	119:30:1682:1682	2485132	200	True				
ANR	2485391	Statement	|	119:32:1684:1684	2485132	201	True				
ANR	2485392	Statement	(	119:34:1686:1686	2485132	202	True				
ANR	2485393	Statement	b2	119:35:1687:1688	2485132	203	True				
ANR	2485394	Statement	)	119:37:1689:1689	2485132	204	True				
ANR	2485395	Statement	)	119:38:1690:1690	2485132	205	True				
ANR	2485396	Statement	define	131:1:1783:1788	2485132	206	True				
ANR	2485397	Statement	CALL_N	131:8:1790:1795	2485132	207	True				
ANR	2485398	Statement	(	131:15:1797:1797	2485132	208	True				
ANR	2485399	Statement	(	131:16:1798:1798	2485132	209	True				
ANR	2485400	Statement	(	131:17:1799:1799	2485132	210	True				
ANR	2485401	Statement	b0	131:18:1800:1801	2485132	211	True				
ANR	2485402	Statement	)	131:20:1802:1802	2485132	212	True				
ANR	2485403	Statement	&	131:22:1804:1804	2485132	213	True				
ANR	2485404	Statement	0xc	131:24:1806:1808	2485132	214	True				
ANR	2485405	Statement	)	131:27:1809:1809	2485132	215	True				
ANR	2485406	Statement	>>	131:29:1811:1812	2485132	216	True				
ANR	2485407	Statement	2	131:32:1814:1814	2485132	217	True				
ANR	2485408	Statement	)	131:33:1815:1815	2485132	218	True				
ANR	2485409	Statement	define	133:1:1819:1824	2485132	219	True				
ANR	2485410	Statement	CALL_OFFSET	133:8:1826:1836	2485132	220	True				
ANR	2485411	Statement	(	133:20:1838:1838	2485132	221	True				
ANR	2485412	Statement	(	133:21:1839:1839	2485132	222	True				
ANR	2485413	Statement	(	133:22:1840:1840	2485132	223	True				
ANR	2485414	Statement	(	133:23:1841:1841	2485132	224	True				
ANR	2485415	Statement	b0	133:24:1842:1843	2485132	225	True				
ANR	2485416	Statement	)	133:26:1844:1844	2485132	226	True				
ANR	2485417	Statement	&	133:28:1846:1846	2485132	227	True				
ANR	2485418	Statement	0x3	133:30:1848:1850	2485132	228	True				
ANR	2485419	Statement	)	133:33:1851:1851	2485132	229	True				
ANR	2485420	Statement	<<	133:35:1853:1854	2485132	230	True				
ANR	2485421	Statement	16	133:38:1856:1857	2485132	231	True				
ANR	2485422	Statement	)	133:40:1858:1858	2485132	232	True				
ANR	2485423	Statement	|	133:42:1860:1860	2485132	233	True				
ANR	2485424	Statement	(	133:44:1862:1862	2485132	234	True				
ANR	2485425	Statement	(	133:45:1863:1863	2485132	235	True				
ANR	2485426	Statement	b1	133:46:1864:1865	2485132	236	True				
ANR	2485427	Statement	)	133:48:1866:1866	2485132	237	True				
ANR	2485428	Statement	<<	133:50:1868:1869	2485132	238	True				
ANR	2485429	Statement	8	133:53:1871:1871	2485132	239	True				
ANR	2485430	Statement	)	133:54:1872:1872	2485132	240	True				
ANR	2485431	Statement	|	133:56:1874:1874	2485132	241	True				
ANR	2485432	Statement	(	133:58:1876:1876	2485132	242	True				
ANR	2485433	Statement	b2	133:59:1877:1878	2485132	243	True				
ANR	2485434	Statement	)	133:61:1879:1879	2485132	244	True				
ANR	2485435	Statement	)	133:62:1880:1880	2485132	245	True				
ANR	2485436	Statement	define	143:1:2009:2014	2485132	246	True				
ANR	2485437	Statement	CALL_OFFSET_SE	143:8:2016:2029	2485132	247	True				
ANR	2485438	Statement	(	145:4:2038:2038	2485132	248	True				
ANR	2485439	Statement	(	145:5:2039:2039	2485132	249	True				
ANR	2485440	Statement	(	145:6:2040:2040	2485132	250	True				
ANR	2485441	Statement	CALL_OFFSET	145:7:2041:2051	2485132	251	True				
ANR	2485442	Statement	&	145:19:2053:2053	2485132	252	True				
ANR	2485443	Statement	0x20000	145:21:2055:2061	2485132	253	True				
ANR	2485444	Statement	)	145:28:2062:2062	2485132	254	True				
ANR	2485445	Statement	?	145:30:2064:2064	2485132	255	True				
ANR	2485446	Label	0xfffc0000 :	145:32:2066:2077	2485132	256	True				
ANR	2485447	Statement	0	145:45:2079:2079	2485132	257	True				
ANR	2485448	Statement	)	145:46:2080:2080	2485132	258	True				
ANR	2485449	Statement	|	145:48:2082:2082	2485132	259	True				
ANR	2485450	Statement	CALL_OFFSET	145:50:2084:2094	2485132	260	True				
ANR	2485451	Statement	)	145:61:2095:2095	2485132	261	True				
ANR	2485452	Statement	define	149:1:2101:2106	2485132	262	True				
ANR	2485453	Statement	CALLX_N	149:8:2108:2114	2485132	263	True				
ANR	2485454	Statement	CALL_N	149:16:2116:2121	2485132	264	True				
ANR	2485455	Statement	define	153:1:2156:2161	2485132	265	True				
ANR	2485456	Statement	CALLX_M	153:8:2163:2169	2485132	266	True				
ANR	2485457	Statement	(	153:16:2171:2171	2485132	267	True				
ANR	2485458	Statement	(	153:17:2172:2172	2485132	268	True				
ANR	2485459	Statement	b0	153:18:2173:2174	2485132	269	True				
ANR	2485460	Statement	)	153:20:2175:2175	2485132	270	True				
ANR	2485461	Statement	&	153:22:2177:2177	2485132	271	True				
ANR	2485462	Statement	0x3	153:24:2179:2181	2485132	272	True				
ANR	2485463	Statement	)	153:27:2182:2182	2485132	273	True				
ANR	2485464	Statement	define	161:1:2239:2244	2485132	274	True				
ANR	2485465	Statement	CALLX_S	161:8:2246:2252	2485132	275	True				
ANR	2485466	Statement	RRR_S	161:16:2254:2258	2485132	276	True				
ANR	2485467	Statement	define	165:1:2264:2269	2485132	277	True				
ANR	2485468	Statement	BRI12_M	165:8:2271:2277	2485132	278	True				
ANR	2485469	Statement	CALLX_M	165:16:2279:2285	2485132	279	True				
ANR	2485470	Statement	define	167:1:2289:2294	2485132	280	True				
ANR	2485471	Statement	BRI12_S	167:8:2296:2302	2485132	281	True				
ANR	2485472	Statement	RRR_S	167:16:2304:2308	2485132	282	True				
ANR	2485473	Statement	define	171:1:2343:2348	2485132	283	True				
ANR	2485474	Statement	BRI12_IMM12	171:8:2350:2360	2485132	284	True				
ANR	2485475	Statement	(	171:20:2362:2362	2485132	285	True				
ANR	2485476	Statement	(	171:21:2363:2363	2485132	286	True				
ANR	2485477	Statement	(	171:22:2364:2364	2485132	287	True				
ANR	2485478	Statement	(	171:23:2365:2365	2485132	288	True				
ANR	2485479	Statement	b1	171:24:2366:2367	2485132	289	True				
ANR	2485480	Statement	)	171:26:2368:2368	2485132	290	True				
ANR	2485481	Statement	&	171:28:2370:2370	2485132	291	True				
ANR	2485482	Statement	0xf	171:30:2372:2374	2485132	292	True				
ANR	2485483	Statement	)	171:33:2375:2375	2485132	293	True				
ANR	2485484	Statement	<<	171:35:2377:2378	2485132	294	True				
ANR	2485485	Statement	8	171:38:2380:2380	2485132	295	True				
ANR	2485486	Statement	)	171:39:2381:2381	2485132	296	True				
ANR	2485487	Statement	|	171:41:2383:2383	2485132	297	True				
ANR	2485488	Statement	(	171:43:2385:2385	2485132	298	True				
ANR	2485489	Statement	b2	171:44:2386:2387	2485132	299	True				
ANR	2485490	Statement	)	171:46:2388:2388	2485132	300	True				
ANR	2485491	Statement	)	171:47:2389:2389	2485132	301	True				
ANR	2485492	Statement	define	179:1:2466:2471	2485132	302	True				
ANR	2485493	Statement	BRI12_IMM12_SE	179:8:2473:2486	2485132	303	True				
ANR	2485494	Statement	(	179:23:2488:2488	2485132	304	True				
ANR	2485495	Statement	(	179:24:2489:2489	2485132	305	True				
ANR	2485496	Statement	(	179:25:2490:2490	2485132	306	True				
ANR	2485497	Statement	BRI12_IMM12	179:26:2491:2501	2485132	307	True				
ANR	2485498	Statement	&	179:38:2503:2503	2485132	308	True				
ANR	2485499	Statement	0x800	179:40:2505:2509	2485132	309	True				
ANR	2485500	Statement	)	179:45:2510:2510	2485132	310	True				
ANR	2485501	Statement	?	179:47:2512:2512	2485132	311	True				
ANR	2485502	Label	0xfffff000 :	179:49:2514:2525	2485132	312	True				
ANR	2485503	Statement	0	179:62:2527:2527	2485132	313	True				
ANR	2485504	Statement	)	179:63:2528:2528	2485132	314	True				
ANR	2485505	Statement	|	179:65:2530:2530	2485132	315	True				
ANR	2485506	Statement	BRI12_IMM12	179:67:2532:2542	2485132	316	True				
ANR	2485507	Statement	)	179:78:2543:2543	2485132	317	True				
ANR	2485508	Statement	define	183:1:2549:2554	2485132	318	True				
ANR	2485509	Statement	BRI8_M	183:8:2556:2561	2485132	319	True				
ANR	2485510	Statement	BRI12_M	183:15:2563:2569	2485132	320	True				
ANR	2485511	Statement	define	185:1:2573:2578	2485132	321	True				
ANR	2485512	Statement	BRI8_R	185:8:2580:2585	2485132	322	True				
ANR	2485513	Statement	RRI8_R	185:15:2587:2592	2485132	323	True				
ANR	2485514	Statement	define	187:1:2596:2601	2485132	324	True				
ANR	2485515	Statement	BRI8_S	187:8:2603:2608	2485132	325	True				
ANR	2485516	Statement	RRI8_S	187:15:2610:2615	2485132	326	True				
ANR	2485517	Statement	define	189:1:2619:2624	2485132	327	True				
ANR	2485518	Statement	BRI8_IMM8	189:8:2626:2634	2485132	328	True				
ANR	2485519	Statement	RRI8_IMM8	189:18:2636:2644	2485132	329	True				
ANR	2485520	Statement	define	191:1:2648:2653	2485132	330	True				
ANR	2485521	Statement	BRI8_IMM8_SE	191:8:2655:2666	2485132	331	True				
ANR	2485522	Statement	RRI8_IMM8_SE	191:21:2668:2679	2485132	332	True				
ANR	2485523	Statement	define	195:1:2685:2690	2485132	333	True				
ANR	2485524	Statement	RSR_SR	195:8:2692:2697	2485132	334	True				
ANR	2485525	Statement	(	195:15:2699:2699	2485132	335	True				
ANR	2485526	Statement	b1	195:16:2700:2701	2485132	336	True				
ANR	2485527	Statement	)	195:18:2702:2702	2485132	337	True				
ANR	2485528	IdentifierDeclStatement	"uint8_t b0 = cpu_ldub_code ( env , dc -> pc ) ;"	199:4:2711:2750	2485132	338	True				
ANR	2485529	IdentifierDecl	"b0 = cpu_ldub_code ( env , dc -> pc )"		2485132	0					
ANR	2485530	IdentifierDeclType	uint8_t		2485132	0					
ANR	2485531	Identifier	b0		2485132	1					
ANR	2485532	AssignmentExpression	"b0 = cpu_ldub_code ( env , dc -> pc )"		2485132	2		=			
ANR	2485533	Identifier	b0		2485132	0					
ANR	2485534	CallExpression	"cpu_ldub_code ( env , dc -> pc )"		2485132	1					
ANR	2485535	Callee	cpu_ldub_code		2485132	0					
ANR	2485536	Identifier	cpu_ldub_code		2485132	0					
ANR	2485537	ArgumentList	env		2485132	1					
ANR	2485538	Argument	env		2485132	0					
ANR	2485539	Identifier	env		2485132	0					
ANR	2485540	Argument	dc -> pc		2485132	1					
ANR	2485541	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2485542	Identifier	dc		2485132	0					
ANR	2485543	Identifier	pc		2485132	1					
ANR	2485544	IdentifierDeclStatement	"uint8_t b1 = cpu_ldub_code ( env , dc -> pc + 1 ) ;"	201:4:2757:2800	2485132	339	True				
ANR	2485545	IdentifierDecl	"b1 = cpu_ldub_code ( env , dc -> pc + 1 )"		2485132	0					
ANR	2485546	IdentifierDeclType	uint8_t		2485132	0					
ANR	2485547	Identifier	b1		2485132	1					
ANR	2485548	AssignmentExpression	"b1 = cpu_ldub_code ( env , dc -> pc + 1 )"		2485132	2		=			
ANR	2485549	Identifier	b1		2485132	0					
ANR	2485550	CallExpression	"cpu_ldub_code ( env , dc -> pc + 1 )"		2485132	1					
ANR	2485551	Callee	cpu_ldub_code		2485132	0					
ANR	2485552	Identifier	cpu_ldub_code		2485132	0					
ANR	2485553	ArgumentList	env		2485132	1					
ANR	2485554	Argument	env		2485132	0					
ANR	2485555	Identifier	env		2485132	0					
ANR	2485556	Argument	dc -> pc + 1		2485132	1					
ANR	2485557	AdditiveExpression	dc -> pc + 1		2485132	0		+			
ANR	2485558	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2485559	Identifier	dc		2485132	0					
ANR	2485560	Identifier	pc		2485132	1					
ANR	2485561	PrimaryExpression	1		2485132	1					
ANR	2485562	IdentifierDeclStatement	uint8_t b2 = 0 ;	203:4:2807:2821	2485132	340	True				
ANR	2485563	IdentifierDecl	b2 = 0		2485132	0					
ANR	2485564	IdentifierDeclType	uint8_t		2485132	0					
ANR	2485565	Identifier	b2		2485132	1					
ANR	2485566	AssignmentExpression	b2 = 0		2485132	2		=			
ANR	2485567	Identifier	b2		2485132	0					
ANR	2485568	PrimaryExpression	0		2485132	1					
ANR	2485569	IdentifierDeclStatement	unsigned len = xtensa_op0_insn_len ( OP0 ) ;	205:4:2828:2867	2485132	341	True				
ANR	2485570	IdentifierDecl	len = xtensa_op0_insn_len ( OP0 )		2485132	0					
ANR	2485571	IdentifierDeclType	unsigned		2485132	0					
ANR	2485572	Identifier	len		2485132	1					
ANR	2485573	AssignmentExpression	len = xtensa_op0_insn_len ( OP0 )		2485132	2		=			
ANR	2485574	Identifier	len		2485132	0					
ANR	2485575	CallExpression	xtensa_op0_insn_len ( OP0 )		2485132	1					
ANR	2485576	Callee	xtensa_op0_insn_len		2485132	0					
ANR	2485577	Identifier	xtensa_op0_insn_len		2485132	0					
ANR	2485578	ArgumentList	OP0		2485132	1					
ANR	2485579	Argument	OP0		2485132	0					
ANR	2485580	Identifier	OP0		2485132	0					
ANR	2485581	Statement	static	209:4:2876:2881	2485132	342	True				
ANR	2485582	IdentifierDeclStatement	"const uint32_t B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 } ;"	209:11:2883:2992	2485132	343	True				
ANR	2485583	IdentifierDecl	"B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2485132	0					
ANR	2485584	IdentifierDeclType	const uint32_t [ ]		2485132	0					
ANR	2485585	Identifier	B4CONST		2485132	1					
ANR	2485586	AssignmentExpression	"B4CONST [ ] = { 0xffffffff , 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2485132	2		=			
ANR	2485587	Identifier	B4CONST		2485132	0					
ANR	2485588	InitializerList	0xffffffff		2485132	1					
ANR	2485589	PrimaryExpression	0xffffffff		2485132	0					
ANR	2485590	PrimaryExpression	1		2485132	1					
ANR	2485591	PrimaryExpression	2		2485132	2					
ANR	2485592	PrimaryExpression	3		2485132	3					
ANR	2485593	PrimaryExpression	4		2485132	4					
ANR	2485594	PrimaryExpression	5		2485132	5					
ANR	2485595	PrimaryExpression	6		2485132	6					
ANR	2485596	PrimaryExpression	7		2485132	7					
ANR	2485597	PrimaryExpression	8		2485132	8					
ANR	2485598	PrimaryExpression	10		2485132	9					
ANR	2485599	PrimaryExpression	12		2485132	10					
ANR	2485600	PrimaryExpression	16		2485132	11					
ANR	2485601	PrimaryExpression	32		2485132	12					
ANR	2485602	PrimaryExpression	64		2485132	13					
ANR	2485603	PrimaryExpression	128		2485132	14					
ANR	2485604	PrimaryExpression	256		2485132	15					
ANR	2485605	Statement	static	217:4:3001:3006	2485132	344	True				
ANR	2485606	IdentifierDeclStatement	"const uint32_t B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 } ;"	217:11:3008:3117	2485132	345	True				
ANR	2485607	IdentifierDecl	"B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2485132	0					
ANR	2485608	IdentifierDeclType	const uint32_t [ ]		2485132	0					
ANR	2485609	Identifier	B4CONSTU		2485132	1					
ANR	2485610	AssignmentExpression	"B4CONSTU [ ] = { 32768 , 65536 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 10 , 12 , 16 , 32 , 64 , 128 , 256 }"		2485132	2		=			
ANR	2485611	Identifier	B4CONSTU		2485132	0					
ANR	2485612	InitializerList	32768		2485132	1					
ANR	2485613	PrimaryExpression	32768		2485132	0					
ANR	2485614	PrimaryExpression	65536		2485132	1					
ANR	2485615	PrimaryExpression	2		2485132	2					
ANR	2485616	PrimaryExpression	3		2485132	3					
ANR	2485617	PrimaryExpression	4		2485132	4					
ANR	2485618	PrimaryExpression	5		2485132	5					
ANR	2485619	PrimaryExpression	6		2485132	6					
ANR	2485620	PrimaryExpression	7		2485132	7					
ANR	2485621	PrimaryExpression	8		2485132	8					
ANR	2485622	PrimaryExpression	10		2485132	9					
ANR	2485623	PrimaryExpression	12		2485132	10					
ANR	2485624	PrimaryExpression	16		2485132	11					
ANR	2485625	PrimaryExpression	32		2485132	12					
ANR	2485626	PrimaryExpression	64		2485132	13					
ANR	2485627	PrimaryExpression	128		2485132	14					
ANR	2485628	PrimaryExpression	256		2485132	15					
ANR	2485629	SwitchStatement	switch ( len )		2485132	346					
ANR	2485630	Condition	len	225:12:3134:3136	2485132	0	True				
ANR	2485631	Identifier	len		2485132	0					
ANR	2485632	CompoundStatement		223:17:3068:3068	2485132	1					
ANR	2485633	Label	case 2 :	227:4:3146:3152	2485132	0	True				
ANR	2485634	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_CODE_DENSITY )	229:8:3163:3201	2485132	1	True				
ANR	2485635	CallExpression	HAS_OPTION ( XTENSA_OPTION_CODE_DENSITY )		2485132	0					
ANR	2485636	Callee	HAS_OPTION		2485132	0					
ANR	2485637	Identifier	HAS_OPTION		2485132	0					
ANR	2485638	ArgumentList	XTENSA_OPTION_CODE_DENSITY		2485132	1					
ANR	2485639	Argument	XTENSA_OPTION_CODE_DENSITY		2485132	0					
ANR	2485640	Identifier	XTENSA_OPTION_CODE_DENSITY		2485132	0					
ANR	2485641	BreakStatement	break ;	231:8:3212:3217	2485132	2	True				
ANR	2485642	Label	case 3 :	235:4:3226:3232	2485132	3	True				
ANR	2485643	ExpressionStatement	"b2 = cpu_ldub_code ( env , dc -> pc + 2 )"	237:8:3243:3278	2485132	4	True				
ANR	2485644	AssignmentExpression	"b2 = cpu_ldub_code ( env , dc -> pc + 2 )"		2485132	0		=			
ANR	2485645	Identifier	b2		2485132	0					
ANR	2485646	CallExpression	"cpu_ldub_code ( env , dc -> pc + 2 )"		2485132	1					
ANR	2485647	Callee	cpu_ldub_code		2485132	0					
ANR	2485648	Identifier	cpu_ldub_code		2485132	0					
ANR	2485649	ArgumentList	env		2485132	1					
ANR	2485650	Argument	env		2485132	0					
ANR	2485651	Identifier	env		2485132	0					
ANR	2485652	Argument	dc -> pc + 2		2485132	1					
ANR	2485653	AdditiveExpression	dc -> pc + 2		2485132	0		+			
ANR	2485654	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2485655	Identifier	dc		2485132	0					
ANR	2485656	Identifier	pc		2485132	1					
ANR	2485657	PrimaryExpression	2		2485132	1					
ANR	2485658	BreakStatement	break ;	239:8:3289:3294	2485132	5	True				
ANR	2485659	Label	default :	243:4:3303:3310	2485132	6	True				
ANR	2485660	Identifier	default		2485132	0					
ANR	2485661	ExpressionStatement	RESERVED ( )	245:8:3321:3331	2485132	7	True				
ANR	2485662	CallExpression	RESERVED ( )		2485132	0					
ANR	2485663	Callee	RESERVED		2485132	0					
ANR	2485664	Identifier	RESERVED		2485132	0					
ANR	2485665	ArgumentList			2485132	1					
ANR	2485666	ExpressionStatement	dc -> next_pc = dc -> pc + len	249:4:3345:3371	2485132	347	True				
ANR	2485667	AssignmentExpression	dc -> next_pc = dc -> pc + len		2485132	0		=			
ANR	2485668	PtrMemberAccess	dc -> next_pc		2485132	0					
ANR	2485669	Identifier	dc		2485132	0					
ANR	2485670	Identifier	next_pc		2485132	1					
ANR	2485671	AdditiveExpression	dc -> pc + len		2485132	1		+			
ANR	2485672	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2485673	Identifier	dc		2485132	0					
ANR	2485674	Identifier	pc		2485132	1					
ANR	2485675	Identifier	len		2485132	1					
ANR	2485676	SwitchStatement	switch ( OP0 )		2485132	348					
ANR	2485677	Condition	OP0	253:12:3388:3390	2485132	0	True				
ANR	2485678	Identifier	OP0		2485132	0					
ANR	2485679	CompoundStatement		251:17:3322:3322	2485132	1					
ANR	2485680	Label	case 0 :	255:4:3400:3406	2485132	0	True				
ANR	2485681	SwitchStatement	switch ( OP1 )		2485132	1					
ANR	2485682	Condition	OP1	257:16:3434:3436	2485132	0	True				
ANR	2485683	Identifier	OP1		2485132	0					
ANR	2485684	CompoundStatement		255:21:3368:3368	2485132	1					
ANR	2485685	Label	case 0 :	259:8:3450:3456	2485132	0	True				
ANR	2485686	SwitchStatement	switch ( OP2 )		2485132	1					
ANR	2485687	Condition	OP2	261:20:3488:3490	2485132	0	True				
ANR	2485688	Identifier	OP2		2485132	0					
ANR	2485689	CompoundStatement		259:25:3422:3422	2485132	1					
ANR	2485690	Label	case 0 :	263:12:3508:3514	2485132	0	True				
ANR	2485691	IfStatement	if ( ( RRR_R & 0xc ) == 0x8 )		2485132	1					
ANR	2485692	Condition	( RRR_R & 0xc ) == 0x8	265:20:3545:3564	2485132	0	True				
ANR	2485693	EqualityExpression	( RRR_R & 0xc ) == 0x8		2485132	0		==			
ANR	2485694	BitAndExpression	RRR_R & 0xc		2485132	0		&			
ANR	2485695	Identifier	RRR_R		2485132	0					
ANR	2485696	PrimaryExpression	0xc		2485132	1					
ANR	2485697	PrimaryExpression	0x8		2485132	1					
ANR	2485698	CompoundStatement		263:42:3496:3496	2485132	1					
ANR	2485699	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	267:20:3590:3623	2485132	0	True				
ANR	2485700	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2485132	0					
ANR	2485701	Callee	HAS_OPTION		2485132	0					
ANR	2485702	Identifier	HAS_OPTION		2485132	0					
ANR	2485703	ArgumentList	XTENSA_OPTION_BOOLEAN		2485132	1					
ANR	2485704	Argument	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2485705	Identifier	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2485706	SwitchStatement	switch ( RRR_R )		2485132	2					
ANR	2485707	Condition	RRR_R	273:24:3671:3675	2485132	0	True				
ANR	2485708	Identifier	RRR_R		2485132	0					
ANR	2485709	CompoundStatement		271:31:3607:3607	2485132	1					
ANR	2485710	Label	case 0 :	275:16:3697:3703	2485132	0	True				
ANR	2485711	SwitchStatement	switch ( CALLX_M )		2485132	1					
ANR	2485712	Condition	CALLX_M	277:28:3743:3749	2485132	0	True				
ANR	2485713	Identifier	CALLX_M		2485132	0					
ANR	2485714	CompoundStatement		275:37:3681:3681	2485132	1					
ANR	2485715	Label	case 0 :	279:20:3775:3781	2485132	0	True				
ANR	2485716	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	281:24:3816:3866	2485132	1	True				
ANR	2485717	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2485132	0					
ANR	2485718	Callee	gen_exception_cause		2485132	0					
ANR	2485719	Identifier	gen_exception_cause		2485132	0					
ANR	2485720	ArgumentList	dc		2485132	1					
ANR	2485721	Argument	dc		2485132	0					
ANR	2485722	Identifier	dc		2485132	0					
ANR	2485723	Argument	ILLEGAL_INSTRUCTION_CAUSE		2485132	1					
ANR	2485724	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2485132	0					
ANR	2485725	BreakStatement	break ;	283:24:3893:3898	2485132	2	True				
ANR	2485726	Label	case 1 :	287:20:3923:3929	2485132	3	True				
ANR	2485727	ExpressionStatement	RESERVED ( )	289:24:3969:3979	2485132	4	True				
ANR	2485728	CallExpression	RESERVED ( )		2485132	0					
ANR	2485729	Callee	RESERVED		2485132	0					
ANR	2485730	Identifier	RESERVED		2485132	0					
ANR	2485731	ArgumentList			2485132	1					
ANR	2485732	BreakStatement	break ;	291:24:4006:4011	2485132	5	True				
ANR	2485733	Label	case 2 :	295:20:4036:4042	2485132	6	True				
ANR	2485734	SwitchStatement	switch ( CALLX_N )		2485132	7					
ANR	2485735	Condition	CALLX_N	297:32:4084:4090	2485132	0	True				
ANR	2485736	Identifier	CALLX_N		2485132	0					
ANR	2485737	CompoundStatement		295:41:4022:4022	2485132	1					
ANR	2485738	Label	case 0 :	299:24:4120:4126	2485132	0	True				
ANR	2485739	Label	case 2 :	301:24:4161:4167	2485132	1	True				
ANR	2485740	IfStatement	"if ( gen_window_check1 ( dc , CALLX_S ) )"		2485132	2					
ANR	2485741	Condition	"gen_window_check1 ( dc , CALLX_S )"	303:32:4209:4238	2485132	0	True				
ANR	2485742	CallExpression	"gen_window_check1 ( dc , CALLX_S )"		2485132	0					
ANR	2485743	Callee	gen_window_check1		2485132	0					
ANR	2485744	Identifier	gen_window_check1		2485132	0					
ANR	2485745	ArgumentList	dc		2485132	1					
ANR	2485746	Argument	dc		2485132	0					
ANR	2485747	Identifier	dc		2485132	0					
ANR	2485748	Argument	CALLX_S		2485132	1					
ANR	2485749	Identifier	CALLX_S		2485132	0					
ANR	2485750	CompoundStatement		301:64:4170:4170	2485132	1					
ANR	2485751	ExpressionStatement	"gen_jump ( dc , cpu_R [ CALLX_S ] )"	305:32:4276:4304	2485132	0	True				
ANR	2485752	CallExpression	"gen_jump ( dc , cpu_R [ CALLX_S ] )"		2485132	0					
ANR	2485753	Callee	gen_jump		2485132	0					
ANR	2485754	Identifier	gen_jump		2485132	0					
ANR	2485755	ArgumentList	dc		2485132	1					
ANR	2485756	Argument	dc		2485132	0					
ANR	2485757	Identifier	dc		2485132	0					
ANR	2485758	Argument	cpu_R [ CALLX_S ]		2485132	1					
ANR	2485759	ArrayIndexing	cpu_R [ CALLX_S ]		2485132	0					
ANR	2485760	Identifier	cpu_R		2485132	0					
ANR	2485761	Identifier	CALLX_S		2485132	1					
ANR	2485762	BreakStatement	break ;	309:28:4366:4371	2485132	3	True				
ANR	2485763	Label	case 1 :	313:24:4400:4406	2485132	4	True				
ANR	2485764	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	315:28:4447:4490	2485132	5	True				
ANR	2485765	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2485766	Callee	HAS_OPTION		2485132	0					
ANR	2485767	Identifier	HAS_OPTION		2485132	0					
ANR	2485768	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2485769	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2485770	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2485771	CompoundStatement		317:32:4485:4521	2485132	6					
ANR	2485772	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( dc -> pc ) ;	319:32:4556:4592	2485132	0	True				
ANR	2485773	IdentifierDecl	tmp = tcg_const_i32 ( dc -> pc )		2485132	0					
ANR	2485774	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2485775	Identifier	tmp		2485132	1					
ANR	2485776	AssignmentExpression	tmp = tcg_const_i32 ( dc -> pc )		2485132	2		=			
ANR	2485777	Identifier	tmp		2485132	0					
ANR	2485778	CallExpression	tcg_const_i32 ( dc -> pc )		2485132	1					
ANR	2485779	Callee	tcg_const_i32		2485132	0					
ANR	2485780	Identifier	tcg_const_i32		2485132	0					
ANR	2485781	ArgumentList	dc -> pc		2485132	1					
ANR	2485782	Argument	dc -> pc		2485132	0					
ANR	2485783	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2485784	Identifier	dc		2485132	0					
ANR	2485785	Identifier	pc		2485132	1					
ANR	2485786	ExpressionStatement	gen_advance_ccount ( dc )	321:32:4627:4649	2485132	1	True				
ANR	2485787	CallExpression	gen_advance_ccount ( dc )		2485132	0					
ANR	2485788	Callee	gen_advance_ccount		2485132	0					
ANR	2485789	Identifier	gen_advance_ccount		2485132	0					
ANR	2485790	ArgumentList	dc		2485132	1					
ANR	2485791	Argument	dc		2485132	0					
ANR	2485792	Identifier	dc		2485132	0					
ANR	2485793	ExpressionStatement	"gen_helper_retw ( tmp , cpu_env , tmp )"	323:32:4684:4718	2485132	2	True				
ANR	2485794	CallExpression	"gen_helper_retw ( tmp , cpu_env , tmp )"		2485132	0					
ANR	2485795	Callee	gen_helper_retw		2485132	0					
ANR	2485796	Identifier	gen_helper_retw		2485132	0					
ANR	2485797	ArgumentList	tmp		2485132	1					
ANR	2485798	Argument	tmp		2485132	0					
ANR	2485799	Identifier	tmp		2485132	0					
ANR	2485800	Argument	cpu_env		2485132	1					
ANR	2485801	Identifier	cpu_env		2485132	0					
ANR	2485802	Argument	tmp		2485132	2					
ANR	2485803	Identifier	tmp		2485132	0					
ANR	2485804	ExpressionStatement	"gen_jump ( dc , tmp )"	325:32:4753:4770	2485132	3	True				
ANR	2485805	CallExpression	"gen_jump ( dc , tmp )"		2485132	0					
ANR	2485806	Callee	gen_jump		2485132	0					
ANR	2485807	Identifier	gen_jump		2485132	0					
ANR	2485808	ArgumentList	dc		2485132	1					
ANR	2485809	Argument	dc		2485132	0					
ANR	2485810	Identifier	dc		2485132	0					
ANR	2485811	Argument	tmp		2485132	1					
ANR	2485812	Identifier	tmp		2485132	0					
ANR	2485813	ExpressionStatement	tcg_temp_free ( tmp )	327:32:4805:4823	2485132	4	True				
ANR	2485814	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2485815	Callee	tcg_temp_free		2485132	0					
ANR	2485816	Identifier	tcg_temp_free		2485132	0					
ANR	2485817	ArgumentList	tmp		2485132	1					
ANR	2485818	Argument	tmp		2485132	0					
ANR	2485819	Identifier	tmp		2485132	0					
ANR	2485820	BreakStatement	break ;	331:28:4885:4890	2485132	7	True				
ANR	2485821	Label	case 3 :	335:24:4919:4925	2485132	8	True				
ANR	2485822	ExpressionStatement	RESERVED ( )	337:28:4969:4979	2485132	9	True				
ANR	2485823	CallExpression	RESERVED ( )		2485132	0					
ANR	2485824	Callee	RESERVED		2485132	0					
ANR	2485825	Identifier	RESERVED		2485132	0					
ANR	2485826	ArgumentList			2485132	1					
ANR	2485827	BreakStatement	break ;	339:28:5010:5015	2485132	10	True				
ANR	2485828	BreakStatement	break ;	343:24:5069:5074	2485132	8	True				
ANR	2485829	Label	case 3 :	347:20:5099:5105	2485132	9	True				
ANR	2485830	IfStatement	"if ( ! gen_window_check2 ( dc , CALLX_S , CALLX_N << 2 ) )"		2485132	10					
ANR	2485831	Condition	"! gen_window_check2 ( dc , CALLX_S , CALLX_N << 2 )"	349:28:5146:5190	2485132	0	True				
ANR	2485832	UnaryOperationExpression	"! gen_window_check2 ( dc , CALLX_S , CALLX_N << 2 )"		2485132	0					
ANR	2485833	UnaryOperator	!		2485132	0					
ANR	2485834	CallExpression	"gen_window_check2 ( dc , CALLX_S , CALLX_N << 2 )"		2485132	1					
ANR	2485835	Callee	gen_window_check2		2485132	0					
ANR	2485836	Identifier	gen_window_check2		2485132	0					
ANR	2485837	ArgumentList	dc		2485132	1					
ANR	2485838	Argument	dc		2485132	0					
ANR	2485839	Identifier	dc		2485132	0					
ANR	2485840	Argument	CALLX_S		2485132	1					
ANR	2485841	Identifier	CALLX_S		2485132	0					
ANR	2485842	Argument	CALLX_N << 2		2485132	2					
ANR	2485843	ShiftExpression	CALLX_N << 2		2485132	0		<<			
ANR	2485844	Identifier	CALLX_N		2485132	0					
ANR	2485845	PrimaryExpression	2		2485132	1					
ANR	2485846	CompoundStatement		347:75:5122:5122	2485132	1					
ANR	2485847	BreakStatement	break ;	351:28:5224:5229	2485132	0	True				
ANR	2485848	SwitchStatement	switch ( CALLX_N )		2485132	11					
ANR	2485849	Condition	CALLX_N	355:32:5291:5297	2485132	0	True				
ANR	2485850	Identifier	CALLX_N		2485132	0					
ANR	2485851	CompoundStatement		353:41:5229:5229	2485132	1					
ANR	2485852	Label	case 0 :	357:24:5327:5333	2485132	0	True				
ANR	2485853	CompoundStatement		359:32:5339:5372	2485132	1					
ANR	2485854	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	361:32:5410:5443	2485132	0	True				
ANR	2485855	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2485856	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2485857	Identifier	tmp		2485132	1					
ANR	2485858	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2485859	Identifier	tmp		2485132	0					
ANR	2485860	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2485861	Callee	tcg_temp_new_i32		2485132	0					
ANR	2485862	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2485863	ArgumentList			2485132	1					
ANR	2485864	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"	363:32:5478:5514	2485132	1	True				
ANR	2485865	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"		2485132	0					
ANR	2485866	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2485867	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2485868	ArgumentList	tmp		2485132	1					
ANR	2485869	Argument	tmp		2485132	0					
ANR	2485870	Identifier	tmp		2485132	0					
ANR	2485871	Argument	cpu_R [ CALLX_S ]		2485132	1					
ANR	2485872	ArrayIndexing	cpu_R [ CALLX_S ]		2485132	0					
ANR	2485873	Identifier	cpu_R		2485132	0					
ANR	2485874	Identifier	CALLX_S		2485132	1					
ANR	2485875	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"	365:32:5549:5588	2485132	2	True				
ANR	2485876	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"		2485132	0					
ANR	2485877	Callee	tcg_gen_movi_i32		2485132	0					
ANR	2485878	Identifier	tcg_gen_movi_i32		2485132	0					
ANR	2485879	ArgumentList	cpu_R [ 0 ]		2485132	1					
ANR	2485880	Argument	cpu_R [ 0 ]		2485132	0					
ANR	2485881	ArrayIndexing	cpu_R [ 0 ]		2485132	0					
ANR	2485882	Identifier	cpu_R		2485132	0					
ANR	2485883	PrimaryExpression	0		2485132	1					
ANR	2485884	Argument	dc -> next_pc		2485132	1					
ANR	2485885	PtrMemberAccess	dc -> next_pc		2485132	0					
ANR	2485886	Identifier	dc		2485132	0					
ANR	2485887	Identifier	next_pc		2485132	1					
ANR	2485888	ExpressionStatement	"gen_jump ( dc , tmp )"	367:32:5623:5640	2485132	3	True				
ANR	2485889	CallExpression	"gen_jump ( dc , tmp )"		2485132	0					
ANR	2485890	Callee	gen_jump		2485132	0					
ANR	2485891	Identifier	gen_jump		2485132	0					
ANR	2485892	ArgumentList	dc		2485132	1					
ANR	2485893	Argument	dc		2485132	0					
ANR	2485894	Identifier	dc		2485132	0					
ANR	2485895	Argument	tmp		2485132	1					
ANR	2485896	Identifier	tmp		2485132	0					
ANR	2485897	ExpressionStatement	tcg_temp_free ( tmp )	369:32:5675:5693	2485132	4	True				
ANR	2485898	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2485899	Callee	tcg_temp_free		2485132	0					
ANR	2485900	Identifier	tcg_temp_free		2485132	0					
ANR	2485901	ArgumentList	tmp		2485132	1					
ANR	2485902	Argument	tmp		2485132	0					
ANR	2485903	Identifier	tmp		2485132	0					
ANR	2485904	BreakStatement	break ;	373:28:5755:5760	2485132	2	True				
ANR	2485905	Label	case 1 :	377:24:5789:5795	2485132	3	True				
ANR	2485906	Label	case 2 :	379:24:5834:5840	2485132	4	True				
ANR	2485907	Label	case 3 :	381:24:5879:5885	2485132	5	True				
ANR	2485908	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	383:28:5929:5972	2485132	6	True				
ANR	2485909	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2485910	Callee	HAS_OPTION		2485132	0					
ANR	2485911	Identifier	HAS_OPTION		2485132	0					
ANR	2485912	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2485913	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2485914	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2485915	CompoundStatement		385:32:5967:6000	2485132	7					
ANR	2485916	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	387:32:6038:6071	2485132	0	True				
ANR	2485917	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2485918	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2485919	Identifier	tmp		2485132	1					
ANR	2485920	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2485921	Identifier	tmp		2485132	0					
ANR	2485922	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2485923	Callee	tcg_temp_new_i32		2485132	0					
ANR	2485924	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2485925	ArgumentList			2485132	1					
ANR	2485926	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"	391:32:6108:6144	2485132	1	True				
ANR	2485927	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ CALLX_S ] )"		2485132	0					
ANR	2485928	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2485929	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2485930	ArgumentList	tmp		2485132	1					
ANR	2485931	Argument	tmp		2485132	0					
ANR	2485932	Identifier	tmp		2485132	0					
ANR	2485933	Argument	cpu_R [ CALLX_S ]		2485132	1					
ANR	2485934	ArrayIndexing	cpu_R [ CALLX_S ]		2485132	0					
ANR	2485935	Identifier	cpu_R		2485132	0					
ANR	2485936	Identifier	CALLX_S		2485132	1					
ANR	2485937	ExpressionStatement	"gen_callw ( dc , CALLX_N , tmp )"	393:32:6179:6206	2485132	2	True				
ANR	2485938	CallExpression	"gen_callw ( dc , CALLX_N , tmp )"		2485132	0					
ANR	2485939	Callee	gen_callw		2485132	0					
ANR	2485940	Identifier	gen_callw		2485132	0					
ANR	2485941	ArgumentList	dc		2485132	1					
ANR	2485942	Argument	dc		2485132	0					
ANR	2485943	Identifier	dc		2485132	0					
ANR	2485944	Argument	CALLX_N		2485132	1					
ANR	2485945	Identifier	CALLX_N		2485132	0					
ANR	2485946	Argument	tmp		2485132	2					
ANR	2485947	Identifier	tmp		2485132	0					
ANR	2485948	ExpressionStatement	tcg_temp_free ( tmp )	395:32:6241:6259	2485132	3	True				
ANR	2485949	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2485950	Callee	tcg_temp_free		2485132	0					
ANR	2485951	Identifier	tcg_temp_free		2485132	0					
ANR	2485952	ArgumentList	tmp		2485132	1					
ANR	2485953	Argument	tmp		2485132	0					
ANR	2485954	Identifier	tmp		2485132	0					
ANR	2485955	BreakStatement	break ;	399:28:6321:6326	2485132	8	True				
ANR	2485956	BreakStatement	break ;	403:24:6380:6385	2485132	12	True				
ANR	2485957	BreakStatement	break ;	407:20:6431:6436	2485132	2	True				
ANR	2485958	Label	case 1 :	411:16:6457:6463	2485132	3	True				
ANR	2485959	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	413:20:6497:6540	2485132	4	True				
ANR	2485960	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2485961	Callee	HAS_OPTION		2485132	0					
ANR	2485962	Identifier	HAS_OPTION		2485132	0					
ANR	2485963	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2485964	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2485965	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2485966	IfStatement	"if ( gen_window_check2 ( dc , RRR_T , RRR_S ) )"		2485132	5					
ANR	2485967	Condition	"gen_window_check2 ( dc , RRR_T , RRR_S )"	415:24:6567:6601	2485132	0	True				
ANR	2485968	CallExpression	"gen_window_check2 ( dc , RRR_T , RRR_S )"		2485132	0					
ANR	2485969	Callee	gen_window_check2		2485132	0					
ANR	2485970	Identifier	gen_window_check2		2485132	0					
ANR	2485971	ArgumentList	dc		2485132	1					
ANR	2485972	Argument	dc		2485132	0					
ANR	2485973	Identifier	dc		2485132	0					
ANR	2485974	Argument	RRR_T		2485132	1					
ANR	2485975	Identifier	RRR_T		2485132	0					
ANR	2485976	Argument	RRR_S		2485132	2					
ANR	2485977	Identifier	RRR_S		2485132	0					
ANR	2485978	CompoundStatement		415:24:6560:6595	2485132	1					
ANR	2485979	IdentifierDeclStatement	TCGv_i32 pc = tcg_const_i32 ( dc -> pc ) ;	417:24:6631:6666	2485132	0	True				
ANR	2485980	IdentifierDecl	pc = tcg_const_i32 ( dc -> pc )		2485132	0					
ANR	2485981	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2485982	Identifier	pc		2485132	1					
ANR	2485983	AssignmentExpression	pc = tcg_const_i32 ( dc -> pc )		2485132	2		=			
ANR	2485984	Identifier	pc		2485132	0					
ANR	2485985	CallExpression	tcg_const_i32 ( dc -> pc )		2485132	1					
ANR	2485986	Callee	tcg_const_i32		2485132	0					
ANR	2485987	Identifier	tcg_const_i32		2485132	0					
ANR	2485988	ArgumentList	dc -> pc		2485132	1					
ANR	2485989	Argument	dc -> pc		2485132	0					
ANR	2485990	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2485991	Identifier	dc		2485132	0					
ANR	2485992	Identifier	pc		2485132	1					
ANR	2485993	ExpressionStatement	gen_advance_ccount ( dc )	419:24:6693:6715	2485132	1	True				
ANR	2485994	CallExpression	gen_advance_ccount ( dc )		2485132	0					
ANR	2485995	Callee	gen_advance_ccount		2485132	0					
ANR	2485996	Identifier	gen_advance_ccount		2485132	0					
ANR	2485997	ArgumentList	dc		2485132	1					
ANR	2485998	Argument	dc		2485132	0					
ANR	2485999	Identifier	dc		2485132	0					
ANR	2486000	ExpressionStatement	"gen_helper_movsp ( cpu_env , pc )"	421:24:6742:6771	2485132	2	True				
ANR	2486001	CallExpression	"gen_helper_movsp ( cpu_env , pc )"		2485132	0					
ANR	2486002	Callee	gen_helper_movsp		2485132	0					
ANR	2486003	Identifier	gen_helper_movsp		2485132	0					
ANR	2486004	ArgumentList	cpu_env		2485132	1					
ANR	2486005	Argument	cpu_env		2485132	0					
ANR	2486006	Identifier	cpu_env		2485132	0					
ANR	2486007	Argument	pc		2485132	1					
ANR	2486008	Identifier	pc		2485132	0					
ANR	2486009	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	423:24:6798:6841	2485132	3	True				
ANR	2486010	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2486011	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2486012	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2486013	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2486014	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2486015	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2486016	Identifier	cpu_R		2485132	0					
ANR	2486017	Identifier	RRR_T		2485132	1					
ANR	2486018	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2486019	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2486020	Identifier	cpu_R		2485132	0					
ANR	2486021	Identifier	RRR_S		2485132	1					
ANR	2486022	ExpressionStatement	tcg_temp_free ( pc )	425:24:6868:6885	2485132	4	True				
ANR	2486023	CallExpression	tcg_temp_free ( pc )		2485132	0					
ANR	2486024	Callee	tcg_temp_free		2485132	0					
ANR	2486025	Identifier	tcg_temp_free		2485132	0					
ANR	2486026	ArgumentList	pc		2485132	1					
ANR	2486027	Argument	pc		2485132	0					
ANR	2486028	Identifier	pc		2485132	0					
ANR	2486029	BreakStatement	break ;	429:20:6931:6936	2485132	6	True				
ANR	2486030	Label	case 2 :	433:16:6957:6963	2485132	7	True				
ANR	2486031	SwitchStatement	switch ( RRR_T )		2485132	8					
ANR	2486032	Condition	RRR_T	435:28:7003:7007	2485132	0	True				
ANR	2486033	Identifier	RRR_T		2485132	0					
ANR	2486034	CompoundStatement		433:35:6939:6939	2485132	1					
ANR	2486035	Label	case 0 :	437:20:7033:7039	2485132	0	True				
ANR	2486036	BreakStatement	break ;	439:24:7076:7081	2485132	1	True				
ANR	2486037	Label	case 1 :	443:20:7106:7112	2485132	2	True				
ANR	2486038	BreakStatement	break ;	445:24:7149:7154	2485132	3	True				
ANR	2486039	Label	case 2 :	449:20:7179:7185	2485132	4	True				
ANR	2486040	BreakStatement	break ;	451:24:7222:7227	2485132	5	True				
ANR	2486041	Label	case 3 :	455:20:7252:7258	2485132	6	True				
ANR	2486042	BreakStatement	break ;	457:24:7295:7300	2485132	7	True				
ANR	2486043	Label	case 8 :	461:20:7325:7331	2485132	8	True				
ANR	2486044	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	463:24:7367:7402	2485132	9	True				
ANR	2486045	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2485132	0					
ANR	2486046	Callee	HAS_OPTION		2485132	0					
ANR	2486047	Identifier	HAS_OPTION		2485132	0					
ANR	2486048	ArgumentList	XTENSA_OPTION_EXCEPTION		2485132	1					
ANR	2486049	Argument	XTENSA_OPTION_EXCEPTION		2485132	0					
ANR	2486050	Identifier	XTENSA_OPTION_EXCEPTION		2485132	0					
ANR	2486051	BreakStatement	break ;	465:24:7429:7434	2485132	10	True				
ANR	2486052	Label	case 12 :	469:20:7459:7466	2485132	11	True				
ANR	2486053	BreakStatement	break ;	471:24:7502:7507	2485132	12	True				
ANR	2486054	Label	case 13 :	475:20:7532:7539	2485132	13	True				
ANR	2486055	BreakStatement	break ;	477:24:7575:7580	2485132	14	True				
ANR	2486056	Label	case 15 :	481:20:7605:7612	2485132	15	True				
ANR	2486057	BreakStatement	break ;	483:24:7647:7652	2485132	16	True				
ANR	2486058	Label	default :	487:20:7677:7684	2485132	17	True				
ANR	2486059	Identifier	default		2485132	0					
ANR	2486060	ExpressionStatement	RESERVED ( )	489:24:7724:7734	2485132	18	True				
ANR	2486061	CallExpression	RESERVED ( )		2485132	0					
ANR	2486062	Callee	RESERVED		2485132	0					
ANR	2486063	Identifier	RESERVED		2485132	0					
ANR	2486064	ArgumentList			2485132	1					
ANR	2486065	BreakStatement	break ;	491:24:7761:7766	2485132	19	True				
ANR	2486066	BreakStatement	break ;	495:20:7812:7817	2485132	9	True				
ANR	2486067	Label	case 3 :	499:16:7838:7844	2485132	10	True				
ANR	2486068	SwitchStatement	switch ( RRR_T )		2485132	11					
ANR	2486069	Condition	RRR_T	501:28:7885:7889	2485132	0	True				
ANR	2486070	Identifier	RRR_T		2485132	0					
ANR	2486071	CompoundStatement		499:35:7821:7821	2485132	1					
ANR	2486072	Label	case 0 :	503:20:7915:7921	2485132	0	True				
ANR	2486073	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	505:24:7958:7993	2485132	1	True				
ANR	2486074	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2485132	0					
ANR	2486075	Callee	HAS_OPTION		2485132	0					
ANR	2486076	Identifier	HAS_OPTION		2485132	0					
ANR	2486077	ArgumentList	XTENSA_OPTION_EXCEPTION		2485132	1					
ANR	2486078	Argument	XTENSA_OPTION_EXCEPTION		2485132	0					
ANR	2486079	Identifier	XTENSA_OPTION_EXCEPTION		2485132	0					
ANR	2486080	SwitchStatement	switch ( RRR_S )		2485132	2					
ANR	2486081	Condition	RRR_S	507:32:8028:8032	2485132	0	True				
ANR	2486082	Identifier	RRR_S		2485132	0					
ANR	2486083	CompoundStatement		505:39:7964:7964	2485132	1					
ANR	2486084	Label	case 0 :	509:24:8062:8068	2485132	0	True				
ANR	2486085	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	1					
ANR	2486086	Condition	gen_check_privilege ( dc )	511:32:8112:8134	2485132	0	True				
ANR	2486087	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2486088	Callee	gen_check_privilege		2485132	0					
ANR	2486089	Identifier	gen_check_privilege		2485132	0					
ANR	2486090	ArgumentList	dc		2485132	1					
ANR	2486091	Argument	dc		2485132	0					
ANR	2486092	Identifier	dc		2485132	0					
ANR	2486093	CompoundStatement		509:57:8066:8066	2485132	1					
ANR	2486094	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"	513:32:8172:8222	2485132	0	True				
ANR	2486095	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"		2485132	0					
ANR	2486096	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2486097	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2486098	ArgumentList	cpu_SR [ PS ]		2485132	1					
ANR	2486099	Argument	cpu_SR [ PS ]		2485132	0					
ANR	2486100	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486101	Identifier	cpu_SR		2485132	0					
ANR	2486102	Identifier	PS		2485132	1					
ANR	2486103	Argument	cpu_SR [ PS ]		2485132	1					
ANR	2486104	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486105	Identifier	cpu_SR		2485132	0					
ANR	2486106	Identifier	PS		2485132	1					
ANR	2486107	Argument	~PS_EXCM		2485132	2					
ANR	2486108	Identifier	~PS_EXCM		2485132	0					
ANR	2486109	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	515:32:8257:8293	2485132	1	True				
ANR	2486110	CallExpression	gen_helper_check_interrupts ( cpu_env )		2485132	0					
ANR	2486111	Callee	gen_helper_check_interrupts		2485132	0					
ANR	2486112	Identifier	gen_helper_check_interrupts		2485132	0					
ANR	2486113	ArgumentList	cpu_env		2485132	1					
ANR	2486114	Argument	cpu_env		2485132	0					
ANR	2486115	Identifier	cpu_env		2485132	0					
ANR	2486116	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 ] )"	517:32:8328:8354	2485132	2	True				
ANR	2486117	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 ] )"		2485132	0					
ANR	2486118	Callee	gen_jump		2485132	0					
ANR	2486119	Identifier	gen_jump		2485132	0					
ANR	2486120	ArgumentList	dc		2485132	1					
ANR	2486121	Argument	dc		2485132	0					
ANR	2486122	Identifier	dc		2485132	0					
ANR	2486123	Argument	cpu_SR [ EPC1 ]		2485132	1					
ANR	2486124	ArrayIndexing	cpu_SR [ EPC1 ]		2485132	0					
ANR	2486125	Identifier	cpu_SR		2485132	0					
ANR	2486126	Identifier	EPC1		2485132	1					
ANR	2486127	BreakStatement	break ;	521:28:8416:8421	2485132	2	True				
ANR	2486128	Label	case 1 :	525:24:8450:8456	2485132	3	True				
ANR	2486129	ExpressionStatement	RESERVED ( )	527:28:8497:8507	2485132	4	True				
ANR	2486130	CallExpression	RESERVED ( )		2485132	0					
ANR	2486131	Callee	RESERVED		2485132	0					
ANR	2486132	Identifier	RESERVED		2485132	0					
ANR	2486133	ArgumentList			2485132	1					
ANR	2486134	BreakStatement	break ;	529:28:8538:8543	2485132	5	True				
ANR	2486135	Label	case 2 :	533:24:8572:8578	2485132	6	True				
ANR	2486136	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	7					
ANR	2486137	Condition	gen_check_privilege ( dc )	535:32:8623:8645	2485132	0	True				
ANR	2486138	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2486139	Callee	gen_check_privilege		2485132	0					
ANR	2486140	Identifier	gen_check_privilege		2485132	0					
ANR	2486141	ArgumentList	dc		2485132	1					
ANR	2486142	Argument	dc		2485132	0					
ANR	2486143	Identifier	dc		2485132	0					
ANR	2486144	CompoundStatement		533:57:8577:8577	2485132	1					
ANR	2486145	ExpressionStatement	"gen_jump ( dc , cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ] )"	537:32:8683:8779	2485132	0	True				
ANR	2486146	CallExpression	"gen_jump ( dc , cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ] )"		2485132	0					
ANR	2486147	Callee	gen_jump		2485132	0					
ANR	2486148	Identifier	gen_jump		2485132	0					
ANR	2486149	ArgumentList	dc		2485132	1					
ANR	2486150	Argument	dc		2485132	0					
ANR	2486151	Identifier	dc		2485132	0					
ANR	2486152	Argument	cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ]		2485132	1					
ANR	2486153	ArrayIndexing	cpu_SR [ dc -> config -> ndepc ? DEPC : EPC1 ]		2485132	0					
ANR	2486154	Identifier	cpu_SR		2485132	0					
ANR	2486155	ConditionalExpression	dc -> config -> ndepc ? DEPC : EPC1		2485132	1					
ANR	2486156	Condition	dc -> config -> ndepc		2485132	0					
ANR	2486157	PtrMemberAccess	dc -> config -> ndepc		2485132	0					
ANR	2486158	PtrMemberAccess	dc -> config		2485132	0					
ANR	2486159	Identifier	dc		2485132	0					
ANR	2486160	Identifier	config		2485132	1					
ANR	2486161	Identifier	ndepc		2485132	1					
ANR	2486162	Identifier	DEPC		2485132	1					
ANR	2486163	Identifier	EPC1		2485132	2					
ANR	2486164	BreakStatement	break ;	543:28:8841:8846	2485132	8	True				
ANR	2486165	Label	case 4 :	547:24:8875:8881	2485132	9	True				
ANR	2486166	Label	case 5 :	549:24:8918:8924	2485132	10	True				
ANR	2486167	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	551:28:8965:9008	2485132	11	True				
ANR	2486168	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2486169	Callee	HAS_OPTION		2485132	0					
ANR	2486170	Identifier	HAS_OPTION		2485132	0					
ANR	2486171	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2486172	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2486173	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2486174	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	12					
ANR	2486175	Condition	gen_check_privilege ( dc )	553:32:9043:9065	2485132	0	True				
ANR	2486176	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2486177	Callee	gen_check_privilege		2485132	0					
ANR	2486178	Identifier	gen_check_privilege		2485132	0					
ANR	2486179	ArgumentList	dc		2485132	1					
ANR	2486180	Argument	dc		2485132	0					
ANR	2486181	Identifier	dc		2485132	0					
ANR	2486182	CompoundStatement		553:32:9032:9063	2485132	1					
ANR	2486183	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( 1 ) ;	555:32:9103:9134	2485132	0	True				
ANR	2486184	IdentifierDecl	tmp = tcg_const_i32 ( 1 )		2485132	0					
ANR	2486185	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2486186	Identifier	tmp		2485132	1					
ANR	2486187	AssignmentExpression	tmp = tcg_const_i32 ( 1 )		2485132	2		=			
ANR	2486188	Identifier	tmp		2485132	0					
ANR	2486189	CallExpression	tcg_const_i32 ( 1 )		2485132	1					
ANR	2486190	Callee	tcg_const_i32		2485132	0					
ANR	2486191	Identifier	tcg_const_i32		2485132	0					
ANR	2486192	ArgumentList	1		2485132	1					
ANR	2486193	Argument	1		2485132	0					
ANR	2486194	PrimaryExpression	1		2485132	0					
ANR	2486195	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"	559:32:9171:9263	2485132	1	True				
ANR	2486196	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_EXCM )"		2485132	0					
ANR	2486197	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2486198	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2486199	ArgumentList	cpu_SR [ PS ]		2485132	1					
ANR	2486200	Argument	cpu_SR [ PS ]		2485132	0					
ANR	2486201	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486202	Identifier	cpu_SR		2485132	0					
ANR	2486203	Identifier	PS		2485132	1					
ANR	2486204	Argument	cpu_SR [ PS ]		2485132	1					
ANR	2486205	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486206	Identifier	cpu_SR		2485132	0					
ANR	2486207	Identifier	PS		2485132	1					
ANR	2486208	Argument	~PS_EXCM		2485132	2					
ANR	2486209	Identifier	~PS_EXCM		2485132	0					
ANR	2486210	ExpressionStatement	"tcg_gen_shl_i32 ( tmp , tmp , cpu_SR [ WINDOW_BASE ] )"	563:32:9298:9344	2485132	2	True				
ANR	2486211	CallExpression	"tcg_gen_shl_i32 ( tmp , tmp , cpu_SR [ WINDOW_BASE ] )"		2485132	0					
ANR	2486212	Callee	tcg_gen_shl_i32		2485132	0					
ANR	2486213	Identifier	tcg_gen_shl_i32		2485132	0					
ANR	2486214	ArgumentList	tmp		2485132	1					
ANR	2486215	Argument	tmp		2485132	0					
ANR	2486216	Identifier	tmp		2485132	0					
ANR	2486217	Argument	tmp		2485132	1					
ANR	2486218	Identifier	tmp		2485132	0					
ANR	2486219	Argument	cpu_SR [ WINDOW_BASE ]		2485132	2					
ANR	2486220	ArrayIndexing	cpu_SR [ WINDOW_BASE ]		2485132	0					
ANR	2486221	Identifier	cpu_SR		2485132	0					
ANR	2486222	Identifier	WINDOW_BASE		2485132	1					
ANR	2486223	IfStatement	if ( RRR_S == 4 )		2485132	3					
ANR	2486224	Condition	RRR_S == 4	567:36:9385:9394	2485132	0	True				
ANR	2486225	EqualityExpression	RRR_S == 4		2485132	0		==			
ANR	2486226	Identifier	RRR_S		2485132	0					
ANR	2486227	PrimaryExpression	4		2485132	1					
ANR	2486228	CompoundStatement		565:48:9326:9326	2485132	1					
ANR	2486229	ExpressionStatement	"tcg_gen_andc_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"	569:36:9436:9546	2485132	0	True				
ANR	2486230	CallExpression	"tcg_gen_andc_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"		2485132	0					
ANR	2486231	Callee	tcg_gen_andc_i32		2485132	0					
ANR	2486232	Identifier	tcg_gen_andc_i32		2485132	0					
ANR	2486233	ArgumentList	cpu_SR [ WINDOW_START ]		2485132	1					
ANR	2486234	Argument	cpu_SR [ WINDOW_START ]		2485132	0					
ANR	2486235	ArrayIndexing	cpu_SR [ WINDOW_START ]		2485132	0					
ANR	2486236	Identifier	cpu_SR		2485132	0					
ANR	2486237	Identifier	WINDOW_START		2485132	1					
ANR	2486238	Argument	cpu_SR [ WINDOW_START ]		2485132	1					
ANR	2486239	ArrayIndexing	cpu_SR [ WINDOW_START ]		2485132	0					
ANR	2486240	Identifier	cpu_SR		2485132	0					
ANR	2486241	Identifier	WINDOW_START		2485132	1					
ANR	2486242	Argument	tmp		2485132	2					
ANR	2486243	Identifier	tmp		2485132	0					
ANR	2486244	ElseStatement	else		2485132	0					
ANR	2486245	CompoundStatement		571:39:9517:9517	2485132	0					
ANR	2486246	ExpressionStatement	"tcg_gen_or_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"	575:36:9627:9735	2485132	0	True				
ANR	2486247	CallExpression	"tcg_gen_or_i32 ( cpu_SR [ WINDOW_START ] , cpu_SR [ WINDOW_START ] , tmp )"		2485132	0					
ANR	2486248	Callee	tcg_gen_or_i32		2485132	0					
ANR	2486249	Identifier	tcg_gen_or_i32		2485132	0					
ANR	2486250	ArgumentList	cpu_SR [ WINDOW_START ]		2485132	1					
ANR	2486251	Argument	cpu_SR [ WINDOW_START ]		2485132	0					
ANR	2486252	ArrayIndexing	cpu_SR [ WINDOW_START ]		2485132	0					
ANR	2486253	Identifier	cpu_SR		2485132	0					
ANR	2486254	Identifier	WINDOW_START		2485132	1					
ANR	2486255	Argument	cpu_SR [ WINDOW_START ]		2485132	1					
ANR	2486256	ArrayIndexing	cpu_SR [ WINDOW_START ]		2485132	0					
ANR	2486257	Identifier	cpu_SR		2485132	0					
ANR	2486258	Identifier	WINDOW_START		2485132	1					
ANR	2486259	Argument	tmp		2485132	2					
ANR	2486260	Identifier	tmp		2485132	0					
ANR	2486261	ExpressionStatement	gen_helper_restore_owb ( cpu_env )	583:32:9807:9838	2485132	4	True				
ANR	2486262	CallExpression	gen_helper_restore_owb ( cpu_env )		2485132	0					
ANR	2486263	Callee	gen_helper_restore_owb		2485132	0					
ANR	2486264	Identifier	gen_helper_restore_owb		2485132	0					
ANR	2486265	ArgumentList	cpu_env		2485132	1					
ANR	2486266	Argument	cpu_env		2485132	0					
ANR	2486267	Identifier	cpu_env		2485132	0					
ANR	2486268	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	585:32:9873:9909	2485132	5	True				
ANR	2486269	CallExpression	gen_helper_check_interrupts ( cpu_env )		2485132	0					
ANR	2486270	Callee	gen_helper_check_interrupts		2485132	0					
ANR	2486271	Identifier	gen_helper_check_interrupts		2485132	0					
ANR	2486272	ArgumentList	cpu_env		2485132	1					
ANR	2486273	Argument	cpu_env		2485132	0					
ANR	2486274	Identifier	cpu_env		2485132	0					
ANR	2486275	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 ] )"	587:32:9944:9970	2485132	6	True				
ANR	2486276	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 ] )"		2485132	0					
ANR	2486277	Callee	gen_jump		2485132	0					
ANR	2486278	Identifier	gen_jump		2485132	0					
ANR	2486279	ArgumentList	dc		2485132	1					
ANR	2486280	Argument	dc		2485132	0					
ANR	2486281	Identifier	dc		2485132	0					
ANR	2486282	Argument	cpu_SR [ EPC1 ]		2485132	1					
ANR	2486283	ArrayIndexing	cpu_SR [ EPC1 ]		2485132	0					
ANR	2486284	Identifier	cpu_SR		2485132	0					
ANR	2486285	Identifier	EPC1		2485132	1					
ANR	2486286	ExpressionStatement	tcg_temp_free ( tmp )	591:32:10007:10025	2485132	7	True				
ANR	2486287	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2486288	Callee	tcg_temp_free		2485132	0					
ANR	2486289	Identifier	tcg_temp_free		2485132	0					
ANR	2486290	ArgumentList	tmp		2485132	1					
ANR	2486291	Argument	tmp		2485132	0					
ANR	2486292	Identifier	tmp		2485132	0					
ANR	2486293	BreakStatement	break ;	595:28:10087:10092	2485132	13	True				
ANR	2486294	Label	default :	599:24:10121:10128	2485132	14	True				
ANR	2486295	Identifier	default		2485132	0					
ANR	2486296	ExpressionStatement	RESERVED ( )	601:28:10172:10182	2485132	15	True				
ANR	2486297	CallExpression	RESERVED ( )		2485132	0					
ANR	2486298	Callee	RESERVED		2485132	0					
ANR	2486299	Identifier	RESERVED		2485132	0					
ANR	2486300	ArgumentList			2485132	1					
ANR	2486301	BreakStatement	break ;	603:28:10213:10218	2485132	16	True				
ANR	2486302	BreakStatement	break ;	607:24:10272:10277	2485132	3	True				
ANR	2486303	Label	case 1 :	611:20:10302:10308	2485132	4	True				
ANR	2486304	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT )	613:24:10344:10393	2485132	5	True				
ANR	2486305	CallExpression	HAS_OPTION ( XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT )		2485132	0					
ANR	2486306	Callee	HAS_OPTION		2485132	0					
ANR	2486307	Identifier	HAS_OPTION		2485132	0					
ANR	2486308	ArgumentList	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2485132	1					
ANR	2486309	Argument	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2485132	0					
ANR	2486310	Identifier	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2485132	0					
ANR	2486311	IfStatement	if ( RRR_S >= 2 && RRR_S <= dc -> config -> nlevel )		2485132	6					
ANR	2486312	Condition	RRR_S >= 2 && RRR_S <= dc -> config -> nlevel	615:28:10424:10464	2485132	0	True				
ANR	2486313	AndExpression	RRR_S >= 2 && RRR_S <= dc -> config -> nlevel		2485132	0		&&			
ANR	2486314	RelationalExpression	RRR_S >= 2		2485132	0		>=			
ANR	2486315	Identifier	RRR_S		2485132	0					
ANR	2486316	PrimaryExpression	2		2485132	1					
ANR	2486317	RelationalExpression	RRR_S <= dc -> config -> nlevel		2485132	1		<=			
ANR	2486318	Identifier	RRR_S		2485132	0					
ANR	2486319	PtrMemberAccess	dc -> config -> nlevel		2485132	1					
ANR	2486320	PtrMemberAccess	dc -> config		2485132	0					
ANR	2486321	Identifier	dc		2485132	0					
ANR	2486322	Identifier	config		2485132	1					
ANR	2486323	Identifier	nlevel		2485132	1					
ANR	2486324	CompoundStatement		613:71:10396:10396	2485132	1					
ANR	2486325	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	0					
ANR	2486326	Condition	gen_check_privilege ( dc )	617:32:10502:10524	2485132	0	True				
ANR	2486327	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2486328	Callee	gen_check_privilege		2485132	0					
ANR	2486329	Identifier	gen_check_privilege		2485132	0					
ANR	2486330	ArgumentList	dc		2485132	1					
ANR	2486331	Argument	dc		2485132	0					
ANR	2486332	Identifier	dc		2485132	0					
ANR	2486333	CompoundStatement		615:57:10456:10456	2485132	1					
ANR	2486334	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_SR [ PS ] , cpu_SR [ EPS2 + RRR_S - 2 ] )"	619:32:10562:10664	2485132	0	True				
ANR	2486335	CallExpression	"tcg_gen_mov_i32 ( cpu_SR [ PS ] , cpu_SR [ EPS2 + RRR_S - 2 ] )"		2485132	0					
ANR	2486336	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2486337	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2486338	ArgumentList	cpu_SR [ PS ]		2485132	1					
ANR	2486339	Argument	cpu_SR [ PS ]		2485132	0					
ANR	2486340	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486341	Identifier	cpu_SR		2485132	0					
ANR	2486342	Identifier	PS		2485132	1					
ANR	2486343	Argument	cpu_SR [ EPS2 + RRR_S - 2 ]		2485132	1					
ANR	2486344	ArrayIndexing	cpu_SR [ EPS2 + RRR_S - 2 ]		2485132	0					
ANR	2486345	Identifier	cpu_SR		2485132	0					
ANR	2486346	AdditiveExpression	EPS2 + RRR_S - 2		2485132	1		+			
ANR	2486347	Identifier	EPS2		2485132	0					
ANR	2486348	AdditiveExpression	RRR_S - 2		2485132	1		-			
ANR	2486349	Identifier	RRR_S		2485132	0					
ANR	2486350	PrimaryExpression	2		2485132	1					
ANR	2486351	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	623:32:10699:10735	2485132	1	True				
ANR	2486352	CallExpression	gen_helper_check_interrupts ( cpu_env )		2485132	0					
ANR	2486353	Callee	gen_helper_check_interrupts		2485132	0					
ANR	2486354	Identifier	gen_helper_check_interrupts		2485132	0					
ANR	2486355	ArgumentList	cpu_env		2485132	1					
ANR	2486356	Argument	cpu_env		2485132	0					
ANR	2486357	Identifier	cpu_env		2485132	0					
ANR	2486358	ExpressionStatement	"gen_jump ( dc , cpu_SR [ EPC1 + RRR_S - 1 ] )"	625:32:10770:10808	2485132	2	True				
ANR	2486359	CallExpression	"gen_jump ( dc , cpu_SR [ EPC1 + RRR_S - 1 ] )"		2485132	0					
ANR	2486360	Callee	gen_jump		2485132	0					
ANR	2486361	Identifier	gen_jump		2485132	0					
ANR	2486362	ArgumentList	dc		2485132	1					
ANR	2486363	Argument	dc		2485132	0					
ANR	2486364	Identifier	dc		2485132	0					
ANR	2486365	Argument	cpu_SR [ EPC1 + RRR_S - 1 ]		2485132	1					
ANR	2486366	ArrayIndexing	cpu_SR [ EPC1 + RRR_S - 1 ]		2485132	0					
ANR	2486367	Identifier	cpu_SR		2485132	0					
ANR	2486368	AdditiveExpression	EPC1 + RRR_S - 1		2485132	1		+			
ANR	2486369	Identifier	EPC1		2485132	0					
ANR	2486370	AdditiveExpression	RRR_S - 1		2485132	1		-			
ANR	2486371	Identifier	RRR_S		2485132	0					
ANR	2486372	PrimaryExpression	1		2485132	1					
ANR	2486373	ElseStatement	else		2485132	0					
ANR	2486374	CompoundStatement		627:31:10802:10802	2485132	0					
ANR	2486375	ExpressionStatement	"qemu_log ( ""RFI %d is illegal\\n"" , RRR_S )"	631:28:10904:10942	2485132	0	True				
ANR	2486376	CallExpression	"qemu_log ( ""RFI %d is illegal\\n"" , RRR_S )"		2485132	0					
ANR	2486377	Callee	qemu_log		2485132	0					
ANR	2486378	Identifier	qemu_log		2485132	0					
ANR	2486379	ArgumentList	"""RFI %d is illegal\\n"""		2485132	1					
ANR	2486380	Argument	"""RFI %d is illegal\\n"""		2485132	0					
ANR	2486381	PrimaryExpression	"""RFI %d is illegal\\n"""		2485132	0					
ANR	2486382	Argument	RRR_S		2485132	1					
ANR	2486383	Identifier	RRR_S		2485132	0					
ANR	2486384	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	633:28:10973:11023	2485132	1	True				
ANR	2486385	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2485132	0					
ANR	2486386	Callee	gen_exception_cause		2485132	0					
ANR	2486387	Identifier	gen_exception_cause		2485132	0					
ANR	2486388	ArgumentList	dc		2485132	1					
ANR	2486389	Argument	dc		2485132	0					
ANR	2486390	Identifier	dc		2485132	0					
ANR	2486391	Argument	ILLEGAL_INSTRUCTION_CAUSE		2485132	1					
ANR	2486392	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2485132	0					
ANR	2486393	BreakStatement	break ;	637:24:11077:11082	2485132	7	True				
ANR	2486394	Label	case 2 :	641:20:11107:11113	2485132	8	True				
ANR	2486395	ExpressionStatement	TBD ( )	643:24:11149:11154	2485132	9	True				
ANR	2486396	CallExpression	TBD ( )		2485132	0					
ANR	2486397	Callee	TBD		2485132	0					
ANR	2486398	Identifier	TBD		2485132	0					
ANR	2486399	ArgumentList			2485132	1					
ANR	2486400	BreakStatement	break ;	645:24:11181:11186	2485132	10	True				
ANR	2486401	Label	default :	649:20:11211:11218	2485132	11	True				
ANR	2486402	Identifier	default		2485132	0					
ANR	2486403	ExpressionStatement	RESERVED ( )	651:24:11258:11268	2485132	12	True				
ANR	2486404	CallExpression	RESERVED ( )		2485132	0					
ANR	2486405	Callee	RESERVED		2485132	0					
ANR	2486406	Identifier	RESERVED		2485132	0					
ANR	2486407	ArgumentList			2485132	1					
ANR	2486408	BreakStatement	break ;	653:24:11295:11300	2485132	13	True				
ANR	2486409	BreakStatement	break ;	659:20:11348:11353	2485132	12	True				
ANR	2486410	Label	case 4 :	663:16:11374:11380	2485132	13	True				
ANR	2486411	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_DEBUG )	665:20:11414:11445	2485132	14	True				
ANR	2486412	CallExpression	HAS_OPTION ( XTENSA_OPTION_DEBUG )		2485132	0					
ANR	2486413	Callee	HAS_OPTION		2485132	0					
ANR	2486414	Identifier	HAS_OPTION		2485132	0					
ANR	2486415	ArgumentList	XTENSA_OPTION_DEBUG		2485132	1					
ANR	2486416	Argument	XTENSA_OPTION_DEBUG		2485132	0					
ANR	2486417	Identifier	XTENSA_OPTION_DEBUG		2485132	0					
ANR	2486418	IfStatement	if ( dc -> debug )		2485132	15					
ANR	2486419	Condition	dc -> debug	667:24:11472:11480	2485132	0	True				
ANR	2486420	PtrMemberAccess	dc -> debug		2485132	0					
ANR	2486421	Identifier	dc		2485132	0					
ANR	2486422	Identifier	debug		2485132	1					
ANR	2486423	CompoundStatement		665:35:11412:11412	2485132	1					
ANR	2486424	ExpressionStatement	"gen_debug_exception ( dc , DEBUGCAUSE_BI )"	669:24:11510:11548	2485132	0	True				
ANR	2486425	CallExpression	"gen_debug_exception ( dc , DEBUGCAUSE_BI )"		2485132	0					
ANR	2486426	Callee	gen_debug_exception		2485132	0					
ANR	2486427	Identifier	gen_debug_exception		2485132	0					
ANR	2486428	ArgumentList	dc		2485132	1					
ANR	2486429	Argument	dc		2485132	0					
ANR	2486430	Identifier	dc		2485132	0					
ANR	2486431	Argument	DEBUGCAUSE_BI		2485132	1					
ANR	2486432	Identifier	DEBUGCAUSE_BI		2485132	0					
ANR	2486433	BreakStatement	break ;	673:20:11594:11599	2485132	16	True				
ANR	2486434	Label	case 5 :	677:16:11620:11626	2485132	17	True				
ANR	2486435	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )	679:20:11662:11697	2485132	18	True				
ANR	2486436	CallExpression	HAS_OPTION ( XTENSA_OPTION_EXCEPTION )		2485132	0					
ANR	2486437	Callee	HAS_OPTION		2485132	0					
ANR	2486438	Identifier	HAS_OPTION		2485132	0					
ANR	2486439	ArgumentList	XTENSA_OPTION_EXCEPTION		2485132	1					
ANR	2486440	Argument	XTENSA_OPTION_EXCEPTION		2485132	0					
ANR	2486441	Identifier	XTENSA_OPTION_EXCEPTION		2485132	0					
ANR	2486442	SwitchStatement	switch ( RRR_S )		2485132	19					
ANR	2486443	Condition	RRR_S	681:28:11728:11732	2485132	0	True				
ANR	2486444	Identifier	RRR_S		2485132	0					
ANR	2486445	CompoundStatement		679:35:11664:11664	2485132	1					
ANR	2486446	Label	case 0 :	683:20:11758:11764	2485132	0	True				
ANR	2486447	ExpressionStatement	"gen_exception_cause ( dc , SYSCALL_CAUSE )"	685:24:11804:11842	2485132	1	True				
ANR	2486448	CallExpression	"gen_exception_cause ( dc , SYSCALL_CAUSE )"		2485132	0					
ANR	2486449	Callee	gen_exception_cause		2485132	0					
ANR	2486450	Identifier	gen_exception_cause		2485132	0					
ANR	2486451	ArgumentList	dc		2485132	1					
ANR	2486452	Argument	dc		2485132	0					
ANR	2486453	Identifier	dc		2485132	0					
ANR	2486454	Argument	SYSCALL_CAUSE		2485132	1					
ANR	2486455	Identifier	SYSCALL_CAUSE		2485132	0					
ANR	2486456	BreakStatement	break ;	687:24:11869:11874	2485132	2	True				
ANR	2486457	Label	case 1 :	691:20:11899:11905	2485132	3	True				
ANR	2486458	IfStatement	if ( semihosting_enabled )		2485132	4					
ANR	2486459	Condition	semihosting_enabled	693:28:11948:11966	2485132	0	True				
ANR	2486460	Identifier	semihosting_enabled		2485132	0					
ANR	2486461	CompoundStatement		691:49:11898:11898	2485132	1					
ANR	2486462	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	0					
ANR	2486463	Condition	gen_check_privilege ( dc )	695:32:12004:12026	2485132	0	True				
ANR	2486464	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2486465	Callee	gen_check_privilege		2485132	0					
ANR	2486466	Identifier	gen_check_privilege		2485132	0					
ANR	2486467	ArgumentList	dc		2485132	1					
ANR	2486468	Argument	dc		2485132	0					
ANR	2486469	Identifier	dc		2485132	0					
ANR	2486470	CompoundStatement		693:57:11958:11958	2485132	1					
ANR	2486471	ExpressionStatement	gen_helper_simcall ( cpu_env )	697:32:12064:12091	2485132	0	True				
ANR	2486472	CallExpression	gen_helper_simcall ( cpu_env )		2485132	0					
ANR	2486473	Callee	gen_helper_simcall		2485132	0					
ANR	2486474	Identifier	gen_helper_simcall		2485132	0					
ANR	2486475	ArgumentList	cpu_env		2485132	1					
ANR	2486476	Argument	cpu_env		2485132	0					
ANR	2486477	Identifier	cpu_env		2485132	0					
ANR	2486478	ElseStatement	else		2485132	0					
ANR	2486479	CompoundStatement		699:31:12085:12085	2485132	0					
ANR	2486480	ExpressionStatement	"qemu_log ( ""SIMCALL but semihosting is disabled\\n"" )"	703:28:12187:12236	2485132	0	True				
ANR	2486481	CallExpression	"qemu_log ( ""SIMCALL but semihosting is disabled\\n"" )"		2485132	0					
ANR	2486482	Callee	qemu_log		2485132	0					
ANR	2486483	Identifier	qemu_log		2485132	0					
ANR	2486484	ArgumentList	"""SIMCALL but semihosting is disabled\\n"""		2485132	1					
ANR	2486485	Argument	"""SIMCALL but semihosting is disabled\\n"""		2485132	0					
ANR	2486486	PrimaryExpression	"""SIMCALL but semihosting is disabled\\n"""		2485132	0					
ANR	2486487	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	705:28:12267:12317	2485132	1	True				
ANR	2486488	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2485132	0					
ANR	2486489	Callee	gen_exception_cause		2485132	0					
ANR	2486490	Identifier	gen_exception_cause		2485132	0					
ANR	2486491	ArgumentList	dc		2485132	1					
ANR	2486492	Argument	dc		2485132	0					
ANR	2486493	Identifier	dc		2485132	0					
ANR	2486494	Argument	ILLEGAL_INSTRUCTION_CAUSE		2485132	1					
ANR	2486495	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2485132	0					
ANR	2486496	BreakStatement	break ;	709:24:12371:12376	2485132	5	True				
ANR	2486497	Label	default :	713:20:12401:12408	2485132	6	True				
ANR	2486498	Identifier	default		2485132	0					
ANR	2486499	ExpressionStatement	RESERVED ( )	715:24:12435:12445	2485132	7	True				
ANR	2486500	CallExpression	RESERVED ( )		2485132	0					
ANR	2486501	Callee	RESERVED		2485132	0					
ANR	2486502	Identifier	RESERVED		2485132	0					
ANR	2486503	ArgumentList			2485132	1					
ANR	2486504	BreakStatement	break ;	717:24:12472:12477	2485132	8	True				
ANR	2486505	BreakStatement	break ;	721:20:12523:12528	2485132	20	True				
ANR	2486506	Label	case 6 :	725:16:12549:12555	2485132	21	True				
ANR	2486507	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )	727:20:12588:12623	2485132	22	True				
ANR	2486508	CallExpression	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )		2485132	0					
ANR	2486509	Callee	HAS_OPTION		2485132	0					
ANR	2486510	Identifier	HAS_OPTION		2485132	0					
ANR	2486511	ArgumentList	XTENSA_OPTION_INTERRUPT		2485132	1					
ANR	2486512	Argument	XTENSA_OPTION_INTERRUPT		2485132	0					
ANR	2486513	Identifier	XTENSA_OPTION_INTERRUPT		2485132	0					
ANR	2486514	IfStatement	"if ( gen_check_privilege ( dc ) && gen_window_check1 ( dc , RRR_T ) )"		2485132	23					
ANR	2486515	Condition	"gen_check_privilege ( dc ) && gen_window_check1 ( dc , RRR_T )"	729:24:12650:12729	2485132	0	True				
ANR	2486516	AndExpression	"gen_check_privilege ( dc ) && gen_window_check1 ( dc , RRR_T )"		2485132	0		&&			
ANR	2486517	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2486518	Callee	gen_check_privilege		2485132	0					
ANR	2486519	Identifier	gen_check_privilege		2485132	0					
ANR	2486520	ArgumentList	dc		2485132	1					
ANR	2486521	Argument	dc		2485132	0					
ANR	2486522	Identifier	dc		2485132	0					
ANR	2486523	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2485132	1					
ANR	2486524	Callee	gen_window_check1		2485132	0					
ANR	2486525	Identifier	gen_window_check1		2485132	0					
ANR	2486526	ArgumentList	dc		2485132	1					
ANR	2486527	Argument	dc		2485132	0					
ANR	2486528	Identifier	dc		2485132	0					
ANR	2486529	Argument	RRR_T		2485132	1					
ANR	2486530	Identifier	RRR_T		2485132	0					
ANR	2486531	CompoundStatement		729:54:12661:12661	2485132	1					
ANR	2486532	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_SR [ PS ] )"	733:24:12759:12800	2485132	0	True				
ANR	2486533	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_T ] , cpu_SR [ PS ] )"		2485132	0					
ANR	2486534	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2486535	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2486536	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2486537	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2486538	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2486539	Identifier	cpu_R		2485132	0					
ANR	2486540	Identifier	RRR_T		2485132	1					
ANR	2486541	Argument	cpu_SR [ PS ]		2485132	1					
ANR	2486542	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486543	Identifier	cpu_SR		2485132	0					
ANR	2486544	Identifier	PS		2485132	1					
ANR	2486545	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_INTLEVEL )"	735:24:12827:12881	2485132	1	True				
ANR	2486546	CallExpression	"tcg_gen_andi_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , ~PS_INTLEVEL )"		2485132	0					
ANR	2486547	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2486548	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2486549	ArgumentList	cpu_SR [ PS ]		2485132	1					
ANR	2486550	Argument	cpu_SR [ PS ]		2485132	0					
ANR	2486551	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486552	Identifier	cpu_SR		2485132	0					
ANR	2486553	Identifier	PS		2485132	1					
ANR	2486554	Argument	cpu_SR [ PS ]		2485132	1					
ANR	2486555	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486556	Identifier	cpu_SR		2485132	0					
ANR	2486557	Identifier	PS		2485132	1					
ANR	2486558	Argument	~PS_INTLEVEL		2485132	2					
ANR	2486559	Identifier	~PS_INTLEVEL		2485132	0					
ANR	2486560	ExpressionStatement	"tcg_gen_ori_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , RRR_S )"	737:24:12908:12954	2485132	2	True				
ANR	2486561	CallExpression	"tcg_gen_ori_i32 ( cpu_SR [ PS ] , cpu_SR [ PS ] , RRR_S )"		2485132	0					
ANR	2486562	Callee	tcg_gen_ori_i32		2485132	0					
ANR	2486563	Identifier	tcg_gen_ori_i32		2485132	0					
ANR	2486564	ArgumentList	cpu_SR [ PS ]		2485132	1					
ANR	2486565	Argument	cpu_SR [ PS ]		2485132	0					
ANR	2486566	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486567	Identifier	cpu_SR		2485132	0					
ANR	2486568	Identifier	PS		2485132	1					
ANR	2486569	Argument	cpu_SR [ PS ]		2485132	1					
ANR	2486570	ArrayIndexing	cpu_SR [ PS ]		2485132	0					
ANR	2486571	Identifier	cpu_SR		2485132	0					
ANR	2486572	Identifier	PS		2485132	1					
ANR	2486573	Argument	RRR_S		2485132	2					
ANR	2486574	Identifier	RRR_S		2485132	0					
ANR	2486575	ExpressionStatement	gen_helper_check_interrupts ( cpu_env )	739:24:12981:13017	2485132	3	True				
ANR	2486576	CallExpression	gen_helper_check_interrupts ( cpu_env )		2485132	0					
ANR	2486577	Callee	gen_helper_check_interrupts		2485132	0					
ANR	2486578	Identifier	gen_helper_check_interrupts		2485132	0					
ANR	2486579	ArgumentList	cpu_env		2485132	1					
ANR	2486580	Argument	cpu_env		2485132	0					
ANR	2486581	Identifier	cpu_env		2485132	0					
ANR	2486582	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , 0 )"	741:24:13044:13075	2485132	4	True				
ANR	2486583	CallExpression	"gen_jumpi_check_loop_end ( dc , 0 )"		2485132	0					
ANR	2486584	Callee	gen_jumpi_check_loop_end		2485132	0					
ANR	2486585	Identifier	gen_jumpi_check_loop_end		2485132	0					
ANR	2486586	ArgumentList	dc		2485132	1					
ANR	2486587	Argument	dc		2485132	0					
ANR	2486588	Identifier	dc		2485132	0					
ANR	2486589	Argument	0		2485132	1					
ANR	2486590	PrimaryExpression	0		2485132	0					
ANR	2486591	BreakStatement	break ;	745:20:13121:13126	2485132	24	True				
ANR	2486592	Label	case 7 :	749:16:13147:13153	2485132	25	True				
ANR	2486593	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )	751:20:13187:13222	2485132	26	True				
ANR	2486594	CallExpression	HAS_OPTION ( XTENSA_OPTION_INTERRUPT )		2485132	0					
ANR	2486595	Callee	HAS_OPTION		2485132	0					
ANR	2486596	Identifier	HAS_OPTION		2485132	0					
ANR	2486597	ArgumentList	XTENSA_OPTION_INTERRUPT		2485132	1					
ANR	2486598	Argument	XTENSA_OPTION_INTERRUPT		2485132	0					
ANR	2486599	Identifier	XTENSA_OPTION_INTERRUPT		2485132	0					
ANR	2486600	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	27					
ANR	2486601	Condition	gen_check_privilege ( dc )	753:24:13249:13271	2485132	0	True				
ANR	2486602	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2486603	Callee	gen_check_privilege		2485132	0					
ANR	2486604	Identifier	gen_check_privilege		2485132	0					
ANR	2486605	ArgumentList	dc		2485132	1					
ANR	2486606	Argument	dc		2485132	0					
ANR	2486607	Identifier	dc		2485132	0					
ANR	2486608	CompoundStatement		751:49:13203:13203	2485132	1					
ANR	2486609	ExpressionStatement	"gen_waiti ( dc , RRR_S )"	755:24:13301:13321	2485132	0	True				
ANR	2486610	CallExpression	"gen_waiti ( dc , RRR_S )"		2485132	0					
ANR	2486611	Callee	gen_waiti		2485132	0					
ANR	2486612	Identifier	gen_waiti		2485132	0					
ANR	2486613	ArgumentList	dc		2485132	1					
ANR	2486614	Argument	dc		2485132	0					
ANR	2486615	Identifier	dc		2485132	0					
ANR	2486616	Argument	RRR_S		2485132	1					
ANR	2486617	Identifier	RRR_S		2485132	0					
ANR	2486618	BreakStatement	break ;	759:20:13367:13372	2485132	28	True				
ANR	2486619	Label	case 8 :	763:16:13393:13399	2485132	29	True				
ANR	2486620	Label	case 9 :	765:16:13428:13434	2485132	30	True				
ANR	2486621	Label	case 10 :	767:16:13463:13470	2485132	31	True				
ANR	2486622	Label	case 11 :	769:16:13499:13506	2485132	32	True				
ANR	2486623	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	771:20:13539:13572	2485132	33	True				
ANR	2486624	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2485132	0					
ANR	2486625	Callee	HAS_OPTION		2485132	0					
ANR	2486626	Identifier	HAS_OPTION		2485132	0					
ANR	2486627	ArgumentList	XTENSA_OPTION_BOOLEAN		2485132	1					
ANR	2486628	Argument	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2486629	Identifier	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2486630	CompoundStatement		779:24:13739:13772	2485132	34					
ANR	2486631	Statement	const	775:24:13622:13626	2485132	0	True				
ANR	2486632	IdentifierDeclStatement	unsigned shift = ( RRR_R & 2 ) ? 8 : 4 ;	775:30:13628:13664	2485132	1	True				
ANR	2486633	IdentifierDecl	shift = ( RRR_R & 2 ) ? 8 : 4		2485132	0					
ANR	2486634	IdentifierDeclType	unsigned		2485132	0					
ANR	2486635	Identifier	shift		2485132	1					
ANR	2486636	AssignmentExpression	shift = ( RRR_R & 2 ) ? 8 : 4		2485132	2		=			
ANR	2486637	Identifier	shift		2485132	0					
ANR	2486638	ConditionalExpression	( RRR_R & 2 ) ? 8 : 4		2485132	1					
ANR	2486639	Condition	RRR_R & 2		2485132	0					
ANR	2486640	BitAndExpression	RRR_R & 2		2485132	0		&			
ANR	2486641	Identifier	RRR_R		2485132	0					
ANR	2486642	PrimaryExpression	2		2485132	1					
ANR	2486643	PrimaryExpression	8		2485132	1					
ANR	2486644	PrimaryExpression	4		2485132	2					
ANR	2486645	IdentifierDeclStatement	TCGv_i32 mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S ) ;	777:24:13691:13783	2485132	2	True				
ANR	2486646	IdentifierDecl	mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2485132	0					
ANR	2486647	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2486648	Identifier	mask		2485132	1					
ANR	2486649	AssignmentExpression	mask = tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2485132	2		=			
ANR	2486650	Identifier	mask		2485132	0					
ANR	2486651	CallExpression	tcg_const_i32 ( ( ( 1 << shift ) - 1 ) << RRR_S )		2485132	1					
ANR	2486652	Callee	tcg_const_i32		2485132	0					
ANR	2486653	Identifier	tcg_const_i32		2485132	0					
ANR	2486654	ArgumentList	( ( 1 << shift ) - 1 ) << RRR_S		2485132	1					
ANR	2486655	Argument	( ( 1 << shift ) - 1 ) << RRR_S		2485132	0					
ANR	2486656	ShiftExpression	( ( 1 << shift ) - 1 ) << RRR_S		2485132	0		<<			
ANR	2486657	AdditiveExpression	( 1 << shift ) - 1		2485132	0		-			
ANR	2486658	ShiftExpression	1 << shift		2485132	0		<<			
ANR	2486659	PrimaryExpression	1		2485132	0					
ANR	2486660	Identifier	shift		2485132	1					
ANR	2486661	PrimaryExpression	1		2485132	1					
ANR	2486662	Identifier	RRR_S		2485132	1					
ANR	2486663	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	781:24:13810:13843	2485132	3	True				
ANR	2486664	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2486665	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2486666	Identifier	tmp		2485132	1					
ANR	2486667	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2486668	Identifier	tmp		2485132	0					
ANR	2486669	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2486670	Callee	tcg_temp_new_i32		2485132	0					
ANR	2486671	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2486672	ArgumentList			2485132	1					
ANR	2486673	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_SR [ BR ] , mask )"	785:24:13872:13910	2485132	4	True				
ANR	2486674	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_SR [ BR ] , mask )"		2485132	0					
ANR	2486675	Callee	tcg_gen_and_i32		2485132	0					
ANR	2486676	Identifier	tcg_gen_and_i32		2485132	0					
ANR	2486677	ArgumentList	tmp		2485132	1					
ANR	2486678	Argument	tmp		2485132	0					
ANR	2486679	Identifier	tmp		2485132	0					
ANR	2486680	Argument	cpu_SR [ BR ]		2485132	1					
ANR	2486681	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2486682	Identifier	cpu_SR		2485132	0					
ANR	2486683	Identifier	BR		2485132	1					
ANR	2486684	Argument	mask		2485132	2					
ANR	2486685	Identifier	mask		2485132	0					
ANR	2486686	IfStatement	if ( RRR_R & 1 )		2485132	5					
ANR	2486687	Condition	RRR_R & 1	787:28:13941:13949	2485132	0	True				
ANR	2486688	BitAndExpression	RRR_R & 1		2485132	0		&			
ANR	2486689	Identifier	RRR_R		2485132	0					
ANR	2486690	PrimaryExpression	1		2485132	1					
ANR	2486691	CompoundStatement		785:39:13881:13881	2485132	1					
ANR	2486692	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , 1 << RRR_S )"	789:28:13991:14029	2485132	0	True				
ANR	2486693	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , 1 << RRR_S )"		2485132	0					
ANR	2486694	Callee	tcg_gen_addi_i32		2485132	0					
ANR	2486695	Identifier	tcg_gen_addi_i32		2485132	0					
ANR	2486696	ArgumentList	tmp		2485132	1					
ANR	2486697	Argument	tmp		2485132	0					
ANR	2486698	Identifier	tmp		2485132	0					
ANR	2486699	Argument	tmp		2485132	1					
ANR	2486700	Identifier	tmp		2485132	0					
ANR	2486701	Argument	1 << RRR_S		2485132	2					
ANR	2486702	ShiftExpression	1 << RRR_S		2485132	0		<<			
ANR	2486703	PrimaryExpression	1		2485132	0					
ANR	2486704	Identifier	RRR_S		2485132	1					
ANR	2486705	ElseStatement	else		2485132	0					
ANR	2486706	CompoundStatement		789:31:13992:13992	2485132	0					
ANR	2486707	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , mask )"	793:28:14102:14133	2485132	0	True				
ANR	2486708	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , mask )"		2485132	0					
ANR	2486709	Callee	tcg_gen_add_i32		2485132	0					
ANR	2486710	Identifier	tcg_gen_add_i32		2485132	0					
ANR	2486711	ArgumentList	tmp		2485132	1					
ANR	2486712	Argument	tmp		2485132	0					
ANR	2486713	Identifier	tmp		2485132	0					
ANR	2486714	Argument	tmp		2485132	1					
ANR	2486715	Identifier	tmp		2485132	0					
ANR	2486716	Argument	mask		2485132	2					
ANR	2486717	Identifier	mask		2485132	0					
ANR	2486718	ExpressionStatement	"tcg_gen_shri_i32 ( tmp , tmp , RRR_S + shift )"	797:24:14187:14228	2485132	6	True				
ANR	2486719	CallExpression	"tcg_gen_shri_i32 ( tmp , tmp , RRR_S + shift )"		2485132	0					
ANR	2486720	Callee	tcg_gen_shri_i32		2485132	0					
ANR	2486721	Identifier	tcg_gen_shri_i32		2485132	0					
ANR	2486722	ArgumentList	tmp		2485132	1					
ANR	2486723	Argument	tmp		2485132	0					
ANR	2486724	Identifier	tmp		2485132	0					
ANR	2486725	Argument	tmp		2485132	1					
ANR	2486726	Identifier	tmp		2485132	0					
ANR	2486727	Argument	RRR_S + shift		2485132	2					
ANR	2486728	AdditiveExpression	RRR_S + shift		2485132	0		+			
ANR	2486729	Identifier	RRR_S		2485132	0					
ANR	2486730	Identifier	shift		2485132	1					
ANR	2486731	ExpressionStatement	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp , RRR_T , 1 )"	799:24:14255:14346	2485132	7	True				
ANR	2486732	CallExpression	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp , RRR_T , 1 )"		2485132	0					
ANR	2486733	Callee	tcg_gen_deposit_i32		2485132	0					
ANR	2486734	Identifier	tcg_gen_deposit_i32		2485132	0					
ANR	2486735	ArgumentList	cpu_SR [ BR ]		2485132	1					
ANR	2486736	Argument	cpu_SR [ BR ]		2485132	0					
ANR	2486737	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2486738	Identifier	cpu_SR		2485132	0					
ANR	2486739	Identifier	BR		2485132	1					
ANR	2486740	Argument	cpu_SR [ BR ]		2485132	1					
ANR	2486741	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2486742	Identifier	cpu_SR		2485132	0					
ANR	2486743	Identifier	BR		2485132	1					
ANR	2486744	Argument	tmp		2485132	2					
ANR	2486745	Identifier	tmp		2485132	0					
ANR	2486746	Argument	RRR_T		2485132	3					
ANR	2486747	Identifier	RRR_T		2485132	0					
ANR	2486748	Argument	1		2485132	4					
ANR	2486749	PrimaryExpression	1		2485132	0					
ANR	2486750	ExpressionStatement	tcg_temp_free ( mask )	803:24:14373:14392	2485132	8	True				
ANR	2486751	CallExpression	tcg_temp_free ( mask )		2485132	0					
ANR	2486752	Callee	tcg_temp_free		2485132	0					
ANR	2486753	Identifier	tcg_temp_free		2485132	0					
ANR	2486754	ArgumentList	mask		2485132	1					
ANR	2486755	Argument	mask		2485132	0					
ANR	2486756	Identifier	mask		2485132	0					
ANR	2486757	ExpressionStatement	tcg_temp_free ( tmp )	805:24:14419:14437	2485132	9	True				
ANR	2486758	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2486759	Callee	tcg_temp_free		2485132	0					
ANR	2486760	Identifier	tcg_temp_free		2485132	0					
ANR	2486761	ArgumentList	tmp		2485132	1					
ANR	2486762	Argument	tmp		2485132	0					
ANR	2486763	Identifier	tmp		2485132	0					
ANR	2486764	BreakStatement	break ;	809:20:14483:14488	2485132	35	True				
ANR	2486765	Label	default :	813:16:14509:14516	2485132	36	True				
ANR	2486766	Identifier	default		2485132	0					
ANR	2486767	ExpressionStatement	RESERVED ( )	815:20:14552:14562	2485132	37	True				
ANR	2486768	CallExpression	RESERVED ( )		2485132	0					
ANR	2486769	Callee	RESERVED		2485132	0					
ANR	2486770	Identifier	RESERVED		2485132	0					
ANR	2486771	ArgumentList			2485132	1					
ANR	2486772	BreakStatement	break ;	817:20:14585:14590	2485132	38	True				
ANR	2486773	BreakStatement	break ;	823:16:14630:14635	2485132	3	True				
ANR	2486774	Label	case 1 :	827:12:14652:14658	2485132	4	True				
ANR	2486775	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	5					
ANR	2486776	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	829:20:14689:14730	2485132	0	True				
ANR	2486777	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2486778	Callee	gen_window_check3		2485132	0					
ANR	2486779	Identifier	gen_window_check3		2485132	0					
ANR	2486780	ArgumentList	dc		2485132	1					
ANR	2486781	Argument	dc		2485132	0					
ANR	2486782	Identifier	dc		2485132	0					
ANR	2486783	Argument	RRR_R		2485132	1					
ANR	2486784	Identifier	RRR_R		2485132	0					
ANR	2486785	Argument	RRR_S		2485132	2					
ANR	2486786	Identifier	RRR_S		2485132	0					
ANR	2486787	Argument	RRR_T		2485132	3					
ANR	2486788	Identifier	RRR_T		2485132	0					
ANR	2486789	CompoundStatement		827:64:14662:14662	2485132	1					
ANR	2486790	ExpressionStatement	"tcg_gen_and_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	831:20:14756:14813	2485132	0	True				
ANR	2486791	CallExpression	"tcg_gen_and_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2486792	Callee	tcg_gen_and_i32		2485132	0					
ANR	2486793	Identifier	tcg_gen_and_i32		2485132	0					
ANR	2486794	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2486795	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2486796	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2486797	Identifier	cpu_R		2485132	0					
ANR	2486798	Identifier	RRR_R		2485132	1					
ANR	2486799	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2486800	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2486801	Identifier	cpu_R		2485132	0					
ANR	2486802	Identifier	RRR_S		2485132	1					
ANR	2486803	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2486804	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2486805	Identifier	cpu_R		2485132	0					
ANR	2486806	Identifier	RRR_T		2485132	1					
ANR	2486807	BreakStatement	break ;	835:16:14851:14856	2485132	6	True				
ANR	2486808	Label	case 2 :	839:12:14873:14879	2485132	7	True				
ANR	2486809	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	8					
ANR	2486810	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	841:20:14909:14950	2485132	0	True				
ANR	2486811	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2486812	Callee	gen_window_check3		2485132	0					
ANR	2486813	Identifier	gen_window_check3		2485132	0					
ANR	2486814	ArgumentList	dc		2485132	1					
ANR	2486815	Argument	dc		2485132	0					
ANR	2486816	Identifier	dc		2485132	0					
ANR	2486817	Argument	RRR_R		2485132	1					
ANR	2486818	Identifier	RRR_R		2485132	0					
ANR	2486819	Argument	RRR_S		2485132	2					
ANR	2486820	Identifier	RRR_S		2485132	0					
ANR	2486821	Argument	RRR_T		2485132	3					
ANR	2486822	Identifier	RRR_T		2485132	0					
ANR	2486823	CompoundStatement		839:64:14882:14882	2485132	1					
ANR	2486824	ExpressionStatement	"tcg_gen_or_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	843:20:14976:15032	2485132	0	True				
ANR	2486825	CallExpression	"tcg_gen_or_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2486826	Callee	tcg_gen_or_i32		2485132	0					
ANR	2486827	Identifier	tcg_gen_or_i32		2485132	0					
ANR	2486828	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2486829	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2486830	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2486831	Identifier	cpu_R		2485132	0					
ANR	2486832	Identifier	RRR_R		2485132	1					
ANR	2486833	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2486834	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2486835	Identifier	cpu_R		2485132	0					
ANR	2486836	Identifier	RRR_S		2485132	1					
ANR	2486837	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2486838	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2486839	Identifier	cpu_R		2485132	0					
ANR	2486840	Identifier	RRR_T		2485132	1					
ANR	2486841	BreakStatement	break ;	847:16:15070:15075	2485132	9	True				
ANR	2486842	Label	case 3 :	851:12:15092:15098	2485132	10	True				
ANR	2486843	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	11					
ANR	2486844	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	853:20:15129:15170	2485132	0	True				
ANR	2486845	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2486846	Callee	gen_window_check3		2485132	0					
ANR	2486847	Identifier	gen_window_check3		2485132	0					
ANR	2486848	ArgumentList	dc		2485132	1					
ANR	2486849	Argument	dc		2485132	0					
ANR	2486850	Identifier	dc		2485132	0					
ANR	2486851	Argument	RRR_R		2485132	1					
ANR	2486852	Identifier	RRR_R		2485132	0					
ANR	2486853	Argument	RRR_S		2485132	2					
ANR	2486854	Identifier	RRR_S		2485132	0					
ANR	2486855	Argument	RRR_T		2485132	3					
ANR	2486856	Identifier	RRR_T		2485132	0					
ANR	2486857	CompoundStatement		851:64:15102:15102	2485132	1					
ANR	2486858	ExpressionStatement	"tcg_gen_xor_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	855:20:15196:15253	2485132	0	True				
ANR	2486859	CallExpression	"tcg_gen_xor_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2486860	Callee	tcg_gen_xor_i32		2485132	0					
ANR	2486861	Identifier	tcg_gen_xor_i32		2485132	0					
ANR	2486862	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2486863	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2486864	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2486865	Identifier	cpu_R		2485132	0					
ANR	2486866	Identifier	RRR_R		2485132	1					
ANR	2486867	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2486868	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2486869	Identifier	cpu_R		2485132	0					
ANR	2486870	Identifier	RRR_S		2485132	1					
ANR	2486871	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2486872	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2486873	Identifier	cpu_R		2485132	0					
ANR	2486874	Identifier	RRR_T		2485132	1					
ANR	2486875	BreakStatement	break ;	859:16:15291:15296	2485132	12	True				
ANR	2486876	Label	case 4 :	863:12:15313:15319	2485132	13	True				
ANR	2486877	SwitchStatement	switch ( RRR_R )		2485132	14					
ANR	2486878	Condition	RRR_R	865:24:15354:15358	2485132	0	True				
ANR	2486879	Identifier	RRR_R		2485132	0					
ANR	2486880	CompoundStatement		863:31:15290:15290	2485132	1					
ANR	2486881	Label	case 0 :	867:16:15380:15386	2485132	0	True				
ANR	2486882	IfStatement	"if ( gen_window_check1 ( dc , RRR_S ) )"		2485132	1					
ANR	2486883	Condition	"gen_window_check1 ( dc , RRR_S )"	869:24:15421:15448	2485132	0	True				
ANR	2486884	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2485132	0					
ANR	2486885	Callee	gen_window_check1		2485132	0					
ANR	2486886	Identifier	gen_window_check1		2485132	0					
ANR	2486887	ArgumentList	dc		2485132	1					
ANR	2486888	Argument	dc		2485132	0					
ANR	2486889	Identifier	dc		2485132	0					
ANR	2486890	Argument	RRR_S		2485132	1					
ANR	2486891	Identifier	RRR_S		2485132	0					
ANR	2486892	CompoundStatement		867:54:15380:15380	2485132	1					
ANR	2486893	ExpressionStatement	"gen_right_shift_sar ( dc , cpu_R [ RRR_S ] )"	871:24:15478:15515	2485132	0	True				
ANR	2486894	CallExpression	"gen_right_shift_sar ( dc , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2486895	Callee	gen_right_shift_sar		2485132	0					
ANR	2486896	Identifier	gen_right_shift_sar		2485132	0					
ANR	2486897	ArgumentList	dc		2485132	1					
ANR	2486898	Argument	dc		2485132	0					
ANR	2486899	Identifier	dc		2485132	0					
ANR	2486900	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2486901	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2486902	Identifier	cpu_R		2485132	0					
ANR	2486903	Identifier	RRR_S		2485132	1					
ANR	2486904	BreakStatement	break ;	875:20:15561:15566	2485132	2	True				
ANR	2486905	Label	case 1 :	879:16:15587:15593	2485132	3	True				
ANR	2486906	IfStatement	"if ( gen_window_check1 ( dc , RRR_S ) )"		2485132	4					
ANR	2486907	Condition	"gen_window_check1 ( dc , RRR_S )"	881:24:15628:15655	2485132	0	True				
ANR	2486908	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2485132	0					
ANR	2486909	Callee	gen_window_check1		2485132	0					
ANR	2486910	Identifier	gen_window_check1		2485132	0					
ANR	2486911	ArgumentList	dc		2485132	1					
ANR	2486912	Argument	dc		2485132	0					
ANR	2486913	Identifier	dc		2485132	0					
ANR	2486914	Argument	RRR_S		2485132	1					
ANR	2486915	Identifier	RRR_S		2485132	0					
ANR	2486916	CompoundStatement		879:54:15587:15587	2485132	1					
ANR	2486917	ExpressionStatement	"gen_left_shift_sar ( dc , cpu_R [ RRR_S ] )"	883:24:15685:15721	2485132	0	True				
ANR	2486918	CallExpression	"gen_left_shift_sar ( dc , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2486919	Callee	gen_left_shift_sar		2485132	0					
ANR	2486920	Identifier	gen_left_shift_sar		2485132	0					
ANR	2486921	ArgumentList	dc		2485132	1					
ANR	2486922	Argument	dc		2485132	0					
ANR	2486923	Identifier	dc		2485132	0					
ANR	2486924	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2486925	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2486926	Identifier	cpu_R		2485132	0					
ANR	2486927	Identifier	RRR_S		2485132	1					
ANR	2486928	BreakStatement	break ;	887:20:15767:15772	2485132	5	True				
ANR	2486929	Label	case 2 :	891:16:15793:15799	2485132	6	True				
ANR	2486930	IfStatement	"if ( gen_window_check1 ( dc , RRR_S ) )"		2485132	7					
ANR	2486931	Condition	"gen_window_check1 ( dc , RRR_S )"	893:24:15836:15863	2485132	0	True				
ANR	2486932	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2485132	0					
ANR	2486933	Callee	gen_window_check1		2485132	0					
ANR	2486934	Identifier	gen_window_check1		2485132	0					
ANR	2486935	ArgumentList	dc		2485132	1					
ANR	2486936	Argument	dc		2485132	0					
ANR	2486937	Identifier	dc		2485132	0					
ANR	2486938	Argument	RRR_S		2485132	1					
ANR	2486939	Identifier	RRR_S		2485132	0					
ANR	2486940	CompoundStatement		893:24:15822:15855	2485132	1					
ANR	2486941	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	895:24:15893:15926	2485132	0	True				
ANR	2486942	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2486943	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2486944	Identifier	tmp		2485132	1					
ANR	2486945	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2486946	Identifier	tmp		2485132	0					
ANR	2486947	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2486948	Callee	tcg_temp_new_i32		2485132	0					
ANR	2486949	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2486950	ArgumentList			2485132	1					
ANR	2486951	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"	897:24:15953:15991	2485132	1	True				
ANR	2486952	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"		2485132	0					
ANR	2486953	Callee	tcg_gen_shli_i32		2485132	0					
ANR	2486954	Identifier	tcg_gen_shli_i32		2485132	0					
ANR	2486955	ArgumentList	tmp		2485132	1					
ANR	2486956	Argument	tmp		2485132	0					
ANR	2486957	Identifier	tmp		2485132	0					
ANR	2486958	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2486959	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2486960	Identifier	cpu_R		2485132	0					
ANR	2486961	Identifier	RRR_S		2485132	1					
ANR	2486962	Argument	3		2485132	2					
ANR	2486963	PrimaryExpression	3		2485132	0					
ANR	2486964	ExpressionStatement	"gen_right_shift_sar ( dc , tmp )"	899:24:16018:16046	2485132	2	True				
ANR	2486965	CallExpression	"gen_right_shift_sar ( dc , tmp )"		2485132	0					
ANR	2486966	Callee	gen_right_shift_sar		2485132	0					
ANR	2486967	Identifier	gen_right_shift_sar		2485132	0					
ANR	2486968	ArgumentList	dc		2485132	1					
ANR	2486969	Argument	dc		2485132	0					
ANR	2486970	Identifier	dc		2485132	0					
ANR	2486971	Argument	tmp		2485132	1					
ANR	2486972	Identifier	tmp		2485132	0					
ANR	2486973	ExpressionStatement	tcg_temp_free ( tmp )	901:24:16073:16091	2485132	3	True				
ANR	2486974	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2486975	Callee	tcg_temp_free		2485132	0					
ANR	2486976	Identifier	tcg_temp_free		2485132	0					
ANR	2486977	ArgumentList	tmp		2485132	1					
ANR	2486978	Argument	tmp		2485132	0					
ANR	2486979	Identifier	tmp		2485132	0					
ANR	2486980	BreakStatement	break ;	905:20:16137:16142	2485132	8	True				
ANR	2486981	Label	case 3 :	909:16:16163:16169	2485132	9	True				
ANR	2486982	IfStatement	"if ( gen_window_check1 ( dc , RRR_S ) )"		2485132	10					
ANR	2486983	Condition	"gen_window_check1 ( dc , RRR_S )"	911:24:16206:16233	2485132	0	True				
ANR	2486984	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2485132	0					
ANR	2486985	Callee	gen_window_check1		2485132	0					
ANR	2486986	Identifier	gen_window_check1		2485132	0					
ANR	2486987	ArgumentList	dc		2485132	1					
ANR	2486988	Argument	dc		2485132	0					
ANR	2486989	Identifier	dc		2485132	0					
ANR	2486990	Argument	RRR_S		2485132	1					
ANR	2486991	Identifier	RRR_S		2485132	0					
ANR	2486992	CompoundStatement		911:24:16192:16225	2485132	1					
ANR	2486993	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	913:24:16263:16296	2485132	0	True				
ANR	2486994	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2486995	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2486996	Identifier	tmp		2485132	1					
ANR	2486997	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2486998	Identifier	tmp		2485132	0					
ANR	2486999	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2487000	Callee	tcg_temp_new_i32		2485132	0					
ANR	2487001	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2487002	ArgumentList			2485132	1					
ANR	2487003	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"	915:24:16323:16361	2485132	1	True				
ANR	2487004	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , 3 )"		2485132	0					
ANR	2487005	Callee	tcg_gen_shli_i32		2485132	0					
ANR	2487006	Identifier	tcg_gen_shli_i32		2485132	0					
ANR	2487007	ArgumentList	tmp		2485132	1					
ANR	2487008	Argument	tmp		2485132	0					
ANR	2487009	Identifier	tmp		2485132	0					
ANR	2487010	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487011	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487012	Identifier	cpu_R		2485132	0					
ANR	2487013	Identifier	RRR_S		2485132	1					
ANR	2487014	Argument	3		2485132	2					
ANR	2487015	PrimaryExpression	3		2485132	0					
ANR	2487016	ExpressionStatement	"gen_left_shift_sar ( dc , tmp )"	917:24:16388:16415	2485132	2	True				
ANR	2487017	CallExpression	"gen_left_shift_sar ( dc , tmp )"		2485132	0					
ANR	2487018	Callee	gen_left_shift_sar		2485132	0					
ANR	2487019	Identifier	gen_left_shift_sar		2485132	0					
ANR	2487020	ArgumentList	dc		2485132	1					
ANR	2487021	Argument	dc		2485132	0					
ANR	2487022	Identifier	dc		2485132	0					
ANR	2487023	Argument	tmp		2485132	1					
ANR	2487024	Identifier	tmp		2485132	0					
ANR	2487025	ExpressionStatement	tcg_temp_free ( tmp )	919:24:16442:16460	2485132	3	True				
ANR	2487026	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2487027	Callee	tcg_temp_free		2485132	0					
ANR	2487028	Identifier	tcg_temp_free		2485132	0					
ANR	2487029	ArgumentList	tmp		2485132	1					
ANR	2487030	Argument	tmp		2485132	0					
ANR	2487031	Identifier	tmp		2485132	0					
ANR	2487032	BreakStatement	break ;	923:20:16506:16511	2485132	11	True				
ANR	2487033	Label	case 4 :	927:16:16532:16538	2485132	12	True				
ANR	2487034	CompoundStatement		929:24:16526:16616	2485132	13					
ANR	2487035	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) ) ;	931:24:16597:16687	2485132	0	True				
ANR	2487036	IdentifierDecl	tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2485132	0					
ANR	2487037	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2487038	Identifier	tmp		2485132	1					
ANR	2487039	AssignmentExpression	tmp = tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2485132	2		=			
ANR	2487040	Identifier	tmp		2485132	0					
ANR	2487041	CallExpression	tcg_const_i32 ( RRR_S | ( ( RRR_T & 1 ) << 4 ) )		2485132	1					
ANR	2487042	Callee	tcg_const_i32		2485132	0					
ANR	2487043	Identifier	tcg_const_i32		2485132	0					
ANR	2487044	ArgumentList	RRR_S | ( ( RRR_T & 1 ) << 4 )		2485132	1					
ANR	2487045	Argument	RRR_S | ( ( RRR_T & 1 ) << 4 )		2485132	0					
ANR	2487046	InclusiveOrExpression	RRR_S | ( ( RRR_T & 1 ) << 4 )		2485132	0		|			
ANR	2487047	Identifier	RRR_S		2485132	0					
ANR	2487048	ShiftExpression	( RRR_T & 1 ) << 4		2485132	1		<<			
ANR	2487049	BitAndExpression	RRR_T & 1		2485132	0		&			
ANR	2487050	Identifier	RRR_T		2485132	0					
ANR	2487051	PrimaryExpression	1		2485132	1					
ANR	2487052	PrimaryExpression	4		2485132	1					
ANR	2487053	ExpressionStatement	"gen_right_shift_sar ( dc , tmp )"	935:24:16714:16742	2485132	1	True				
ANR	2487054	CallExpression	"gen_right_shift_sar ( dc , tmp )"		2485132	0					
ANR	2487055	Callee	gen_right_shift_sar		2485132	0					
ANR	2487056	Identifier	gen_right_shift_sar		2485132	0					
ANR	2487057	ArgumentList	dc		2485132	1					
ANR	2487058	Argument	dc		2485132	0					
ANR	2487059	Identifier	dc		2485132	0					
ANR	2487060	Argument	tmp		2485132	1					
ANR	2487061	Identifier	tmp		2485132	0					
ANR	2487062	ExpressionStatement	tcg_temp_free ( tmp )	937:24:16769:16787	2485132	2	True				
ANR	2487063	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2487064	Callee	tcg_temp_free		2485132	0					
ANR	2487065	Identifier	tcg_temp_free		2485132	0					
ANR	2487066	ArgumentList	tmp		2485132	1					
ANR	2487067	Argument	tmp		2485132	0					
ANR	2487068	Identifier	tmp		2485132	0					
ANR	2487069	BreakStatement	break ;	941:20:16833:16838	2485132	14	True				
ANR	2487070	Label	case 6 :	945:16:16859:16865	2485132	15	True				
ANR	2487071	ExpressionStatement	TBD ( )	947:20:16896:16901	2485132	16	True				
ANR	2487072	CallExpression	TBD ( )		2485132	0					
ANR	2487073	Callee	TBD		2485132	0					
ANR	2487074	Identifier	TBD		2485132	0					
ANR	2487075	ArgumentList			2485132	1					
ANR	2487076	BreakStatement	break ;	949:20:16924:16929	2485132	17	True				
ANR	2487077	Label	case 7 :	953:16:16950:16956	2485132	18	True				
ANR	2487078	ExpressionStatement	TBD ( )	955:20:16987:16992	2485132	19	True				
ANR	2487079	CallExpression	TBD ( )		2485132	0					
ANR	2487080	Callee	TBD		2485132	0					
ANR	2487081	Identifier	TBD		2485132	0					
ANR	2487082	ArgumentList			2485132	1					
ANR	2487083	BreakStatement	break ;	957:20:17015:17020	2485132	20	True				
ANR	2487084	Label	case 8 :	961:16:17041:17047	2485132	21	True				
ANR	2487085	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	963:20:17080:17123	2485132	22	True				
ANR	2487086	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2487087	Callee	HAS_OPTION		2485132	0					
ANR	2487088	Identifier	HAS_OPTION		2485132	0					
ANR	2487089	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2487090	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2487091	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2487092	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	23					
ANR	2487093	Condition	gen_check_privilege ( dc )	965:24:17150:17172	2485132	0	True				
ANR	2487094	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2487095	Callee	gen_check_privilege		2485132	0					
ANR	2487096	Identifier	gen_check_privilege		2485132	0					
ANR	2487097	ArgumentList	dc		2485132	1					
ANR	2487098	Argument	dc		2485132	0					
ANR	2487099	Identifier	dc		2485132	0					
ANR	2487100	CompoundStatement		965:24:17131:17233	2485132	1					
ANR	2487101	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) ) ;	967:24:17202:17304	2485132	0	True				
ANR	2487102	IdentifierDecl	tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2485132	0					
ANR	2487103	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2487104	Identifier	tmp		2485132	1					
ANR	2487105	AssignmentExpression	tmp = tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2485132	2		=			
ANR	2487106	Identifier	tmp		2485132	0					
ANR	2487107	CallExpression	tcg_const_i32 ( RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 ) )		2485132	1					
ANR	2487108	Callee	tcg_const_i32		2485132	0					
ANR	2487109	Identifier	tcg_const_i32		2485132	0					
ANR	2487110	ArgumentList	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2485132	1					
ANR	2487111	Argument	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2485132	0					
ANR	2487112	InclusiveOrExpression	RRR_T | ( ( RRR_T & 8 ) ? 0xfffffff0 : 0 )		2485132	0		|			
ANR	2487113	Identifier	RRR_T		2485132	0					
ANR	2487114	ConditionalExpression	( RRR_T & 8 ) ? 0xfffffff0 : 0		2485132	1					
ANR	2487115	Condition	RRR_T & 8		2485132	0					
ANR	2487116	BitAndExpression	RRR_T & 8		2485132	0		&			
ANR	2487117	Identifier	RRR_T		2485132	0					
ANR	2487118	PrimaryExpression	8		2485132	1					
ANR	2487119	PrimaryExpression	0xfffffff0		2485132	1					
ANR	2487120	PrimaryExpression	0		2485132	2					
ANR	2487121	ExpressionStatement	"gen_helper_rotw ( cpu_env , tmp )"	971:24:17331:17360	2485132	1	True				
ANR	2487122	CallExpression	"gen_helper_rotw ( cpu_env , tmp )"		2485132	0					
ANR	2487123	Callee	gen_helper_rotw		2485132	0					
ANR	2487124	Identifier	gen_helper_rotw		2485132	0					
ANR	2487125	ArgumentList	cpu_env		2485132	1					
ANR	2487126	Argument	cpu_env		2485132	0					
ANR	2487127	Identifier	cpu_env		2485132	0					
ANR	2487128	Argument	tmp		2485132	1					
ANR	2487129	Identifier	tmp		2485132	0					
ANR	2487130	ExpressionStatement	tcg_temp_free ( tmp )	973:24:17387:17405	2485132	2	True				
ANR	2487131	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2487132	Callee	tcg_temp_free		2485132	0					
ANR	2487133	Identifier	tcg_temp_free		2485132	0					
ANR	2487134	ArgumentList	tmp		2485132	1					
ANR	2487135	Argument	tmp		2485132	0					
ANR	2487136	Identifier	tmp		2485132	0					
ANR	2487137	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , - 1 )"	977:24:17501:17533	2485132	3	True				
ANR	2487138	CallExpression	"gen_jumpi_check_loop_end ( dc , - 1 )"		2485132	0					
ANR	2487139	Callee	gen_jumpi_check_loop_end		2485132	0					
ANR	2487140	Identifier	gen_jumpi_check_loop_end		2485132	0					
ANR	2487141	ArgumentList	dc		2485132	1					
ANR	2487142	Argument	dc		2485132	0					
ANR	2487143	Identifier	dc		2485132	0					
ANR	2487144	Argument	- 1		2485132	1					
ANR	2487145	UnaryOperationExpression	- 1		2485132	0					
ANR	2487146	UnaryOperator	-		2485132	0					
ANR	2487147	PrimaryExpression	1		2485132	1					
ANR	2487148	BreakStatement	break ;	981:20:17579:17584	2485132	24	True				
ANR	2487149	Label	case 14 :	985:16:17605:17612	2485132	25	True				
ANR	2487150	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )	987:20:17644:17681	2485132	26	True				
ANR	2487151	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )		2485132	0					
ANR	2487152	Callee	HAS_OPTION		2485132	0					
ANR	2487153	Identifier	HAS_OPTION		2485132	0					
ANR	2487154	ArgumentList	XTENSA_OPTION_MISC_OP_NSA		2485132	1					
ANR	2487155	Argument	XTENSA_OPTION_MISC_OP_NSA		2485132	0					
ANR	2487156	Identifier	XTENSA_OPTION_MISC_OP_NSA		2485132	0					
ANR	2487157	IfStatement	"if ( gen_window_check2 ( dc , RRR_S , RRR_T ) )"		2485132	27					
ANR	2487158	Condition	"gen_window_check2 ( dc , RRR_S , RRR_T )"	989:24:17708:17742	2485132	0	True				
ANR	2487159	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2485132	0					
ANR	2487160	Callee	gen_window_check2		2485132	0					
ANR	2487161	Identifier	gen_window_check2		2485132	0					
ANR	2487162	ArgumentList	dc		2485132	1					
ANR	2487163	Argument	dc		2485132	0					
ANR	2487164	Identifier	dc		2485132	0					
ANR	2487165	Argument	RRR_S		2485132	1					
ANR	2487166	Identifier	RRR_S		2485132	0					
ANR	2487167	Argument	RRR_T		2485132	2					
ANR	2487168	Identifier	RRR_T		2485132	0					
ANR	2487169	CompoundStatement		987:61:17674:17674	2485132	1					
ANR	2487170	ExpressionStatement	"gen_helper_nsa ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	991:24:17772:17814	2485132	0	True				
ANR	2487171	CallExpression	"gen_helper_nsa ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2487172	Callee	gen_helper_nsa		2485132	0					
ANR	2487173	Identifier	gen_helper_nsa		2485132	0					
ANR	2487174	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2487175	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2487176	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487177	Identifier	cpu_R		2485132	0					
ANR	2487178	Identifier	RRR_T		2485132	1					
ANR	2487179	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487180	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487181	Identifier	cpu_R		2485132	0					
ANR	2487182	Identifier	RRR_S		2485132	1					
ANR	2487183	BreakStatement	break ;	995:20:17860:17865	2485132	28	True				
ANR	2487184	Label	case 15 :	999:16:17886:17893	2485132	29	True				
ANR	2487185	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )	1001:20:17926:17963	2485132	30	True				
ANR	2487186	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_NSA )		2485132	0					
ANR	2487187	Callee	HAS_OPTION		2485132	0					
ANR	2487188	Identifier	HAS_OPTION		2485132	0					
ANR	2487189	ArgumentList	XTENSA_OPTION_MISC_OP_NSA		2485132	1					
ANR	2487190	Argument	XTENSA_OPTION_MISC_OP_NSA		2485132	0					
ANR	2487191	Identifier	XTENSA_OPTION_MISC_OP_NSA		2485132	0					
ANR	2487192	IfStatement	"if ( gen_window_check2 ( dc , RRR_S , RRR_T ) )"		2485132	31					
ANR	2487193	Condition	"gen_window_check2 ( dc , RRR_S , RRR_T )"	1003:24:17990:18024	2485132	0	True				
ANR	2487194	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2485132	0					
ANR	2487195	Callee	gen_window_check2		2485132	0					
ANR	2487196	Identifier	gen_window_check2		2485132	0					
ANR	2487197	ArgumentList	dc		2485132	1					
ANR	2487198	Argument	dc		2485132	0					
ANR	2487199	Identifier	dc		2485132	0					
ANR	2487200	Argument	RRR_S		2485132	1					
ANR	2487201	Identifier	RRR_S		2485132	0					
ANR	2487202	Argument	RRR_T		2485132	2					
ANR	2487203	Identifier	RRR_T		2485132	0					
ANR	2487204	CompoundStatement		1001:61:17956:17956	2485132	1					
ANR	2487205	ExpressionStatement	"gen_helper_nsau ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	1005:24:18054:18097	2485132	0	True				
ANR	2487206	CallExpression	"gen_helper_nsau ( cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2487207	Callee	gen_helper_nsau		2485132	0					
ANR	2487208	Identifier	gen_helper_nsau		2485132	0					
ANR	2487209	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2487210	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2487211	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487212	Identifier	cpu_R		2485132	0					
ANR	2487213	Identifier	RRR_T		2485132	1					
ANR	2487214	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487215	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487216	Identifier	cpu_R		2485132	0					
ANR	2487217	Identifier	RRR_S		2485132	1					
ANR	2487218	BreakStatement	break ;	1009:20:18143:18148	2485132	32	True				
ANR	2487219	Label	default :	1013:16:18169:18176	2485132	33	True				
ANR	2487220	Identifier	default		2485132	0					
ANR	2487221	ExpressionStatement	RESERVED ( )	1015:20:18212:18222	2485132	34	True				
ANR	2487222	CallExpression	RESERVED ( )		2485132	0					
ANR	2487223	Callee	RESERVED		2485132	0					
ANR	2487224	Identifier	RESERVED		2485132	0					
ANR	2487225	ArgumentList			2485132	1					
ANR	2487226	BreakStatement	break ;	1017:20:18245:18250	2485132	35	True				
ANR	2487227	BreakStatement	break ;	1021:16:18288:18293	2485132	15	True				
ANR	2487228	Label	case 5 :	1025:12:18310:18316	2485132	16	True				
ANR	2487229	ExpressionStatement	HAS_OPTION_BITS ( XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION ) )	1027:16:18343:18579	2485132	17	True				
ANR	2487230	CallExpression	HAS_OPTION_BITS ( XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION ) )		2485132	0					
ANR	2487231	Callee	HAS_OPTION_BITS		2485132	0					
ANR	2487232	Identifier	HAS_OPTION_BITS		2485132	0					
ANR	2487233	ArgumentList	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2485132	1					
ANR	2487234	Argument	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2485132	0					
ANR	2487235	InclusiveOrExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2485132	0		|			
ANR	2487236	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_MMU )		2485132	0					
ANR	2487237	Callee	XTENSA_OPTION_BIT		2485132	0					
ANR	2487238	Identifier	XTENSA_OPTION_BIT		2485132	0					
ANR	2487239	ArgumentList	XTENSA_OPTION_MMU		2485132	1					
ANR	2487240	Argument	XTENSA_OPTION_MMU		2485132	0					
ANR	2487241	Identifier	XTENSA_OPTION_MMU		2485132	0					
ANR	2487242	InclusiveOrExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION ) | XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2485132	1		|			
ANR	2487243	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_PROTECTION )		2485132	0					
ANR	2487244	Callee	XTENSA_OPTION_BIT		2485132	0					
ANR	2487245	Identifier	XTENSA_OPTION_BIT		2485132	0					
ANR	2487246	ArgumentList	XTENSA_OPTION_REGION_PROTECTION		2485132	1					
ANR	2487247	Argument	XTENSA_OPTION_REGION_PROTECTION		2485132	0					
ANR	2487248	Identifier	XTENSA_OPTION_REGION_PROTECTION		2485132	0					
ANR	2487249	CallExpression	XTENSA_OPTION_BIT ( XTENSA_OPTION_REGION_TRANSLATION )		2485132	1					
ANR	2487250	Callee	XTENSA_OPTION_BIT		2485132	0					
ANR	2487251	Identifier	XTENSA_OPTION_BIT		2485132	0					
ANR	2487252	ArgumentList	XTENSA_OPTION_REGION_TRANSLATION		2485132	1					
ANR	2487253	Argument	XTENSA_OPTION_REGION_TRANSLATION		2485132	0					
ANR	2487254	Identifier	XTENSA_OPTION_REGION_TRANSLATION		2485132	0					
ANR	2487255	IfStatement	"if ( gen_check_privilege ( dc ) && gen_window_check2 ( dc , RRR_S , RRR_T ) )"		2485132	18					
ANR	2487256	Condition	"gen_check_privilege ( dc ) && gen_window_check2 ( dc , RRR_S , RRR_T )"	1035:20:18602:18684	2485132	0	True				
ANR	2487257	AndExpression	"gen_check_privilege ( dc ) && gen_window_check2 ( dc , RRR_S , RRR_T )"		2485132	0		&&			
ANR	2487258	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2487259	Callee	gen_check_privilege		2485132	0					
ANR	2487260	Identifier	gen_check_privilege		2485132	0					
ANR	2487261	ArgumentList	dc		2485132	1					
ANR	2487262	Argument	dc		2485132	0					
ANR	2487263	Identifier	dc		2485132	0					
ANR	2487264	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2485132	1					
ANR	2487265	Callee	gen_window_check2		2485132	0					
ANR	2487266	Identifier	gen_window_check2		2485132	0					
ANR	2487267	ArgumentList	dc		2485132	1					
ANR	2487268	Argument	dc		2485132	0					
ANR	2487269	Identifier	dc		2485132	0					
ANR	2487270	Argument	RRR_S		2485132	1					
ANR	2487271	Identifier	RRR_S		2485132	0					
ANR	2487272	Argument	RRR_T		2485132	2					
ANR	2487273	Identifier	RRR_T		2485132	0					
ANR	2487274	CompoundStatement		1037:20:18639:18686	2485132	1					
ANR	2487275	IdentifierDeclStatement	TCGv_i32 dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 ) ;	1039:20:18710:18757	2485132	0	True				
ANR	2487276	IdentifierDecl	dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2485132	0					
ANR	2487277	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2487278	Identifier	dtlb		2485132	1					
ANR	2487279	AssignmentExpression	dtlb = tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2485132	2		=			
ANR	2487280	Identifier	dtlb		2485132	0					
ANR	2487281	CallExpression	tcg_const_i32 ( ( RRR_R & 8 ) != 0 )		2485132	1					
ANR	2487282	Callee	tcg_const_i32		2485132	0					
ANR	2487283	Identifier	tcg_const_i32		2485132	0					
ANR	2487284	ArgumentList	( RRR_R & 8 ) != 0		2485132	1					
ANR	2487285	Argument	( RRR_R & 8 ) != 0		2485132	0					
ANR	2487286	EqualityExpression	( RRR_R & 8 ) != 0		2485132	0		!=			
ANR	2487287	BitAndExpression	RRR_R & 8		2485132	0		&			
ANR	2487288	Identifier	RRR_R		2485132	0					
ANR	2487289	PrimaryExpression	8		2485132	1					
ANR	2487290	PrimaryExpression	0		2485132	1					
ANR	2487291	SwitchStatement	switch ( RRR_R & 7 )		2485132	1					
ANR	2487292	Condition	RRR_R & 7	1043:28:18790:18798	2485132	0	True				
ANR	2487293	BitAndExpression	RRR_R & 7		2485132	0		&			
ANR	2487294	Identifier	RRR_R		2485132	0					
ANR	2487295	PrimaryExpression	7		2485132	1					
ANR	2487296	CompoundStatement		1041:39:18730:18730	2485132	1					
ANR	2487297	Label	case 3 :	1045:20:18824:18830	2485132	0	True				
ANR	2487298	ExpressionStatement	"gen_helper_rtlb0 ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"	1047:24:18879:18971	2485132	1	True				
ANR	2487299	CallExpression	"gen_helper_rtlb0 ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"		2485132	0					
ANR	2487300	Callee	gen_helper_rtlb0		2485132	0					
ANR	2487301	Identifier	gen_helper_rtlb0		2485132	0					
ANR	2487302	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2487303	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2487304	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487305	Identifier	cpu_R		2485132	0					
ANR	2487306	Identifier	RRR_T		2485132	1					
ANR	2487307	Argument	cpu_env		2485132	1					
ANR	2487308	Identifier	cpu_env		2485132	0					
ANR	2487309	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2487310	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487311	Identifier	cpu_R		2485132	0					
ANR	2487312	Identifier	RRR_S		2485132	1					
ANR	2487313	Argument	dtlb		2485132	3					
ANR	2487314	Identifier	dtlb		2485132	0					
ANR	2487315	BreakStatement	break ;	1051:24:18998:19003	2485132	2	True				
ANR	2487316	Label	case 4 :	1055:20:19028:19034	2485132	3	True				
ANR	2487317	ExpressionStatement	"gen_helper_itlb ( cpu_env , cpu_R [ RRR_S ] , dtlb )"	1057:24:19081:19125	2485132	4	True				
ANR	2487318	CallExpression	"gen_helper_itlb ( cpu_env , cpu_R [ RRR_S ] , dtlb )"		2485132	0					
ANR	2487319	Callee	gen_helper_itlb		2485132	0					
ANR	2487320	Identifier	gen_helper_itlb		2485132	0					
ANR	2487321	ArgumentList	cpu_env		2485132	1					
ANR	2487322	Argument	cpu_env		2485132	0					
ANR	2487323	Identifier	cpu_env		2485132	0					
ANR	2487324	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487325	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487326	Identifier	cpu_R		2485132	0					
ANR	2487327	Identifier	RRR_S		2485132	1					
ANR	2487328	Argument	dtlb		2485132	2					
ANR	2487329	Identifier	dtlb		2485132	0					
ANR	2487330	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , - 1 )"	1061:24:19228:19260	2485132	5	True				
ANR	2487331	CallExpression	"gen_jumpi_check_loop_end ( dc , - 1 )"		2485132	0					
ANR	2487332	Callee	gen_jumpi_check_loop_end		2485132	0					
ANR	2487333	Identifier	gen_jumpi_check_loop_end		2485132	0					
ANR	2487334	ArgumentList	dc		2485132	1					
ANR	2487335	Argument	dc		2485132	0					
ANR	2487336	Identifier	dc		2485132	0					
ANR	2487337	Argument	- 1		2485132	1					
ANR	2487338	UnaryOperationExpression	- 1		2485132	0					
ANR	2487339	UnaryOperator	-		2485132	0					
ANR	2487340	PrimaryExpression	1		2485132	1					
ANR	2487341	BreakStatement	break ;	1063:24:19287:19292	2485132	6	True				
ANR	2487342	Label	case 5 :	1067:20:19317:19323	2485132	7	True				
ANR	2487343	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_pc , dc -> pc )"	1069:24:19370:19402	2485132	8	True				
ANR	2487344	CallExpression	"tcg_gen_movi_i32 ( cpu_pc , dc -> pc )"		2485132	0					
ANR	2487345	Callee	tcg_gen_movi_i32		2485132	0					
ANR	2487346	Identifier	tcg_gen_movi_i32		2485132	0					
ANR	2487347	ArgumentList	cpu_pc		2485132	1					
ANR	2487348	Argument	cpu_pc		2485132	0					
ANR	2487349	Identifier	cpu_pc		2485132	0					
ANR	2487350	Argument	dc -> pc		2485132	1					
ANR	2487351	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2487352	Identifier	dc		2485132	0					
ANR	2487353	Identifier	pc		2485132	1					
ANR	2487354	ExpressionStatement	"gen_helper_ptlb ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"	1071:24:19429:19520	2485132	9	True				
ANR	2487355	CallExpression	"gen_helper_ptlb ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"		2485132	0					
ANR	2487356	Callee	gen_helper_ptlb		2485132	0					
ANR	2487357	Identifier	gen_helper_ptlb		2485132	0					
ANR	2487358	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2487359	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2487360	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487361	Identifier	cpu_R		2485132	0					
ANR	2487362	Identifier	RRR_T		2485132	1					
ANR	2487363	Argument	cpu_env		2485132	1					
ANR	2487364	Identifier	cpu_env		2485132	0					
ANR	2487365	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2487366	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487367	Identifier	cpu_R		2485132	0					
ANR	2487368	Identifier	RRR_S		2485132	1					
ANR	2487369	Argument	dtlb		2485132	3					
ANR	2487370	Identifier	dtlb		2485132	0					
ANR	2487371	BreakStatement	break ;	1075:24:19547:19552	2485132	10	True				
ANR	2487372	Label	case 6 :	1079:20:19577:19583	2485132	11	True				
ANR	2487373	ExpressionStatement	"gen_helper_wtlb ( cpu_env , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"	1081:24:19630:19722	2485132	12	True				
ANR	2487374	CallExpression	"gen_helper_wtlb ( cpu_env , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , dtlb )"		2485132	0					
ANR	2487375	Callee	gen_helper_wtlb		2485132	0					
ANR	2487376	Identifier	gen_helper_wtlb		2485132	0					
ANR	2487377	ArgumentList	cpu_env		2485132	1					
ANR	2487378	Argument	cpu_env		2485132	0					
ANR	2487379	Identifier	cpu_env		2485132	0					
ANR	2487380	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2487381	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487382	Identifier	cpu_R		2485132	0					
ANR	2487383	Identifier	RRR_T		2485132	1					
ANR	2487384	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2487385	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487386	Identifier	cpu_R		2485132	0					
ANR	2487387	Identifier	RRR_S		2485132	1					
ANR	2487388	Argument	dtlb		2485132	3					
ANR	2487389	Identifier	dtlb		2485132	0					
ANR	2487390	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , - 1 )"	1087:24:19825:19857	2485132	13	True				
ANR	2487391	CallExpression	"gen_jumpi_check_loop_end ( dc , - 1 )"		2485132	0					
ANR	2487392	Callee	gen_jumpi_check_loop_end		2485132	0					
ANR	2487393	Identifier	gen_jumpi_check_loop_end		2485132	0					
ANR	2487394	ArgumentList	dc		2485132	1					
ANR	2487395	Argument	dc		2485132	0					
ANR	2487396	Identifier	dc		2485132	0					
ANR	2487397	Argument	- 1		2485132	1					
ANR	2487398	UnaryOperationExpression	- 1		2485132	0					
ANR	2487399	UnaryOperator	-		2485132	0					
ANR	2487400	PrimaryExpression	1		2485132	1					
ANR	2487401	BreakStatement	break ;	1089:24:19884:19889	2485132	14	True				
ANR	2487402	Label	case 7 :	1093:20:19914:19920	2485132	15	True				
ANR	2487403	ExpressionStatement	"gen_helper_rtlb1 ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"	1095:24:19969:20061	2485132	16	True				
ANR	2487404	CallExpression	"gen_helper_rtlb1 ( cpu_R [ RRR_T ] , cpu_env , cpu_R [ RRR_S ] , dtlb )"		2485132	0					
ANR	2487405	Callee	gen_helper_rtlb1		2485132	0					
ANR	2487406	Identifier	gen_helper_rtlb1		2485132	0					
ANR	2487407	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2487408	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2487409	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487410	Identifier	cpu_R		2485132	0					
ANR	2487411	Identifier	RRR_T		2485132	1					
ANR	2487412	Argument	cpu_env		2485132	1					
ANR	2487413	Identifier	cpu_env		2485132	0					
ANR	2487414	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2487415	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487416	Identifier	cpu_R		2485132	0					
ANR	2487417	Identifier	RRR_S		2485132	1					
ANR	2487418	Argument	dtlb		2485132	3					
ANR	2487419	Identifier	dtlb		2485132	0					
ANR	2487420	BreakStatement	break ;	1099:24:20088:20093	2485132	17	True				
ANR	2487421	Label	default :	1103:20:20118:20125	2485132	18	True				
ANR	2487422	Identifier	default		2485132	0					
ANR	2487423	ExpressionStatement	tcg_temp_free ( dtlb )	1105:24:20152:20171	2485132	19	True				
ANR	2487424	CallExpression	tcg_temp_free ( dtlb )		2485132	0					
ANR	2487425	Callee	tcg_temp_free		2485132	0					
ANR	2487426	Identifier	tcg_temp_free		2485132	0					
ANR	2487427	ArgumentList	dtlb		2485132	1					
ANR	2487428	Argument	dtlb		2485132	0					
ANR	2487429	Identifier	dtlb		2485132	0					
ANR	2487430	ExpressionStatement	RESERVED ( )	1107:24:20198:20208	2485132	20	True				
ANR	2487431	CallExpression	RESERVED ( )		2485132	0					
ANR	2487432	Callee	RESERVED		2485132	0					
ANR	2487433	Identifier	RESERVED		2485132	0					
ANR	2487434	ArgumentList			2485132	1					
ANR	2487435	BreakStatement	break ;	1109:24:20235:20240	2485132	21	True				
ANR	2487436	ExpressionStatement	tcg_temp_free ( dtlb )	1113:20:20286:20305	2485132	2	True				
ANR	2487437	CallExpression	tcg_temp_free ( dtlb )		2485132	0					
ANR	2487438	Callee	tcg_temp_free		2485132	0					
ANR	2487439	Identifier	tcg_temp_free		2485132	0					
ANR	2487440	ArgumentList	dtlb		2485132	1					
ANR	2487441	Argument	dtlb		2485132	0					
ANR	2487442	Identifier	dtlb		2485132	0					
ANR	2487443	BreakStatement	break ;	1117:16:20343:20348	2485132	19	True				
ANR	2487444	Label	case 6 :	1121:12:20365:20371	2485132	20	True				
ANR	2487445	IfStatement	"if ( ! gen_window_check2 ( dc , RRR_R , RRR_T ) )"		2485132	21					
ANR	2487446	Condition	"! gen_window_check2 ( dc , RRR_R , RRR_T )"	1123:20:20402:20437	2485132	0	True				
ANR	2487447	UnaryOperationExpression	"! gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	0					
ANR	2487448	UnaryOperator	!		2485132	0					
ANR	2487449	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	1					
ANR	2487450	Callee	gen_window_check2		2485132	0					
ANR	2487451	Identifier	gen_window_check2		2485132	0					
ANR	2487452	ArgumentList	dc		2485132	1					
ANR	2487453	Argument	dc		2485132	0					
ANR	2487454	Identifier	dc		2485132	0					
ANR	2487455	Argument	RRR_R		2485132	1					
ANR	2487456	Identifier	RRR_R		2485132	0					
ANR	2487457	Argument	RRR_T		2485132	2					
ANR	2487458	Identifier	RRR_T		2485132	0					
ANR	2487459	CompoundStatement		1121:58:20369:20369	2485132	1					
ANR	2487460	BreakStatement	break ;	1125:20:20463:20468	2485132	0	True				
ANR	2487461	SwitchStatement	switch ( RRR_S )		2485132	22					
ANR	2487462	Condition	RRR_S	1129:24:20514:20518	2485132	0	True				
ANR	2487463	Identifier	RRR_S		2485132	0					
ANR	2487464	CompoundStatement		1127:31:20450:20450	2485132	1					
ANR	2487465	Label	case 0 :	1131:16:20540:20546	2485132	0	True				
ANR	2487466	ExpressionStatement	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"	1133:20:20577:20620	2485132	1	True				
ANR	2487467	CallExpression	"tcg_gen_neg_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2487468	Callee	tcg_gen_neg_i32		2485132	0					
ANR	2487469	Identifier	tcg_gen_neg_i32		2485132	0					
ANR	2487470	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2487471	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2487472	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487473	Identifier	cpu_R		2485132	0					
ANR	2487474	Identifier	RRR_R		2485132	1					
ANR	2487475	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2487476	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487477	Identifier	cpu_R		2485132	0					
ANR	2487478	Identifier	RRR_T		2485132	1					
ANR	2487479	BreakStatement	break ;	1135:20:20643:20648	2485132	2	True				
ANR	2487480	Label	case 1 :	1139:16:20669:20675	2485132	3	True				
ANR	2487481	CompoundStatement		1143:24:20721:20754	2485132	4					
ANR	2487482	IdentifierDeclStatement	TCGv_i32 zero = tcg_const_i32 ( 0 ) ;	1143:24:20733:20765	2485132	0	True				
ANR	2487483	IdentifierDecl	zero = tcg_const_i32 ( 0 )		2485132	0					
ANR	2487484	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2487485	Identifier	zero		2485132	1					
ANR	2487486	AssignmentExpression	zero = tcg_const_i32 ( 0 )		2485132	2		=			
ANR	2487487	Identifier	zero		2485132	0					
ANR	2487488	CallExpression	tcg_const_i32 ( 0 )		2485132	1					
ANR	2487489	Callee	tcg_const_i32		2485132	0					
ANR	2487490	Identifier	tcg_const_i32		2485132	0					
ANR	2487491	ArgumentList	0		2485132	1					
ANR	2487492	Argument	0		2485132	0					
ANR	2487493	PrimaryExpression	0		2485132	0					
ANR	2487494	IdentifierDeclStatement	TCGv_i32 neg = tcg_temp_new_i32 ( ) ;	1145:24:20792:20825	2485132	1	True				
ANR	2487495	IdentifierDecl	neg = tcg_temp_new_i32 ( )		2485132	0					
ANR	2487496	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2487497	Identifier	neg		2485132	1					
ANR	2487498	AssignmentExpression	neg = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2487499	Identifier	neg		2485132	0					
ANR	2487500	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2487501	Callee	tcg_temp_new_i32		2485132	0					
ANR	2487502	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2487503	ArgumentList			2485132	1					
ANR	2487504	ExpressionStatement	"tcg_gen_neg_i32 ( neg , cpu_R [ RRR_T ] )"	1149:24:20854:20888	2485132	2	True				
ANR	2487505	CallExpression	"tcg_gen_neg_i32 ( neg , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2487506	Callee	tcg_gen_neg_i32		2485132	0					
ANR	2487507	Identifier	tcg_gen_neg_i32		2485132	0					
ANR	2487508	ArgumentList	neg		2485132	1					
ANR	2487509	Argument	neg		2485132	0					
ANR	2487510	Identifier	neg		2485132	0					
ANR	2487511	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2487512	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487513	Identifier	cpu_R		2485132	0					
ANR	2487514	Identifier	RRR_T		2485132	1					
ANR	2487515	ExpressionStatement	"tcg_gen_movcond_i32 ( TCG_COND_GE , cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , zero , cpu_R [ RRR_T ] , neg )"	1151:24:20915:21033	2485132	3	True				
ANR	2487516	CallExpression	"tcg_gen_movcond_i32 ( TCG_COND_GE , cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , zero , cpu_R [ RRR_T ] , neg )"		2485132	0					
ANR	2487517	Callee	tcg_gen_movcond_i32		2485132	0					
ANR	2487518	Identifier	tcg_gen_movcond_i32		2485132	0					
ANR	2487519	ArgumentList	TCG_COND_GE		2485132	1					
ANR	2487520	Argument	TCG_COND_GE		2485132	0					
ANR	2487521	Identifier	TCG_COND_GE		2485132	0					
ANR	2487522	Argument	cpu_R [ RRR_R ]		2485132	1					
ANR	2487523	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487524	Identifier	cpu_R		2485132	0					
ANR	2487525	Identifier	RRR_R		2485132	1					
ANR	2487526	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2487527	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487528	Identifier	cpu_R		2485132	0					
ANR	2487529	Identifier	RRR_T		2485132	1					
ANR	2487530	Argument	zero		2485132	3					
ANR	2487531	Identifier	zero		2485132	0					
ANR	2487532	Argument	cpu_R [ RRR_T ]		2485132	4					
ANR	2487533	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487534	Identifier	cpu_R		2485132	0					
ANR	2487535	Identifier	RRR_T		2485132	1					
ANR	2487536	Argument	neg		2485132	5					
ANR	2487537	Identifier	neg		2485132	0					
ANR	2487538	ExpressionStatement	tcg_temp_free ( neg )	1155:24:21060:21078	2485132	4	True				
ANR	2487539	CallExpression	tcg_temp_free ( neg )		2485132	0					
ANR	2487540	Callee	tcg_temp_free		2485132	0					
ANR	2487541	Identifier	tcg_temp_free		2485132	0					
ANR	2487542	ArgumentList	neg		2485132	1					
ANR	2487543	Argument	neg		2485132	0					
ANR	2487544	Identifier	neg		2485132	0					
ANR	2487545	ExpressionStatement	tcg_temp_free ( zero )	1157:24:21105:21124	2485132	5	True				
ANR	2487546	CallExpression	tcg_temp_free ( zero )		2485132	0					
ANR	2487547	Callee	tcg_temp_free		2485132	0					
ANR	2487548	Identifier	tcg_temp_free		2485132	0					
ANR	2487549	ArgumentList	zero		2485132	1					
ANR	2487550	Argument	zero		2485132	0					
ANR	2487551	Identifier	zero		2485132	0					
ANR	2487552	BreakStatement	break ;	1161:20:21170:21175	2485132	5	True				
ANR	2487553	Label	default :	1165:16:21196:21203	2485132	6	True				
ANR	2487554	Identifier	default		2485132	0					
ANR	2487555	ExpressionStatement	RESERVED ( )	1167:20:21239:21249	2485132	7	True				
ANR	2487556	CallExpression	RESERVED ( )		2485132	0					
ANR	2487557	Callee	RESERVED		2485132	0					
ANR	2487558	Identifier	RESERVED		2485132	0					
ANR	2487559	ArgumentList			2485132	1					
ANR	2487560	BreakStatement	break ;	1169:20:21272:21277	2485132	8	True				
ANR	2487561	BreakStatement	break ;	1173:16:21315:21320	2485132	23	True				
ANR	2487562	Label	case 7 :	1177:12:21337:21343	2485132	24	True				
ANR	2487563	ExpressionStatement	RESERVED ( )	1179:16:21375:21385	2485132	25	True				
ANR	2487564	CallExpression	RESERVED ( )		2485132	0					
ANR	2487565	Callee	RESERVED		2485132	0					
ANR	2487566	Identifier	RESERVED		2485132	0					
ANR	2487567	ArgumentList			2485132	1					
ANR	2487568	BreakStatement	break ;	1181:16:21404:21409	2485132	26	True				
ANR	2487569	Label	case 8 :	1185:12:21426:21432	2485132	27	True				
ANR	2487570	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	28					
ANR	2487571	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1187:20:21463:21504	2485132	0	True				
ANR	2487572	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2487573	Callee	gen_window_check3		2485132	0					
ANR	2487574	Identifier	gen_window_check3		2485132	0					
ANR	2487575	ArgumentList	dc		2485132	1					
ANR	2487576	Argument	dc		2485132	0					
ANR	2487577	Identifier	dc		2485132	0					
ANR	2487578	Argument	RRR_R		2485132	1					
ANR	2487579	Identifier	RRR_R		2485132	0					
ANR	2487580	Argument	RRR_S		2485132	2					
ANR	2487581	Identifier	RRR_S		2485132	0					
ANR	2487582	Argument	RRR_T		2485132	3					
ANR	2487583	Identifier	RRR_T		2485132	0					
ANR	2487584	CompoundStatement		1185:64:21436:21436	2485132	1					
ANR	2487585	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1189:20:21530:21587	2485132	0	True				
ANR	2487586	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2487587	Callee	tcg_gen_add_i32		2485132	0					
ANR	2487588	Identifier	tcg_gen_add_i32		2485132	0					
ANR	2487589	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2487590	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2487591	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487592	Identifier	cpu_R		2485132	0					
ANR	2487593	Identifier	RRR_R		2485132	1					
ANR	2487594	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487595	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487596	Identifier	cpu_R		2485132	0					
ANR	2487597	Identifier	RRR_S		2485132	1					
ANR	2487598	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2487599	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487600	Identifier	cpu_R		2485132	0					
ANR	2487601	Identifier	RRR_T		2485132	1					
ANR	2487602	BreakStatement	break ;	1193:16:21625:21630	2485132	29	True				
ANR	2487603	Label	case 9 :	1197:12:21647:21653	2485132	30	True				
ANR	2487604	Label	case 10 :	1199:12:21677:21684	2485132	31	True				
ANR	2487605	Label	case 11 :	1201:12:21699:21706	2485132	32	True				
ANR	2487606	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	33					
ANR	2487607	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1203:20:21729:21770	2485132	0	True				
ANR	2487608	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2487609	Callee	gen_window_check3		2485132	0					
ANR	2487610	Identifier	gen_window_check3		2485132	0					
ANR	2487611	ArgumentList	dc		2485132	1					
ANR	2487612	Argument	dc		2485132	0					
ANR	2487613	Identifier	dc		2485132	0					
ANR	2487614	Argument	RRR_R		2485132	1					
ANR	2487615	Identifier	RRR_R		2485132	0					
ANR	2487616	Argument	RRR_S		2485132	2					
ANR	2487617	Identifier	RRR_S		2485132	0					
ANR	2487618	Argument	RRR_T		2485132	3					
ANR	2487619	Identifier	RRR_T		2485132	0					
ANR	2487620	CompoundStatement		1203:20:21725:21758	2485132	1					
ANR	2487621	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1205:20:21796:21829	2485132	0	True				
ANR	2487622	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2487623	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2487624	Identifier	tmp		2485132	1					
ANR	2487625	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2487626	Identifier	tmp		2485132	0					
ANR	2487627	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2487628	Callee	tcg_temp_new_i32		2485132	0					
ANR	2487629	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2487630	ArgumentList			2485132	1					
ANR	2487631	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 8 )"	1207:20:21852:21896	2485132	1	True				
ANR	2487632	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 8 )"		2485132	0					
ANR	2487633	Callee	tcg_gen_shli_i32		2485132	0					
ANR	2487634	Identifier	tcg_gen_shli_i32		2485132	0					
ANR	2487635	ArgumentList	tmp		2485132	1					
ANR	2487636	Argument	tmp		2485132	0					
ANR	2487637	Identifier	tmp		2485132	0					
ANR	2487638	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487639	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487640	Identifier	cpu_R		2485132	0					
ANR	2487641	Identifier	RRR_S		2485132	1					
ANR	2487642	Argument	OP2 - 8		2485132	2					
ANR	2487643	AdditiveExpression	OP2 - 8		2485132	0		-			
ANR	2487644	Identifier	OP2		2485132	0					
ANR	2487645	PrimaryExpression	8		2485132	1					
ANR	2487646	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"	1209:20:21919:21967	2485132	2	True				
ANR	2487647	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2487648	Callee	tcg_gen_add_i32		2485132	0					
ANR	2487649	Identifier	tcg_gen_add_i32		2485132	0					
ANR	2487650	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2487651	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2487652	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487653	Identifier	cpu_R		2485132	0					
ANR	2487654	Identifier	RRR_R		2485132	1					
ANR	2487655	Argument	tmp		2485132	1					
ANR	2487656	Identifier	tmp		2485132	0					
ANR	2487657	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2487658	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487659	Identifier	cpu_R		2485132	0					
ANR	2487660	Identifier	RRR_T		2485132	1					
ANR	2487661	ExpressionStatement	tcg_temp_free ( tmp )	1211:20:21990:22008	2485132	3	True				
ANR	2487662	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2487663	Callee	tcg_temp_free		2485132	0					
ANR	2487664	Identifier	tcg_temp_free		2485132	0					
ANR	2487665	ArgumentList	tmp		2485132	1					
ANR	2487666	Argument	tmp		2485132	0					
ANR	2487667	Identifier	tmp		2485132	0					
ANR	2487668	BreakStatement	break ;	1215:16:22046:22051	2485132	34	True				
ANR	2487669	Label	case 12 :	1219:12:22068:22075	2485132	35	True				
ANR	2487670	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	36					
ANR	2487671	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1221:20:22106:22147	2485132	0	True				
ANR	2487672	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2487673	Callee	gen_window_check3		2485132	0					
ANR	2487674	Identifier	gen_window_check3		2485132	0					
ANR	2487675	ArgumentList	dc		2485132	1					
ANR	2487676	Argument	dc		2485132	0					
ANR	2487677	Identifier	dc		2485132	0					
ANR	2487678	Argument	RRR_R		2485132	1					
ANR	2487679	Identifier	RRR_R		2485132	0					
ANR	2487680	Argument	RRR_S		2485132	2					
ANR	2487681	Identifier	RRR_S		2485132	0					
ANR	2487682	Argument	RRR_T		2485132	3					
ANR	2487683	Identifier	RRR_T		2485132	0					
ANR	2487684	CompoundStatement		1219:64:22079:22079	2485132	1					
ANR	2487685	ExpressionStatement	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1223:20:22173:22230	2485132	0	True				
ANR	2487686	CallExpression	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2487687	Callee	tcg_gen_sub_i32		2485132	0					
ANR	2487688	Identifier	tcg_gen_sub_i32		2485132	0					
ANR	2487689	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2487690	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2487691	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487692	Identifier	cpu_R		2485132	0					
ANR	2487693	Identifier	RRR_R		2485132	1					
ANR	2487694	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487695	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487696	Identifier	cpu_R		2485132	0					
ANR	2487697	Identifier	RRR_S		2485132	1					
ANR	2487698	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2487699	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487700	Identifier	cpu_R		2485132	0					
ANR	2487701	Identifier	RRR_T		2485132	1					
ANR	2487702	BreakStatement	break ;	1227:16:22268:22273	2485132	37	True				
ANR	2487703	Label	case 13 :	1231:12:22290:22297	2485132	38	True				
ANR	2487704	Label	case 14 :	1233:12:22321:22328	2485132	39	True				
ANR	2487705	Label	case 15 :	1235:12:22343:22350	2485132	40	True				
ANR	2487706	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	41					
ANR	2487707	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1237:20:22373:22414	2485132	0	True				
ANR	2487708	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2487709	Callee	gen_window_check3		2485132	0					
ANR	2487710	Identifier	gen_window_check3		2485132	0					
ANR	2487711	ArgumentList	dc		2485132	1					
ANR	2487712	Argument	dc		2485132	0					
ANR	2487713	Identifier	dc		2485132	0					
ANR	2487714	Argument	RRR_R		2485132	1					
ANR	2487715	Identifier	RRR_R		2485132	0					
ANR	2487716	Argument	RRR_S		2485132	2					
ANR	2487717	Identifier	RRR_S		2485132	0					
ANR	2487718	Argument	RRR_T		2485132	3					
ANR	2487719	Identifier	RRR_T		2485132	0					
ANR	2487720	CompoundStatement		1237:20:22369:22402	2485132	1					
ANR	2487721	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1239:20:22440:22473	2485132	0	True				
ANR	2487722	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2487723	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2487724	Identifier	tmp		2485132	1					
ANR	2487725	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2487726	Identifier	tmp		2485132	0					
ANR	2487727	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2487728	Callee	tcg_temp_new_i32		2485132	0					
ANR	2487729	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2487730	ArgumentList			2485132	1					
ANR	2487731	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 12 )"	1241:20:22496:22541	2485132	1	True				
ANR	2487732	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , OP2 - 12 )"		2485132	0					
ANR	2487733	Callee	tcg_gen_shli_i32		2485132	0					
ANR	2487734	Identifier	tcg_gen_shli_i32		2485132	0					
ANR	2487735	ArgumentList	tmp		2485132	1					
ANR	2487736	Argument	tmp		2485132	0					
ANR	2487737	Identifier	tmp		2485132	0					
ANR	2487738	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487739	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487740	Identifier	cpu_R		2485132	0					
ANR	2487741	Identifier	RRR_S		2485132	1					
ANR	2487742	Argument	OP2 - 12		2485132	2					
ANR	2487743	AdditiveExpression	OP2 - 12		2485132	0		-			
ANR	2487744	Identifier	OP2		2485132	0					
ANR	2487745	PrimaryExpression	12		2485132	1					
ANR	2487746	ExpressionStatement	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"	1243:20:22564:22612	2485132	2	True				
ANR	2487747	CallExpression	"tcg_gen_sub_i32 ( cpu_R [ RRR_R ] , tmp , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2487748	Callee	tcg_gen_sub_i32		2485132	0					
ANR	2487749	Identifier	tcg_gen_sub_i32		2485132	0					
ANR	2487750	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2487751	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2487752	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487753	Identifier	cpu_R		2485132	0					
ANR	2487754	Identifier	RRR_R		2485132	1					
ANR	2487755	Argument	tmp		2485132	1					
ANR	2487756	Identifier	tmp		2485132	0					
ANR	2487757	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2487758	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487759	Identifier	cpu_R		2485132	0					
ANR	2487760	Identifier	RRR_T		2485132	1					
ANR	2487761	ExpressionStatement	tcg_temp_free ( tmp )	1245:20:22635:22653	2485132	3	True				
ANR	2487762	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2487763	Callee	tcg_temp_free		2485132	0					
ANR	2487764	Identifier	tcg_temp_free		2485132	0					
ANR	2487765	ArgumentList	tmp		2485132	1					
ANR	2487766	Argument	tmp		2485132	0					
ANR	2487767	Identifier	tmp		2485132	0					
ANR	2487768	BreakStatement	break ;	1249:16:22691:22696	2485132	42	True				
ANR	2487769	BreakStatement	break ;	1253:12:22726:22731	2485132	2	True				
ANR	2487770	Label	case 1 :	1257:8:22744:22750	2485132	3	True				
ANR	2487771	SwitchStatement	switch ( OP2 )		2485132	4					
ANR	2487772	Condition	OP2	1259:20:22782:22784	2485132	0	True				
ANR	2487773	Identifier	OP2		2485132	0					
ANR	2487774	CompoundStatement		1257:25:22716:22716	2485132	1					
ANR	2487775	Label	case 0 :	1261:12:22802:22808	2485132	0	True				
ANR	2487776	Label	case 1 :	1263:12:22832:22838	2485132	1	True				
ANR	2487777	IfStatement	"if ( gen_window_check2 ( dc , RRR_R , RRR_S ) )"		2485132	2					
ANR	2487778	Condition	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1265:20:22861:22895	2485132	0	True				
ANR	2487779	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2485132	0					
ANR	2487780	Callee	gen_window_check2		2485132	0					
ANR	2487781	Identifier	gen_window_check2		2485132	0					
ANR	2487782	ArgumentList	dc		2485132	1					
ANR	2487783	Argument	dc		2485132	0					
ANR	2487784	Identifier	dc		2485132	0					
ANR	2487785	Argument	RRR_R		2485132	1					
ANR	2487786	Identifier	RRR_R		2485132	0					
ANR	2487787	Argument	RRR_S		2485132	2					
ANR	2487788	Identifier	RRR_S		2485132	0					
ANR	2487789	CompoundStatement		1263:57:22827:22827	2485132	1					
ANR	2487790	ExpressionStatement	"tcg_gen_shli_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , 32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) ) )"	1267:20:22921:23036	2485132	0	True				
ANR	2487791	CallExpression	"tcg_gen_shli_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , 32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) ) )"		2485132	0					
ANR	2487792	Callee	tcg_gen_shli_i32		2485132	0					
ANR	2487793	Identifier	tcg_gen_shli_i32		2485132	0					
ANR	2487794	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2487795	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2487796	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487797	Identifier	cpu_R		2485132	0					
ANR	2487798	Identifier	RRR_R		2485132	1					
ANR	2487799	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2487800	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2487801	Identifier	cpu_R		2485132	0					
ANR	2487802	Identifier	RRR_S		2485132	1					
ANR	2487803	Argument	32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) )		2485132	2					
ANR	2487804	AdditiveExpression	32 - ( RRR_T | ( ( OP2 & 1 ) << 4 ) )		2485132	0		-			
ANR	2487805	PrimaryExpression	32		2485132	0					
ANR	2487806	InclusiveOrExpression	RRR_T | ( ( OP2 & 1 ) << 4 )		2485132	1		|			
ANR	2487807	Identifier	RRR_T		2485132	0					
ANR	2487808	ShiftExpression	( OP2 & 1 ) << 4		2485132	1		<<			
ANR	2487809	BitAndExpression	OP2 & 1		2485132	0		&			
ANR	2487810	Identifier	OP2		2485132	0					
ANR	2487811	PrimaryExpression	1		2485132	1					
ANR	2487812	PrimaryExpression	4		2485132	1					
ANR	2487813	BreakStatement	break ;	1273:16:23074:23079	2485132	3	True				
ANR	2487814	Label	case 2 :	1277:12:23096:23102	2485132	4	True				
ANR	2487815	Label	case 3 :	1279:12:23126:23132	2485132	5	True				
ANR	2487816	IfStatement	"if ( gen_window_check2 ( dc , RRR_R , RRR_T ) )"		2485132	6					
ANR	2487817	Condition	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1281:20:23155:23189	2485132	0	True				
ANR	2487818	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	0					
ANR	2487819	Callee	gen_window_check2		2485132	0					
ANR	2487820	Identifier	gen_window_check2		2485132	0					
ANR	2487821	ArgumentList	dc		2485132	1					
ANR	2487822	Argument	dc		2485132	0					
ANR	2487823	Identifier	dc		2485132	0					
ANR	2487824	Argument	RRR_R		2485132	1					
ANR	2487825	Identifier	RRR_R		2485132	0					
ANR	2487826	Argument	RRR_T		2485132	2					
ANR	2487827	Identifier	RRR_T		2485132	0					
ANR	2487828	CompoundStatement		1279:57:23121:23121	2485132	1					
ANR	2487829	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S | ( ( OP2 & 1 ) << 4 ) )"	1283:20:23215:23323	2485132	0	True				
ANR	2487830	CallExpression	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S | ( ( OP2 & 1 ) << 4 ) )"		2485132	0					
ANR	2487831	Callee	tcg_gen_sari_i32		2485132	0					
ANR	2487832	Identifier	tcg_gen_sari_i32		2485132	0					
ANR	2487833	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2487834	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2487835	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487836	Identifier	cpu_R		2485132	0					
ANR	2487837	Identifier	RRR_R		2485132	1					
ANR	2487838	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2487839	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487840	Identifier	cpu_R		2485132	0					
ANR	2487841	Identifier	RRR_T		2485132	1					
ANR	2487842	Argument	RRR_S | ( ( OP2 & 1 ) << 4 )		2485132	2					
ANR	2487843	InclusiveOrExpression	RRR_S | ( ( OP2 & 1 ) << 4 )		2485132	0		|			
ANR	2487844	Identifier	RRR_S		2485132	0					
ANR	2487845	ShiftExpression	( OP2 & 1 ) << 4		2485132	1		<<			
ANR	2487846	BitAndExpression	OP2 & 1		2485132	0		&			
ANR	2487847	Identifier	OP2		2485132	0					
ANR	2487848	PrimaryExpression	1		2485132	1					
ANR	2487849	PrimaryExpression	4		2485132	1					
ANR	2487850	BreakStatement	break ;	1289:16:23361:23366	2485132	7	True				
ANR	2487851	Label	case 4 :	1293:12:23383:23389	2485132	8	True				
ANR	2487852	IfStatement	"if ( gen_window_check2 ( dc , RRR_R , RRR_T ) )"		2485132	9					
ANR	2487853	Condition	"gen_window_check2 ( dc , RRR_R , RRR_T )"	1295:20:23421:23455	2485132	0	True				
ANR	2487854	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	0					
ANR	2487855	Callee	gen_window_check2		2485132	0					
ANR	2487856	Identifier	gen_window_check2		2485132	0					
ANR	2487857	ArgumentList	dc		2485132	1					
ANR	2487858	Argument	dc		2485132	0					
ANR	2487859	Identifier	dc		2485132	0					
ANR	2487860	Argument	RRR_R		2485132	1					
ANR	2487861	Identifier	RRR_R		2485132	0					
ANR	2487862	Argument	RRR_T		2485132	2					
ANR	2487863	Identifier	RRR_T		2485132	0					
ANR	2487864	CompoundStatement		1293:57:23387:23387	2485132	1					
ANR	2487865	ExpressionStatement	"tcg_gen_shri_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S )"	1297:20:23481:23532	2485132	0	True				
ANR	2487866	CallExpression	"tcg_gen_shri_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , RRR_S )"		2485132	0					
ANR	2487867	Callee	tcg_gen_shri_i32		2485132	0					
ANR	2487868	Identifier	tcg_gen_shri_i32		2485132	0					
ANR	2487869	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2487870	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2487871	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2487872	Identifier	cpu_R		2485132	0					
ANR	2487873	Identifier	RRR_R		2485132	1					
ANR	2487874	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2487875	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487876	Identifier	cpu_R		2485132	0					
ANR	2487877	Identifier	RRR_T		2485132	1					
ANR	2487878	Argument	RRR_S		2485132	2					
ANR	2487879	Identifier	RRR_S		2485132	0					
ANR	2487880	BreakStatement	break ;	1301:16:23570:23575	2485132	10	True				
ANR	2487881	Label	case 6 :	1305:12:23592:23598	2485132	11	True				
ANR	2487882	IfStatement	"if ( gen_check_sr ( dc , RSR_SR , SR_X ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T ) )"		2485132	12					
ANR	2487883	Condition	"gen_check_sr ( dc , RSR_SR , SR_X ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"	1307:20:23629:23776	2485132	0	True				
ANR	2487884	AndExpression	"gen_check_sr ( dc , RSR_SR , SR_X ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"		2485132	0		&&			
ANR	2487885	CallExpression	"gen_check_sr ( dc , RSR_SR , SR_X )"		2485132	0					
ANR	2487886	Callee	gen_check_sr		2485132	0					
ANR	2487887	Identifier	gen_check_sr		2485132	0					
ANR	2487888	ArgumentList	dc		2485132	1					
ANR	2487889	Argument	dc		2485132	0					
ANR	2487890	Identifier	dc		2485132	0					
ANR	2487891	Argument	RSR_SR		2485132	1					
ANR	2487892	Identifier	RSR_SR		2485132	0					
ANR	2487893	Argument	SR_X		2485132	2					
ANR	2487894	Identifier	SR_X		2485132	0					
ANR	2487895	AndExpression	"( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"		2485132	1		&&			
ANR	2487896	OrExpression	RSR_SR < 64 || gen_check_privilege ( dc )		2485132	0		||			
ANR	2487897	RelationalExpression	RSR_SR < 64		2485132	0		<			
ANR	2487898	Identifier	RSR_SR		2485132	0					
ANR	2487899	PrimaryExpression	64		2485132	1					
ANR	2487900	CallExpression	gen_check_privilege ( dc )		2485132	1					
ANR	2487901	Callee	gen_check_privilege		2485132	0					
ANR	2487902	Identifier	gen_check_privilege		2485132	0					
ANR	2487903	ArgumentList	dc		2485132	1					
ANR	2487904	Argument	dc		2485132	0					
ANR	2487905	Identifier	dc		2485132	0					
ANR	2487906	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2485132	1					
ANR	2487907	Callee	gen_window_check1		2485132	0					
ANR	2487908	Identifier	gen_window_check1		2485132	0					
ANR	2487909	ArgumentList	dc		2485132	1					
ANR	2487910	Argument	dc		2485132	0					
ANR	2487911	Identifier	dc		2485132	0					
ANR	2487912	Argument	RRR_T		2485132	1					
ANR	2487913	Identifier	RRR_T		2485132	0					
ANR	2487914	CompoundStatement		1311:20:23731:23764	2485132	1					
ANR	2487915	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1313:20:23802:23835	2485132	0	True				
ANR	2487916	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2487917	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2487918	Identifier	tmp		2485132	1					
ANR	2487919	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2487920	Identifier	tmp		2485132	0					
ANR	2487921	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2487922	Callee	tcg_temp_new_i32		2485132	0					
ANR	2487923	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2487924	ArgumentList			2485132	1					
ANR	2487925	ExpressionStatement	"tcg_gen_mov_i32 ( tmp , cpu_R [ RRR_T ] )"	1317:20:23860:23894	2485132	1	True				
ANR	2487926	CallExpression	"tcg_gen_mov_i32 ( tmp , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2487927	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2487928	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2487929	ArgumentList	tmp		2485132	1					
ANR	2487930	Argument	tmp		2485132	0					
ANR	2487931	Identifier	tmp		2485132	0					
ANR	2487932	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2487933	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487934	Identifier	cpu_R		2485132	0					
ANR	2487935	Identifier	RRR_T		2485132	1					
ANR	2487936	ExpressionStatement	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"	1319:20:23917:23950	2485132	2	True				
ANR	2487937	CallExpression	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"		2485132	0					
ANR	2487938	Callee	gen_rsr		2485132	0					
ANR	2487939	Identifier	gen_rsr		2485132	0					
ANR	2487940	ArgumentList	dc		2485132	1					
ANR	2487941	Argument	dc		2485132	0					
ANR	2487942	Identifier	dc		2485132	0					
ANR	2487943	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2487944	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2487945	Identifier	cpu_R		2485132	0					
ANR	2487946	Identifier	RRR_T		2485132	1					
ANR	2487947	Argument	RSR_SR		2485132	2					
ANR	2487948	Identifier	RSR_SR		2485132	0					
ANR	2487949	ExpressionStatement	"gen_wsr ( dc , RSR_SR , tmp )"	1321:20:23973:23997	2485132	3	True				
ANR	2487950	CallExpression	"gen_wsr ( dc , RSR_SR , tmp )"		2485132	0					
ANR	2487951	Callee	gen_wsr		2485132	0					
ANR	2487952	Identifier	gen_wsr		2485132	0					
ANR	2487953	ArgumentList	dc		2485132	1					
ANR	2487954	Argument	dc		2485132	0					
ANR	2487955	Identifier	dc		2485132	0					
ANR	2487956	Argument	RSR_SR		2485132	1					
ANR	2487957	Identifier	RSR_SR		2485132	0					
ANR	2487958	Argument	tmp		2485132	2					
ANR	2487959	Identifier	tmp		2485132	0					
ANR	2487960	ExpressionStatement	tcg_temp_free ( tmp )	1323:20:24020:24038	2485132	4	True				
ANR	2487961	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2487962	Callee	tcg_temp_free		2485132	0					
ANR	2487963	Identifier	tcg_temp_free		2485132	0					
ANR	2487964	ArgumentList	tmp		2485132	1					
ANR	2487965	Argument	tmp		2485132	0					
ANR	2487966	Identifier	tmp		2485132	0					
ANR	2487967	BreakStatement	break ;	1327:16:24076:24081	2485132	13	True				
ANR	2487968	Statement	define	1339:1:24242:24247	2485132	14	True				
ANR	2487969	Statement	gen_shift_reg	1339:8:24249:24261	2485132	15	True				
ANR	2487970	Statement	(	1339:21:24262:24262	2485132	16	True				
ANR	2487971	Statement	cmd	1339:22:24263:24265	2485132	17	True				
ANR	2487972	Statement	","	1339:25:24266:24266	2485132	18	True				
ANR	2487973	Statement	reg	1339:27:24268:24270	2485132	19	True				
ANR	2487974	Statement	)	1339:30:24271:24271	2485132	20	True				
ANR	2487975	DoStatement	do		2485132	21					
ANR	2487976	CompoundStatement		1343:20:24343:24373	2485132	0					
ANR	2487977	IdentifierDeclStatement	TCGv_i64 tmp = tcg_temp_new_i64 ( ) ;	1341:20:24301:24334	2485132	0	True				
ANR	2487978	IdentifierDecl	tmp = tcg_temp_new_i64 ( )		2485132	0					
ANR	2487979	IdentifierDeclType	TCGv_i64		2485132	0					
ANR	2487980	Identifier	tmp		2485132	1					
ANR	2487981	AssignmentExpression	tmp = tcg_temp_new_i64 ( )		2485132	2		=			
ANR	2487982	Identifier	tmp		2485132	0					
ANR	2487983	CallExpression	tcg_temp_new_i64 ( )		2485132	1					
ANR	2487984	Callee	tcg_temp_new_i64		2485132	0					
ANR	2487985	Identifier	tcg_temp_new_i64		2485132	0					
ANR	2487986	ArgumentList			2485132	1					
ANR	2487987	ExpressionStatement	"tcg_gen_extu_i32_i64 ( tmp , reg )"	1343:20:24359:24389	2485132	1	True				
ANR	2487988	CallExpression	"tcg_gen_extu_i32_i64 ( tmp , reg )"		2485132	0					
ANR	2487989	Callee	tcg_gen_extu_i32_i64		2485132	0					
ANR	2487990	Identifier	tcg_gen_extu_i32_i64		2485132	0					
ANR	2487991	ArgumentList	tmp		2485132	1					
ANR	2487992	Argument	tmp		2485132	0					
ANR	2487993	Identifier	tmp		2485132	0					
ANR	2487994	Argument	reg		2485132	1					
ANR	2487995	Identifier	reg		2485132	0					
ANR	2487996	IdentifierDeclStatement	"tcg_gen_ cmd _i64 ( v , v , tmp ) ;"	1345:20:24414:24444	2485132	2	True				
ANR	2487997	IdentifierDecl	"_i64 ( v , v , tmp )"		2485132	0					
ANR	2487998	IdentifierDeclType	tcg_gen_ cmd		2485132	0					
ANR	2487999	Identifier	_i64		2485132	1					
ANR	2488000	Expression	"v , v , tmp"		2485132	2					
ANR	2488001	Identifier	v		2485132	0					
ANR	2488002	Expression	"v , tmp"		2485132	1					
ANR	2488003	Identifier	v		2485132	0					
ANR	2488004	Identifier	tmp		2485132	1					
ANR	2488005	ExpressionStatement	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , v )"	1347:20:24469:24507	2485132	3	True				
ANR	2488006	CallExpression	"tcg_gen_trunc_i64_i32 ( cpu_R [ RRR_R ] , v )"		2485132	0					
ANR	2488007	Callee	tcg_gen_trunc_i64_i32		2485132	0					
ANR	2488008	Identifier	tcg_gen_trunc_i64_i32		2485132	0					
ANR	2488009	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488010	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488011	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488012	Identifier	cpu_R		2485132	0					
ANR	2488013	Identifier	RRR_R		2485132	1					
ANR	2488014	Argument	v		2485132	1					
ANR	2488015	Identifier	v		2485132	0					
ANR	2488016	ExpressionStatement	tcg_temp_free_i64 ( v )	1349:20:24532:24552	2485132	4	True				
ANR	2488017	CallExpression	tcg_temp_free_i64 ( v )		2485132	0					
ANR	2488018	Callee	tcg_temp_free_i64		2485132	0					
ANR	2488019	Identifier	tcg_temp_free_i64		2485132	0					
ANR	2488020	ArgumentList	v		2485132	1					
ANR	2488021	Argument	v		2485132	0					
ANR	2488022	Identifier	v		2485132	0					
ANR	2488023	ExpressionStatement	tcg_temp_free_i64 ( tmp )	1351:20:24577:24599	2485132	5	True				
ANR	2488024	CallExpression	tcg_temp_free_i64 ( tmp )		2485132	0					
ANR	2488025	Callee	tcg_temp_free_i64		2485132	0					
ANR	2488026	Identifier	tcg_temp_free_i64		2485132	0					
ANR	2488027	ArgumentList	tmp		2485132	1					
ANR	2488028	Argument	tmp		2485132	0					
ANR	2488029	Identifier	tmp		2485132	0					
ANR	2488030	Condition	0	1353:25:24629:24629	2485132	1	True				
ANR	2488031	PrimaryExpression	0		2485132	0					
ANR	2488032	Statement	gen_shift	1357:8:24643:24651	2485132	22	True				
ANR	2488033	Statement	(	1357:17:24652:24652	2485132	23	True				
ANR	2488034	Statement	cmd	1357:18:24653:24655	2485132	24	True				
ANR	2488035	Statement	)	1357:21:24656:24656	2485132	25	True				
ANR	2488036	Statement	gen_shift_reg	1357:23:24658:24670	2485132	26	True				
ANR	2488037	Statement	(	1357:36:24671:24671	2485132	27	True				
ANR	2488038	Statement	cmd	1357:37:24672:24674	2485132	28	True				
ANR	2488039	Statement	","	1357:40:24675:24675	2485132	29	True				
ANR	2488040	Statement	cpu_SR	1357:42:24677:24682	2485132	30	True				
ANR	2488041	Statement	[	1357:48:24683:24683	2485132	31	True				
ANR	2488042	Statement	SAR	1357:49:24684:24686	2485132	32	True				
ANR	2488043	Statement	]	1357:52:24687:24687	2485132	33	True				
ANR	2488044	Statement	)	1357:53:24688:24688	2485132	34	True				
ANR	2488045	Label	case 8 :	1361:12:24705:24711	2485132	35	True				
ANR	2488046	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	36					
ANR	2488047	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1363:20:24742:24783	2485132	0	True				
ANR	2488048	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2488049	Callee	gen_window_check3		2485132	0					
ANR	2488050	Identifier	gen_window_check3		2485132	0					
ANR	2488051	ArgumentList	dc		2485132	1					
ANR	2488052	Argument	dc		2485132	0					
ANR	2488053	Identifier	dc		2485132	0					
ANR	2488054	Argument	RRR_R		2485132	1					
ANR	2488055	Identifier	RRR_R		2485132	0					
ANR	2488056	Argument	RRR_S		2485132	2					
ANR	2488057	Identifier	RRR_S		2485132	0					
ANR	2488058	Argument	RRR_T		2485132	3					
ANR	2488059	Identifier	RRR_T		2485132	0					
ANR	2488060	CompoundStatement		1363:20:24738:24769	2485132	1					
ANR	2488061	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1365:20:24809:24840	2485132	0	True				
ANR	2488062	IdentifierDecl	v = tcg_temp_new_i64 ( )		2485132	0					
ANR	2488063	IdentifierDeclType	TCGv_i64		2485132	0					
ANR	2488064	Identifier	v		2485132	1					
ANR	2488065	AssignmentExpression	v = tcg_temp_new_i64 ( )		2485132	2		=			
ANR	2488066	Identifier	v		2485132	0					
ANR	2488067	CallExpression	tcg_temp_new_i64 ( )		2485132	1					
ANR	2488068	Callee	tcg_temp_new_i64		2485132	0					
ANR	2488069	Identifier	tcg_temp_new_i64		2485132	0					
ANR	2488070	ArgumentList			2485132	1					
ANR	2488071	ExpressionStatement	"tcg_gen_concat_i32_i64 ( v , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"	1367:20:24863:24916	2485132	1	True				
ANR	2488072	CallExpression	"tcg_gen_concat_i32_i64 ( v , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2488073	Callee	tcg_gen_concat_i32_i64		2485132	0					
ANR	2488074	Identifier	tcg_gen_concat_i32_i64		2485132	0					
ANR	2488075	ArgumentList	v		2485132	1					
ANR	2488076	Argument	v		2485132	0					
ANR	2488077	Identifier	v		2485132	0					
ANR	2488078	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488079	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488080	Identifier	cpu_R		2485132	0					
ANR	2488081	Identifier	RRR_T		2485132	1					
ANR	2488082	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2488083	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488084	Identifier	cpu_R		2485132	0					
ANR	2488085	Identifier	RRR_S		2485132	1					
ANR	2488086	ExpressionStatement	gen_shift ( shr )	1369:20:24939:24953	2485132	2	True				
ANR	2488087	CallExpression	gen_shift ( shr )		2485132	0					
ANR	2488088	Callee	gen_shift		2485132	0					
ANR	2488089	Identifier	gen_shift		2485132	0					
ANR	2488090	ArgumentList	shr		2485132	1					
ANR	2488091	Argument	shr		2485132	0					
ANR	2488092	Identifier	shr		2485132	0					
ANR	2488093	BreakStatement	break ;	1373:16:24991:24996	2485132	37	True				
ANR	2488094	Label	case 9 :	1377:12:25013:25019	2485132	38	True				
ANR	2488095	IfStatement	"if ( ! gen_window_check2 ( dc , RRR_R , RRR_T ) )"		2485132	39					
ANR	2488096	Condition	"! gen_window_check2 ( dc , RRR_R , RRR_T )"	1379:20:25050:25085	2485132	0	True				
ANR	2488097	UnaryOperationExpression	"! gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	0					
ANR	2488098	UnaryOperator	!		2485132	0					
ANR	2488099	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	1					
ANR	2488100	Callee	gen_window_check2		2485132	0					
ANR	2488101	Identifier	gen_window_check2		2485132	0					
ANR	2488102	ArgumentList	dc		2485132	1					
ANR	2488103	Argument	dc		2485132	0					
ANR	2488104	Identifier	dc		2485132	0					
ANR	2488105	Argument	RRR_R		2485132	1					
ANR	2488106	Identifier	RRR_R		2485132	0					
ANR	2488107	Argument	RRR_T		2485132	2					
ANR	2488108	Identifier	RRR_T		2485132	0					
ANR	2488109	CompoundStatement		1377:58:25017:25017	2485132	1					
ANR	2488110	BreakStatement	break ;	1381:20:25111:25116	2485132	0	True				
ANR	2488111	IfStatement	if ( dc -> sar_5bit )		2485132	40					
ANR	2488112	Condition	dc -> sar_5bit	1385:20:25158:25169	2485132	0	True				
ANR	2488113	PtrMemberAccess	dc -> sar_5bit		2485132	0					
ANR	2488114	Identifier	dc		2485132	0					
ANR	2488115	Identifier	sar_5bit		2485132	1					
ANR	2488116	CompoundStatement		1383:34:25101:25101	2485132	1					
ANR	2488117	ExpressionStatement	"tcg_gen_shr_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"	1387:20:25195:25251	2485132	0	True				
ANR	2488118	CallExpression	"tcg_gen_shr_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"		2485132	0					
ANR	2488119	Callee	tcg_gen_shr_i32		2485132	0					
ANR	2488120	Identifier	tcg_gen_shr_i32		2485132	0					
ANR	2488121	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488122	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488123	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488124	Identifier	cpu_R		2485132	0					
ANR	2488125	Identifier	RRR_R		2485132	1					
ANR	2488126	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488127	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488128	Identifier	cpu_R		2485132	0					
ANR	2488129	Identifier	RRR_T		2485132	1					
ANR	2488130	Argument	cpu_SR [ SAR ]		2485132	2					
ANR	2488131	ArrayIndexing	cpu_SR [ SAR ]		2485132	0					
ANR	2488132	Identifier	cpu_SR		2485132	0					
ANR	2488133	Identifier	SAR		2485132	1					
ANR	2488134	ElseStatement	else		2485132	0					
ANR	2488135	CompoundStatement		1389:20:25229:25260	2485132	0					
ANR	2488136	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1391:20:25300:25331	2485132	0	True				
ANR	2488137	IdentifierDecl	v = tcg_temp_new_i64 ( )		2485132	0					
ANR	2488138	IdentifierDeclType	TCGv_i64		2485132	0					
ANR	2488139	Identifier	v		2485132	1					
ANR	2488140	AssignmentExpression	v = tcg_temp_new_i64 ( )		2485132	2		=			
ANR	2488141	Identifier	v		2485132	0					
ANR	2488142	CallExpression	tcg_temp_new_i64 ( )		2485132	1					
ANR	2488143	Callee	tcg_temp_new_i64		2485132	0					
ANR	2488144	Identifier	tcg_temp_new_i64		2485132	0					
ANR	2488145	ArgumentList			2485132	1					
ANR	2488146	ExpressionStatement	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_T ] )"	1393:20:25354:25391	2485132	1	True				
ANR	2488147	CallExpression	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2488148	Callee	tcg_gen_extu_i32_i64		2485132	0					
ANR	2488149	Identifier	tcg_gen_extu_i32_i64		2485132	0					
ANR	2488150	ArgumentList	v		2485132	1					
ANR	2488151	Argument	v		2485132	0					
ANR	2488152	Identifier	v		2485132	0					
ANR	2488153	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488154	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488155	Identifier	cpu_R		2485132	0					
ANR	2488156	Identifier	RRR_T		2485132	1					
ANR	2488157	ExpressionStatement	gen_shift ( shr )	1395:20:25414:25428	2485132	2	True				
ANR	2488158	CallExpression	gen_shift ( shr )		2485132	0					
ANR	2488159	Callee	gen_shift		2485132	0					
ANR	2488160	Identifier	gen_shift		2485132	0					
ANR	2488161	ArgumentList	shr		2485132	1					
ANR	2488162	Argument	shr		2485132	0					
ANR	2488163	Identifier	shr		2485132	0					
ANR	2488164	BreakStatement	break ;	1399:16:25466:25471	2485132	41	True				
ANR	2488165	Label	case 10 :	1403:12:25488:25495	2485132	42	True				
ANR	2488166	IfStatement	"if ( ! gen_window_check2 ( dc , RRR_R , RRR_S ) )"		2485132	43					
ANR	2488167	Condition	"! gen_window_check2 ( dc , RRR_R , RRR_S )"	1405:20:25526:25561	2485132	0	True				
ANR	2488168	UnaryOperationExpression	"! gen_window_check2 ( dc , RRR_R , RRR_S )"		2485132	0					
ANR	2488169	UnaryOperator	!		2485132	0					
ANR	2488170	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2485132	1					
ANR	2488171	Callee	gen_window_check2		2485132	0					
ANR	2488172	Identifier	gen_window_check2		2485132	0					
ANR	2488173	ArgumentList	dc		2485132	1					
ANR	2488174	Argument	dc		2485132	0					
ANR	2488175	Identifier	dc		2485132	0					
ANR	2488176	Argument	RRR_R		2485132	1					
ANR	2488177	Identifier	RRR_R		2485132	0					
ANR	2488178	Argument	RRR_S		2485132	2					
ANR	2488179	Identifier	RRR_S		2485132	0					
ANR	2488180	CompoundStatement		1403:58:25493:25493	2485132	1					
ANR	2488181	BreakStatement	break ;	1407:20:25587:25592	2485132	0	True				
ANR	2488182	IfStatement	if ( dc -> sar_m32_5bit )		2485132	44					
ANR	2488183	Condition	dc -> sar_m32_5bit	1411:20:25634:25649	2485132	0	True				
ANR	2488184	PtrMemberAccess	dc -> sar_m32_5bit		2485132	0					
ANR	2488185	Identifier	dc		2485132	0					
ANR	2488186	Identifier	sar_m32_5bit		2485132	1					
ANR	2488187	CompoundStatement		1409:38:25581:25581	2485132	1					
ANR	2488188	ExpressionStatement	"tcg_gen_shl_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , dc -> sar_m32 )"	1413:20:25675:25731	2485132	0	True				
ANR	2488189	CallExpression	"tcg_gen_shl_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , dc -> sar_m32 )"		2485132	0					
ANR	2488190	Callee	tcg_gen_shl_i32		2485132	0					
ANR	2488191	Identifier	tcg_gen_shl_i32		2485132	0					
ANR	2488192	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488193	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488194	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488195	Identifier	cpu_R		2485132	0					
ANR	2488196	Identifier	RRR_R		2485132	1					
ANR	2488197	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2488198	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488199	Identifier	cpu_R		2485132	0					
ANR	2488200	Identifier	RRR_S		2485132	1					
ANR	2488201	Argument	dc -> sar_m32		2485132	2					
ANR	2488202	PtrMemberAccess	dc -> sar_m32		2485132	0					
ANR	2488203	Identifier	dc		2485132	0					
ANR	2488204	Identifier	sar_m32		2485132	1					
ANR	2488205	ElseStatement	else		2485132	0					
ANR	2488206	CompoundStatement		1417:20:25763:25793	2485132	0					
ANR	2488207	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1417:20:25780:25811	2485132	0	True				
ANR	2488208	IdentifierDecl	v = tcg_temp_new_i64 ( )		2485132	0					
ANR	2488209	IdentifierDeclType	TCGv_i64		2485132	0					
ANR	2488210	Identifier	v		2485132	1					
ANR	2488211	AssignmentExpression	v = tcg_temp_new_i64 ( )		2485132	2		=			
ANR	2488212	Identifier	v		2485132	0					
ANR	2488213	CallExpression	tcg_temp_new_i64 ( )		2485132	1					
ANR	2488214	Callee	tcg_temp_new_i64		2485132	0					
ANR	2488215	Identifier	tcg_temp_new_i64		2485132	0					
ANR	2488216	ArgumentList			2485132	1					
ANR	2488217	IdentifierDeclStatement	TCGv_i32 s = tcg_const_i32 ( 32 ) ;	1419:20:25834:25864	2485132	1	True				
ANR	2488218	IdentifierDecl	s = tcg_const_i32 ( 32 )		2485132	0					
ANR	2488219	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2488220	Identifier	s		2485132	1					
ANR	2488221	AssignmentExpression	s = tcg_const_i32 ( 32 )		2485132	2		=			
ANR	2488222	Identifier	s		2485132	0					
ANR	2488223	CallExpression	tcg_const_i32 ( 32 )		2485132	1					
ANR	2488224	Callee	tcg_const_i32		2485132	0					
ANR	2488225	Identifier	tcg_const_i32		2485132	0					
ANR	2488226	ArgumentList	32		2485132	1					
ANR	2488227	Argument	32		2485132	0					
ANR	2488228	PrimaryExpression	32		2485132	0					
ANR	2488229	ExpressionStatement	"tcg_gen_sub_i32 ( s , s , cpu_SR [ SAR ] )"	1421:20:25887:25921	2485132	2	True				
ANR	2488230	CallExpression	"tcg_gen_sub_i32 ( s , s , cpu_SR [ SAR ] )"		2485132	0					
ANR	2488231	Callee	tcg_gen_sub_i32		2485132	0					
ANR	2488232	Identifier	tcg_gen_sub_i32		2485132	0					
ANR	2488233	ArgumentList	s		2485132	1					
ANR	2488234	Argument	s		2485132	0					
ANR	2488235	Identifier	s		2485132	0					
ANR	2488236	Argument	s		2485132	1					
ANR	2488237	Identifier	s		2485132	0					
ANR	2488238	Argument	cpu_SR [ SAR ]		2485132	2					
ANR	2488239	ArrayIndexing	cpu_SR [ SAR ]		2485132	0					
ANR	2488240	Identifier	cpu_SR		2485132	0					
ANR	2488241	Identifier	SAR		2485132	1					
ANR	2488242	ExpressionStatement	"tcg_gen_andi_i32 ( s , s , 0x3f )"	1423:20:25944:25972	2485132	3	True				
ANR	2488243	CallExpression	"tcg_gen_andi_i32 ( s , s , 0x3f )"		2485132	0					
ANR	2488244	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2488245	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2488246	ArgumentList	s		2485132	1					
ANR	2488247	Argument	s		2485132	0					
ANR	2488248	Identifier	s		2485132	0					
ANR	2488249	Argument	s		2485132	1					
ANR	2488250	Identifier	s		2485132	0					
ANR	2488251	Argument	0x3f		2485132	2					
ANR	2488252	PrimaryExpression	0x3f		2485132	0					
ANR	2488253	ExpressionStatement	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_S ] )"	1425:20:25995:26032	2485132	4	True				
ANR	2488254	CallExpression	"tcg_gen_extu_i32_i64 ( v , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2488255	Callee	tcg_gen_extu_i32_i64		2485132	0					
ANR	2488256	Identifier	tcg_gen_extu_i32_i64		2485132	0					
ANR	2488257	ArgumentList	v		2485132	1					
ANR	2488258	Argument	v		2485132	0					
ANR	2488259	Identifier	v		2485132	0					
ANR	2488260	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2488261	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488262	Identifier	cpu_R		2485132	0					
ANR	2488263	Identifier	RRR_S		2485132	1					
ANR	2488264	ExpressionStatement	"gen_shift_reg ( shl , s )"	1427:20:26055:26076	2485132	5	True				
ANR	2488265	CallExpression	"gen_shift_reg ( shl , s )"		2485132	0					
ANR	2488266	Callee	gen_shift_reg		2485132	0					
ANR	2488267	Identifier	gen_shift_reg		2485132	0					
ANR	2488268	ArgumentList	shl		2485132	1					
ANR	2488269	Argument	shl		2485132	0					
ANR	2488270	Identifier	shl		2485132	0					
ANR	2488271	Argument	s		2485132	1					
ANR	2488272	Identifier	s		2485132	0					
ANR	2488273	ExpressionStatement	tcg_temp_free ( s )	1429:20:26099:26115	2485132	6	True				
ANR	2488274	CallExpression	tcg_temp_free ( s )		2485132	0					
ANR	2488275	Callee	tcg_temp_free		2485132	0					
ANR	2488276	Identifier	tcg_temp_free		2485132	0					
ANR	2488277	ArgumentList	s		2485132	1					
ANR	2488278	Argument	s		2485132	0					
ANR	2488279	Identifier	s		2485132	0					
ANR	2488280	BreakStatement	break ;	1433:16:26153:26158	2485132	45	True				
ANR	2488281	Label	case 11 :	1437:12:26175:26182	2485132	46	True				
ANR	2488282	IfStatement	"if ( ! gen_window_check2 ( dc , RRR_R , RRR_T ) )"		2485132	47					
ANR	2488283	Condition	"! gen_window_check2 ( dc , RRR_R , RRR_T )"	1439:20:26213:26248	2485132	0	True				
ANR	2488284	UnaryOperationExpression	"! gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	0					
ANR	2488285	UnaryOperator	!		2485132	0					
ANR	2488286	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	1					
ANR	2488287	Callee	gen_window_check2		2485132	0					
ANR	2488288	Identifier	gen_window_check2		2485132	0					
ANR	2488289	ArgumentList	dc		2485132	1					
ANR	2488290	Argument	dc		2485132	0					
ANR	2488291	Identifier	dc		2485132	0					
ANR	2488292	Argument	RRR_R		2485132	1					
ANR	2488293	Identifier	RRR_R		2485132	0					
ANR	2488294	Argument	RRR_T		2485132	2					
ANR	2488295	Identifier	RRR_T		2485132	0					
ANR	2488296	CompoundStatement		1437:58:26180:26180	2485132	1					
ANR	2488297	BreakStatement	break ;	1441:20:26274:26279	2485132	0	True				
ANR	2488298	IfStatement	if ( dc -> sar_5bit )		2485132	48					
ANR	2488299	Condition	dc -> sar_5bit	1445:20:26321:26332	2485132	0	True				
ANR	2488300	PtrMemberAccess	dc -> sar_5bit		2485132	0					
ANR	2488301	Identifier	dc		2485132	0					
ANR	2488302	Identifier	sar_5bit		2485132	1					
ANR	2488303	CompoundStatement		1443:34:26264:26264	2485132	1					
ANR	2488304	ExpressionStatement	"tcg_gen_sar_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"	1447:20:26358:26414	2485132	0	True				
ANR	2488305	CallExpression	"tcg_gen_sar_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , cpu_SR [ SAR ] )"		2485132	0					
ANR	2488306	Callee	tcg_gen_sar_i32		2485132	0					
ANR	2488307	Identifier	tcg_gen_sar_i32		2485132	0					
ANR	2488308	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488309	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488310	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488311	Identifier	cpu_R		2485132	0					
ANR	2488312	Identifier	RRR_R		2485132	1					
ANR	2488313	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488314	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488315	Identifier	cpu_R		2485132	0					
ANR	2488316	Identifier	RRR_T		2485132	1					
ANR	2488317	Argument	cpu_SR [ SAR ]		2485132	2					
ANR	2488318	ArrayIndexing	cpu_SR [ SAR ]		2485132	0					
ANR	2488319	Identifier	cpu_SR		2485132	0					
ANR	2488320	Identifier	SAR		2485132	1					
ANR	2488321	ElseStatement	else		2485132	0					
ANR	2488322	CompoundStatement		1449:20:26392:26423	2485132	0					
ANR	2488323	IdentifierDeclStatement	TCGv_i64 v = tcg_temp_new_i64 ( ) ;	1451:20:26463:26494	2485132	0	True				
ANR	2488324	IdentifierDecl	v = tcg_temp_new_i64 ( )		2485132	0					
ANR	2488325	IdentifierDeclType	TCGv_i64		2485132	0					
ANR	2488326	Identifier	v		2485132	1					
ANR	2488327	AssignmentExpression	v = tcg_temp_new_i64 ( )		2485132	2		=			
ANR	2488328	Identifier	v		2485132	0					
ANR	2488329	CallExpression	tcg_temp_new_i64 ( )		2485132	1					
ANR	2488330	Callee	tcg_temp_new_i64		2485132	0					
ANR	2488331	Identifier	tcg_temp_new_i64		2485132	0					
ANR	2488332	ArgumentList			2485132	1					
ANR	2488333	ExpressionStatement	"tcg_gen_ext_i32_i64 ( v , cpu_R [ RRR_T ] )"	1453:20:26517:26553	2485132	1	True				
ANR	2488334	CallExpression	"tcg_gen_ext_i32_i64 ( v , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2488335	Callee	tcg_gen_ext_i32_i64		2485132	0					
ANR	2488336	Identifier	tcg_gen_ext_i32_i64		2485132	0					
ANR	2488337	ArgumentList	v		2485132	1					
ANR	2488338	Argument	v		2485132	0					
ANR	2488339	Identifier	v		2485132	0					
ANR	2488340	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488341	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488342	Identifier	cpu_R		2485132	0					
ANR	2488343	Identifier	RRR_T		2485132	1					
ANR	2488344	ExpressionStatement	gen_shift ( sar )	1455:20:26576:26590	2485132	2	True				
ANR	2488345	CallExpression	gen_shift ( sar )		2485132	0					
ANR	2488346	Callee	gen_shift		2485132	0					
ANR	2488347	Identifier	gen_shift		2485132	0					
ANR	2488348	ArgumentList	sar		2485132	1					
ANR	2488349	Argument	sar		2485132	0					
ANR	2488350	Identifier	sar		2485132	0					
ANR	2488351	BreakStatement	break ;	1459:16:26628:26633	2485132	49	True				
ANR	2488352	Statement	undef	1461:1:26637:26641	2485132	50	True				
ANR	2488353	Statement	gen_shift	1461:7:26643:26651	2485132	51	True				
ANR	2488354	Statement	undef	1463:1:26655:26659	2485132	52	True				
ANR	2488355	Statement	gen_shift_reg	1463:7:26661:26673	2485132	53	True				
ANR	2488356	Label	case 12 :	1467:12:26690:26697	2485132	54	True				
ANR	2488357	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )	1469:16:26727:26764	2485132	55	True				
ANR	2488358	CallExpression	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )		2485132	0					
ANR	2488359	Callee	HAS_OPTION		2485132	0					
ANR	2488360	Identifier	HAS_OPTION		2485132	0					
ANR	2488361	ArgumentList	XTENSA_OPTION_16_BIT_IMUL		2485132	1					
ANR	2488362	Argument	XTENSA_OPTION_16_BIT_IMUL		2485132	0					
ANR	2488363	Identifier	XTENSA_OPTION_16_BIT_IMUL		2485132	0					
ANR	2488364	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	56					
ANR	2488365	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1471:20:26787:26828	2485132	0	True				
ANR	2488366	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2488367	Callee	gen_window_check3		2485132	0					
ANR	2488368	Identifier	gen_window_check3		2485132	0					
ANR	2488369	ArgumentList	dc		2485132	1					
ANR	2488370	Argument	dc		2485132	0					
ANR	2488371	Identifier	dc		2485132	0					
ANR	2488372	Argument	RRR_R		2485132	1					
ANR	2488373	Identifier	RRR_R		2485132	0					
ANR	2488374	Argument	RRR_S		2485132	2					
ANR	2488375	Identifier	RRR_S		2485132	0					
ANR	2488376	Argument	RRR_T		2485132	3					
ANR	2488377	Identifier	RRR_T		2485132	0					
ANR	2488378	CompoundStatement		1473:20:26838:26870	2485132	1					
ANR	2488379	IdentifierDeclStatement	TCGv_i32 v1 = tcg_temp_new_i32 ( ) ;	1473:20:26854:26886	2485132	0	True				
ANR	2488380	IdentifierDecl	v1 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2488381	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2488382	Identifier	v1		2485132	1					
ANR	2488383	AssignmentExpression	v1 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2488384	Identifier	v1		2485132	0					
ANR	2488385	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2488386	Callee	tcg_temp_new_i32		2485132	0					
ANR	2488387	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2488388	ArgumentList			2485132	1					
ANR	2488389	IdentifierDeclStatement	TCGv_i32 v2 = tcg_temp_new_i32 ( ) ;	1475:20:26909:26941	2485132	1	True				
ANR	2488390	IdentifierDecl	v2 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2488391	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2488392	Identifier	v2		2485132	1					
ANR	2488393	AssignmentExpression	v2 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2488394	Identifier	v2		2485132	0					
ANR	2488395	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2488396	Callee	tcg_temp_new_i32		2485132	0					
ANR	2488397	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2488398	ArgumentList			2485132	1					
ANR	2488399	ExpressionStatement	"tcg_gen_ext16u_i32 ( v1 , cpu_R [ RRR_S ] )"	1477:20:26964:27000	2485132	2	True				
ANR	2488400	CallExpression	"tcg_gen_ext16u_i32 ( v1 , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2488401	Callee	tcg_gen_ext16u_i32		2485132	0					
ANR	2488402	Identifier	tcg_gen_ext16u_i32		2485132	0					
ANR	2488403	ArgumentList	v1		2485132	1					
ANR	2488404	Argument	v1		2485132	0					
ANR	2488405	Identifier	v1		2485132	0					
ANR	2488406	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2488407	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488408	Identifier	cpu_R		2485132	0					
ANR	2488409	Identifier	RRR_S		2485132	1					
ANR	2488410	ExpressionStatement	"tcg_gen_ext16u_i32 ( v2 , cpu_R [ RRR_T ] )"	1479:20:27023:27059	2485132	3	True				
ANR	2488411	CallExpression	"tcg_gen_ext16u_i32 ( v2 , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2488412	Callee	tcg_gen_ext16u_i32		2485132	0					
ANR	2488413	Identifier	tcg_gen_ext16u_i32		2485132	0					
ANR	2488414	ArgumentList	v2		2485132	1					
ANR	2488415	Argument	v2		2485132	0					
ANR	2488416	Identifier	v2		2485132	0					
ANR	2488417	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488418	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488419	Identifier	cpu_R		2485132	0					
ANR	2488420	Identifier	RRR_T		2485132	1					
ANR	2488421	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"	1481:20:27082:27119	2485132	4	True				
ANR	2488422	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"		2485132	0					
ANR	2488423	Callee	tcg_gen_mul_i32		2485132	0					
ANR	2488424	Identifier	tcg_gen_mul_i32		2485132	0					
ANR	2488425	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488426	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488427	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488428	Identifier	cpu_R		2485132	0					
ANR	2488429	Identifier	RRR_R		2485132	1					
ANR	2488430	Argument	v1		2485132	1					
ANR	2488431	Identifier	v1		2485132	0					
ANR	2488432	Argument	v2		2485132	2					
ANR	2488433	Identifier	v2		2485132	0					
ANR	2488434	ExpressionStatement	tcg_temp_free ( v2 )	1483:20:27142:27159	2485132	5	True				
ANR	2488435	CallExpression	tcg_temp_free ( v2 )		2485132	0					
ANR	2488436	Callee	tcg_temp_free		2485132	0					
ANR	2488437	Identifier	tcg_temp_free		2485132	0					
ANR	2488438	ArgumentList	v2		2485132	1					
ANR	2488439	Argument	v2		2485132	0					
ANR	2488440	Identifier	v2		2485132	0					
ANR	2488441	ExpressionStatement	tcg_temp_free ( v1 )	1485:20:27182:27199	2485132	6	True				
ANR	2488442	CallExpression	tcg_temp_free ( v1 )		2485132	0					
ANR	2488443	Callee	tcg_temp_free		2485132	0					
ANR	2488444	Identifier	tcg_temp_free		2485132	0					
ANR	2488445	ArgumentList	v1		2485132	1					
ANR	2488446	Argument	v1		2485132	0					
ANR	2488447	Identifier	v1		2485132	0					
ANR	2488448	BreakStatement	break ;	1489:16:27237:27242	2485132	57	True				
ANR	2488449	Label	case 13 :	1493:12:27259:27266	2485132	58	True				
ANR	2488450	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )	1495:16:27296:27333	2485132	59	True				
ANR	2488451	CallExpression	HAS_OPTION ( XTENSA_OPTION_16_BIT_IMUL )		2485132	0					
ANR	2488452	Callee	HAS_OPTION		2485132	0					
ANR	2488453	Identifier	HAS_OPTION		2485132	0					
ANR	2488454	ArgumentList	XTENSA_OPTION_16_BIT_IMUL		2485132	1					
ANR	2488455	Argument	XTENSA_OPTION_16_BIT_IMUL		2485132	0					
ANR	2488456	Identifier	XTENSA_OPTION_16_BIT_IMUL		2485132	0					
ANR	2488457	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	60					
ANR	2488458	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1497:20:27356:27397	2485132	0	True				
ANR	2488459	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2488460	Callee	gen_window_check3		2485132	0					
ANR	2488461	Identifier	gen_window_check3		2485132	0					
ANR	2488462	ArgumentList	dc		2485132	1					
ANR	2488463	Argument	dc		2485132	0					
ANR	2488464	Identifier	dc		2485132	0					
ANR	2488465	Argument	RRR_R		2485132	1					
ANR	2488466	Identifier	RRR_R		2485132	0					
ANR	2488467	Argument	RRR_S		2485132	2					
ANR	2488468	Identifier	RRR_S		2485132	0					
ANR	2488469	Argument	RRR_T		2485132	3					
ANR	2488470	Identifier	RRR_T		2485132	0					
ANR	2488471	CompoundStatement		1499:20:27407:27439	2485132	1					
ANR	2488472	IdentifierDeclStatement	TCGv_i32 v1 = tcg_temp_new_i32 ( ) ;	1499:20:27423:27455	2485132	0	True				
ANR	2488473	IdentifierDecl	v1 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2488474	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2488475	Identifier	v1		2485132	1					
ANR	2488476	AssignmentExpression	v1 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2488477	Identifier	v1		2485132	0					
ANR	2488478	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2488479	Callee	tcg_temp_new_i32		2485132	0					
ANR	2488480	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2488481	ArgumentList			2485132	1					
ANR	2488482	IdentifierDeclStatement	TCGv_i32 v2 = tcg_temp_new_i32 ( ) ;	1501:20:27478:27510	2485132	1	True				
ANR	2488483	IdentifierDecl	v2 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2488484	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2488485	Identifier	v2		2485132	1					
ANR	2488486	AssignmentExpression	v2 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2488487	Identifier	v2		2485132	0					
ANR	2488488	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2488489	Callee	tcg_temp_new_i32		2485132	0					
ANR	2488490	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2488491	ArgumentList			2485132	1					
ANR	2488492	ExpressionStatement	"tcg_gen_ext16s_i32 ( v1 , cpu_R [ RRR_S ] )"	1503:20:27533:27569	2485132	2	True				
ANR	2488493	CallExpression	"tcg_gen_ext16s_i32 ( v1 , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2488494	Callee	tcg_gen_ext16s_i32		2485132	0					
ANR	2488495	Identifier	tcg_gen_ext16s_i32		2485132	0					
ANR	2488496	ArgumentList	v1		2485132	1					
ANR	2488497	Argument	v1		2485132	0					
ANR	2488498	Identifier	v1		2485132	0					
ANR	2488499	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2488500	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488501	Identifier	cpu_R		2485132	0					
ANR	2488502	Identifier	RRR_S		2485132	1					
ANR	2488503	ExpressionStatement	"tcg_gen_ext16s_i32 ( v2 , cpu_R [ RRR_T ] )"	1505:20:27592:27628	2485132	3	True				
ANR	2488504	CallExpression	"tcg_gen_ext16s_i32 ( v2 , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2488505	Callee	tcg_gen_ext16s_i32		2485132	0					
ANR	2488506	Identifier	tcg_gen_ext16s_i32		2485132	0					
ANR	2488507	ArgumentList	v2		2485132	1					
ANR	2488508	Argument	v2		2485132	0					
ANR	2488509	Identifier	v2		2485132	0					
ANR	2488510	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488511	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488512	Identifier	cpu_R		2485132	0					
ANR	2488513	Identifier	RRR_T		2485132	1					
ANR	2488514	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"	1507:20:27651:27688	2485132	4	True				
ANR	2488515	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , v1 , v2 )"		2485132	0					
ANR	2488516	Callee	tcg_gen_mul_i32		2485132	0					
ANR	2488517	Identifier	tcg_gen_mul_i32		2485132	0					
ANR	2488518	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488519	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488520	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488521	Identifier	cpu_R		2485132	0					
ANR	2488522	Identifier	RRR_R		2485132	1					
ANR	2488523	Argument	v1		2485132	1					
ANR	2488524	Identifier	v1		2485132	0					
ANR	2488525	Argument	v2		2485132	2					
ANR	2488526	Identifier	v2		2485132	0					
ANR	2488527	ExpressionStatement	tcg_temp_free ( v2 )	1509:20:27711:27728	2485132	5	True				
ANR	2488528	CallExpression	tcg_temp_free ( v2 )		2485132	0					
ANR	2488529	Callee	tcg_temp_free		2485132	0					
ANR	2488530	Identifier	tcg_temp_free		2485132	0					
ANR	2488531	ArgumentList	v2		2485132	1					
ANR	2488532	Argument	v2		2485132	0					
ANR	2488533	Identifier	v2		2485132	0					
ANR	2488534	ExpressionStatement	tcg_temp_free ( v1 )	1511:20:27751:27768	2485132	6	True				
ANR	2488535	CallExpression	tcg_temp_free ( v1 )		2485132	0					
ANR	2488536	Callee	tcg_temp_free		2485132	0					
ANR	2488537	Identifier	tcg_temp_free		2485132	0					
ANR	2488538	ArgumentList	v1		2485132	1					
ANR	2488539	Argument	v1		2485132	0					
ANR	2488540	Identifier	v1		2485132	0					
ANR	2488541	BreakStatement	break ;	1515:16:27806:27811	2485132	61	True				
ANR	2488542	Label	default :	1519:12:27828:27835	2485132	62	True				
ANR	2488543	Identifier	default		2485132	0					
ANR	2488544	ExpressionStatement	RESERVED ( )	1521:16:27867:27877	2485132	63	True				
ANR	2488545	CallExpression	RESERVED ( )		2485132	0					
ANR	2488546	Callee	RESERVED		2485132	0					
ANR	2488547	Identifier	RESERVED		2485132	0					
ANR	2488548	ArgumentList			2485132	1					
ANR	2488549	BreakStatement	break ;	1523:16:27896:27901	2485132	64	True				
ANR	2488550	BreakStatement	break ;	1527:12:27931:27936	2485132	5	True				
ANR	2488551	Label	case 2 :	1531:8:27949:27955	2485132	6	True				
ANR	2488552	IfStatement	"if ( OP2 >= 8 && ! gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	7					
ANR	2488553	Condition	"OP2 >= 8 && ! gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1533:16:27983:28037	2485132	0	True				
ANR	2488554	AndExpression	"OP2 >= 8 && ! gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0		&&			
ANR	2488555	RelationalExpression	OP2 >= 8		2485132	0		>=			
ANR	2488556	Identifier	OP2		2485132	0					
ANR	2488557	PrimaryExpression	8		2485132	1					
ANR	2488558	UnaryOperationExpression	"! gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	1					
ANR	2488559	UnaryOperator	!		2485132	0					
ANR	2488560	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	1					
ANR	2488561	Callee	gen_window_check3		2485132	0					
ANR	2488562	Identifier	gen_window_check3		2485132	0					
ANR	2488563	ArgumentList	dc		2485132	1					
ANR	2488564	Argument	dc		2485132	0					
ANR	2488565	Identifier	dc		2485132	0					
ANR	2488566	Argument	RRR_R		2485132	1					
ANR	2488567	Identifier	RRR_R		2485132	0					
ANR	2488568	Argument	RRR_S		2485132	2					
ANR	2488569	Identifier	RRR_S		2485132	0					
ANR	2488570	Argument	RRR_T		2485132	3					
ANR	2488571	Identifier	RRR_T		2485132	0					
ANR	2488572	CompoundStatement		1531:73:27969:27969	2485132	1					
ANR	2488573	BreakStatement	break ;	1535:16:28059:28064	2485132	0	True				
ANR	2488574	IfStatement	if ( OP2 >= 12 )		2485132	8					
ANR	2488575	Condition	OP2 >= 12	1541:16:28100:28108	2485132	0	True				
ANR	2488576	RelationalExpression	OP2 >= 12		2485132	0		>=			
ANR	2488577	Identifier	OP2		2485132	0					
ANR	2488578	PrimaryExpression	12		2485132	1					
ANR	2488579	CompoundStatement		1543:16:28115:28142	2485132	1					
ANR	2488580	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IDIV )	1543:16:28130:28167	2485132	0	True				
ANR	2488581	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IDIV )		2485132	0					
ANR	2488582	Callee	HAS_OPTION		2485132	0					
ANR	2488583	Identifier	HAS_OPTION		2485132	0					
ANR	2488584	ArgumentList	XTENSA_OPTION_32_BIT_IDIV		2485132	1					
ANR	2488585	Argument	XTENSA_OPTION_32_BIT_IDIV		2485132	0					
ANR	2488586	Identifier	XTENSA_OPTION_32_BIT_IDIV		2485132	0					
ANR	2488587	IdentifierDeclStatement	int label = gen_new_label ( ) ;	1545:16:28186:28213	2485132	1	True				
ANR	2488588	IdentifierDecl	label = gen_new_label ( )		2485132	0					
ANR	2488589	IdentifierDeclType	int		2485132	0					
ANR	2488590	Identifier	label		2485132	1					
ANR	2488591	AssignmentExpression	label = gen_new_label ( )		2485132	2		=			
ANR	2488592	Identifier	label		2485132	0					
ANR	2488593	CallExpression	gen_new_label ( )		2485132	1					
ANR	2488594	Callee	gen_new_label		2485132	0					
ANR	2488595	Identifier	gen_new_label		2485132	0					
ANR	2488596	ArgumentList			2485132	1					
ANR	2488597	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0 , label )"	1547:16:28232:28288	2485132	2	True				
ANR	2488598	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0 , label )"		2485132	0					
ANR	2488599	Callee	tcg_gen_brcondi_i32		2485132	0					
ANR	2488600	Identifier	tcg_gen_brcondi_i32		2485132	0					
ANR	2488601	ArgumentList	TCG_COND_NE		2485132	1					
ANR	2488602	Argument	TCG_COND_NE		2485132	0					
ANR	2488603	Identifier	TCG_COND_NE		2485132	0					
ANR	2488604	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488605	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488606	Identifier	cpu_R		2485132	0					
ANR	2488607	Identifier	RRR_T		2485132	1					
ANR	2488608	Argument	0		2485132	2					
ANR	2488609	PrimaryExpression	0		2485132	0					
ANR	2488610	Argument	label		2485132	3					
ANR	2488611	Identifier	label		2485132	0					
ANR	2488612	ExpressionStatement	"gen_exception_cause ( dc , INTEGER_DIVIDE_BY_ZERO_CAUSE )"	1549:16:28307:28360	2485132	3	True				
ANR	2488613	CallExpression	"gen_exception_cause ( dc , INTEGER_DIVIDE_BY_ZERO_CAUSE )"		2485132	0					
ANR	2488614	Callee	gen_exception_cause		2485132	0					
ANR	2488615	Identifier	gen_exception_cause		2485132	0					
ANR	2488616	ArgumentList	dc		2485132	1					
ANR	2488617	Argument	dc		2485132	0					
ANR	2488618	Identifier	dc		2485132	0					
ANR	2488619	Argument	INTEGER_DIVIDE_BY_ZERO_CAUSE		2485132	1					
ANR	2488620	Identifier	INTEGER_DIVIDE_BY_ZERO_CAUSE		2485132	0					
ANR	2488621	ExpressionStatement	gen_set_label ( label )	1551:16:28379:28399	2485132	4	True				
ANR	2488622	CallExpression	gen_set_label ( label )		2485132	0					
ANR	2488623	Callee	gen_set_label		2485132	0					
ANR	2488624	Identifier	gen_set_label		2485132	0					
ANR	2488625	ArgumentList	label		2485132	1					
ANR	2488626	Argument	label		2485132	0					
ANR	2488627	Identifier	label		2485132	0					
ANR	2488628	SwitchStatement	switch ( OP2 )		2485132	9					
ANR	2488629	Condition	OP2	1557:20:28439:28441	2485132	0	True				
ANR	2488630	Identifier	OP2		2485132	0					
ANR	2488631	CompoundStatement		1555:25:28373:28373	2485132	1					
ANR	2488632	Statement	define	1559:1:28448:28453	2485132	0	True				
ANR	2488633	Statement	BOOLEAN_LOGIC	1559:8:28455:28467	2485132	1	True				
ANR	2488634	Statement	(	1559:21:28468:28468	2485132	2	True				
ANR	2488635	Statement	fn	1559:22:28469:28470	2485132	3	True				
ANR	2488636	Statement	","	1559:24:28471:28471	2485132	4	True				
ANR	2488637	Statement	r	1559:26:28473:28473	2485132	5	True				
ANR	2488638	Statement	","	1559:27:28474:28474	2485132	6	True				
ANR	2488639	Statement	s	1559:29:28476:28476	2485132	7	True				
ANR	2488640	Statement	","	1559:30:28477:28477	2485132	8	True				
ANR	2488641	Statement	t	1559:32:28479:28479	2485132	9	True				
ANR	2488642	Statement	)	1559:33:28480:28480	2485132	10	True				
ANR	2488643	DoStatement	do		2485132	11					
ANR	2488644	CompoundStatement		1573:20:28781:28817	2485132	0					
ANR	2488645	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1563:20:28529:28562	2485132	0	True				
ANR	2488646	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2485132	0					
ANR	2488647	Callee	HAS_OPTION		2485132	0					
ANR	2488648	Identifier	HAS_OPTION		2485132	0					
ANR	2488649	ArgumentList	XTENSA_OPTION_BOOLEAN		2485132	1					
ANR	2488650	Argument	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2488651	Identifier	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2488652	IdentifierDeclStatement	TCGv_i32 tmp1 = tcg_temp_new_i32 ( ) ;	1565:20:28587:28621	2485132	1	True				
ANR	2488653	IdentifierDecl	tmp1 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2488654	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2488655	Identifier	tmp1		2485132	1					
ANR	2488656	AssignmentExpression	tmp1 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2488657	Identifier	tmp1		2485132	0					
ANR	2488658	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2488659	Callee	tcg_temp_new_i32		2485132	0					
ANR	2488660	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2488661	ArgumentList			2485132	1					
ANR	2488662	IdentifierDeclStatement	TCGv_i32 tmp2 = tcg_temp_new_i32 ( ) ;	1567:20:28646:28680	2485132	2	True				
ANR	2488663	IdentifierDecl	tmp2 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2488664	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2488665	Identifier	tmp2		2485132	1					
ANR	2488666	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2488667	Identifier	tmp2		2485132	0					
ANR	2488668	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2488669	Callee	tcg_temp_new_i32		2485132	0					
ANR	2488670	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2488671	ArgumentList			2485132	1					
ANR	2488672	ExpressionStatement	"tcg_gen_shri_i32 ( tmp1 , cpu_SR [ BR ] , s )"	1571:20:28728:28765	2485132	3	True				
ANR	2488673	CallExpression	"tcg_gen_shri_i32 ( tmp1 , cpu_SR [ BR ] , s )"		2485132	0					
ANR	2488674	Callee	tcg_gen_shri_i32		2485132	0					
ANR	2488675	Identifier	tcg_gen_shri_i32		2485132	0					
ANR	2488676	ArgumentList	tmp1		2485132	1					
ANR	2488677	Argument	tmp1		2485132	0					
ANR	2488678	Identifier	tmp1		2485132	0					
ANR	2488679	Argument	cpu_SR [ BR ]		2485132	1					
ANR	2488680	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2488681	Identifier	cpu_SR		2485132	0					
ANR	2488682	Identifier	BR		2485132	1					
ANR	2488683	Argument	s		2485132	2					
ANR	2488684	Identifier	s		2485132	0					
ANR	2488685	ExpressionStatement	"tcg_gen_shri_i32 ( tmp2 , cpu_SR [ BR ] , t )"	1573:20:28790:28827	2485132	4	True				
ANR	2488686	CallExpression	"tcg_gen_shri_i32 ( tmp2 , cpu_SR [ BR ] , t )"		2485132	0					
ANR	2488687	Callee	tcg_gen_shri_i32		2485132	0					
ANR	2488688	Identifier	tcg_gen_shri_i32		2485132	0					
ANR	2488689	ArgumentList	tmp2		2485132	1					
ANR	2488690	Argument	tmp2		2485132	0					
ANR	2488691	Identifier	tmp2		2485132	0					
ANR	2488692	Argument	cpu_SR [ BR ]		2485132	1					
ANR	2488693	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2488694	Identifier	cpu_SR		2485132	0					
ANR	2488695	Identifier	BR		2485132	1					
ANR	2488696	Argument	t		2485132	2					
ANR	2488697	Identifier	t		2485132	0					
ANR	2488698	IdentifierDeclStatement	"tcg_gen_ fn _i32 ( tmp1 , tmp1 , tmp2 ) ;"	1575:20:28852:28888	2485132	5	True				
ANR	2488699	IdentifierDecl	"_i32 ( tmp1 , tmp1 , tmp2 )"		2485132	0					
ANR	2488700	IdentifierDeclType	tcg_gen_ fn		2485132	0					
ANR	2488701	Identifier	_i32		2485132	1					
ANR	2488702	Expression	"tmp1 , tmp1 , tmp2"		2485132	2					
ANR	2488703	Identifier	tmp1		2485132	0					
ANR	2488704	Expression	"tmp1 , tmp2"		2485132	1					
ANR	2488705	Identifier	tmp1		2485132	0					
ANR	2488706	Identifier	tmp2		2485132	1					
ANR	2488707	ExpressionStatement	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp1 , r , 1 )"	1577:20:28913:28968	2485132	6	True				
ANR	2488708	CallExpression	"tcg_gen_deposit_i32 ( cpu_SR [ BR ] , cpu_SR [ BR ] , tmp1 , r , 1 )"		2485132	0					
ANR	2488709	Callee	tcg_gen_deposit_i32		2485132	0					
ANR	2488710	Identifier	tcg_gen_deposit_i32		2485132	0					
ANR	2488711	ArgumentList	cpu_SR [ BR ]		2485132	1					
ANR	2488712	Argument	cpu_SR [ BR ]		2485132	0					
ANR	2488713	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2488714	Identifier	cpu_SR		2485132	0					
ANR	2488715	Identifier	BR		2485132	1					
ANR	2488716	Argument	cpu_SR [ BR ]		2485132	1					
ANR	2488717	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2488718	Identifier	cpu_SR		2485132	0					
ANR	2488719	Identifier	BR		2485132	1					
ANR	2488720	Argument	tmp1		2485132	2					
ANR	2488721	Identifier	tmp1		2485132	0					
ANR	2488722	Argument	r		2485132	3					
ANR	2488723	Identifier	r		2485132	0					
ANR	2488724	Argument	1		2485132	4					
ANR	2488725	PrimaryExpression	1		2485132	0					
ANR	2488726	ExpressionStatement	tcg_temp_free ( tmp1 )	1579:20:28993:29012	2485132	7	True				
ANR	2488727	CallExpression	tcg_temp_free ( tmp1 )		2485132	0					
ANR	2488728	Callee	tcg_temp_free		2485132	0					
ANR	2488729	Identifier	tcg_temp_free		2485132	0					
ANR	2488730	ArgumentList	tmp1		2485132	1					
ANR	2488731	Argument	tmp1		2485132	0					
ANR	2488732	Identifier	tmp1		2485132	0					
ANR	2488733	ExpressionStatement	tcg_temp_free ( tmp2 )	1581:20:29037:29056	2485132	8	True				
ANR	2488734	CallExpression	tcg_temp_free ( tmp2 )		2485132	0					
ANR	2488735	Callee	tcg_temp_free		2485132	0					
ANR	2488736	Identifier	tcg_temp_free		2485132	0					
ANR	2488737	ArgumentList	tmp2		2485132	1					
ANR	2488738	Argument	tmp2		2485132	0					
ANR	2488739	Identifier	tmp2		2485132	0					
ANR	2488740	Condition	0	1583:25:29086:29086	2485132	1	True				
ANR	2488741	PrimaryExpression	0		2485132	0					
ANR	2488742	ExpressionStatement	"BOOLEAN_LOGIC ( and , RRR_R , RRR_S , RRR_T )"	1589:16:29139:29178	2485132	12	True				
ANR	2488743	CallExpression	"BOOLEAN_LOGIC ( and , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2488744	Callee	BOOLEAN_LOGIC		2485132	0					
ANR	2488745	Identifier	BOOLEAN_LOGIC		2485132	0					
ANR	2488746	ArgumentList	and		2485132	1					
ANR	2488747	Argument	and		2485132	0					
ANR	2488748	Identifier	and		2485132	0					
ANR	2488749	Argument	RRR_R		2485132	1					
ANR	2488750	Identifier	RRR_R		2485132	0					
ANR	2488751	Argument	RRR_S		2485132	2					
ANR	2488752	Identifier	RRR_S		2485132	0					
ANR	2488753	Argument	RRR_T		2485132	3					
ANR	2488754	Identifier	RRR_T		2485132	0					
ANR	2488755	BreakStatement	break ;	1591:16:29197:29202	2485132	13	True				
ANR	2488756	Label	case 1 :	1595:12:29219:29225	2485132	14	True				
ANR	2488757	ExpressionStatement	"BOOLEAN_LOGIC ( andc , RRR_R , RRR_S , RRR_T )"	1597:16:29255:29295	2485132	15	True				
ANR	2488758	CallExpression	"BOOLEAN_LOGIC ( andc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2488759	Callee	BOOLEAN_LOGIC		2485132	0					
ANR	2488760	Identifier	BOOLEAN_LOGIC		2485132	0					
ANR	2488761	ArgumentList	andc		2485132	1					
ANR	2488762	Argument	andc		2485132	0					
ANR	2488763	Identifier	andc		2485132	0					
ANR	2488764	Argument	RRR_R		2485132	1					
ANR	2488765	Identifier	RRR_R		2485132	0					
ANR	2488766	Argument	RRR_S		2485132	2					
ANR	2488767	Identifier	RRR_S		2485132	0					
ANR	2488768	Argument	RRR_T		2485132	3					
ANR	2488769	Identifier	RRR_T		2485132	0					
ANR	2488770	BreakStatement	break ;	1599:16:29314:29319	2485132	16	True				
ANR	2488771	Label	case 2 :	1603:12:29336:29342	2485132	17	True				
ANR	2488772	ExpressionStatement	"BOOLEAN_LOGIC ( or , RRR_R , RRR_S , RRR_T )"	1605:16:29370:29408	2485132	18	True				
ANR	2488773	CallExpression	"BOOLEAN_LOGIC ( or , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2488774	Callee	BOOLEAN_LOGIC		2485132	0					
ANR	2488775	Identifier	BOOLEAN_LOGIC		2485132	0					
ANR	2488776	ArgumentList	or		2485132	1					
ANR	2488777	Argument	or		2485132	0					
ANR	2488778	Identifier	or		2485132	0					
ANR	2488779	Argument	RRR_R		2485132	1					
ANR	2488780	Identifier	RRR_R		2485132	0					
ANR	2488781	Argument	RRR_S		2485132	2					
ANR	2488782	Identifier	RRR_S		2485132	0					
ANR	2488783	Argument	RRR_T		2485132	3					
ANR	2488784	Identifier	RRR_T		2485132	0					
ANR	2488785	BreakStatement	break ;	1607:16:29427:29432	2485132	19	True				
ANR	2488786	Label	case 3 :	1611:12:29449:29455	2485132	20	True				
ANR	2488787	ExpressionStatement	"BOOLEAN_LOGIC ( orc , RRR_R , RRR_S , RRR_T )"	1613:16:29484:29523	2485132	21	True				
ANR	2488788	CallExpression	"BOOLEAN_LOGIC ( orc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2488789	Callee	BOOLEAN_LOGIC		2485132	0					
ANR	2488790	Identifier	BOOLEAN_LOGIC		2485132	0					
ANR	2488791	ArgumentList	orc		2485132	1					
ANR	2488792	Argument	orc		2485132	0					
ANR	2488793	Identifier	orc		2485132	0					
ANR	2488794	Argument	RRR_R		2485132	1					
ANR	2488795	Identifier	RRR_R		2485132	0					
ANR	2488796	Argument	RRR_S		2485132	2					
ANR	2488797	Identifier	RRR_S		2485132	0					
ANR	2488798	Argument	RRR_T		2485132	3					
ANR	2488799	Identifier	RRR_T		2485132	0					
ANR	2488800	BreakStatement	break ;	1615:16:29542:29547	2485132	22	True				
ANR	2488801	Label	case 4 :	1619:12:29564:29570	2485132	23	True				
ANR	2488802	ExpressionStatement	"BOOLEAN_LOGIC ( xor , RRR_R , RRR_S , RRR_T )"	1621:16:29599:29638	2485132	24	True				
ANR	2488803	CallExpression	"BOOLEAN_LOGIC ( xor , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2488804	Callee	BOOLEAN_LOGIC		2485132	0					
ANR	2488805	Identifier	BOOLEAN_LOGIC		2485132	0					
ANR	2488806	ArgumentList	xor		2485132	1					
ANR	2488807	Argument	xor		2485132	0					
ANR	2488808	Identifier	xor		2485132	0					
ANR	2488809	Argument	RRR_R		2485132	1					
ANR	2488810	Identifier	RRR_R		2485132	0					
ANR	2488811	Argument	RRR_S		2485132	2					
ANR	2488812	Identifier	RRR_S		2485132	0					
ANR	2488813	Argument	RRR_T		2485132	3					
ANR	2488814	Identifier	RRR_T		2485132	0					
ANR	2488815	BreakStatement	break ;	1623:16:29657:29662	2485132	25	True				
ANR	2488816	Statement	undef	1627:1:29668:29672	2485132	26	True				
ANR	2488817	Statement	BOOLEAN_LOGIC	1627:7:29674:29686	2485132	27	True				
ANR	2488818	Label	case 8 :	1631:12:29703:29709	2485132	28	True				
ANR	2488819	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL )	1633:16:29738:29775	2485132	29	True				
ANR	2488820	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL )		2485132	0					
ANR	2488821	Callee	HAS_OPTION		2485132	0					
ANR	2488822	Identifier	HAS_OPTION		2485132	0					
ANR	2488823	ArgumentList	XTENSA_OPTION_32_BIT_IMUL		2485132	1					
ANR	2488824	Argument	XTENSA_OPTION_32_BIT_IMUL		2485132	0					
ANR	2488825	Identifier	XTENSA_OPTION_32_BIT_IMUL		2485132	0					
ANR	2488826	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1635:16:29794:29851	2485132	30	True				
ANR	2488827	CallExpression	"tcg_gen_mul_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2488828	Callee	tcg_gen_mul_i32		2485132	0					
ANR	2488829	Identifier	tcg_gen_mul_i32		2485132	0					
ANR	2488830	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488831	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488832	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488833	Identifier	cpu_R		2485132	0					
ANR	2488834	Identifier	RRR_R		2485132	1					
ANR	2488835	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2488836	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488837	Identifier	cpu_R		2485132	0					
ANR	2488838	Identifier	RRR_S		2485132	1					
ANR	2488839	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2488840	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488841	Identifier	cpu_R		2485132	0					
ANR	2488842	Identifier	RRR_T		2485132	1					
ANR	2488843	BreakStatement	break ;	1637:16:29870:29875	2485132	31	True				
ANR	2488844	Label	case 10 :	1641:12:29892:29899	2485132	32	True				
ANR	2488845	Label	case 11 :	1643:12:29925:29932	2485132	33	True				
ANR	2488846	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL_HIGH )	1645:16:29962:30004	2485132	34	True				
ANR	2488847	CallExpression	HAS_OPTION ( XTENSA_OPTION_32_BIT_IMUL_HIGH )		2485132	0					
ANR	2488848	Callee	HAS_OPTION		2485132	0					
ANR	2488849	Identifier	HAS_OPTION		2485132	0					
ANR	2488850	ArgumentList	XTENSA_OPTION_32_BIT_IMUL_HIGH		2485132	1					
ANR	2488851	Argument	XTENSA_OPTION_32_BIT_IMUL_HIGH		2485132	0					
ANR	2488852	Identifier	XTENSA_OPTION_32_BIT_IMUL_HIGH		2485132	0					
ANR	2488853	CompoundStatement		1647:20:29975:29999	2485132	35					
ANR	2488854	IdentifierDeclStatement	TCGv lo = tcg_temp_new ( ) ;	1649:20:30046:30070	2485132	0	True				
ANR	2488855	IdentifierDecl	lo = tcg_temp_new ( )		2485132	0					
ANR	2488856	IdentifierDeclType	TCGv		2485132	0					
ANR	2488857	Identifier	lo		2485132	1					
ANR	2488858	AssignmentExpression	lo = tcg_temp_new ( )		2485132	2		=			
ANR	2488859	Identifier	lo		2485132	0					
ANR	2488860	CallExpression	tcg_temp_new ( )		2485132	1					
ANR	2488861	Callee	tcg_temp_new		2485132	0					
ANR	2488862	Identifier	tcg_temp_new		2485132	0					
ANR	2488863	ArgumentList			2485132	1					
ANR	2488864	IfStatement	if ( OP2 == 10 )		2485132	1					
ANR	2488865	Condition	OP2 == 10	1653:24:30099:30107	2485132	0	True				
ANR	2488866	EqualityExpression	OP2 == 10		2485132	0		==			
ANR	2488867	Identifier	OP2		2485132	0					
ANR	2488868	PrimaryExpression	10		2485132	1					
ANR	2488869	CompoundStatement		1651:35:30039:30039	2485132	1					
ANR	2488870	ExpressionStatement	"tcg_gen_mulu2_i32 ( lo , cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1655:24:30137:30243	2485132	0	True				
ANR	2488871	CallExpression	"tcg_gen_mulu2_i32 ( lo , cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2488872	Callee	tcg_gen_mulu2_i32		2485132	0					
ANR	2488873	Identifier	tcg_gen_mulu2_i32		2485132	0					
ANR	2488874	ArgumentList	lo		2485132	1					
ANR	2488875	Argument	lo		2485132	0					
ANR	2488876	Identifier	lo		2485132	0					
ANR	2488877	Argument	cpu_R [ RRR_R ]		2485132	1					
ANR	2488878	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488879	Identifier	cpu_R		2485132	0					
ANR	2488880	Identifier	RRR_R		2485132	1					
ANR	2488881	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2488882	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488883	Identifier	cpu_R		2485132	0					
ANR	2488884	Identifier	RRR_S		2485132	1					
ANR	2488885	Argument	cpu_R [ RRR_T ]		2485132	3					
ANR	2488886	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488887	Identifier	cpu_R		2485132	0					
ANR	2488888	Identifier	RRR_T		2485132	1					
ANR	2488889	ElseStatement	else		2485132	0					
ANR	2488890	CompoundStatement		1657:27:30202:30202	2485132	0					
ANR	2488891	ExpressionStatement	"tcg_gen_muls2_i32 ( lo , cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1661:24:30300:30406	2485132	0	True				
ANR	2488892	CallExpression	"tcg_gen_muls2_i32 ( lo , cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2488893	Callee	tcg_gen_muls2_i32		2485132	0					
ANR	2488894	Identifier	tcg_gen_muls2_i32		2485132	0					
ANR	2488895	ArgumentList	lo		2485132	1					
ANR	2488896	Argument	lo		2485132	0					
ANR	2488897	Identifier	lo		2485132	0					
ANR	2488898	Argument	cpu_R [ RRR_R ]		2485132	1					
ANR	2488899	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488900	Identifier	cpu_R		2485132	0					
ANR	2488901	Identifier	RRR_R		2485132	1					
ANR	2488902	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2488903	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488904	Identifier	cpu_R		2485132	0					
ANR	2488905	Identifier	RRR_S		2485132	1					
ANR	2488906	Argument	cpu_R [ RRR_T ]		2485132	3					
ANR	2488907	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488908	Identifier	cpu_R		2485132	0					
ANR	2488909	Identifier	RRR_T		2485132	1					
ANR	2488910	ExpressionStatement	tcg_temp_free ( lo )	1667:20:30452:30469	2485132	2	True				
ANR	2488911	CallExpression	tcg_temp_free ( lo )		2485132	0					
ANR	2488912	Callee	tcg_temp_free		2485132	0					
ANR	2488913	Identifier	tcg_temp_free		2485132	0					
ANR	2488914	ArgumentList	lo		2485132	1					
ANR	2488915	Argument	lo		2485132	0					
ANR	2488916	Identifier	lo		2485132	0					
ANR	2488917	BreakStatement	break ;	1671:16:30507:30512	2485132	36	True				
ANR	2488918	Label	case 12 :	1675:12:30529:30536	2485132	37	True				
ANR	2488919	ExpressionStatement	"tcg_gen_divu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1677:16:30565:30623	2485132	38	True				
ANR	2488920	CallExpression	"tcg_gen_divu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2488921	Callee	tcg_gen_divu_i32		2485132	0					
ANR	2488922	Identifier	tcg_gen_divu_i32		2485132	0					
ANR	2488923	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488924	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488925	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488926	Identifier	cpu_R		2485132	0					
ANR	2488927	Identifier	RRR_R		2485132	1					
ANR	2488928	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2488929	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488930	Identifier	cpu_R		2485132	0					
ANR	2488931	Identifier	RRR_S		2485132	1					
ANR	2488932	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2488933	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488934	Identifier	cpu_R		2485132	0					
ANR	2488935	Identifier	RRR_T		2485132	1					
ANR	2488936	BreakStatement	break ;	1679:16:30642:30647	2485132	39	True				
ANR	2488937	Label	case 13 :	1683:12:30664:30671	2485132	40	True				
ANR	2488938	Label	case 15 :	1685:12:30696:30703	2485132	41	True				
ANR	2488939	CompoundStatement		1689:20:30735:30763	2485132	42					
ANR	2488940	IdentifierDeclStatement	int label1 = gen_new_label ( ) ;	1689:20:30755:30783	2485132	0	True				
ANR	2488941	IdentifierDecl	label1 = gen_new_label ( )		2485132	0					
ANR	2488942	IdentifierDeclType	int		2485132	0					
ANR	2488943	Identifier	label1		2485132	1					
ANR	2488944	AssignmentExpression	label1 = gen_new_label ( )		2485132	2		=			
ANR	2488945	Identifier	label1		2485132	0					
ANR	2488946	CallExpression	gen_new_label ( )		2485132	1					
ANR	2488947	Callee	gen_new_label		2485132	0					
ANR	2488948	Identifier	gen_new_label		2485132	0					
ANR	2488949	ArgumentList			2485132	1					
ANR	2488950	IdentifierDeclStatement	int label2 = gen_new_label ( ) ;	1691:20:30806:30834	2485132	1	True				
ANR	2488951	IdentifierDecl	label2 = gen_new_label ( )		2485132	0					
ANR	2488952	IdentifierDeclType	int		2485132	0					
ANR	2488953	Identifier	label2		2485132	1					
ANR	2488954	AssignmentExpression	label2 = gen_new_label ( )		2485132	2		=			
ANR	2488955	Identifier	label2		2485132	0					
ANR	2488956	CallExpression	gen_new_label ( )		2485132	1					
ANR	2488957	Callee	gen_new_label		2485132	0					
ANR	2488958	Identifier	gen_new_label		2485132	0					
ANR	2488959	ArgumentList			2485132	1					
ANR	2488960	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_S ] , 0x80000000 , label1 )"	1695:20:30859:30954	2485132	2	True				
ANR	2488961	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_S ] , 0x80000000 , label1 )"		2485132	0					
ANR	2488962	Callee	tcg_gen_brcondi_i32		2485132	0					
ANR	2488963	Identifier	tcg_gen_brcondi_i32		2485132	0					
ANR	2488964	ArgumentList	TCG_COND_NE		2485132	1					
ANR	2488965	Argument	TCG_COND_NE		2485132	0					
ANR	2488966	Identifier	TCG_COND_NE		2485132	0					
ANR	2488967	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2488968	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2488969	Identifier	cpu_R		2485132	0					
ANR	2488970	Identifier	RRR_S		2485132	1					
ANR	2488971	Argument	0x80000000		2485132	2					
ANR	2488972	PrimaryExpression	0x80000000		2485132	0					
ANR	2488973	Argument	label1		2485132	3					
ANR	2488974	Identifier	label1		2485132	0					
ANR	2488975	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0xffffffff , label1 )"	1699:20:30977:31072	2485132	3	True				
ANR	2488976	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , cpu_R [ RRR_T ] , 0xffffffff , label1 )"		2485132	0					
ANR	2488977	Callee	tcg_gen_brcondi_i32		2485132	0					
ANR	2488978	Identifier	tcg_gen_brcondi_i32		2485132	0					
ANR	2488979	ArgumentList	TCG_COND_NE		2485132	1					
ANR	2488980	Argument	TCG_COND_NE		2485132	0					
ANR	2488981	Identifier	TCG_COND_NE		2485132	0					
ANR	2488982	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2488983	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2488984	Identifier	cpu_R		2485132	0					
ANR	2488985	Identifier	RRR_T		2485132	1					
ANR	2488986	Argument	0xffffffff		2485132	2					
ANR	2488987	PrimaryExpression	0xffffffff		2485132	0					
ANR	2488988	Argument	label1		2485132	3					
ANR	2488989	Identifier	label1		2485132	0					
ANR	2488990	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ RRR_R ] , OP2 == 13 ? 0x80000000 : 0 )"	1703:20:31095:31182	2485132	4	True				
ANR	2488991	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ RRR_R ] , OP2 == 13 ? 0x80000000 : 0 )"		2485132	0					
ANR	2488992	Callee	tcg_gen_movi_i32		2485132	0					
ANR	2488993	Identifier	tcg_gen_movi_i32		2485132	0					
ANR	2488994	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2488995	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2488996	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2488997	Identifier	cpu_R		2485132	0					
ANR	2488998	Identifier	RRR_R		2485132	1					
ANR	2488999	Argument	OP2 == 13 ? 0x80000000 : 0		2485132	1					
ANR	2489000	ConditionalExpression	OP2 == 13 ? 0x80000000 : 0		2485132	0					
ANR	2489001	Condition	OP2 == 13		2485132	0					
ANR	2489002	EqualityExpression	OP2 == 13		2485132	0		==			
ANR	2489003	Identifier	OP2		2485132	0					
ANR	2489004	PrimaryExpression	13		2485132	1					
ANR	2489005	PrimaryExpression	0x80000000		2485132	1					
ANR	2489006	PrimaryExpression	0		2485132	2					
ANR	2489007	ExpressionStatement	tcg_gen_br ( label2 )	1707:20:31205:31223	2485132	5	True				
ANR	2489008	CallExpression	tcg_gen_br ( label2 )		2485132	0					
ANR	2489009	Callee	tcg_gen_br		2485132	0					
ANR	2489010	Identifier	tcg_gen_br		2485132	0					
ANR	2489011	ArgumentList	label2		2485132	1					
ANR	2489012	Argument	label2		2485132	0					
ANR	2489013	Identifier	label2		2485132	0					
ANR	2489014	ExpressionStatement	gen_set_label ( label1 )	1709:20:31246:31267	2485132	6	True				
ANR	2489015	CallExpression	gen_set_label ( label1 )		2485132	0					
ANR	2489016	Callee	gen_set_label		2485132	0					
ANR	2489017	Identifier	gen_set_label		2485132	0					
ANR	2489018	ArgumentList	label1		2485132	1					
ANR	2489019	Argument	label1		2485132	0					
ANR	2489020	Identifier	label1		2485132	0					
ANR	2489021	IfStatement	if ( OP2 == 13 )		2485132	7					
ANR	2489022	Condition	OP2 == 13	1711:24:31294:31302	2485132	0	True				
ANR	2489023	EqualityExpression	OP2 == 13		2485132	0		==			
ANR	2489024	Identifier	OP2		2485132	0					
ANR	2489025	PrimaryExpression	13		2485132	1					
ANR	2489026	CompoundStatement		1709:35:31234:31234	2485132	1					
ANR	2489027	ExpressionStatement	"tcg_gen_div_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1713:24:31332:31422	2485132	0	True				
ANR	2489028	CallExpression	"tcg_gen_div_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2489029	Callee	tcg_gen_div_i32		2485132	0					
ANR	2489030	Identifier	tcg_gen_div_i32		2485132	0					
ANR	2489031	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2489032	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2489033	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489034	Identifier	cpu_R		2485132	0					
ANR	2489035	Identifier	RRR_R		2485132	1					
ANR	2489036	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2489037	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489038	Identifier	cpu_R		2485132	0					
ANR	2489039	Identifier	RRR_S		2485132	1					
ANR	2489040	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2489041	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489042	Identifier	cpu_R		2485132	0					
ANR	2489043	Identifier	RRR_T		2485132	1					
ANR	2489044	ElseStatement	else		2485132	0					
ANR	2489045	CompoundStatement		1715:27:31381:31381	2485132	0					
ANR	2489046	ExpressionStatement	"tcg_gen_rem_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1719:24:31479:31569	2485132	0	True				
ANR	2489047	CallExpression	"tcg_gen_rem_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2489048	Callee	tcg_gen_rem_i32		2485132	0					
ANR	2489049	Identifier	tcg_gen_rem_i32		2485132	0					
ANR	2489050	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2489051	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2489052	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489053	Identifier	cpu_R		2485132	0					
ANR	2489054	Identifier	RRR_R		2485132	1					
ANR	2489055	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2489056	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489057	Identifier	cpu_R		2485132	0					
ANR	2489058	Identifier	RRR_S		2485132	1					
ANR	2489059	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2489060	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489061	Identifier	cpu_R		2485132	0					
ANR	2489062	Identifier	RRR_T		2485132	1					
ANR	2489063	ExpressionStatement	gen_set_label ( label2 )	1725:20:31615:31636	2485132	8	True				
ANR	2489064	CallExpression	gen_set_label ( label2 )		2485132	0					
ANR	2489065	Callee	gen_set_label		2485132	0					
ANR	2489066	Identifier	gen_set_label		2485132	0					
ANR	2489067	ArgumentList	label2		2485132	1					
ANR	2489068	Argument	label2		2485132	0					
ANR	2489069	Identifier	label2		2485132	0					
ANR	2489070	BreakStatement	break ;	1729:16:31674:31679	2485132	43	True				
ANR	2489071	Label	case 14 :	1733:12:31696:31703	2485132	44	True				
ANR	2489072	ExpressionStatement	"tcg_gen_remu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1735:16:31732:31790	2485132	45	True				
ANR	2489073	CallExpression	"tcg_gen_remu_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2489074	Callee	tcg_gen_remu_i32		2485132	0					
ANR	2489075	Identifier	tcg_gen_remu_i32		2485132	0					
ANR	2489076	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2489077	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2489078	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489079	Identifier	cpu_R		2485132	0					
ANR	2489080	Identifier	RRR_R		2485132	1					
ANR	2489081	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2489082	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489083	Identifier	cpu_R		2485132	0					
ANR	2489084	Identifier	RRR_S		2485132	1					
ANR	2489085	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2489086	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489087	Identifier	cpu_R		2485132	0					
ANR	2489088	Identifier	RRR_T		2485132	1					
ANR	2489089	BreakStatement	break ;	1737:16:31809:31814	2485132	46	True				
ANR	2489090	Label	default :	1741:12:31831:31838	2485132	47	True				
ANR	2489091	Identifier	default		2485132	0					
ANR	2489092	ExpressionStatement	RESERVED ( )	1743:16:31870:31880	2485132	48	True				
ANR	2489093	CallExpression	RESERVED ( )		2485132	0					
ANR	2489094	Callee	RESERVED		2485132	0					
ANR	2489095	Identifier	RESERVED		2485132	0					
ANR	2489096	ArgumentList			2485132	1					
ANR	2489097	BreakStatement	break ;	1745:16:31899:31904	2485132	49	True				
ANR	2489098	BreakStatement	break ;	1749:12:31934:31939	2485132	10	True				
ANR	2489099	Label	case 3 :	1753:8:31952:31958	2485132	11	True				
ANR	2489100	SwitchStatement	switch ( OP2 )		2485132	12					
ANR	2489101	Condition	OP2	1755:20:31990:31992	2485132	0	True				
ANR	2489102	Identifier	OP2		2485132	0					
ANR	2489103	CompoundStatement		1753:25:31924:31924	2485132	1					
ANR	2489104	Label	case 0 :	1757:12:32010:32016	2485132	0	True				
ANR	2489105	IfStatement	"if ( gen_check_sr ( dc , RSR_SR , SR_R ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T ) )"		2485132	1					
ANR	2489106	Condition	"gen_check_sr ( dc , RSR_SR , SR_R ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"	1759:20:32047:32194	2485132	0	True				
ANR	2489107	AndExpression	"gen_check_sr ( dc , RSR_SR , SR_R ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"		2485132	0		&&			
ANR	2489108	CallExpression	"gen_check_sr ( dc , RSR_SR , SR_R )"		2485132	0					
ANR	2489109	Callee	gen_check_sr		2485132	0					
ANR	2489110	Identifier	gen_check_sr		2485132	0					
ANR	2489111	ArgumentList	dc		2485132	1					
ANR	2489112	Argument	dc		2485132	0					
ANR	2489113	Identifier	dc		2485132	0					
ANR	2489114	Argument	RSR_SR		2485132	1					
ANR	2489115	Identifier	RSR_SR		2485132	0					
ANR	2489116	Argument	SR_R		2485132	2					
ANR	2489117	Identifier	SR_R		2485132	0					
ANR	2489118	AndExpression	"( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"		2485132	1		&&			
ANR	2489119	OrExpression	RSR_SR < 64 || gen_check_privilege ( dc )		2485132	0		||			
ANR	2489120	RelationalExpression	RSR_SR < 64		2485132	0		<			
ANR	2489121	Identifier	RSR_SR		2485132	0					
ANR	2489122	PrimaryExpression	64		2485132	1					
ANR	2489123	CallExpression	gen_check_privilege ( dc )		2485132	1					
ANR	2489124	Callee	gen_check_privilege		2485132	0					
ANR	2489125	Identifier	gen_check_privilege		2485132	0					
ANR	2489126	ArgumentList	dc		2485132	1					
ANR	2489127	Argument	dc		2485132	0					
ANR	2489128	Identifier	dc		2485132	0					
ANR	2489129	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2485132	1					
ANR	2489130	Callee	gen_window_check1		2485132	0					
ANR	2489131	Identifier	gen_window_check1		2485132	0					
ANR	2489132	ArgumentList	dc		2485132	1					
ANR	2489133	Argument	dc		2485132	0					
ANR	2489134	Identifier	dc		2485132	0					
ANR	2489135	Argument	RRR_T		2485132	1					
ANR	2489136	Identifier	RRR_T		2485132	0					
ANR	2489137	CompoundStatement		1761:50:32126:32126	2485132	1					
ANR	2489138	ExpressionStatement	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"	1765:20:32220:32253	2485132	0	True				
ANR	2489139	CallExpression	"gen_rsr ( dc , cpu_R [ RRR_T ] , RSR_SR )"		2485132	0					
ANR	2489140	Callee	gen_rsr		2485132	0					
ANR	2489141	Identifier	gen_rsr		2485132	0					
ANR	2489142	ArgumentList	dc		2485132	1					
ANR	2489143	Argument	dc		2485132	0					
ANR	2489144	Identifier	dc		2485132	0					
ANR	2489145	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2489146	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489147	Identifier	cpu_R		2485132	0					
ANR	2489148	Identifier	RRR_T		2485132	1					
ANR	2489149	Argument	RSR_SR		2485132	2					
ANR	2489150	Identifier	RSR_SR		2485132	0					
ANR	2489151	BreakStatement	break ;	1769:16:32291:32296	2485132	2	True				
ANR	2489152	Label	case 1 :	1773:12:32313:32319	2485132	3	True				
ANR	2489153	IfStatement	"if ( gen_check_sr ( dc , RSR_SR , SR_W ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T ) )"		2485132	4					
ANR	2489154	Condition	"gen_check_sr ( dc , RSR_SR , SR_W ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"	1775:20:32350:32497	2485132	0	True				
ANR	2489155	AndExpression	"gen_check_sr ( dc , RSR_SR , SR_W ) && ( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"		2485132	0		&&			
ANR	2489156	CallExpression	"gen_check_sr ( dc , RSR_SR , SR_W )"		2485132	0					
ANR	2489157	Callee	gen_check_sr		2485132	0					
ANR	2489158	Identifier	gen_check_sr		2485132	0					
ANR	2489159	ArgumentList	dc		2485132	1					
ANR	2489160	Argument	dc		2485132	0					
ANR	2489161	Identifier	dc		2485132	0					
ANR	2489162	Argument	RSR_SR		2485132	1					
ANR	2489163	Identifier	RSR_SR		2485132	0					
ANR	2489164	Argument	SR_W		2485132	2					
ANR	2489165	Identifier	SR_W		2485132	0					
ANR	2489166	AndExpression	"( RSR_SR < 64 || gen_check_privilege ( dc ) ) && gen_window_check1 ( dc , RRR_T )"		2485132	1		&&			
ANR	2489167	OrExpression	RSR_SR < 64 || gen_check_privilege ( dc )		2485132	0		||			
ANR	2489168	RelationalExpression	RSR_SR < 64		2485132	0		<			
ANR	2489169	Identifier	RSR_SR		2485132	0					
ANR	2489170	PrimaryExpression	64		2485132	1					
ANR	2489171	CallExpression	gen_check_privilege ( dc )		2485132	1					
ANR	2489172	Callee	gen_check_privilege		2485132	0					
ANR	2489173	Identifier	gen_check_privilege		2485132	0					
ANR	2489174	ArgumentList	dc		2485132	1					
ANR	2489175	Argument	dc		2485132	0					
ANR	2489176	Identifier	dc		2485132	0					
ANR	2489177	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2485132	1					
ANR	2489178	Callee	gen_window_check1		2485132	0					
ANR	2489179	Identifier	gen_window_check1		2485132	0					
ANR	2489180	ArgumentList	dc		2485132	1					
ANR	2489181	Argument	dc		2485132	0					
ANR	2489182	Identifier	dc		2485132	0					
ANR	2489183	Argument	RRR_T		2485132	1					
ANR	2489184	Identifier	RRR_T		2485132	0					
ANR	2489185	CompoundStatement		1777:50:32429:32429	2485132	1					
ANR	2489186	ExpressionStatement	"gen_wsr ( dc , RSR_SR , cpu_R [ RRR_T ] )"	1781:20:32523:32556	2485132	0	True				
ANR	2489187	CallExpression	"gen_wsr ( dc , RSR_SR , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2489188	Callee	gen_wsr		2485132	0					
ANR	2489189	Identifier	gen_wsr		2485132	0					
ANR	2489190	ArgumentList	dc		2485132	1					
ANR	2489191	Argument	dc		2485132	0					
ANR	2489192	Identifier	dc		2485132	0					
ANR	2489193	Argument	RSR_SR		2485132	1					
ANR	2489194	Identifier	RSR_SR		2485132	0					
ANR	2489195	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2489196	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489197	Identifier	cpu_R		2485132	0					
ANR	2489198	Identifier	RRR_T		2485132	1					
ANR	2489199	BreakStatement	break ;	1785:16:32594:32599	2485132	5	True				
ANR	2489200	Label	case 2 :	1789:12:32616:32622	2485132	6	True				
ANR	2489201	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_SEXT )	1791:16:32651:32689	2485132	7	True				
ANR	2489202	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_SEXT )		2485132	0					
ANR	2489203	Callee	HAS_OPTION		2485132	0					
ANR	2489204	Identifier	HAS_OPTION		2485132	0					
ANR	2489205	ArgumentList	XTENSA_OPTION_MISC_OP_SEXT		2485132	1					
ANR	2489206	Argument	XTENSA_OPTION_MISC_OP_SEXT		2485132	0					
ANR	2489207	Identifier	XTENSA_OPTION_MISC_OP_SEXT		2485132	0					
ANR	2489208	IfStatement	"if ( gen_window_check2 ( dc , RRR_R , RRR_S ) )"		2485132	8					
ANR	2489209	Condition	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1793:20:32712:32746	2485132	0	True				
ANR	2489210	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2485132	0					
ANR	2489211	Callee	gen_window_check2		2485132	0					
ANR	2489212	Identifier	gen_window_check2		2485132	0					
ANR	2489213	ArgumentList	dc		2485132	1					
ANR	2489214	Argument	dc		2485132	0					
ANR	2489215	Identifier	dc		2485132	0					
ANR	2489216	Argument	RRR_R		2485132	1					
ANR	2489217	Identifier	RRR_R		2485132	0					
ANR	2489218	Argument	RRR_S		2485132	2					
ANR	2489219	Identifier	RRR_S		2485132	0					
ANR	2489220	CompoundStatement		1793:20:32701:32723	2485132	1					
ANR	2489221	IdentifierDeclStatement	int shift = 24 - RRR_T ;	1795:20:32772:32794	2485132	0	True				
ANR	2489222	IdentifierDecl	shift = 24 - RRR_T		2485132	0					
ANR	2489223	IdentifierDeclType	int		2485132	0					
ANR	2489224	Identifier	shift		2485132	1					
ANR	2489225	AssignmentExpression	shift = 24 - RRR_T		2485132	2		=			
ANR	2489226	Identifier	shift		2485132	0					
ANR	2489227	AdditiveExpression	24 - RRR_T		2485132	1		-			
ANR	2489228	PrimaryExpression	24		2485132	0					
ANR	2489229	Identifier	RRR_T		2485132	1					
ANR	2489230	IfStatement	if ( shift == 24 )		2485132	1					
ANR	2489231	Condition	shift == 24	1799:24:32823:32833	2485132	0	True				
ANR	2489232	EqualityExpression	shift == 24		2485132	0		==			
ANR	2489233	Identifier	shift		2485132	0					
ANR	2489234	PrimaryExpression	24		2485132	1					
ANR	2489235	CompoundStatement		1797:37:32765:32765	2485132	1					
ANR	2489236	ExpressionStatement	"tcg_gen_ext8s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1801:24:32863:32908	2485132	0	True				
ANR	2489237	CallExpression	"tcg_gen_ext8s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2489238	Callee	tcg_gen_ext8s_i32		2485132	0					
ANR	2489239	Identifier	tcg_gen_ext8s_i32		2485132	0					
ANR	2489240	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2489241	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2489242	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489243	Identifier	cpu_R		2485132	0					
ANR	2489244	Identifier	RRR_R		2485132	1					
ANR	2489245	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2489246	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489247	Identifier	cpu_R		2485132	0					
ANR	2489248	Identifier	RRR_S		2485132	1					
ANR	2489249	ElseStatement	else		2485132	0					
ANR	2489250	IfStatement	if ( shift == 16 )		2485132	0					
ANR	2489251	Condition	shift == 16	1803:31:32942:32952	2485132	0	True				
ANR	2489252	EqualityExpression	shift == 16		2485132	0		==			
ANR	2489253	Identifier	shift		2485132	0					
ANR	2489254	PrimaryExpression	16		2485132	1					
ANR	2489255	CompoundStatement		1801:44:32884:32884	2485132	1					
ANR	2489256	ExpressionStatement	"tcg_gen_ext16s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"	1805:24:32982:33028	2485132	0	True				
ANR	2489257	CallExpression	"tcg_gen_ext16s_i32 ( cpu_R [ RRR_R ] , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2489258	Callee	tcg_gen_ext16s_i32		2485132	0					
ANR	2489259	Identifier	tcg_gen_ext16s_i32		2485132	0					
ANR	2489260	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2489261	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2489262	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489263	Identifier	cpu_R		2485132	0					
ANR	2489264	Identifier	RRR_R		2485132	1					
ANR	2489265	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2489266	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489267	Identifier	cpu_R		2485132	0					
ANR	2489268	Identifier	RRR_S		2485132	1					
ANR	2489269	ElseStatement	else		2485132	0					
ANR	2489270	CompoundStatement		1807:24:33014:33047	2485132	0					
ANR	2489271	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1809:24:33085:33118	2485132	0	True				
ANR	2489272	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2489273	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489274	Identifier	tmp		2485132	1					
ANR	2489275	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2489276	Identifier	tmp		2485132	0					
ANR	2489277	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2489278	Callee	tcg_temp_new_i32		2485132	0					
ANR	2489279	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2489280	ArgumentList			2485132	1					
ANR	2489281	ExpressionStatement	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , shift )"	1811:24:33145:33187	2485132	1	True				
ANR	2489282	CallExpression	"tcg_gen_shli_i32 ( tmp , cpu_R [ RRR_S ] , shift )"		2485132	0					
ANR	2489283	Callee	tcg_gen_shli_i32		2485132	0					
ANR	2489284	Identifier	tcg_gen_shli_i32		2485132	0					
ANR	2489285	ArgumentList	tmp		2485132	1					
ANR	2489286	Argument	tmp		2485132	0					
ANR	2489287	Identifier	tmp		2485132	0					
ANR	2489288	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2489289	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489290	Identifier	cpu_R		2485132	0					
ANR	2489291	Identifier	RRR_S		2485132	1					
ANR	2489292	Argument	shift		2485132	2					
ANR	2489293	Identifier	shift		2485132	0					
ANR	2489294	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , tmp , shift )"	1813:24:33214:33256	2485132	2	True				
ANR	2489295	CallExpression	"tcg_gen_sari_i32 ( cpu_R [ RRR_R ] , tmp , shift )"		2485132	0					
ANR	2489296	Callee	tcg_gen_sari_i32		2485132	0					
ANR	2489297	Identifier	tcg_gen_sari_i32		2485132	0					
ANR	2489298	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2489299	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2489300	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489301	Identifier	cpu_R		2485132	0					
ANR	2489302	Identifier	RRR_R		2485132	1					
ANR	2489303	Argument	tmp		2485132	1					
ANR	2489304	Identifier	tmp		2485132	0					
ANR	2489305	Argument	shift		2485132	2					
ANR	2489306	Identifier	shift		2485132	0					
ANR	2489307	ExpressionStatement	tcg_temp_free ( tmp )	1815:24:33283:33301	2485132	3	True				
ANR	2489308	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2489309	Callee	tcg_temp_free		2485132	0					
ANR	2489310	Identifier	tcg_temp_free		2485132	0					
ANR	2489311	ArgumentList	tmp		2485132	1					
ANR	2489312	Argument	tmp		2485132	0					
ANR	2489313	Identifier	tmp		2485132	0					
ANR	2489314	BreakStatement	break ;	1821:16:33362:33367	2485132	9	True				
ANR	2489315	Label	case 3 :	1825:12:33384:33390	2485132	10	True				
ANR	2489316	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_CLAMPS )	1827:16:33421:33461	2485132	11	True				
ANR	2489317	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_CLAMPS )		2485132	0					
ANR	2489318	Callee	HAS_OPTION		2485132	0					
ANR	2489319	Identifier	HAS_OPTION		2485132	0					
ANR	2489320	ArgumentList	XTENSA_OPTION_MISC_OP_CLAMPS		2485132	1					
ANR	2489321	Argument	XTENSA_OPTION_MISC_OP_CLAMPS		2485132	0					
ANR	2489322	Identifier	XTENSA_OPTION_MISC_OP_CLAMPS		2485132	0					
ANR	2489323	IfStatement	"if ( gen_window_check2 ( dc , RRR_R , RRR_S ) )"		2485132	12					
ANR	2489324	Condition	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1829:20:33484:33518	2485132	0	True				
ANR	2489325	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2485132	0					
ANR	2489326	Callee	gen_window_check2		2485132	0					
ANR	2489327	Identifier	gen_window_check2		2485132	0					
ANR	2489328	ArgumentList	dc		2485132	1					
ANR	2489329	Argument	dc		2485132	0					
ANR	2489330	Identifier	dc		2485132	0					
ANR	2489331	Argument	RRR_R		2485132	1					
ANR	2489332	Identifier	RRR_R		2485132	0					
ANR	2489333	Argument	RRR_S		2485132	2					
ANR	2489334	Identifier	RRR_S		2485132	0					
ANR	2489335	CompoundStatement		1833:20:33587:33619	2485132	1					
ANR	2489336	IdentifierDeclStatement	TCGv_i32 tmp1 = tcg_temp_new_i32 ( ) ;	1831:20:33544:33578	2485132	0	True				
ANR	2489337	IdentifierDecl	tmp1 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2489338	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489339	Identifier	tmp1		2485132	1					
ANR	2489340	AssignmentExpression	tmp1 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2489341	Identifier	tmp1		2485132	0					
ANR	2489342	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2489343	Callee	tcg_temp_new_i32		2485132	0					
ANR	2489344	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2489345	ArgumentList			2485132	1					
ANR	2489346	IdentifierDeclStatement	TCGv_i32 tmp2 = tcg_temp_new_i32 ( ) ;	1833:20:33601:33635	2485132	1	True				
ANR	2489347	IdentifierDecl	tmp2 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2489348	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489349	Identifier	tmp2		2485132	1					
ANR	2489350	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2489351	Identifier	tmp2		2485132	0					
ANR	2489352	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2489353	Callee	tcg_temp_new_i32		2485132	0					
ANR	2489354	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2489355	ArgumentList			2485132	1					
ANR	2489356	IdentifierDeclStatement	TCGv_i32 zero = tcg_const_i32 ( 0 ) ;	1835:20:33658:33690	2485132	2	True				
ANR	2489357	IdentifierDecl	zero = tcg_const_i32 ( 0 )		2485132	0					
ANR	2489358	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489359	Identifier	zero		2485132	1					
ANR	2489360	AssignmentExpression	zero = tcg_const_i32 ( 0 )		2485132	2		=			
ANR	2489361	Identifier	zero		2485132	0					
ANR	2489362	CallExpression	tcg_const_i32 ( 0 )		2485132	1					
ANR	2489363	Callee	tcg_const_i32		2485132	0					
ANR	2489364	Identifier	tcg_const_i32		2485132	0					
ANR	2489365	ArgumentList	0		2485132	1					
ANR	2489366	Argument	0		2485132	0					
ANR	2489367	PrimaryExpression	0		2485132	0					
ANR	2489368	ExpressionStatement	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 24 - RRR_T )"	1839:20:33715:33763	2485132	3	True				
ANR	2489369	CallExpression	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 24 - RRR_T )"		2485132	0					
ANR	2489370	Callee	tcg_gen_sari_i32		2485132	0					
ANR	2489371	Identifier	tcg_gen_sari_i32		2485132	0					
ANR	2489372	ArgumentList	tmp1		2485132	1					
ANR	2489373	Argument	tmp1		2485132	0					
ANR	2489374	Identifier	tmp1		2485132	0					
ANR	2489375	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2489376	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489377	Identifier	cpu_R		2485132	0					
ANR	2489378	Identifier	RRR_S		2485132	1					
ANR	2489379	Argument	24 - RRR_T		2485132	2					
ANR	2489380	AdditiveExpression	24 - RRR_T		2485132	0		-			
ANR	2489381	PrimaryExpression	24		2485132	0					
ANR	2489382	Identifier	RRR_T		2485132	1					
ANR	2489383	ExpressionStatement	"tcg_gen_xor_i32 ( tmp2 , tmp1 , cpu_R [ RRR_S ] )"	1841:20:33786:33827	2485132	4	True				
ANR	2489384	CallExpression	"tcg_gen_xor_i32 ( tmp2 , tmp1 , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2489385	Callee	tcg_gen_xor_i32		2485132	0					
ANR	2489386	Identifier	tcg_gen_xor_i32		2485132	0					
ANR	2489387	ArgumentList	tmp2		2485132	1					
ANR	2489388	Argument	tmp2		2485132	0					
ANR	2489389	Identifier	tmp2		2485132	0					
ANR	2489390	Argument	tmp1		2485132	1					
ANR	2489391	Identifier	tmp1		2485132	0					
ANR	2489392	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2489393	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489394	Identifier	cpu_R		2485132	0					
ANR	2489395	Identifier	RRR_S		2485132	1					
ANR	2489396	ExpressionStatement	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffffffff << ( RRR_T + 7 ) )"	1843:20:33850:33905	2485132	5	True				
ANR	2489397	CallExpression	"tcg_gen_andi_i32 ( tmp2 , tmp2 , 0xffffffff << ( RRR_T + 7 ) )"		2485132	0					
ANR	2489398	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2489399	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2489400	ArgumentList	tmp2		2485132	1					
ANR	2489401	Argument	tmp2		2485132	0					
ANR	2489402	Identifier	tmp2		2485132	0					
ANR	2489403	Argument	tmp2		2485132	1					
ANR	2489404	Identifier	tmp2		2485132	0					
ANR	2489405	Argument	0xffffffff << ( RRR_T + 7 )		2485132	2					
ANR	2489406	ShiftExpression	0xffffffff << ( RRR_T + 7 )		2485132	0		<<			
ANR	2489407	PrimaryExpression	0xffffffff		2485132	0					
ANR	2489408	AdditiveExpression	RRR_T + 7		2485132	1		+			
ANR	2489409	Identifier	RRR_T		2485132	0					
ANR	2489410	PrimaryExpression	7		2485132	1					
ANR	2489411	ExpressionStatement	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 31 )"	1847:20:33930:33970	2485132	6	True				
ANR	2489412	CallExpression	"tcg_gen_sari_i32 ( tmp1 , cpu_R [ RRR_S ] , 31 )"		2485132	0					
ANR	2489413	Callee	tcg_gen_sari_i32		2485132	0					
ANR	2489414	Identifier	tcg_gen_sari_i32		2485132	0					
ANR	2489415	ArgumentList	tmp1		2485132	1					
ANR	2489416	Argument	tmp1		2485132	0					
ANR	2489417	Identifier	tmp1		2485132	0					
ANR	2489418	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2489419	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489420	Identifier	cpu_R		2485132	0					
ANR	2489421	Identifier	RRR_S		2485132	1					
ANR	2489422	Argument	31		2485132	2					
ANR	2489423	PrimaryExpression	31		2485132	0					
ANR	2489424	ExpressionStatement	"tcg_gen_xori_i32 ( tmp1 , tmp1 , 0xffffffff >> ( 25 - RRR_T ) )"	1849:20:33993:34049	2485132	7	True				
ANR	2489425	CallExpression	"tcg_gen_xori_i32 ( tmp1 , tmp1 , 0xffffffff >> ( 25 - RRR_T ) )"		2485132	0					
ANR	2489426	Callee	tcg_gen_xori_i32		2485132	0					
ANR	2489427	Identifier	tcg_gen_xori_i32		2485132	0					
ANR	2489428	ArgumentList	tmp1		2485132	1					
ANR	2489429	Argument	tmp1		2485132	0					
ANR	2489430	Identifier	tmp1		2485132	0					
ANR	2489431	Argument	tmp1		2485132	1					
ANR	2489432	Identifier	tmp1		2485132	0					
ANR	2489433	Argument	0xffffffff >> ( 25 - RRR_T )		2485132	2					
ANR	2489434	ShiftExpression	0xffffffff >> ( 25 - RRR_T )		2485132	0		>>			
ANR	2489435	PrimaryExpression	0xffffffff		2485132	0					
ANR	2489436	AdditiveExpression	25 - RRR_T		2485132	1		-			
ANR	2489437	PrimaryExpression	25		2485132	0					
ANR	2489438	Identifier	RRR_T		2485132	1					
ANR	2489439	ExpressionStatement	"tcg_gen_movcond_i32 ( TCG_COND_EQ , cpu_R [ RRR_R ] , tmp2 , zero , cpu_R [ RRR_S ] , tmp1 )"	1853:20:34074:34181	2485132	8	True				
ANR	2489440	CallExpression	"tcg_gen_movcond_i32 ( TCG_COND_EQ , cpu_R [ RRR_R ] , tmp2 , zero , cpu_R [ RRR_S ] , tmp1 )"		2485132	0					
ANR	2489441	Callee	tcg_gen_movcond_i32		2485132	0					
ANR	2489442	Identifier	tcg_gen_movcond_i32		2485132	0					
ANR	2489443	ArgumentList	TCG_COND_EQ		2485132	1					
ANR	2489444	Argument	TCG_COND_EQ		2485132	0					
ANR	2489445	Identifier	TCG_COND_EQ		2485132	0					
ANR	2489446	Argument	cpu_R [ RRR_R ]		2485132	1					
ANR	2489447	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489448	Identifier	cpu_R		2485132	0					
ANR	2489449	Identifier	RRR_R		2485132	1					
ANR	2489450	Argument	tmp2		2485132	2					
ANR	2489451	Identifier	tmp2		2485132	0					
ANR	2489452	Argument	zero		2485132	3					
ANR	2489453	Identifier	zero		2485132	0					
ANR	2489454	Argument	cpu_R [ RRR_S ]		2485132	4					
ANR	2489455	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489456	Identifier	cpu_R		2485132	0					
ANR	2489457	Identifier	RRR_S		2485132	1					
ANR	2489458	Argument	tmp1		2485132	5					
ANR	2489459	Identifier	tmp1		2485132	0					
ANR	2489460	ExpressionStatement	tcg_temp_free ( tmp1 )	1857:20:34204:34223	2485132	9	True				
ANR	2489461	CallExpression	tcg_temp_free ( tmp1 )		2485132	0					
ANR	2489462	Callee	tcg_temp_free		2485132	0					
ANR	2489463	Identifier	tcg_temp_free		2485132	0					
ANR	2489464	ArgumentList	tmp1		2485132	1					
ANR	2489465	Argument	tmp1		2485132	0					
ANR	2489466	Identifier	tmp1		2485132	0					
ANR	2489467	ExpressionStatement	tcg_temp_free ( tmp2 )	1859:20:34246:34265	2485132	10	True				
ANR	2489468	CallExpression	tcg_temp_free ( tmp2 )		2485132	0					
ANR	2489469	Callee	tcg_temp_free		2485132	0					
ANR	2489470	Identifier	tcg_temp_free		2485132	0					
ANR	2489471	ArgumentList	tmp2		2485132	1					
ANR	2489472	Argument	tmp2		2485132	0					
ANR	2489473	Identifier	tmp2		2485132	0					
ANR	2489474	ExpressionStatement	tcg_temp_free ( zero )	1861:20:34288:34307	2485132	11	True				
ANR	2489475	CallExpression	tcg_temp_free ( zero )		2485132	0					
ANR	2489476	Callee	tcg_temp_free		2485132	0					
ANR	2489477	Identifier	tcg_temp_free		2485132	0					
ANR	2489478	ArgumentList	zero		2485132	1					
ANR	2489479	Argument	zero		2485132	0					
ANR	2489480	Identifier	zero		2485132	0					
ANR	2489481	BreakStatement	break ;	1865:16:34345:34350	2485132	13	True				
ANR	2489482	Label	case 4 :	1869:12:34367:34373	2485132	14	True				
ANR	2489483	Label	case 5 :	1871:12:34397:34403	2485132	15	True				
ANR	2489484	Label	case 6 :	1873:12:34427:34433	2485132	16	True				
ANR	2489485	Label	case 7 :	1875:12:34458:34464	2485132	17	True				
ANR	2489486	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MISC_OP_MINMAX )	1877:16:34493:34533	2485132	18	True				
ANR	2489487	CallExpression	HAS_OPTION ( XTENSA_OPTION_MISC_OP_MINMAX )		2485132	0					
ANR	2489488	Callee	HAS_OPTION		2485132	0					
ANR	2489489	Identifier	HAS_OPTION		2485132	0					
ANR	2489490	ArgumentList	XTENSA_OPTION_MISC_OP_MINMAX		2485132	1					
ANR	2489491	Argument	XTENSA_OPTION_MISC_OP_MINMAX		2485132	0					
ANR	2489492	Identifier	XTENSA_OPTION_MISC_OP_MINMAX		2485132	0					
ANR	2489493	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	19					
ANR	2489494	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1879:20:34556:34597	2485132	0	True				
ANR	2489495	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2489496	Callee	gen_window_check3		2485132	0					
ANR	2489497	Identifier	gen_window_check3		2485132	0					
ANR	2489498	ArgumentList	dc		2485132	1					
ANR	2489499	Argument	dc		2485132	0					
ANR	2489500	Identifier	dc		2485132	0					
ANR	2489501	Argument	RRR_R		2485132	1					
ANR	2489502	Identifier	RRR_R		2485132	0					
ANR	2489503	Argument	RRR_S		2485132	2					
ANR	2489504	Identifier	RRR_S		2485132	0					
ANR	2489505	Argument	RRR_T		2485132	3					
ANR	2489506	Identifier	RRR_T		2485132	0					
ANR	2489507	CompoundStatement		1879:27:34559:34759	2485132	1					
ANR	2489508	Statement	static	1881:20:34623:34628	2485132	0	True				
ANR	2489509	IdentifierDeclStatement	"const TCGCond cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU } ;"	1881:27:34630:34830	2485132	1	True				
ANR	2489510	IdentifierDecl	"cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU }"		2485132	0					
ANR	2489511	IdentifierDeclType	const TCGCond [ ]		2485132	0					
ANR	2489512	Identifier	cond		2485132	1					
ANR	2489513	AssignmentExpression	"cond [ ] = { TCG_COND_LE , TCG_COND_GE , TCG_COND_LEU , TCG_COND_GEU }"		2485132	2		=			
ANR	2489514	Identifier	cond		2485132	0					
ANR	2489515	InitializerList	TCG_COND_LE		2485132	1					
ANR	2489516	Identifier	TCG_COND_LE		2485132	0					
ANR	2489517	Identifier	TCG_COND_GE		2485132	1					
ANR	2489518	Identifier	TCG_COND_LEU		2485132	2					
ANR	2489519	Identifier	TCG_COND_GEU		2485132	3					
ANR	2489520	ExpressionStatement	"tcg_gen_movcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	1893:20:34853:35015	2485132	2	True				
ANR	2489521	CallExpression	"tcg_gen_movcond_i32 ( cond [ OP2 - 4 ] , cpu_R [ RRR_R ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2489522	Callee	tcg_gen_movcond_i32		2485132	0					
ANR	2489523	Identifier	tcg_gen_movcond_i32		2485132	0					
ANR	2489524	ArgumentList	cond [ OP2 - 4 ]		2485132	1					
ANR	2489525	Argument	cond [ OP2 - 4 ]		2485132	0					
ANR	2489526	ArrayIndexing	cond [ OP2 - 4 ]		2485132	0					
ANR	2489527	Identifier	cond		2485132	0					
ANR	2489528	AdditiveExpression	OP2 - 4		2485132	1		-			
ANR	2489529	Identifier	OP2		2485132	0					
ANR	2489530	PrimaryExpression	4		2485132	1					
ANR	2489531	Argument	cpu_R [ RRR_R ]		2485132	1					
ANR	2489532	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489533	Identifier	cpu_R		2485132	0					
ANR	2489534	Identifier	RRR_R		2485132	1					
ANR	2489535	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2489536	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489537	Identifier	cpu_R		2485132	0					
ANR	2489538	Identifier	RRR_S		2485132	1					
ANR	2489539	Argument	cpu_R [ RRR_T ]		2485132	3					
ANR	2489540	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489541	Identifier	cpu_R		2485132	0					
ANR	2489542	Identifier	RRR_T		2485132	1					
ANR	2489543	Argument	cpu_R [ RRR_S ]		2485132	4					
ANR	2489544	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489545	Identifier	cpu_R		2485132	0					
ANR	2489546	Identifier	RRR_S		2485132	1					
ANR	2489547	Argument	cpu_R [ RRR_T ]		2485132	5					
ANR	2489548	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489549	Identifier	cpu_R		2485132	0					
ANR	2489550	Identifier	RRR_T		2485132	1					
ANR	2489551	BreakStatement	break ;	1901:16:35053:35058	2485132	20	True				
ANR	2489552	Label	case 8 :	1905:12:35075:35081	2485132	21	True				
ANR	2489553	Label	case 9 :	1907:12:35107:35113	2485132	22	True				
ANR	2489554	Label	case 10 :	1909:12:35139:35146	2485132	23	True				
ANR	2489555	Label	case 11 :	1911:12:35172:35179	2485132	24	True				
ANR	2489556	IfStatement	"if ( gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T ) )"		2485132	25					
ANR	2489557	Condition	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"	1913:20:35213:35254	2485132	0	True				
ANR	2489558	CallExpression	"gen_window_check3 ( dc , RRR_R , RRR_S , RRR_T )"		2485132	0					
ANR	2489559	Callee	gen_window_check3		2485132	0					
ANR	2489560	Identifier	gen_window_check3		2485132	0					
ANR	2489561	ArgumentList	dc		2485132	1					
ANR	2489562	Argument	dc		2485132	0					
ANR	2489563	Identifier	dc		2485132	0					
ANR	2489564	Argument	RRR_R		2485132	1					
ANR	2489565	Identifier	RRR_R		2485132	0					
ANR	2489566	Argument	RRR_S		2485132	2					
ANR	2489567	Identifier	RRR_S		2485132	0					
ANR	2489568	Argument	RRR_T		2485132	3					
ANR	2489569	Identifier	RRR_T		2485132	0					
ANR	2489570	CompoundStatement		1925:20:35438:35470	2485132	1					
ANR	2489571	Statement	static	1915:20:35280:35285	2485132	0	True				
ANR	2489572	Statement	const	1915:27:35287:35291	2485132	1	True				
ANR	2489573	Statement	TCGCond	1915:33:35293:35299	2485132	2	True				
ANR	2489574	Statement	cond	1915:41:35301:35304	2485132	3	True				
ANR	2489575	Statement	[	1915:45:35305:35305	2485132	4	True				
ANR	2489576	Statement	]	1915:46:35306:35306	2485132	5	True				
ANR	2489577	Statement	=	1915:48:35308:35308	2485132	6	True				
ANR	2489578	CompoundStatement		1913:50:35239:35239	2485132	7					
ANR	2489579	Statement	TCG_COND_EQ	1917:24:35337:35347	2485132	0	True				
ANR	2489580	Statement	","	1917:35:35348:35348	2485132	1	True				
ANR	2489581	Statement	TCG_COND_NE	1919:24:35375:35385	2485132	2	True				
ANR	2489582	Statement	","	1919:35:35386:35386	2485132	3	True				
ANR	2489583	Statement	TCG_COND_LT	1921:24:35413:35423	2485132	4	True				
ANR	2489584	Statement	","	1921:35:35424:35424	2485132	5	True				
ANR	2489585	Statement	TCG_COND_GE	1923:24:35451:35461	2485132	6	True				
ANR	2489586	Statement	","	1923:35:35462:35462	2485132	7	True				
ANR	2489587	ExpressionStatement		1925:21:35486:35486	2485132	8	True				
ANR	2489588	IdentifierDeclStatement	TCGv_i32 zero = tcg_const_i32 ( 0 ) ;	1927:20:35509:35541	2485132	9	True				
ANR	2489589	IdentifierDecl	zero = tcg_const_i32 ( 0 )		2485132	0					
ANR	2489590	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489591	Identifier	zero		2485132	1					
ANR	2489592	AssignmentExpression	zero = tcg_const_i32 ( 0 )		2485132	2		=			
ANR	2489593	Identifier	zero		2485132	0					
ANR	2489594	CallExpression	tcg_const_i32 ( 0 )		2485132	1					
ANR	2489595	Callee	tcg_const_i32		2485132	0					
ANR	2489596	Identifier	tcg_const_i32		2485132	0					
ANR	2489597	ArgumentList	0		2485132	1					
ANR	2489598	Argument	0		2485132	0					
ANR	2489599	PrimaryExpression	0		2485132	0					
ANR	2489600	ExpressionStatement	"tcg_gen_movcond_i32 ( cond [ OP2 - 8 ] , cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , zero , cpu_R [ RRR_S ] , cpu_R [ RRR_R ] )"	1931:20:35566:35691	2485132	10	True				
ANR	2489601	CallExpression	"tcg_gen_movcond_i32 ( cond [ OP2 - 8 ] , cpu_R [ RRR_R ] , cpu_R [ RRR_T ] , zero , cpu_R [ RRR_S ] , cpu_R [ RRR_R ] )"		2485132	0					
ANR	2489602	Callee	tcg_gen_movcond_i32		2485132	0					
ANR	2489603	Identifier	tcg_gen_movcond_i32		2485132	0					
ANR	2489604	ArgumentList	cond [ OP2 - 8 ]		2485132	1					
ANR	2489605	Argument	cond [ OP2 - 8 ]		2485132	0					
ANR	2489606	ArrayIndexing	cond [ OP2 - 8 ]		2485132	0					
ANR	2489607	Identifier	cond		2485132	0					
ANR	2489608	AdditiveExpression	OP2 - 8		2485132	1		-			
ANR	2489609	Identifier	OP2		2485132	0					
ANR	2489610	PrimaryExpression	8		2485132	1					
ANR	2489611	Argument	cpu_R [ RRR_R ]		2485132	1					
ANR	2489612	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489613	Identifier	cpu_R		2485132	0					
ANR	2489614	Identifier	RRR_R		2485132	1					
ANR	2489615	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2489616	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489617	Identifier	cpu_R		2485132	0					
ANR	2489618	Identifier	RRR_T		2485132	1					
ANR	2489619	Argument	zero		2485132	3					
ANR	2489620	Identifier	zero		2485132	0					
ANR	2489621	Argument	cpu_R [ RRR_S ]		2485132	4					
ANR	2489622	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489623	Identifier	cpu_R		2485132	0					
ANR	2489624	Identifier	RRR_S		2485132	1					
ANR	2489625	Argument	cpu_R [ RRR_R ]		2485132	5					
ANR	2489626	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489627	Identifier	cpu_R		2485132	0					
ANR	2489628	Identifier	RRR_R		2485132	1					
ANR	2489629	ExpressionStatement	tcg_temp_free ( zero )	1935:20:35714:35733	2485132	11	True				
ANR	2489630	CallExpression	tcg_temp_free ( zero )		2485132	0					
ANR	2489631	Callee	tcg_temp_free		2485132	0					
ANR	2489632	Identifier	tcg_temp_free		2485132	0					
ANR	2489633	ArgumentList	zero		2485132	1					
ANR	2489634	Argument	zero		2485132	0					
ANR	2489635	Identifier	zero		2485132	0					
ANR	2489636	BreakStatement	break ;	1939:16:35771:35776	2485132	26	True				
ANR	2489637	Label	case 12 :	1943:12:35793:35800	2485132	27	True				
ANR	2489638	Label	case 13 :	1945:12:35825:35832	2485132	28	True				
ANR	2489639	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	1947:16:35861:35894	2485132	29	True				
ANR	2489640	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2485132	0					
ANR	2489641	Callee	HAS_OPTION		2485132	0					
ANR	2489642	Identifier	HAS_OPTION		2485132	0					
ANR	2489643	ArgumentList	XTENSA_OPTION_BOOLEAN		2485132	1					
ANR	2489644	Argument	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2489645	Identifier	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2489646	IfStatement	"if ( gen_window_check2 ( dc , RRR_R , RRR_S ) )"		2485132	30					
ANR	2489647	Condition	"gen_window_check2 ( dc , RRR_R , RRR_S )"	1949:20:35917:35951	2485132	0	True				
ANR	2489648	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_S )"		2485132	0					
ANR	2489649	Callee	gen_window_check2		2485132	0					
ANR	2489650	Identifier	gen_window_check2		2485132	0					
ANR	2489651	ArgumentList	dc		2485132	1					
ANR	2489652	Argument	dc		2485132	0					
ANR	2489653	Identifier	dc		2485132	0					
ANR	2489654	Argument	RRR_R		2485132	1					
ANR	2489655	Identifier	RRR_R		2485132	0					
ANR	2489656	Argument	RRR_S		2485132	2					
ANR	2489657	Identifier	RRR_S		2485132	0					
ANR	2489658	CompoundStatement		1951:20:35961:35994	2485132	1					
ANR	2489659	IdentifierDeclStatement	TCGv_i32 zero = tcg_const_i32 ( 0 ) ;	1951:20:35977:36009	2485132	0	True				
ANR	2489660	IdentifierDecl	zero = tcg_const_i32 ( 0 )		2485132	0					
ANR	2489661	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489662	Identifier	zero		2485132	1					
ANR	2489663	AssignmentExpression	zero = tcg_const_i32 ( 0 )		2485132	2		=			
ANR	2489664	Identifier	zero		2485132	0					
ANR	2489665	CallExpression	tcg_const_i32 ( 0 )		2485132	1					
ANR	2489666	Callee	tcg_const_i32		2485132	0					
ANR	2489667	Identifier	tcg_const_i32		2485132	0					
ANR	2489668	ArgumentList	0		2485132	1					
ANR	2489669	Argument	0		2485132	0					
ANR	2489670	PrimaryExpression	0		2485132	0					
ANR	2489671	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	1953:20:36032:36065	2485132	1	True				
ANR	2489672	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2489673	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489674	Identifier	tmp		2485132	1					
ANR	2489675	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2489676	Identifier	tmp		2485132	0					
ANR	2489677	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2489678	Callee	tcg_temp_new_i32		2485132	0					
ANR	2489679	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2489680	ArgumentList			2485132	1					
ANR	2489681	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRR_T )"	1957:20:36090:36135	2485132	2	True				
ANR	2489682	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRR_T )"		2485132	0					
ANR	2489683	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2489684	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2489685	ArgumentList	tmp		2485132	1					
ANR	2489686	Argument	tmp		2485132	0					
ANR	2489687	Identifier	tmp		2485132	0					
ANR	2489688	Argument	cpu_SR [ BR ]		2485132	1					
ANR	2489689	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2489690	Identifier	cpu_SR		2485132	0					
ANR	2489691	Identifier	BR		2485132	1					
ANR	2489692	Argument	1 << RRR_T		2485132	2					
ANR	2489693	ShiftExpression	1 << RRR_T		2485132	0		<<			
ANR	2489694	PrimaryExpression	1		2485132	0					
ANR	2489695	Identifier	RRR_T		2485132	1					
ANR	2489696	ExpressionStatement	"tcg_gen_movcond_i32 ( OP2 & 1 ? TCG_COND_NE : TCG_COND_EQ , cpu_R [ RRR_R ] , tmp , zero , cpu_R [ RRR_S ] , cpu_R [ RRR_R ] )"	1959:20:36158:36325	2485132	3	True				
ANR	2489697	CallExpression	"tcg_gen_movcond_i32 ( OP2 & 1 ? TCG_COND_NE : TCG_COND_EQ , cpu_R [ RRR_R ] , tmp , zero , cpu_R [ RRR_S ] , cpu_R [ RRR_R ] )"		2485132	0					
ANR	2489698	Callee	tcg_gen_movcond_i32		2485132	0					
ANR	2489699	Identifier	tcg_gen_movcond_i32		2485132	0					
ANR	2489700	ArgumentList	OP2 & 1 ? TCG_COND_NE : TCG_COND_EQ		2485132	1					
ANR	2489701	Argument	OP2 & 1 ? TCG_COND_NE : TCG_COND_EQ		2485132	0					
ANR	2489702	ConditionalExpression	OP2 & 1 ? TCG_COND_NE : TCG_COND_EQ		2485132	0					
ANR	2489703	Condition	OP2 & 1		2485132	0					
ANR	2489704	BitAndExpression	OP2 & 1		2485132	0		&			
ANR	2489705	Identifier	OP2		2485132	0					
ANR	2489706	PrimaryExpression	1		2485132	1					
ANR	2489707	Identifier	TCG_COND_NE		2485132	1					
ANR	2489708	Identifier	TCG_COND_EQ		2485132	2					
ANR	2489709	Argument	cpu_R [ RRR_R ]		2485132	1					
ANR	2489710	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489711	Identifier	cpu_R		2485132	0					
ANR	2489712	Identifier	RRR_R		2485132	1					
ANR	2489713	Argument	tmp		2485132	2					
ANR	2489714	Identifier	tmp		2485132	0					
ANR	2489715	Argument	zero		2485132	3					
ANR	2489716	Identifier	zero		2485132	0					
ANR	2489717	Argument	cpu_R [ RRR_S ]		2485132	4					
ANR	2489718	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2489719	Identifier	cpu_R		2485132	0					
ANR	2489720	Identifier	RRR_S		2485132	1					
ANR	2489721	Argument	cpu_R [ RRR_R ]		2485132	5					
ANR	2489722	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489723	Identifier	cpu_R		2485132	0					
ANR	2489724	Identifier	RRR_R		2485132	1					
ANR	2489725	ExpressionStatement	tcg_temp_free ( tmp )	1967:20:36350:36368	2485132	4	True				
ANR	2489726	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2489727	Callee	tcg_temp_free		2485132	0					
ANR	2489728	Identifier	tcg_temp_free		2485132	0					
ANR	2489729	ArgumentList	tmp		2485132	1					
ANR	2489730	Argument	tmp		2485132	0					
ANR	2489731	Identifier	tmp		2485132	0					
ANR	2489732	ExpressionStatement	tcg_temp_free ( zero )	1969:20:36391:36410	2485132	5	True				
ANR	2489733	CallExpression	tcg_temp_free ( zero )		2485132	0					
ANR	2489734	Callee	tcg_temp_free		2485132	0					
ANR	2489735	Identifier	tcg_temp_free		2485132	0					
ANR	2489736	ArgumentList	zero		2485132	1					
ANR	2489737	Argument	zero		2485132	0					
ANR	2489738	Identifier	zero		2485132	0					
ANR	2489739	BreakStatement	break ;	1973:16:36448:36453	2485132	31	True				
ANR	2489740	Label	case 14 :	1977:12:36470:36477	2485132	32	True				
ANR	2489741	IfStatement	"if ( gen_window_check1 ( dc , RRR_R ) )"		2485132	33					
ANR	2489742	Condition	"gen_window_check1 ( dc , RRR_R )"	1979:20:36508:36535	2485132	0	True				
ANR	2489743	CallExpression	"gen_window_check1 ( dc , RRR_R )"		2485132	0					
ANR	2489744	Callee	gen_window_check1		2485132	0					
ANR	2489745	Identifier	gen_window_check1		2485132	0					
ANR	2489746	ArgumentList	dc		2485132	1					
ANR	2489747	Argument	dc		2485132	0					
ANR	2489748	Identifier	dc		2485132	0					
ANR	2489749	Argument	RRR_R		2485132	1					
ANR	2489750	Identifier	RRR_R		2485132	0					
ANR	2489751	CompoundStatement		1979:20:36490:36519	2485132	1					
ANR	2489752	IdentifierDeclStatement	int st = ( RRR_S << 4 ) + RRR_T ;	1981:20:36561:36590	2485132	0	True				
ANR	2489753	IdentifierDecl	st = ( RRR_S << 4 ) + RRR_T		2485132	0					
ANR	2489754	IdentifierDeclType	int		2485132	0					
ANR	2489755	Identifier	st		2485132	1					
ANR	2489756	AssignmentExpression	st = ( RRR_S << 4 ) + RRR_T		2485132	2		=			
ANR	2489757	Identifier	st		2485132	0					
ANR	2489758	AdditiveExpression	( RRR_S << 4 ) + RRR_T		2485132	1		+			
ANR	2489759	ShiftExpression	RRR_S << 4		2485132	0		<<			
ANR	2489760	Identifier	RRR_S		2485132	0					
ANR	2489761	PrimaryExpression	4		2485132	1					
ANR	2489762	Identifier	RRR_T		2485132	1					
ANR	2489763	IfStatement	if ( uregnames [ st ] . name )		2485132	1					
ANR	2489764	Condition	uregnames [ st ] . name	1983:24:36617:36634	2485132	0	True				
ANR	2489765	MemberAccess	uregnames [ st ] . name		2485132	0					
ANR	2489766	ArrayIndexing	uregnames [ st ]		2485132	0					
ANR	2489767	Identifier	uregnames		2485132	0					
ANR	2489768	Identifier	st		2485132	1					
ANR	2489769	Identifier	name		2485132	1					
ANR	2489770	CompoundStatement		1981:44:36566:36566	2485132	1					
ANR	2489771	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_UR [ st ] )"	1985:24:36664:36705	2485132	0	True				
ANR	2489772	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_UR [ st ] )"		2485132	0					
ANR	2489773	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2489774	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2489775	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2489776	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2489777	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489778	Identifier	cpu_R		2485132	0					
ANR	2489779	Identifier	RRR_R		2485132	1					
ANR	2489780	Argument	cpu_UR [ st ]		2485132	1					
ANR	2489781	ArrayIndexing	cpu_UR [ st ]		2485132	0					
ANR	2489782	Identifier	cpu_UR		2485132	0					
ANR	2489783	Identifier	st		2485132	1					
ANR	2489784	ElseStatement	else		2485132	0					
ANR	2489785	CompoundStatement		1985:27:36664:36664	2485132	0					
ANR	2489786	ExpressionStatement	"qemu_log ( ""RUR %d not implemented, "" , st )"	1989:24:36762:36802	2485132	0	True				
ANR	2489787	CallExpression	"qemu_log ( ""RUR %d not implemented, "" , st )"		2485132	0					
ANR	2489788	Callee	qemu_log		2485132	0					
ANR	2489789	Identifier	qemu_log		2485132	0					
ANR	2489790	ArgumentList	"""RUR %d not implemented, """		2485132	1					
ANR	2489791	Argument	"""RUR %d not implemented, """		2485132	0					
ANR	2489792	PrimaryExpression	"""RUR %d not implemented, """		2485132	0					
ANR	2489793	Argument	st		2485132	1					
ANR	2489794	Identifier	st		2485132	0					
ANR	2489795	ExpressionStatement	TBD ( )	1991:24:36829:36834	2485132	1	True				
ANR	2489796	CallExpression	TBD ( )		2485132	0					
ANR	2489797	Callee	TBD		2485132	0					
ANR	2489798	Identifier	TBD		2485132	0					
ANR	2489799	ArgumentList			2485132	1					
ANR	2489800	BreakStatement	break ;	1997:16:36895:36900	2485132	34	True				
ANR	2489801	Label	case 15 :	2001:12:36917:36924	2485132	35	True				
ANR	2489802	IfStatement	"if ( gen_window_check1 ( dc , RRR_T ) )"		2485132	36					
ANR	2489803	Condition	"gen_window_check1 ( dc , RRR_T )"	2003:20:36955:36982	2485132	0	True				
ANR	2489804	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2485132	0					
ANR	2489805	Callee	gen_window_check1		2485132	0					
ANR	2489806	Identifier	gen_window_check1		2485132	0					
ANR	2489807	ArgumentList	dc		2485132	1					
ANR	2489808	Argument	dc		2485132	0					
ANR	2489809	Identifier	dc		2485132	0					
ANR	2489810	Argument	RRR_T		2485132	1					
ANR	2489811	Identifier	RRR_T		2485132	0					
ANR	2489812	CompoundStatement		2001:50:36914:36914	2485132	1					
ANR	2489813	IfStatement	if ( uregnames [ RSR_SR ] . name )		2485132	0					
ANR	2489814	Condition	uregnames [ RSR_SR ] . name	2005:24:37012:37033	2485132	0	True				
ANR	2489815	MemberAccess	uregnames [ RSR_SR ] . name		2485132	0					
ANR	2489816	ArrayIndexing	uregnames [ RSR_SR ]		2485132	0					
ANR	2489817	Identifier	uregnames		2485132	0					
ANR	2489818	Identifier	RSR_SR		2485132	1					
ANR	2489819	Identifier	name		2485132	1					
ANR	2489820	CompoundStatement		2003:48:36965:36965	2485132	1					
ANR	2489821	ExpressionStatement	"gen_wur ( RSR_SR , cpu_R [ RRR_T ] )"	2007:24:37063:37092	2485132	0	True				
ANR	2489822	CallExpression	"gen_wur ( RSR_SR , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2489823	Callee	gen_wur		2485132	0					
ANR	2489824	Identifier	gen_wur		2485132	0					
ANR	2489825	ArgumentList	RSR_SR		2485132	1					
ANR	2489826	Argument	RSR_SR		2485132	0					
ANR	2489827	Identifier	RSR_SR		2485132	0					
ANR	2489828	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2489829	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489830	Identifier	cpu_R		2485132	0					
ANR	2489831	Identifier	RRR_T		2485132	1					
ANR	2489832	ElseStatement	else		2485132	0					
ANR	2489833	CompoundStatement		2007:27:37051:37051	2485132	0					
ANR	2489834	ExpressionStatement	"qemu_log ( ""WUR %d not implemented, "" , RSR_SR )"	2011:24:37149:37193	2485132	0	True				
ANR	2489835	CallExpression	"qemu_log ( ""WUR %d not implemented, "" , RSR_SR )"		2485132	0					
ANR	2489836	Callee	qemu_log		2485132	0					
ANR	2489837	Identifier	qemu_log		2485132	0					
ANR	2489838	ArgumentList	"""WUR %d not implemented, """		2485132	1					
ANR	2489839	Argument	"""WUR %d not implemented, """		2485132	0					
ANR	2489840	PrimaryExpression	"""WUR %d not implemented, """		2485132	0					
ANR	2489841	Argument	RSR_SR		2485132	1					
ANR	2489842	Identifier	RSR_SR		2485132	0					
ANR	2489843	ExpressionStatement	TBD ( )	2013:24:37220:37225	2485132	1	True				
ANR	2489844	CallExpression	TBD ( )		2485132	0					
ANR	2489845	Callee	TBD		2485132	0					
ANR	2489846	Identifier	TBD		2485132	0					
ANR	2489847	ArgumentList			2485132	1					
ANR	2489848	BreakStatement	break ;	2019:16:37286:37291	2485132	37	True				
ANR	2489849	BreakStatement	break ;	2025:12:37323:37328	2485132	13	True				
ANR	2489850	Label	case 4 :	2029:8:37341:37347	2485132	14	True				
ANR	2489851	Label	case 5 :	2031:8:37368:37374	2485132	15	True				
ANR	2489852	IfStatement	"if ( gen_window_check2 ( dc , RRR_R , RRR_T ) )"		2485132	16					
ANR	2489853	Condition	"gen_window_check2 ( dc , RRR_R , RRR_T )"	2033:16:37393:37427	2485132	0	True				
ANR	2489854	CallExpression	"gen_window_check2 ( dc , RRR_R , RRR_T )"		2485132	0					
ANR	2489855	Callee	gen_window_check2		2485132	0					
ANR	2489856	Identifier	gen_window_check2		2485132	0					
ANR	2489857	ArgumentList	dc		2485132	1					
ANR	2489858	Argument	dc		2485132	0					
ANR	2489859	Identifier	dc		2485132	0					
ANR	2489860	Argument	RRR_R		2485132	1					
ANR	2489861	Identifier	RRR_R		2485132	0					
ANR	2489862	Argument	RRR_T		2485132	2					
ANR	2489863	Identifier	RRR_T		2485132	0					
ANR	2489864	CompoundStatement		2039:16:37491:37524	2485132	1					
ANR	2489865	IdentifierDeclStatement	int shiftimm = RRR_S | ( ( OP1 & 1 ) << 4 ) ;	2035:16:37449:37488	2485132	0	True				
ANR	2489866	IdentifierDecl	shiftimm = RRR_S | ( ( OP1 & 1 ) << 4 )		2485132	0					
ANR	2489867	IdentifierDeclType	int		2485132	0					
ANR	2489868	Identifier	shiftimm		2485132	1					
ANR	2489869	AssignmentExpression	shiftimm = RRR_S | ( ( OP1 & 1 ) << 4 )		2485132	2		=			
ANR	2489870	Identifier	shiftimm		2485132	0					
ANR	2489871	InclusiveOrExpression	RRR_S | ( ( OP1 & 1 ) << 4 )		2485132	1		|			
ANR	2489872	Identifier	RRR_S		2485132	0					
ANR	2489873	ShiftExpression	( OP1 & 1 ) << 4		2485132	1		<<			
ANR	2489874	BitAndExpression	OP1 & 1		2485132	0		&			
ANR	2489875	Identifier	OP1		2485132	0					
ANR	2489876	PrimaryExpression	1		2485132	1					
ANR	2489877	PrimaryExpression	4		2485132	1					
ANR	2489878	IdentifierDeclStatement	int maskimm = ( 1 << ( OP2 + 1 ) ) - 1 ;	2037:16:37507:37541	2485132	1	True				
ANR	2489879	IdentifierDecl	maskimm = ( 1 << ( OP2 + 1 ) ) - 1		2485132	0					
ANR	2489880	IdentifierDeclType	int		2485132	0					
ANR	2489881	Identifier	maskimm		2485132	1					
ANR	2489882	AssignmentExpression	maskimm = ( 1 << ( OP2 + 1 ) ) - 1		2485132	2		=			
ANR	2489883	Identifier	maskimm		2485132	0					
ANR	2489884	AdditiveExpression	( 1 << ( OP2 + 1 ) ) - 1		2485132	1		-			
ANR	2489885	ShiftExpression	1 << ( OP2 + 1 )		2485132	0		<<			
ANR	2489886	PrimaryExpression	1		2485132	0					
ANR	2489887	AdditiveExpression	OP2 + 1		2485132	1		+			
ANR	2489888	Identifier	OP2		2485132	0					
ANR	2489889	PrimaryExpression	1		2485132	1					
ANR	2489890	PrimaryExpression	1		2485132	1					
ANR	2489891	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	2041:16:37562:37595	2485132	2	True				
ANR	2489892	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2489893	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489894	Identifier	tmp		2485132	1					
ANR	2489895	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2489896	Identifier	tmp		2485132	0					
ANR	2489897	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2489898	Callee	tcg_temp_new_i32		2485132	0					
ANR	2489899	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2489900	ArgumentList			2485132	1					
ANR	2489901	ExpressionStatement	"tcg_gen_shri_i32 ( tmp , cpu_R [ RRR_T ] , shiftimm )"	2043:16:37614:37659	2485132	3	True				
ANR	2489902	CallExpression	"tcg_gen_shri_i32 ( tmp , cpu_R [ RRR_T ] , shiftimm )"		2485132	0					
ANR	2489903	Callee	tcg_gen_shri_i32		2485132	0					
ANR	2489904	Identifier	tcg_gen_shri_i32		2485132	0					
ANR	2489905	ArgumentList	tmp		2485132	1					
ANR	2489906	Argument	tmp		2485132	0					
ANR	2489907	Identifier	tmp		2485132	0					
ANR	2489908	Argument	cpu_R [ RRR_T ]		2485132	1					
ANR	2489909	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2489910	Identifier	cpu_R		2485132	0					
ANR	2489911	Identifier	RRR_T		2485132	1					
ANR	2489912	Argument	shiftimm		2485132	2					
ANR	2489913	Identifier	shiftimm		2485132	0					
ANR	2489914	ExpressionStatement	"tcg_gen_andi_i32 ( cpu_R [ RRR_R ] , tmp , maskimm )"	2045:16:37678:37722	2485132	4	True				
ANR	2489915	CallExpression	"tcg_gen_andi_i32 ( cpu_R [ RRR_R ] , tmp , maskimm )"		2485132	0					
ANR	2489916	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2489917	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2489918	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2489919	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2489920	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2489921	Identifier	cpu_R		2485132	0					
ANR	2489922	Identifier	RRR_R		2485132	1					
ANR	2489923	Argument	tmp		2485132	1					
ANR	2489924	Identifier	tmp		2485132	0					
ANR	2489925	Argument	maskimm		2485132	2					
ANR	2489926	Identifier	maskimm		2485132	0					
ANR	2489927	ExpressionStatement	tcg_temp_free ( tmp )	2047:16:37741:37759	2485132	5	True				
ANR	2489928	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2489929	Callee	tcg_temp_free		2485132	0					
ANR	2489930	Identifier	tcg_temp_free		2485132	0					
ANR	2489931	ArgumentList	tmp		2485132	1					
ANR	2489932	Argument	tmp		2485132	0					
ANR	2489933	Identifier	tmp		2485132	0					
ANR	2489934	BreakStatement	break ;	2051:12:37789:37794	2485132	17	True				
ANR	2489935	Label	case 6 :	2055:8:37807:37813	2485132	18	True				
ANR	2489936	ExpressionStatement	RESERVED ( )	2057:12:37838:37848	2485132	19	True				
ANR	2489937	CallExpression	RESERVED ( )		2485132	0					
ANR	2489938	Callee	RESERVED		2485132	0					
ANR	2489939	Identifier	RESERVED		2485132	0					
ANR	2489940	ArgumentList			2485132	1					
ANR	2489941	BreakStatement	break ;	2059:12:37863:37868	2485132	20	True				
ANR	2489942	Label	case 7 :	2063:8:37881:37887	2485132	21	True				
ANR	2489943	ExpressionStatement	RESERVED ( )	2065:12:37912:37922	2485132	22	True				
ANR	2489944	CallExpression	RESERVED ( )		2485132	0					
ANR	2489945	Callee	RESERVED		2485132	0					
ANR	2489946	Identifier	RESERVED		2485132	0					
ANR	2489947	ArgumentList			2485132	1					
ANR	2489948	BreakStatement	break ;	2067:12:37937:37942	2485132	23	True				
ANR	2489949	Label	case 8 :	2071:8:37955:37961	2485132	24	True				
ANR	2489950	SwitchStatement	switch ( OP2 )		2485132	25					
ANR	2489951	Condition	OP2	2073:20:37994:37996	2485132	0	True				
ANR	2489952	Identifier	OP2		2485132	0					
ANR	2489953	CompoundStatement		2071:25:37928:37928	2485132	1					
ANR	2489954	Label	case 0 :	2075:12:38014:38020	2485132	0	True				
ANR	2489955	Label	case 1 :	2077:12:38044:38050	2485132	1	True				
ANR	2489956	Label	case 4 :	2079:12:38075:38081	2485132	2	True				
ANR	2489957	Label	case 5 :	2081:12:38105:38111	2485132	3	True				
ANR	2489958	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	2083:16:38140:38180	2485132	4	True				
ANR	2489959	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2485132	0					
ANR	2489960	Callee	HAS_OPTION		2485132	0					
ANR	2489961	Identifier	HAS_OPTION		2485132	0					
ANR	2489962	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2485132	1					
ANR	2489963	Argument	XTENSA_OPTION_FP_COPROCESSOR		2485132	0					
ANR	2489964	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2485132	0					
ANR	2489965	IfStatement	"if ( gen_window_check2 ( dc , RRR_S , RRR_T ) && gen_check_cpenable ( dc , 0 ) )"		2485132	5					
ANR	2489966	Condition	"gen_window_check2 ( dc , RRR_S , RRR_T ) && gen_check_cpenable ( dc , 0 )"	2085:20:38203:38287	2485132	0	True				
ANR	2489967	AndExpression	"gen_window_check2 ( dc , RRR_S , RRR_T ) && gen_check_cpenable ( dc , 0 )"		2485132	0		&&			
ANR	2489968	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2485132	0					
ANR	2489969	Callee	gen_window_check2		2485132	0					
ANR	2489970	Identifier	gen_window_check2		2485132	0					
ANR	2489971	ArgumentList	dc		2485132	1					
ANR	2489972	Argument	dc		2485132	0					
ANR	2489973	Identifier	dc		2485132	0					
ANR	2489974	Argument	RRR_S		2485132	1					
ANR	2489975	Identifier	RRR_S		2485132	0					
ANR	2489976	Argument	RRR_T		2485132	2					
ANR	2489977	Identifier	RRR_T		2485132	0					
ANR	2489978	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	1					
ANR	2489979	Callee	gen_check_cpenable		2485132	0					
ANR	2489980	Identifier	gen_check_cpenable		2485132	0					
ANR	2489981	ArgumentList	dc		2485132	1					
ANR	2489982	Argument	dc		2485132	0					
ANR	2489983	Identifier	dc		2485132	0					
ANR	2489984	Argument	0		2485132	1					
ANR	2489985	PrimaryExpression	0		2485132	0					
ANR	2489986	CompoundStatement		2087:20:38242:38276	2485132	1					
ANR	2489987	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2089:20:38313:38347	2485132	0	True				
ANR	2489988	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2485132	0					
ANR	2489989	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2489990	Identifier	addr		2485132	1					
ANR	2489991	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2489992	Identifier	addr		2485132	0					
ANR	2489993	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2489994	Callee	tcg_temp_new_i32		2485132	0					
ANR	2489995	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2489996	ArgumentList			2485132	1					
ANR	2489997	ExpressionStatement	"tcg_gen_add_i32 ( addr , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"	2091:20:38370:38419	2485132	1	True				
ANR	2489998	CallExpression	"tcg_gen_add_i32 ( addr , cpu_R [ RRR_S ] , cpu_R [ RRR_T ] )"		2485132	0					
ANR	2489999	Callee	tcg_gen_add_i32		2485132	0					
ANR	2490000	Identifier	tcg_gen_add_i32		2485132	0					
ANR	2490001	ArgumentList	addr		2485132	1					
ANR	2490002	Argument	addr		2485132	0					
ANR	2490003	Identifier	addr		2485132	0					
ANR	2490004	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2490005	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2490006	Identifier	cpu_R		2485132	0					
ANR	2490007	Identifier	RRR_S		2485132	1					
ANR	2490008	Argument	cpu_R [ RRR_T ]		2485132	2					
ANR	2490009	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2490010	Identifier	cpu_R		2485132	0					
ANR	2490011	Identifier	RRR_T		2485132	1					
ANR	2490012	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , addr , false )"	2093:20:38442:38486	2485132	2	True				
ANR	2490013	CallExpression	"gen_load_store_alignment ( dc , 2 , addr , false )"		2485132	0					
ANR	2490014	Callee	gen_load_store_alignment		2485132	0					
ANR	2490015	Identifier	gen_load_store_alignment		2485132	0					
ANR	2490016	ArgumentList	dc		2485132	1					
ANR	2490017	Argument	dc		2485132	0					
ANR	2490018	Identifier	dc		2485132	0					
ANR	2490019	Argument	2		2485132	1					
ANR	2490020	PrimaryExpression	2		2485132	0					
ANR	2490021	Argument	addr		2485132	2					
ANR	2490022	Identifier	addr		2485132	0					
ANR	2490023	Argument	false		2485132	3					
ANR	2490024	Identifier	false		2485132	0					
ANR	2490025	IfStatement	if ( OP2 & 0x4 )		2485132	3					
ANR	2490026	Condition	OP2 & 0x4	2095:24:38513:38521	2485132	0	True				
ANR	2490027	BitAndExpression	OP2 & 0x4		2485132	0		&			
ANR	2490028	Identifier	OP2		2485132	0					
ANR	2490029	PrimaryExpression	0x4		2485132	1					
ANR	2490030	CompoundStatement		2093:35:38453:38453	2485132	1					
ANR	2490031	ExpressionStatement	"tcg_gen_qemu_st32 ( cpu_FR [ RRR_R ] , addr , dc -> cring )"	2097:24:38551:38600	2485132	0	True				
ANR	2490032	CallExpression	"tcg_gen_qemu_st32 ( cpu_FR [ RRR_R ] , addr , dc -> cring )"		2485132	0					
ANR	2490033	Callee	tcg_gen_qemu_st32		2485132	0					
ANR	2490034	Identifier	tcg_gen_qemu_st32		2485132	0					
ANR	2490035	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490036	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490037	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490038	Identifier	cpu_FR		2485132	0					
ANR	2490039	Identifier	RRR_R		2485132	1					
ANR	2490040	Argument	addr		2485132	1					
ANR	2490041	Identifier	addr		2485132	0					
ANR	2490042	Argument	dc -> cring		2485132	2					
ANR	2490043	PtrMemberAccess	dc -> cring		2485132	0					
ANR	2490044	Identifier	dc		2485132	0					
ANR	2490045	Identifier	cring		2485132	1					
ANR	2490046	ElseStatement	else		2485132	0					
ANR	2490047	CompoundStatement		2097:27:38559:38559	2485132	0					
ANR	2490048	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_FR [ RRR_R ] , addr , dc -> cring )"	2101:24:38657:38707	2485132	0	True				
ANR	2490049	CallExpression	"tcg_gen_qemu_ld32u ( cpu_FR [ RRR_R ] , addr , dc -> cring )"		2485132	0					
ANR	2490050	Callee	tcg_gen_qemu_ld32u		2485132	0					
ANR	2490051	Identifier	tcg_gen_qemu_ld32u		2485132	0					
ANR	2490052	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490053	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490054	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490055	Identifier	cpu_FR		2485132	0					
ANR	2490056	Identifier	RRR_R		2485132	1					
ANR	2490057	Argument	addr		2485132	1					
ANR	2490058	Identifier	addr		2485132	0					
ANR	2490059	Argument	dc -> cring		2485132	2					
ANR	2490060	PtrMemberAccess	dc -> cring		2485132	0					
ANR	2490061	Identifier	dc		2485132	0					
ANR	2490062	Identifier	cring		2485132	1					
ANR	2490063	IfStatement	if ( OP2 & 0x1 )		2485132	4					
ANR	2490064	Condition	OP2 & 0x1	2105:24:38757:38765	2485132	0	True				
ANR	2490065	BitAndExpression	OP2 & 0x1		2485132	0		&			
ANR	2490066	Identifier	OP2		2485132	0					
ANR	2490067	PrimaryExpression	0x1		2485132	1					
ANR	2490068	CompoundStatement		2103:35:38697:38697	2485132	1					
ANR	2490069	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , addr )"	2107:24:38795:38830	2485132	0	True				
ANR	2490070	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , addr )"		2485132	0					
ANR	2490071	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2490072	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2490073	ArgumentList	cpu_R [ RRR_S ]		2485132	1					
ANR	2490074	Argument	cpu_R [ RRR_S ]		2485132	0					
ANR	2490075	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2490076	Identifier	cpu_R		2485132	0					
ANR	2490077	Identifier	RRR_S		2485132	1					
ANR	2490078	Argument	addr		2485132	1					
ANR	2490079	Identifier	addr		2485132	0					
ANR	2490080	ExpressionStatement	tcg_temp_free ( addr )	2111:20:38876:38895	2485132	5	True				
ANR	2490081	CallExpression	tcg_temp_free ( addr )		2485132	0					
ANR	2490082	Callee	tcg_temp_free		2485132	0					
ANR	2490083	Identifier	tcg_temp_free		2485132	0					
ANR	2490084	ArgumentList	addr		2485132	1					
ANR	2490085	Argument	addr		2485132	0					
ANR	2490086	Identifier	addr		2485132	0					
ANR	2490087	BreakStatement	break ;	2115:16:38933:38938	2485132	6	True				
ANR	2490088	Label	default :	2119:12:38955:38962	2485132	7	True				
ANR	2490089	Identifier	default		2485132	0					
ANR	2490090	ExpressionStatement	RESERVED ( )	2121:16:38994:39004	2485132	8	True				
ANR	2490091	CallExpression	RESERVED ( )		2485132	0					
ANR	2490092	Callee	RESERVED		2485132	0					
ANR	2490093	Identifier	RESERVED		2485132	0					
ANR	2490094	ArgumentList			2485132	1					
ANR	2490095	BreakStatement	break ;	2123:16:39023:39028	2485132	9	True				
ANR	2490096	BreakStatement	break ;	2127:12:39058:39063	2485132	26	True				
ANR	2490097	Label	case 9 :	2131:8:39076:39082	2485132	27	True				
ANR	2490098	IfStatement	"if ( ! gen_window_check2 ( dc , RRR_S , RRR_T ) )"		2485132	28					
ANR	2490099	Condition	"! gen_window_check2 ( dc , RRR_S , RRR_T )"	2133:16:39110:39145	2485132	0	True				
ANR	2490100	UnaryOperationExpression	"! gen_window_check2 ( dc , RRR_S , RRR_T )"		2485132	0					
ANR	2490101	UnaryOperator	!		2485132	0					
ANR	2490102	CallExpression	"gen_window_check2 ( dc , RRR_S , RRR_T )"		2485132	1					
ANR	2490103	Callee	gen_window_check2		2485132	0					
ANR	2490104	Identifier	gen_window_check2		2485132	0					
ANR	2490105	ArgumentList	dc		2485132	1					
ANR	2490106	Argument	dc		2485132	0					
ANR	2490107	Identifier	dc		2485132	0					
ANR	2490108	Argument	RRR_S		2485132	1					
ANR	2490109	Identifier	RRR_S		2485132	0					
ANR	2490110	Argument	RRR_T		2485132	2					
ANR	2490111	Identifier	RRR_T		2485132	0					
ANR	2490112	CompoundStatement		2131:54:39077:39077	2485132	1					
ANR	2490113	BreakStatement	break ;	2135:16:39167:39172	2485132	0	True				
ANR	2490114	SwitchStatement	switch ( OP2 )		2485132	29					
ANR	2490115	Condition	OP2	2139:20:39210:39212	2485132	0	True				
ANR	2490116	Identifier	OP2		2485132	0					
ANR	2490117	CompoundStatement		2137:25:39144:39144	2485132	1					
ANR	2490118	Label	case 0 :	2141:12:39230:39236	2485132	0	True				
ANR	2490119	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	2143:16:39264:39307	2485132	1	True				
ANR	2490120	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2490121	Callee	HAS_OPTION		2485132	0					
ANR	2490122	Identifier	HAS_OPTION		2485132	0					
ANR	2490123	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2490124	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2490125	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2490126	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	2					
ANR	2490127	Condition	gen_check_privilege ( dc )	2145:20:39330:39352	2485132	0	True				
ANR	2490128	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2490129	Callee	gen_check_privilege		2485132	0					
ANR	2490130	Identifier	gen_check_privilege		2485132	0					
ANR	2490131	ArgumentList	dc		2485132	1					
ANR	2490132	Argument	dc		2485132	0					
ANR	2490133	Identifier	dc		2485132	0					
ANR	2490134	CompoundStatement		2145:20:39307:39341	2485132	1					
ANR	2490135	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2147:20:39378:39412	2485132	0	True				
ANR	2490136	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2485132	0					
ANR	2490137	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2490138	Identifier	addr		2485132	1					
ANR	2490139	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2490140	Identifier	addr		2485132	0					
ANR	2490141	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2490142	Callee	tcg_temp_new_i32		2485132	0					
ANR	2490143	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2490144	ArgumentList			2485132	1					
ANR	2490145	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"	2149:20:39435:39529	2485132	1	True				
ANR	2490146	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"		2485132	0					
ANR	2490147	Callee	tcg_gen_addi_i32		2485132	0					
ANR	2490148	Identifier	tcg_gen_addi_i32		2485132	0					
ANR	2490149	ArgumentList	addr		2485132	1					
ANR	2490150	Argument	addr		2485132	0					
ANR	2490151	Identifier	addr		2485132	0					
ANR	2490152	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2490153	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2490154	Identifier	cpu_R		2485132	0					
ANR	2490155	Identifier	RRR_S		2485132	1					
ANR	2490156	Argument	0xffffffc0 | ( RRR_R << 2 )		2485132	2					
ANR	2490157	InclusiveOrExpression	0xffffffc0 | ( RRR_R << 2 )		2485132	0		|			
ANR	2490158	PrimaryExpression	0xffffffc0		2485132	0					
ANR	2490159	ShiftExpression	RRR_R << 2		2485132	1		<<			
ANR	2490160	Identifier	RRR_R		2485132	0					
ANR	2490161	PrimaryExpression	2		2485132	1					
ANR	2490162	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , addr , dc -> ring )"	2153:20:39552:39600	2485132	2	True				
ANR	2490163	CallExpression	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , addr , dc -> ring )"		2485132	0					
ANR	2490164	Callee	tcg_gen_qemu_ld32u		2485132	0					
ANR	2490165	Identifier	tcg_gen_qemu_ld32u		2485132	0					
ANR	2490166	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2490167	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2490168	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2490169	Identifier	cpu_R		2485132	0					
ANR	2490170	Identifier	RRR_T		2485132	1					
ANR	2490171	Argument	addr		2485132	1					
ANR	2490172	Identifier	addr		2485132	0					
ANR	2490173	Argument	dc -> ring		2485132	2					
ANR	2490174	PtrMemberAccess	dc -> ring		2485132	0					
ANR	2490175	Identifier	dc		2485132	0					
ANR	2490176	Identifier	ring		2485132	1					
ANR	2490177	ExpressionStatement	tcg_temp_free ( addr )	2155:20:39623:39642	2485132	3	True				
ANR	2490178	CallExpression	tcg_temp_free ( addr )		2485132	0					
ANR	2490179	Callee	tcg_temp_free		2485132	0					
ANR	2490180	Identifier	tcg_temp_free		2485132	0					
ANR	2490181	ArgumentList	addr		2485132	1					
ANR	2490182	Argument	addr		2485132	0					
ANR	2490183	Identifier	addr		2485132	0					
ANR	2490184	BreakStatement	break ;	2159:16:39680:39685	2485132	3	True				
ANR	2490185	Label	case 4 :	2163:12:39702:39708	2485132	4	True				
ANR	2490186	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	2165:16:39736:39779	2485132	5	True				
ANR	2490187	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2490188	Callee	HAS_OPTION		2485132	0					
ANR	2490189	Identifier	HAS_OPTION		2485132	0					
ANR	2490190	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2490191	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2490192	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2490193	IfStatement	if ( gen_check_privilege ( dc ) )		2485132	6					
ANR	2490194	Condition	gen_check_privilege ( dc )	2167:20:39802:39824	2485132	0	True				
ANR	2490195	CallExpression	gen_check_privilege ( dc )		2485132	0					
ANR	2490196	Callee	gen_check_privilege		2485132	0					
ANR	2490197	Identifier	gen_check_privilege		2485132	0					
ANR	2490198	ArgumentList	dc		2485132	1					
ANR	2490199	Argument	dc		2485132	0					
ANR	2490200	Identifier	dc		2485132	0					
ANR	2490201	CompoundStatement		2167:20:39779:39813	2485132	1					
ANR	2490202	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2169:20:39850:39884	2485132	0	True				
ANR	2490203	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2485132	0					
ANR	2490204	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2490205	Identifier	addr		2485132	1					
ANR	2490206	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2490207	Identifier	addr		2485132	0					
ANR	2490208	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2490209	Callee	tcg_temp_new_i32		2485132	0					
ANR	2490210	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2490211	ArgumentList			2485132	1					
ANR	2490212	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"	2171:20:39907:40001	2485132	1	True				
ANR	2490213	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRR_S ] , ( 0xffffffc0 | ( RRR_R << 2 ) ) )"		2485132	0					
ANR	2490214	Callee	tcg_gen_addi_i32		2485132	0					
ANR	2490215	Identifier	tcg_gen_addi_i32		2485132	0					
ANR	2490216	ArgumentList	addr		2485132	1					
ANR	2490217	Argument	addr		2485132	0					
ANR	2490218	Identifier	addr		2485132	0					
ANR	2490219	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2490220	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2490221	Identifier	cpu_R		2485132	0					
ANR	2490222	Identifier	RRR_S		2485132	1					
ANR	2490223	Argument	0xffffffc0 | ( RRR_R << 2 )		2485132	2					
ANR	2490224	InclusiveOrExpression	0xffffffc0 | ( RRR_R << 2 )		2485132	0		|			
ANR	2490225	PrimaryExpression	0xffffffc0		2485132	0					
ANR	2490226	ShiftExpression	RRR_R << 2		2485132	1		<<			
ANR	2490227	Identifier	RRR_R		2485132	0					
ANR	2490228	PrimaryExpression	2		2485132	1					
ANR	2490229	ExpressionStatement	"tcg_gen_qemu_st32 ( cpu_R [ RRR_T ] , addr , dc -> ring )"	2175:20:40024:40071	2485132	2	True				
ANR	2490230	CallExpression	"tcg_gen_qemu_st32 ( cpu_R [ RRR_T ] , addr , dc -> ring )"		2485132	0					
ANR	2490231	Callee	tcg_gen_qemu_st32		2485132	0					
ANR	2490232	Identifier	tcg_gen_qemu_st32		2485132	0					
ANR	2490233	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2490234	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2490235	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2490236	Identifier	cpu_R		2485132	0					
ANR	2490237	Identifier	RRR_T		2485132	1					
ANR	2490238	Argument	addr		2485132	1					
ANR	2490239	Identifier	addr		2485132	0					
ANR	2490240	Argument	dc -> ring		2485132	2					
ANR	2490241	PtrMemberAccess	dc -> ring		2485132	0					
ANR	2490242	Identifier	dc		2485132	0					
ANR	2490243	Identifier	ring		2485132	1					
ANR	2490244	ExpressionStatement	tcg_temp_free ( addr )	2177:20:40094:40113	2485132	3	True				
ANR	2490245	CallExpression	tcg_temp_free ( addr )		2485132	0					
ANR	2490246	Callee	tcg_temp_free		2485132	0					
ANR	2490247	Identifier	tcg_temp_free		2485132	0					
ANR	2490248	ArgumentList	addr		2485132	1					
ANR	2490249	Argument	addr		2485132	0					
ANR	2490250	Identifier	addr		2485132	0					
ANR	2490251	BreakStatement	break ;	2181:16:40151:40156	2485132	7	True				
ANR	2490252	Label	default :	2185:12:40173:40180	2485132	8	True				
ANR	2490253	Identifier	default		2485132	0					
ANR	2490254	ExpressionStatement	RESERVED ( )	2187:16:40199:40209	2485132	9	True				
ANR	2490255	CallExpression	RESERVED ( )		2485132	0					
ANR	2490256	Callee	RESERVED		2485132	0					
ANR	2490257	Identifier	RESERVED		2485132	0					
ANR	2490258	ArgumentList			2485132	1					
ANR	2490259	BreakStatement	break ;	2189:16:40228:40233	2485132	10	True				
ANR	2490260	BreakStatement	break ;	2193:12:40263:40268	2485132	30	True				
ANR	2490261	Label	case 10 :	2197:8:40281:40288	2485132	31	True				
ANR	2490262	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	2199:12:40311:40351	2485132	32	True				
ANR	2490263	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2485132	0					
ANR	2490264	Callee	HAS_OPTION		2485132	0					
ANR	2490265	Identifier	HAS_OPTION		2485132	0					
ANR	2490266	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2485132	1					
ANR	2490267	Argument	XTENSA_OPTION_FP_COPROCESSOR		2485132	0					
ANR	2490268	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2485132	0					
ANR	2490269	SwitchStatement	switch ( OP2 )		2485132	33					
ANR	2490270	Condition	OP2	2201:20:40374:40376	2485132	0	True				
ANR	2490271	Identifier	OP2		2485132	0					
ANR	2490272	CompoundStatement		2199:25:40308:40308	2485132	1					
ANR	2490273	Label	case 0 :	2203:12:40394:40400	2485132	0	True				
ANR	2490274	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	1					
ANR	2490275	Condition	"gen_check_cpenable ( dc , 0 )"	2205:20:40434:40458	2485132	0	True				
ANR	2490276	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490277	Callee	gen_check_cpenable		2485132	0					
ANR	2490278	Identifier	gen_check_cpenable		2485132	0					
ANR	2490279	ArgumentList	dc		2485132	1					
ANR	2490280	Argument	dc		2485132	0					
ANR	2490281	Identifier	dc		2485132	0					
ANR	2490282	Argument	0		2485132	1					
ANR	2490283	PrimaryExpression	0		2485132	0					
ANR	2490284	CompoundStatement		2203:47:40390:40390	2485132	1					
ANR	2490285	ExpressionStatement	"gen_helper_add_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2207:20:40484:40592	2485132	0	True				
ANR	2490286	CallExpression	"gen_helper_add_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2485132	0					
ANR	2490287	Callee	gen_helper_add_s		2485132	0					
ANR	2490288	Identifier	gen_helper_add_s		2485132	0					
ANR	2490289	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490290	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490291	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490292	Identifier	cpu_FR		2485132	0					
ANR	2490293	Identifier	RRR_R		2485132	1					
ANR	2490294	Argument	cpu_env		2485132	1					
ANR	2490295	Identifier	cpu_env		2485132	0					
ANR	2490296	Argument	cpu_FR [ RRR_S ]		2485132	2					
ANR	2490297	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490298	Identifier	cpu_FR		2485132	0					
ANR	2490299	Identifier	RRR_S		2485132	1					
ANR	2490300	Argument	cpu_FR [ RRR_T ]		2485132	3					
ANR	2490301	ArrayIndexing	cpu_FR [ RRR_T ]		2485132	0					
ANR	2490302	Identifier	cpu_FR		2485132	0					
ANR	2490303	Identifier	RRR_T		2485132	1					
ANR	2490304	BreakStatement	break ;	2213:16:40630:40635	2485132	2	True				
ANR	2490305	Label	case 1 :	2217:12:40652:40658	2485132	3	True				
ANR	2490306	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	4					
ANR	2490307	Condition	"gen_check_cpenable ( dc , 0 )"	2219:20:40692:40716	2485132	0	True				
ANR	2490308	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490309	Callee	gen_check_cpenable		2485132	0					
ANR	2490310	Identifier	gen_check_cpenable		2485132	0					
ANR	2490311	ArgumentList	dc		2485132	1					
ANR	2490312	Argument	dc		2485132	0					
ANR	2490313	Identifier	dc		2485132	0					
ANR	2490314	Argument	0		2485132	1					
ANR	2490315	PrimaryExpression	0		2485132	0					
ANR	2490316	CompoundStatement		2217:47:40648:40648	2485132	1					
ANR	2490317	ExpressionStatement	"gen_helper_sub_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2221:20:40742:40850	2485132	0	True				
ANR	2490318	CallExpression	"gen_helper_sub_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2485132	0					
ANR	2490319	Callee	gen_helper_sub_s		2485132	0					
ANR	2490320	Identifier	gen_helper_sub_s		2485132	0					
ANR	2490321	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490322	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490323	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490324	Identifier	cpu_FR		2485132	0					
ANR	2490325	Identifier	RRR_R		2485132	1					
ANR	2490326	Argument	cpu_env		2485132	1					
ANR	2490327	Identifier	cpu_env		2485132	0					
ANR	2490328	Argument	cpu_FR [ RRR_S ]		2485132	2					
ANR	2490329	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490330	Identifier	cpu_FR		2485132	0					
ANR	2490331	Identifier	RRR_S		2485132	1					
ANR	2490332	Argument	cpu_FR [ RRR_T ]		2485132	3					
ANR	2490333	ArrayIndexing	cpu_FR [ RRR_T ]		2485132	0					
ANR	2490334	Identifier	cpu_FR		2485132	0					
ANR	2490335	Identifier	RRR_T		2485132	1					
ANR	2490336	BreakStatement	break ;	2227:16:40888:40893	2485132	5	True				
ANR	2490337	Label	case 2 :	2231:12:40910:40916	2485132	6	True				
ANR	2490338	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	7					
ANR	2490339	Condition	"gen_check_cpenable ( dc , 0 )"	2233:20:40950:40974	2485132	0	True				
ANR	2490340	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490341	Callee	gen_check_cpenable		2485132	0					
ANR	2490342	Identifier	gen_check_cpenable		2485132	0					
ANR	2490343	ArgumentList	dc		2485132	1					
ANR	2490344	Argument	dc		2485132	0					
ANR	2490345	Identifier	dc		2485132	0					
ANR	2490346	Argument	0		2485132	1					
ANR	2490347	PrimaryExpression	0		2485132	0					
ANR	2490348	CompoundStatement		2231:47:40906:40906	2485132	1					
ANR	2490349	ExpressionStatement	"gen_helper_mul_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2235:20:41000:41108	2485132	0	True				
ANR	2490350	CallExpression	"gen_helper_mul_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2485132	0					
ANR	2490351	Callee	gen_helper_mul_s		2485132	0					
ANR	2490352	Identifier	gen_helper_mul_s		2485132	0					
ANR	2490353	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490354	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490355	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490356	Identifier	cpu_FR		2485132	0					
ANR	2490357	Identifier	RRR_R		2485132	1					
ANR	2490358	Argument	cpu_env		2485132	1					
ANR	2490359	Identifier	cpu_env		2485132	0					
ANR	2490360	Argument	cpu_FR [ RRR_S ]		2485132	2					
ANR	2490361	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490362	Identifier	cpu_FR		2485132	0					
ANR	2490363	Identifier	RRR_S		2485132	1					
ANR	2490364	Argument	cpu_FR [ RRR_T ]		2485132	3					
ANR	2490365	ArrayIndexing	cpu_FR [ RRR_T ]		2485132	0					
ANR	2490366	Identifier	cpu_FR		2485132	0					
ANR	2490367	Identifier	RRR_T		2485132	1					
ANR	2490368	BreakStatement	break ;	2241:16:41146:41151	2485132	8	True				
ANR	2490369	Label	case 4 :	2245:12:41168:41174	2485132	9	True				
ANR	2490370	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	10					
ANR	2490371	Condition	"gen_check_cpenable ( dc , 0 )"	2247:20:41209:41233	2485132	0	True				
ANR	2490372	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490373	Callee	gen_check_cpenable		2485132	0					
ANR	2490374	Identifier	gen_check_cpenable		2485132	0					
ANR	2490375	ArgumentList	dc		2485132	1					
ANR	2490376	Argument	dc		2485132	0					
ANR	2490377	Identifier	dc		2485132	0					
ANR	2490378	Argument	0		2485132	1					
ANR	2490379	PrimaryExpression	0		2485132	0					
ANR	2490380	CompoundStatement		2245:47:41165:41165	2485132	1					
ANR	2490381	ExpressionStatement	"gen_helper_madd_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2249:20:41259:41423	2485132	0	True				
ANR	2490382	CallExpression	"gen_helper_madd_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2485132	0					
ANR	2490383	Callee	gen_helper_madd_s		2485132	0					
ANR	2490384	Identifier	gen_helper_madd_s		2485132	0					
ANR	2490385	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490386	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490387	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490388	Identifier	cpu_FR		2485132	0					
ANR	2490389	Identifier	RRR_R		2485132	1					
ANR	2490390	Argument	cpu_env		2485132	1					
ANR	2490391	Identifier	cpu_env		2485132	0					
ANR	2490392	Argument	cpu_FR [ RRR_R ]		2485132	2					
ANR	2490393	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490394	Identifier	cpu_FR		2485132	0					
ANR	2490395	Identifier	RRR_R		2485132	1					
ANR	2490396	Argument	cpu_FR [ RRR_S ]		2485132	3					
ANR	2490397	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490398	Identifier	cpu_FR		2485132	0					
ANR	2490399	Identifier	RRR_S		2485132	1					
ANR	2490400	Argument	cpu_FR [ RRR_T ]		2485132	4					
ANR	2490401	ArrayIndexing	cpu_FR [ RRR_T ]		2485132	0					
ANR	2490402	Identifier	cpu_FR		2485132	0					
ANR	2490403	Identifier	RRR_T		2485132	1					
ANR	2490404	BreakStatement	break ;	2257:16:41461:41466	2485132	11	True				
ANR	2490405	Label	case 5 :	2261:12:41483:41489	2485132	12	True				
ANR	2490406	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	13					
ANR	2490407	Condition	"gen_check_cpenable ( dc , 0 )"	2263:20:41524:41548	2485132	0	True				
ANR	2490408	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490409	Callee	gen_check_cpenable		2485132	0					
ANR	2490410	Identifier	gen_check_cpenable		2485132	0					
ANR	2490411	ArgumentList	dc		2485132	1					
ANR	2490412	Argument	dc		2485132	0					
ANR	2490413	Identifier	dc		2485132	0					
ANR	2490414	Argument	0		2485132	1					
ANR	2490415	PrimaryExpression	0		2485132	0					
ANR	2490416	CompoundStatement		2261:47:41480:41480	2485132	1					
ANR	2490417	ExpressionStatement	"gen_helper_msub_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"	2265:20:41574:41738	2485132	0	True				
ANR	2490418	CallExpression	"gen_helper_msub_s ( cpu_FR [ RRR_R ] , cpu_env , cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] , cpu_FR [ RRR_T ] )"		2485132	0					
ANR	2490419	Callee	gen_helper_msub_s		2485132	0					
ANR	2490420	Identifier	gen_helper_msub_s		2485132	0					
ANR	2490421	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490422	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490423	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490424	Identifier	cpu_FR		2485132	0					
ANR	2490425	Identifier	RRR_R		2485132	1					
ANR	2490426	Argument	cpu_env		2485132	1					
ANR	2490427	Identifier	cpu_env		2485132	0					
ANR	2490428	Argument	cpu_FR [ RRR_R ]		2485132	2					
ANR	2490429	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490430	Identifier	cpu_FR		2485132	0					
ANR	2490431	Identifier	RRR_R		2485132	1					
ANR	2490432	Argument	cpu_FR [ RRR_S ]		2485132	3					
ANR	2490433	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490434	Identifier	cpu_FR		2485132	0					
ANR	2490435	Identifier	RRR_S		2485132	1					
ANR	2490436	Argument	cpu_FR [ RRR_T ]		2485132	4					
ANR	2490437	ArrayIndexing	cpu_FR [ RRR_T ]		2485132	0					
ANR	2490438	Identifier	cpu_FR		2485132	0					
ANR	2490439	Identifier	RRR_T		2485132	1					
ANR	2490440	BreakStatement	break ;	2273:16:41776:41781	2485132	14	True				
ANR	2490441	Label	case 8 :	2277:12:41798:41804	2485132	15	True				
ANR	2490442	Label	case 9 :	2279:12:41832:41838	2485132	16	True				
ANR	2490443	Label	case 10 :	2281:12:41866:41873	2485132	17	True				
ANR	2490444	Label	case 11 :	2283:12:41901:41908	2485132	18	True				
ANR	2490445	Label	case 14 :	2285:12:41935:41942	2485132	19	True				
ANR	2490446	IfStatement	"if ( gen_window_check1 ( dc , RRR_R ) && gen_check_cpenable ( dc , 0 ) )"		2485132	20					
ANR	2490447	Condition	"gen_window_check1 ( dc , RRR_R ) && gen_check_cpenable ( dc , 0 )"	2287:20:41979:42056	2485132	0	True				
ANR	2490448	AndExpression	"gen_window_check1 ( dc , RRR_R ) && gen_check_cpenable ( dc , 0 )"		2485132	0		&&			
ANR	2490449	CallExpression	"gen_window_check1 ( dc , RRR_R )"		2485132	0					
ANR	2490450	Callee	gen_window_check1		2485132	0					
ANR	2490451	Identifier	gen_window_check1		2485132	0					
ANR	2490452	ArgumentList	dc		2485132	1					
ANR	2490453	Argument	dc		2485132	0					
ANR	2490454	Identifier	dc		2485132	0					
ANR	2490455	Argument	RRR_R		2485132	1					
ANR	2490456	Identifier	RRR_R		2485132	0					
ANR	2490457	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	1					
ANR	2490458	Callee	gen_check_cpenable		2485132	0					
ANR	2490459	Identifier	gen_check_cpenable		2485132	0					
ANR	2490460	ArgumentList	dc		2485132	1					
ANR	2490461	Argument	dc		2485132	0					
ANR	2490462	Identifier	dc		2485132	0					
ANR	2490463	Argument	0		2485132	1					
ANR	2490464	PrimaryExpression	0		2485132	0					
ANR	2490465	CompoundStatement		2307:20:42458:42495	2485132	1					
ANR	2490466	Statement	static	2291:20:42082:42087	2485132	0	True				
ANR	2490467	Statement	const	2291:27:42089:42093	2485132	1	True				
ANR	2490468	Statement	unsigned	2291:33:42095:42102	2485132	2	True				
ANR	2490469	Statement	rounding_mode_const	2291:42:42104:42122	2485132	3	True				
ANR	2490470	Statement	[	2291:61:42123:42123	2485132	4	True				
ANR	2490471	Statement	]	2291:62:42124:42124	2485132	5	True				
ANR	2490472	Statement	=	2291:64:42126:42126	2485132	6	True				
ANR	2490473	CompoundStatement		2289:66:42057:42057	2485132	7					
ANR	2490474	Statement	float_round_nearest_even	2293:24:42155:42178	2485132	0	True				
ANR	2490475	Statement	","	2293:48:42179:42179	2485132	1	True				
ANR	2490476	Statement	float_round_to_zero	2295:24:42206:42224	2485132	2	True				
ANR	2490477	Statement	","	2295:43:42225:42225	2485132	3	True				
ANR	2490478	Statement	float_round_down	2297:24:42252:42267	2485132	4	True				
ANR	2490479	Statement	","	2297:40:42268:42268	2485132	5	True				
ANR	2490480	Statement	float_round_up	2299:24:42295:42308	2485132	6	True				
ANR	2490481	Statement	","	2299:38:42309:42309	2485132	7	True				
ANR	2490482	Statement	[	2301:24:42336:42336	2485132	8	True				
ANR	2490483	Statement	6	2301:25:42337:42337	2485132	9	True				
ANR	2490484	Statement	]	2301:26:42338:42338	2485132	10	True				
ANR	2490485	Statement	=	2301:28:42340:42340	2485132	11	True				
ANR	2490486	Statement	float_round_to_zero	2301:30:42342:42360	2485132	12	True				
ANR	2490487	Statement	","	2301:49:42361:42361	2485132	13	True				
ANR	2490488	ExpressionStatement		2303:21:42385:42385	2485132	8	True				
ANR	2490489	IdentifierDeclStatement	TCGv_i32 rounding_mode = tcg_const_i32 ( rounding_mode_const [ OP2 & 7 ] ) ;	2305:20:42408:42506	2485132	9	True				
ANR	2490490	IdentifierDecl	rounding_mode = tcg_const_i32 ( rounding_mode_const [ OP2 & 7 ] )		2485132	0					
ANR	2490491	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2490492	Identifier	rounding_mode		2485132	1					
ANR	2490493	AssignmentExpression	rounding_mode = tcg_const_i32 ( rounding_mode_const [ OP2 & 7 ] )		2485132	2		=			
ANR	2490494	Identifier	rounding_mode		2485132	0					
ANR	2490495	CallExpression	tcg_const_i32 ( rounding_mode_const [ OP2 & 7 ] )		2485132	1					
ANR	2490496	Callee	tcg_const_i32		2485132	0					
ANR	2490497	Identifier	tcg_const_i32		2485132	0					
ANR	2490498	ArgumentList	rounding_mode_const [ OP2 & 7 ]		2485132	1					
ANR	2490499	Argument	rounding_mode_const [ OP2 & 7 ]		2485132	0					
ANR	2490500	ArrayIndexing	rounding_mode_const [ OP2 & 7 ]		2485132	0					
ANR	2490501	Identifier	rounding_mode_const		2485132	0					
ANR	2490502	BitAndExpression	OP2 & 7		2485132	1		&			
ANR	2490503	Identifier	OP2		2485132	0					
ANR	2490504	PrimaryExpression	7		2485132	1					
ANR	2490505	IdentifierDeclStatement	TCGv_i32 scale = tcg_const_i32 ( RRR_T ) ;	2309:20:42529:42566	2485132	10	True				
ANR	2490506	IdentifierDecl	scale = tcg_const_i32 ( RRR_T )		2485132	0					
ANR	2490507	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2490508	Identifier	scale		2485132	1					
ANR	2490509	AssignmentExpression	scale = tcg_const_i32 ( RRR_T )		2485132	2		=			
ANR	2490510	Identifier	scale		2485132	0					
ANR	2490511	CallExpression	tcg_const_i32 ( RRR_T )		2485132	1					
ANR	2490512	Callee	tcg_const_i32		2485132	0					
ANR	2490513	Identifier	tcg_const_i32		2485132	0					
ANR	2490514	ArgumentList	RRR_T		2485132	1					
ANR	2490515	Argument	RRR_T		2485132	0					
ANR	2490516	Identifier	RRR_T		2485132	0					
ANR	2490517	IfStatement	if ( OP2 == 14 )		2485132	11					
ANR	2490518	Condition	OP2 == 14	2313:24:42595:42603	2485132	0	True				
ANR	2490519	EqualityExpression	OP2 == 14		2485132	0		==			
ANR	2490520	Identifier	OP2		2485132	0					
ANR	2490521	PrimaryExpression	14		2485132	1					
ANR	2490522	CompoundStatement		2311:35:42535:42535	2485132	1					
ANR	2490523	ExpressionStatement	"gen_helper_ftoui ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] , rounding_mode , scale )"	2315:24:42633:42733	2485132	0	True				
ANR	2490524	CallExpression	"gen_helper_ftoui ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] , rounding_mode , scale )"		2485132	0					
ANR	2490525	Callee	gen_helper_ftoui		2485132	0					
ANR	2490526	Identifier	gen_helper_ftoui		2485132	0					
ANR	2490527	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2490528	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2490529	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2490530	Identifier	cpu_R		2485132	0					
ANR	2490531	Identifier	RRR_R		2485132	1					
ANR	2490532	Argument	cpu_FR [ RRR_S ]		2485132	1					
ANR	2490533	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490534	Identifier	cpu_FR		2485132	0					
ANR	2490535	Identifier	RRR_S		2485132	1					
ANR	2490536	Argument	rounding_mode		2485132	2					
ANR	2490537	Identifier	rounding_mode		2485132	0					
ANR	2490538	Argument	scale		2485132	3					
ANR	2490539	Identifier	scale		2485132	0					
ANR	2490540	ElseStatement	else		2485132	0					
ANR	2490541	CompoundStatement		2317:27:42692:42692	2485132	0					
ANR	2490542	ExpressionStatement	"gen_helper_ftoi ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] , rounding_mode , scale )"	2321:24:42790:42889	2485132	0	True				
ANR	2490543	CallExpression	"gen_helper_ftoi ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] , rounding_mode , scale )"		2485132	0					
ANR	2490544	Callee	gen_helper_ftoi		2485132	0					
ANR	2490545	Identifier	gen_helper_ftoi		2485132	0					
ANR	2490546	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2490547	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2490548	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2490549	Identifier	cpu_R		2485132	0					
ANR	2490550	Identifier	RRR_R		2485132	1					
ANR	2490551	Argument	cpu_FR [ RRR_S ]		2485132	1					
ANR	2490552	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490553	Identifier	cpu_FR		2485132	0					
ANR	2490554	Identifier	RRR_S		2485132	1					
ANR	2490555	Argument	rounding_mode		2485132	2					
ANR	2490556	Identifier	rounding_mode		2485132	0					
ANR	2490557	Argument	scale		2485132	3					
ANR	2490558	Identifier	scale		2485132	0					
ANR	2490559	ExpressionStatement	tcg_temp_free ( rounding_mode )	2329:20:42937:42965	2485132	12	True				
ANR	2490560	CallExpression	tcg_temp_free ( rounding_mode )		2485132	0					
ANR	2490561	Callee	tcg_temp_free		2485132	0					
ANR	2490562	Identifier	tcg_temp_free		2485132	0					
ANR	2490563	ArgumentList	rounding_mode		2485132	1					
ANR	2490564	Argument	rounding_mode		2485132	0					
ANR	2490565	Identifier	rounding_mode		2485132	0					
ANR	2490566	ExpressionStatement	tcg_temp_free ( scale )	2331:20:42988:43008	2485132	13	True				
ANR	2490567	CallExpression	tcg_temp_free ( scale )		2485132	0					
ANR	2490568	Callee	tcg_temp_free		2485132	0					
ANR	2490569	Identifier	tcg_temp_free		2485132	0					
ANR	2490570	ArgumentList	scale		2485132	1					
ANR	2490571	Argument	scale		2485132	0					
ANR	2490572	Identifier	scale		2485132	0					
ANR	2490573	BreakStatement	break ;	2335:16:43046:43051	2485132	21	True				
ANR	2490574	Label	case 12 :	2339:12:43068:43075	2485132	22	True				
ANR	2490575	Label	case 13 :	2341:12:43103:43110	2485132	23	True				
ANR	2490576	IfStatement	"if ( gen_window_check1 ( dc , RRR_S ) && gen_check_cpenable ( dc , 0 ) )"		2485132	24					
ANR	2490577	Condition	"gen_window_check1 ( dc , RRR_S ) && gen_check_cpenable ( dc , 0 )"	2343:20:43147:43224	2485132	0	True				
ANR	2490578	AndExpression	"gen_window_check1 ( dc , RRR_S ) && gen_check_cpenable ( dc , 0 )"		2485132	0		&&			
ANR	2490579	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2485132	0					
ANR	2490580	Callee	gen_window_check1		2485132	0					
ANR	2490581	Identifier	gen_window_check1		2485132	0					
ANR	2490582	ArgumentList	dc		2485132	1					
ANR	2490583	Argument	dc		2485132	0					
ANR	2490584	Identifier	dc		2485132	0					
ANR	2490585	Argument	RRR_S		2485132	1					
ANR	2490586	Identifier	RRR_S		2485132	0					
ANR	2490587	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	1					
ANR	2490588	Callee	gen_check_cpenable		2485132	0					
ANR	2490589	Identifier	gen_check_cpenable		2485132	0					
ANR	2490590	ArgumentList	dc		2485132	1					
ANR	2490591	Argument	dc		2485132	0					
ANR	2490592	Identifier	dc		2485132	0					
ANR	2490593	Argument	0		2485132	1					
ANR	2490594	PrimaryExpression	0		2485132	0					
ANR	2490595	CompoundStatement		2345:20:43179:43217	2485132	1					
ANR	2490596	IdentifierDeclStatement	TCGv_i32 scale = tcg_const_i32 ( - RRR_T ) ;	2347:20:43250:43288	2485132	0	True				
ANR	2490597	IdentifierDecl	scale = tcg_const_i32 ( - RRR_T )		2485132	0					
ANR	2490598	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2490599	Identifier	scale		2485132	1					
ANR	2490600	AssignmentExpression	scale = tcg_const_i32 ( - RRR_T )		2485132	2		=			
ANR	2490601	Identifier	scale		2485132	0					
ANR	2490602	CallExpression	tcg_const_i32 ( - RRR_T )		2485132	1					
ANR	2490603	Callee	tcg_const_i32		2485132	0					
ANR	2490604	Identifier	tcg_const_i32		2485132	0					
ANR	2490605	ArgumentList	- RRR_T		2485132	1					
ANR	2490606	Argument	- RRR_T		2485132	0					
ANR	2490607	UnaryOperationExpression	- RRR_T		2485132	0					
ANR	2490608	UnaryOperator	-		2485132	0					
ANR	2490609	Identifier	RRR_T		2485132	1					
ANR	2490610	IfStatement	if ( OP2 == 13 )		2485132	1					
ANR	2490611	Condition	OP2 == 13	2351:24:43317:43325	2485132	0	True				
ANR	2490612	EqualityExpression	OP2 == 13		2485132	0		==			
ANR	2490613	Identifier	OP2		2485132	0					
ANR	2490614	PrimaryExpression	13		2485132	1					
ANR	2490615	CompoundStatement		2349:35:43257:43257	2485132	1					
ANR	2490616	ExpressionStatement	"gen_helper_uitof ( cpu_FR [ RRR_R ] , cpu_env , cpu_R [ RRR_S ] , scale )"	2353:24:43355:43449	2485132	0	True				
ANR	2490617	CallExpression	"gen_helper_uitof ( cpu_FR [ RRR_R ] , cpu_env , cpu_R [ RRR_S ] , scale )"		2485132	0					
ANR	2490618	Callee	gen_helper_uitof		2485132	0					
ANR	2490619	Identifier	gen_helper_uitof		2485132	0					
ANR	2490620	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490621	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490622	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490623	Identifier	cpu_FR		2485132	0					
ANR	2490624	Identifier	RRR_R		2485132	1					
ANR	2490625	Argument	cpu_env		2485132	1					
ANR	2490626	Identifier	cpu_env		2485132	0					
ANR	2490627	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2490628	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2490629	Identifier	cpu_R		2485132	0					
ANR	2490630	Identifier	RRR_S		2485132	1					
ANR	2490631	Argument	scale		2485132	3					
ANR	2490632	Identifier	scale		2485132	0					
ANR	2490633	ElseStatement	else		2485132	0					
ANR	2490634	CompoundStatement		2355:27:43408:43408	2485132	0					
ANR	2490635	ExpressionStatement	"gen_helper_itof ( cpu_FR [ RRR_R ] , cpu_env , cpu_R [ RRR_S ] , scale )"	2359:24:43506:43599	2485132	0	True				
ANR	2490636	CallExpression	"gen_helper_itof ( cpu_FR [ RRR_R ] , cpu_env , cpu_R [ RRR_S ] , scale )"		2485132	0					
ANR	2490637	Callee	gen_helper_itof		2485132	0					
ANR	2490638	Identifier	gen_helper_itof		2485132	0					
ANR	2490639	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490640	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490641	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490642	Identifier	cpu_FR		2485132	0					
ANR	2490643	Identifier	RRR_R		2485132	1					
ANR	2490644	Argument	cpu_env		2485132	1					
ANR	2490645	Identifier	cpu_env		2485132	0					
ANR	2490646	Argument	cpu_R [ RRR_S ]		2485132	2					
ANR	2490647	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2490648	Identifier	cpu_R		2485132	0					
ANR	2490649	Identifier	RRR_S		2485132	1					
ANR	2490650	Argument	scale		2485132	3					
ANR	2490651	Identifier	scale		2485132	0					
ANR	2490652	ExpressionStatement	tcg_temp_free ( scale )	2365:20:43645:43665	2485132	2	True				
ANR	2490653	CallExpression	tcg_temp_free ( scale )		2485132	0					
ANR	2490654	Callee	tcg_temp_free		2485132	0					
ANR	2490655	Identifier	tcg_temp_free		2485132	0					
ANR	2490656	ArgumentList	scale		2485132	1					
ANR	2490657	Argument	scale		2485132	0					
ANR	2490658	Identifier	scale		2485132	0					
ANR	2490659	BreakStatement	break ;	2369:16:43703:43708	2485132	25	True				
ANR	2490660	Label	case 15 :	2373:12:43725:43732	2485132	26	True				
ANR	2490661	SwitchStatement	switch ( RRR_T )		2485132	27					
ANR	2490662	Condition	RRR_T	2375:24:43769:43773	2485132	0	True				
ANR	2490663	Identifier	RRR_T		2485132	0					
ANR	2490664	CompoundStatement		2373:31:43705:43705	2485132	1					
ANR	2490665	Label	case 0 :	2377:16:43795:43801	2485132	0	True				
ANR	2490666	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	1					
ANR	2490667	Condition	"gen_check_cpenable ( dc , 0 )"	2379:24:43839:43863	2485132	0	True				
ANR	2490668	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490669	Callee	gen_check_cpenable		2485132	0					
ANR	2490670	Identifier	gen_check_cpenable		2485132	0					
ANR	2490671	ArgumentList	dc		2485132	1					
ANR	2490672	Argument	dc		2485132	0					
ANR	2490673	Identifier	dc		2485132	0					
ANR	2490674	Argument	0		2485132	1					
ANR	2490675	PrimaryExpression	0		2485132	0					
ANR	2490676	CompoundStatement		2377:51:43795:43795	2485132	1					
ANR	2490677	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"	2381:24:43893:43938	2485132	0	True				
ANR	2490678	CallExpression	"tcg_gen_mov_i32 ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"		2485132	0					
ANR	2490679	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2490680	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2490681	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490682	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490683	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490684	Identifier	cpu_FR		2485132	0					
ANR	2490685	Identifier	RRR_R		2485132	1					
ANR	2490686	Argument	cpu_FR [ RRR_S ]		2485132	1					
ANR	2490687	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490688	Identifier	cpu_FR		2485132	0					
ANR	2490689	Identifier	RRR_S		2485132	1					
ANR	2490690	BreakStatement	break ;	2385:20:43984:43989	2485132	2	True				
ANR	2490691	Label	case 1 :	2389:16:44010:44016	2485132	3	True				
ANR	2490692	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	4					
ANR	2490693	Condition	"gen_check_cpenable ( dc , 0 )"	2391:24:44054:44078	2485132	0	True				
ANR	2490694	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490695	Callee	gen_check_cpenable		2485132	0					
ANR	2490696	Identifier	gen_check_cpenable		2485132	0					
ANR	2490697	ArgumentList	dc		2485132	1					
ANR	2490698	Argument	dc		2485132	0					
ANR	2490699	Identifier	dc		2485132	0					
ANR	2490700	Argument	0		2485132	1					
ANR	2490701	PrimaryExpression	0		2485132	0					
ANR	2490702	CompoundStatement		2389:51:44010:44010	2485132	1					
ANR	2490703	ExpressionStatement	"gen_helper_abs_s ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"	2393:24:44108:44154	2485132	0	True				
ANR	2490704	CallExpression	"gen_helper_abs_s ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"		2485132	0					
ANR	2490705	Callee	gen_helper_abs_s		2485132	0					
ANR	2490706	Identifier	gen_helper_abs_s		2485132	0					
ANR	2490707	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490708	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490709	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490710	Identifier	cpu_FR		2485132	0					
ANR	2490711	Identifier	RRR_R		2485132	1					
ANR	2490712	Argument	cpu_FR [ RRR_S ]		2485132	1					
ANR	2490713	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490714	Identifier	cpu_FR		2485132	0					
ANR	2490715	Identifier	RRR_S		2485132	1					
ANR	2490716	BreakStatement	break ;	2397:20:44200:44205	2485132	5	True				
ANR	2490717	Label	case 4 :	2401:16:44226:44232	2485132	6	True				
ANR	2490718	IfStatement	"if ( gen_window_check1 ( dc , RRR_R ) && gen_check_cpenable ( dc , 0 ) )"		2485132	7					
ANR	2490719	Condition	"gen_window_check1 ( dc , RRR_R ) && gen_check_cpenable ( dc , 0 )"	2403:24:44268:44349	2485132	0	True				
ANR	2490720	AndExpression	"gen_window_check1 ( dc , RRR_R ) && gen_check_cpenable ( dc , 0 )"		2485132	0		&&			
ANR	2490721	CallExpression	"gen_window_check1 ( dc , RRR_R )"		2485132	0					
ANR	2490722	Callee	gen_window_check1		2485132	0					
ANR	2490723	Identifier	gen_window_check1		2485132	0					
ANR	2490724	ArgumentList	dc		2485132	1					
ANR	2490725	Argument	dc		2485132	0					
ANR	2490726	Identifier	dc		2485132	0					
ANR	2490727	Argument	RRR_R		2485132	1					
ANR	2490728	Identifier	RRR_R		2485132	0					
ANR	2490729	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	1					
ANR	2490730	Callee	gen_check_cpenable		2485132	0					
ANR	2490731	Identifier	gen_check_cpenable		2485132	0					
ANR	2490732	ArgumentList	dc		2485132	1					
ANR	2490733	Argument	dc		2485132	0					
ANR	2490734	Identifier	dc		2485132	0					
ANR	2490735	Argument	0		2485132	1					
ANR	2490736	PrimaryExpression	0		2485132	0					
ANR	2490737	CompoundStatement		2403:51:44281:44281	2485132	1					
ANR	2490738	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] )"	2407:24:44379:44423	2485132	0	True				
ANR	2490739	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_R ] , cpu_FR [ RRR_S ] )"		2485132	0					
ANR	2490740	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2490741	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2490742	ArgumentList	cpu_R [ RRR_R ]		2485132	1					
ANR	2490743	Argument	cpu_R [ RRR_R ]		2485132	0					
ANR	2490744	ArrayIndexing	cpu_R [ RRR_R ]		2485132	0					
ANR	2490745	Identifier	cpu_R		2485132	0					
ANR	2490746	Identifier	RRR_R		2485132	1					
ANR	2490747	Argument	cpu_FR [ RRR_S ]		2485132	1					
ANR	2490748	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490749	Identifier	cpu_FR		2485132	0					
ANR	2490750	Identifier	RRR_S		2485132	1					
ANR	2490751	BreakStatement	break ;	2411:20:44469:44474	2485132	8	True				
ANR	2490752	Label	case 5 :	2415:16:44495:44501	2485132	9	True				
ANR	2490753	IfStatement	"if ( gen_window_check1 ( dc , RRR_S ) && gen_check_cpenable ( dc , 0 ) )"		2485132	10					
ANR	2490754	Condition	"gen_window_check1 ( dc , RRR_S ) && gen_check_cpenable ( dc , 0 )"	2417:24:44537:44618	2485132	0	True				
ANR	2490755	AndExpression	"gen_window_check1 ( dc , RRR_S ) && gen_check_cpenable ( dc , 0 )"		2485132	0		&&			
ANR	2490756	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2485132	0					
ANR	2490757	Callee	gen_window_check1		2485132	0					
ANR	2490758	Identifier	gen_window_check1		2485132	0					
ANR	2490759	ArgumentList	dc		2485132	1					
ANR	2490760	Argument	dc		2485132	0					
ANR	2490761	Identifier	dc		2485132	0					
ANR	2490762	Argument	RRR_S		2485132	1					
ANR	2490763	Identifier	RRR_S		2485132	0					
ANR	2490764	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	1					
ANR	2490765	Callee	gen_check_cpenable		2485132	0					
ANR	2490766	Identifier	gen_check_cpenable		2485132	0					
ANR	2490767	ArgumentList	dc		2485132	1					
ANR	2490768	Argument	dc		2485132	0					
ANR	2490769	Identifier	dc		2485132	0					
ANR	2490770	Argument	0		2485132	1					
ANR	2490771	PrimaryExpression	0		2485132	0					
ANR	2490772	CompoundStatement		2417:51:44550:44550	2485132	1					
ANR	2490773	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_FR [ RRR_R ] , cpu_R [ RRR_S ] )"	2421:24:44648:44692	2485132	0	True				
ANR	2490774	CallExpression	"tcg_gen_mov_i32 ( cpu_FR [ RRR_R ] , cpu_R [ RRR_S ] )"		2485132	0					
ANR	2490775	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2490776	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2490777	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490778	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490779	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490780	Identifier	cpu_FR		2485132	0					
ANR	2490781	Identifier	RRR_R		2485132	1					
ANR	2490782	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2490783	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2490784	Identifier	cpu_R		2485132	0					
ANR	2490785	Identifier	RRR_S		2485132	1					
ANR	2490786	BreakStatement	break ;	2425:20:44738:44743	2485132	11	True				
ANR	2490787	Label	case 6 :	2429:16:44764:44770	2485132	12	True				
ANR	2490788	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	13					
ANR	2490789	Condition	"gen_check_cpenable ( dc , 0 )"	2431:24:44808:44832	2485132	0	True				
ANR	2490790	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490791	Callee	gen_check_cpenable		2485132	0					
ANR	2490792	Identifier	gen_check_cpenable		2485132	0					
ANR	2490793	ArgumentList	dc		2485132	1					
ANR	2490794	Argument	dc		2485132	0					
ANR	2490795	Identifier	dc		2485132	0					
ANR	2490796	Argument	0		2485132	1					
ANR	2490797	PrimaryExpression	0		2485132	0					
ANR	2490798	CompoundStatement		2429:51:44764:44764	2485132	1					
ANR	2490799	ExpressionStatement	"gen_helper_neg_s ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"	2433:24:44862:44908	2485132	0	True				
ANR	2490800	CallExpression	"gen_helper_neg_s ( cpu_FR [ RRR_R ] , cpu_FR [ RRR_S ] )"		2485132	0					
ANR	2490801	Callee	gen_helper_neg_s		2485132	0					
ANR	2490802	Identifier	gen_helper_neg_s		2485132	0					
ANR	2490803	ArgumentList	cpu_FR [ RRR_R ]		2485132	1					
ANR	2490804	Argument	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490805	ArrayIndexing	cpu_FR [ RRR_R ]		2485132	0					
ANR	2490806	Identifier	cpu_FR		2485132	0					
ANR	2490807	Identifier	RRR_R		2485132	1					
ANR	2490808	Argument	cpu_FR [ RRR_S ]		2485132	1					
ANR	2490809	ArrayIndexing	cpu_FR [ RRR_S ]		2485132	0					
ANR	2490810	Identifier	cpu_FR		2485132	0					
ANR	2490811	Identifier	RRR_S		2485132	1					
ANR	2490812	BreakStatement	break ;	2437:20:44954:44959	2485132	14	True				
ANR	2490813	Label	default :	2441:16:44980:44987	2485132	15	True				
ANR	2490814	Identifier	default		2485132	0					
ANR	2490815	ExpressionStatement	RESERVED ( )	2443:20:45023:45033	2485132	16	True				
ANR	2490816	CallExpression	RESERVED ( )		2485132	0					
ANR	2490817	Callee	RESERVED		2485132	0					
ANR	2490818	Identifier	RESERVED		2485132	0					
ANR	2490819	ArgumentList			2485132	1					
ANR	2490820	BreakStatement	break ;	2445:20:45056:45061	2485132	17	True				
ANR	2490821	BreakStatement	break ;	2449:16:45099:45104	2485132	28	True				
ANR	2490822	Label	default :	2453:12:45121:45128	2485132	29	True				
ANR	2490823	Identifier	default		2485132	0					
ANR	2490824	ExpressionStatement	RESERVED ( )	2455:16:45160:45170	2485132	30	True				
ANR	2490825	CallExpression	RESERVED ( )		2485132	0					
ANR	2490826	Callee	RESERVED		2485132	0					
ANR	2490827	Identifier	RESERVED		2485132	0					
ANR	2490828	ArgumentList			2485132	1					
ANR	2490829	BreakStatement	break ;	2457:16:45189:45194	2485132	31	True				
ANR	2490830	BreakStatement	break ;	2461:12:45224:45229	2485132	34	True				
ANR	2490831	Label	case 11 :	2465:8:45242:45249	2485132	35	True				
ANR	2490832	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	2467:12:45272:45312	2485132	36	True				
ANR	2490833	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2485132	0					
ANR	2490834	Callee	HAS_OPTION		2485132	0					
ANR	2490835	Identifier	HAS_OPTION		2485132	0					
ANR	2490836	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2485132	1					
ANR	2490837	Argument	XTENSA_OPTION_FP_COPROCESSOR		2485132	0					
ANR	2490838	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2485132	0					
ANR	2490839	Statement	define	2471:1:45318:45323	2485132	37	True				
ANR	2490840	Statement	gen_compare	2471:8:45325:45335	2485132	38	True				
ANR	2490841	Statement	(	2471:19:45336:45336	2485132	39	True				
ANR	2490842	Statement	rel	2471:20:45337:45339	2485132	40	True				
ANR	2490843	Statement	","	2471:23:45340:45340	2485132	41	True				
ANR	2490844	Statement	br	2471:25:45342:45343	2485132	42	True				
ANR	2490845	Statement	","	2471:27:45344:45344	2485132	43	True				
ANR	2490846	Statement	a	2471:29:45346:45346	2485132	44	True				
ANR	2490847	Statement	","	2471:30:45347:45347	2485132	45	True				
ANR	2490848	Statement	b	2471:32:45349:45349	2485132	46	True				
ANR	2490849	Statement	)	2471:33:45350:45350	2485132	47	True				
ANR	2490850	DoStatement	do		2485132	48					
ANR	2490851	CompoundStatement		2471:7:45291:45291	2485132	0					
ANR	2490852	IfStatement	"if ( gen_check_cpenable ( dc , 0 ) )"		2485132	0					
ANR	2490853	Condition	"gen_check_cpenable ( dc , 0 )"	2475:12:45379:45403	2485132	0	True				
ANR	2490854	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	0					
ANR	2490855	Callee	gen_check_cpenable		2485132	0					
ANR	2490856	Identifier	gen_check_cpenable		2485132	0					
ANR	2490857	ArgumentList	dc		2485132	1					
ANR	2490858	Argument	dc		2485132	0					
ANR	2490859	Identifier	dc		2485132	0					
ANR	2490860	Argument	0		2485132	1					
ANR	2490861	PrimaryExpression	0		2485132	0					
ANR	2490862	CompoundStatement		2479:12:45421:45473	2485132	1					
ANR	2490863	IdentifierDeclStatement	TCGv_i32 bit = tcg_const_i32 ( 1 << br ) ;	2477:12:45423:45460	2485132	0	True				
ANR	2490864	IdentifierDecl	bit = tcg_const_i32 ( 1 << br )		2485132	0					
ANR	2490865	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2490866	Identifier	bit		2485132	1					
ANR	2490867	AssignmentExpression	bit = tcg_const_i32 ( 1 << br )		2485132	2		=			
ANR	2490868	Identifier	bit		2485132	0					
ANR	2490869	CallExpression	tcg_const_i32 ( 1 << br )		2485132	1					
ANR	2490870	Callee	tcg_const_i32		2485132	0					
ANR	2490871	Identifier	tcg_const_i32		2485132	0					
ANR	2490872	ArgumentList	1 << br		2485132	1					
ANR	2490873	Argument	1 << br		2485132	0					
ANR	2490874	ShiftExpression	1 << br		2485132	0		<<			
ANR	2490875	PrimaryExpression	1		2485132	0					
ANR	2490876	Identifier	br		2485132	1					
ANR	2490877	IdentifierDeclStatement	"gen_helper_ rel ( cpu_env , bit , cpu_FR [ a ] , cpu_FR [ b ] ) ;"	2481:12:45492:45544	2485132	1	True				
ANR	2490878	IdentifierDecl	"rel ( cpu_env , bit , cpu_FR [ a ] , cpu_FR [ b ] )"		2485132	0					
ANR	2490879	IdentifierDeclType	gen_helper_		2485132	0					
ANR	2490880	Identifier	rel		2485132	1					
ANR	2490881	Expression	"cpu_env , bit , cpu_FR [ a ] , cpu_FR [ b ]"		2485132	2					
ANR	2490882	Identifier	cpu_env		2485132	0					
ANR	2490883	Expression	"bit , cpu_FR [ a ] , cpu_FR [ b ]"		2485132	1					
ANR	2490884	Identifier	bit		2485132	0					
ANR	2490885	Expression	"cpu_FR [ a ] , cpu_FR [ b ]"		2485132	1					
ANR	2490886	ArrayIndexing	cpu_FR [ a ]		2485132	0					
ANR	2490887	Identifier	cpu_FR		2485132	0					
ANR	2490888	Identifier	a		2485132	1					
ANR	2490889	ArrayIndexing	cpu_FR [ b ]		2485132	1					
ANR	2490890	Identifier	cpu_FR		2485132	0					
ANR	2490891	Identifier	b		2485132	1					
ANR	2490892	ExpressionStatement	tcg_temp_free ( bit )	2483:12:45561:45579	2485132	2	True				
ANR	2490893	CallExpression	tcg_temp_free ( bit )		2485132	0					
ANR	2490894	Callee	tcg_temp_free		2485132	0					
ANR	2490895	Identifier	tcg_temp_free		2485132	0					
ANR	2490896	ArgumentList	bit		2485132	1					
ANR	2490897	Argument	bit		2485132	0					
ANR	2490898	Identifier	bit		2485132	0					
ANR	2490899	Condition	0	2487:13:45610:45610	2485132	1	True				
ANR	2490900	PrimaryExpression	0		2485132	0					
ANR	2490901	BreakStatement	break ;	2635:12:48034:48039	2485132	49	True				
ANR	2490902	Label	default :	2639:8:48052:48059	2485132	50	True				
ANR	2490903	Identifier	default		2485132	0					
ANR	2490904	ExpressionStatement	RESERVED ( )	2641:12:48087:48097	2485132	51	True				
ANR	2490905	CallExpression	RESERVED ( )		2485132	0					
ANR	2490906	Callee	RESERVED		2485132	0					
ANR	2490907	Identifier	RESERVED		2485132	0					
ANR	2490908	ArgumentList			2485132	1					
ANR	2490909	BreakStatement	break ;	2643:12:48112:48117	2485132	52	True				
ANR	2490910	BreakStatement	break ;	2647:8:48139:48144	2485132	2	True				
ANR	2490911	Label	case 1 :	2651:4:48153:48159	2485132	3	True				
ANR	2490912	IfStatement	"if ( gen_window_check1 ( dc , RRR_T ) )"		2485132	4					
ANR	2490913	Condition	"gen_window_check1 ( dc , RRR_T )"	2653:12:48183:48210	2485132	0	True				
ANR	2490914	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2485132	0					
ANR	2490915	Callee	gen_window_check1		2485132	0					
ANR	2490916	Identifier	gen_window_check1		2485132	0					
ANR	2490917	ArgumentList	dc		2485132	1					
ANR	2490918	Argument	dc		2485132	0					
ANR	2490919	Identifier	dc		2485132	0					
ANR	2490920	Argument	RRR_T		2485132	1					
ANR	2490921	Identifier	RRR_T		2485132	0					
ANR	2490922	CompoundStatement		2653:12:48157:48354	2485132	1					
ANR	2490923	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) ) ;	2655:12:48228:48425	2485132	0	True				
ANR	2490924	IdentifierDecl	tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2485132	0					
ANR	2490925	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2490926	Identifier	tmp		2485132	1					
ANR	2490927	AssignmentExpression	tmp = tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2485132	2		=			
ANR	2490928	Identifier	tmp		2485132	0					
ANR	2490929	CallExpression	tcg_const_i32 ( ( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) ) )		2485132	1					
ANR	2490930	Callee	tcg_const_i32		2485132	0					
ANR	2490931	Identifier	tcg_const_i32		2485132	0					
ANR	2490932	ArgumentList	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2485132	1					
ANR	2490933	Argument	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2485132	0					
ANR	2490934	AdditiveExpression	( ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 ) ) + ( 0xfffc0000 | ( RI16_IMM16 << 2 ) )		2485132	0		+			
ANR	2490935	ConditionalExpression	( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE ) ? 0 : ( ( dc -> pc + 3 ) & ~3 )		2485132	0					
ANR	2490936	Condition	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2485132	0					
ANR	2490937	BitAndExpression	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2485132	0		&			
ANR	2490938	PtrMemberAccess	dc -> tb -> flags		2485132	0					
ANR	2490939	PtrMemberAccess	dc -> tb		2485132	0					
ANR	2490940	Identifier	dc		2485132	0					
ANR	2490941	Identifier	tb		2485132	1					
ANR	2490942	Identifier	flags		2485132	1					
ANR	2490943	Identifier	XTENSA_TBFLAG_LITBASE		2485132	1					
ANR	2490944	PrimaryExpression	0		2485132	1					
ANR	2490945	BitAndExpression	( dc -> pc + 3 ) & ~3		2485132	2		&			
ANR	2490946	AdditiveExpression	dc -> pc + 3		2485132	0		+			
ANR	2490947	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2490948	Identifier	dc		2485132	0					
ANR	2490949	Identifier	pc		2485132	1					
ANR	2490950	PrimaryExpression	3		2485132	1					
ANR	2490951	Identifier	~3		2485132	1					
ANR	2490952	InclusiveOrExpression	0xfffc0000 | ( RI16_IMM16 << 2 )		2485132	1		|			
ANR	2490953	PrimaryExpression	0xfffc0000		2485132	0					
ANR	2490954	ShiftExpression	RI16_IMM16 << 2		2485132	1		<<			
ANR	2490955	Identifier	RI16_IMM16		2485132	0					
ANR	2490956	PrimaryExpression	2		2485132	1					
ANR	2490957	IfStatement	if ( dc -> tb -> flags & XTENSA_TBFLAG_LITBASE )		2485132	1					
ANR	2490958	Condition	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE	2665:16:48446:48482	2485132	0	True				
ANR	2490959	BitAndExpression	dc -> tb -> flags & XTENSA_TBFLAG_LITBASE		2485132	0		&			
ANR	2490960	PtrMemberAccess	dc -> tb -> flags		2485132	0					
ANR	2490961	PtrMemberAccess	dc -> tb		2485132	0					
ANR	2490962	Identifier	dc		2485132	0					
ANR	2490963	Identifier	tb		2485132	1					
ANR	2490964	Identifier	flags		2485132	1					
ANR	2490965	Identifier	XTENSA_TBFLAG_LITBASE		2485132	1					
ANR	2490966	CompoundStatement		2663:55:48414:48414	2485132	1					
ANR	2490967	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , dc -> litbase )"	2667:16:48504:48542	2485132	0	True				
ANR	2490968	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , dc -> litbase )"		2485132	0					
ANR	2490969	Callee	tcg_gen_add_i32		2485132	0					
ANR	2490970	Identifier	tcg_gen_add_i32		2485132	0					
ANR	2490971	ArgumentList	tmp		2485132	1					
ANR	2490972	Argument	tmp		2485132	0					
ANR	2490973	Identifier	tmp		2485132	0					
ANR	2490974	Argument	tmp		2485132	1					
ANR	2490975	Identifier	tmp		2485132	0					
ANR	2490976	Argument	dc -> litbase		2485132	2					
ANR	2490977	PtrMemberAccess	dc -> litbase		2485132	0					
ANR	2490978	Identifier	dc		2485132	0					
ANR	2490979	Identifier	litbase		2485132	1					
ANR	2490980	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , tmp , dc -> cring )"	2671:12:48572:48620	2485132	2	True				
ANR	2490981	CallExpression	"tcg_gen_qemu_ld32u ( cpu_R [ RRR_T ] , tmp , dc -> cring )"		2485132	0					
ANR	2490982	Callee	tcg_gen_qemu_ld32u		2485132	0					
ANR	2490983	Identifier	tcg_gen_qemu_ld32u		2485132	0					
ANR	2490984	ArgumentList	cpu_R [ RRR_T ]		2485132	1					
ANR	2490985	Argument	cpu_R [ RRR_T ]		2485132	0					
ANR	2490986	ArrayIndexing	cpu_R [ RRR_T ]		2485132	0					
ANR	2490987	Identifier	cpu_R		2485132	0					
ANR	2490988	Identifier	RRR_T		2485132	1					
ANR	2490989	Argument	tmp		2485132	1					
ANR	2490990	Identifier	tmp		2485132	0					
ANR	2490991	Argument	dc -> cring		2485132	2					
ANR	2490992	PtrMemberAccess	dc -> cring		2485132	0					
ANR	2490993	Identifier	dc		2485132	0					
ANR	2490994	Identifier	cring		2485132	1					
ANR	2490995	ExpressionStatement	tcg_temp_free ( tmp )	2673:12:48635:48653	2485132	3	True				
ANR	2490996	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2490997	Callee	tcg_temp_free		2485132	0					
ANR	2490998	Identifier	tcg_temp_free		2485132	0					
ANR	2490999	ArgumentList	tmp		2485132	1					
ANR	2491000	Argument	tmp		2485132	0					
ANR	2491001	Identifier	tmp		2485132	0					
ANR	2491002	BreakStatement	break ;	2677:8:48675:48680	2485132	5	True				
ANR	2491003	Label	case 2 :	2681:4:48689:48695	2485132	6	True				
ANR	2491004	Statement	define	2683:1:48708:48713	2485132	7	True				
ANR	2491005	Statement	gen_load_store	2683:8:48715:48728	2485132	8	True				
ANR	2491006	Statement	(	2683:22:48729:48729	2485132	9	True				
ANR	2491007	Statement	type	2683:23:48730:48733	2485132	10	True				
ANR	2491008	Statement	","	2683:27:48734:48734	2485132	11	True				
ANR	2491009	Statement	shift	2683:29:48736:48740	2485132	12	True				
ANR	2491010	Statement	)	2683:34:48741:48741	2485132	13	True				
ANR	2491011	DoStatement	do		2485132	14					
ANR	2491012	CompoundStatement		2681:39:48675:48675	2485132	0					
ANR	2491013	IfStatement	"if ( gen_window_check2 ( dc , RRI8_S , RRI8_T ) )"		2485132	0					
ANR	2491014	Condition	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	2685:16:48767:48803	2485132	0	True				
ANR	2491015	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2485132	0					
ANR	2491016	Callee	gen_window_check2		2485132	0					
ANR	2491017	Identifier	gen_window_check2		2485132	0					
ANR	2491018	ArgumentList	dc		2485132	1					
ANR	2491019	Argument	dc		2485132	0					
ANR	2491020	Identifier	dc		2485132	0					
ANR	2491021	Argument	RRI8_S		2485132	1					
ANR	2491022	Identifier	RRI8_S		2485132	0					
ANR	2491023	Argument	RRI8_T		2485132	2					
ANR	2491024	Identifier	RRI8_T		2485132	0					
ANR	2491025	CompoundStatement		2697:16:49034:49085	2485132	1					
ANR	2491026	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	2687:16:48827:48861	2485132	0	True				
ANR	2491027	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2485132	0					
ANR	2491028	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2491029	Identifier	addr		2485132	1					
ANR	2491030	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2491031	Identifier	addr		2485132	0					
ANR	2491032	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2491033	Callee	tcg_temp_new_i32		2485132	0					
ANR	2491034	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2491035	ArgumentList			2485132	1					
ANR	2491036	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << shift )"	2691:16:48901:48958	2485132	1	True				
ANR	2491037	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << shift )"		2485132	0					
ANR	2491038	Callee	tcg_gen_addi_i32		2485132	0					
ANR	2491039	Identifier	tcg_gen_addi_i32		2485132	0					
ANR	2491040	ArgumentList	addr		2485132	1					
ANR	2491041	Argument	addr		2485132	0					
ANR	2491042	Identifier	addr		2485132	0					
ANR	2491043	Argument	cpu_R [ RRI8_S ]		2485132	1					
ANR	2491044	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2491045	Identifier	cpu_R		2485132	0					
ANR	2491046	Identifier	RRI8_S		2485132	1					
ANR	2491047	Argument	RRI8_IMM8 << shift		2485132	2					
ANR	2491048	ShiftExpression	RRI8_IMM8 << shift		2485132	0		<<			
ANR	2491049	Identifier	RRI8_IMM8		2485132	0					
ANR	2491050	Identifier	shift		2485132	1					
ANR	2491051	IfStatement	if ( shift )		2485132	2					
ANR	2491052	Condition	shift	2693:20:48983:48987	2485132	0	True				
ANR	2491053	Identifier	shift		2485132	0					
ANR	2491054	CompoundStatement		2691:27:48919:48919	2485132	1					
ANR	2491055	ExpressionStatement	"gen_load_store_alignment ( dc , shift , addr , false )"	2695:20:49015:49063	2485132	0	True				
ANR	2491056	CallExpression	"gen_load_store_alignment ( dc , shift , addr , false )"		2485132	0					
ANR	2491057	Callee	gen_load_store_alignment		2485132	0					
ANR	2491058	Identifier	gen_load_store_alignment		2485132	0					
ANR	2491059	ArgumentList	dc		2485132	1					
ANR	2491060	Argument	dc		2485132	0					
ANR	2491061	Identifier	dc		2485132	0					
ANR	2491062	Argument	shift		2485132	1					
ANR	2491063	Identifier	shift		2485132	0					
ANR	2491064	Argument	addr		2485132	2					
ANR	2491065	Identifier	addr		2485132	0					
ANR	2491066	Argument	false		2485132	3					
ANR	2491067	Identifier	false		2485132	0					
ANR	2491068	IdentifierDeclStatement	"tcg_gen_qemu_ type ( cpu_R [ RRI8_T ] , addr , dc -> cring ) ;"	2699:16:49105:49156	2485132	3	True				
ANR	2491069	IdentifierDecl	"type ( cpu_R [ RRI8_T ] , addr , dc -> cring )"		2485132	0					
ANR	2491070	IdentifierDeclType	tcg_gen_qemu_		2485132	0					
ANR	2491071	Identifier	type		2485132	1					
ANR	2491072	Expression	"cpu_R [ RRI8_T ] , addr , dc -> cring"		2485132	2					
ANR	2491073	ArrayIndexing	cpu_R [ RRI8_T ]		2485132	0					
ANR	2491074	Identifier	cpu_R		2485132	0					
ANR	2491075	Identifier	RRI8_T		2485132	1					
ANR	2491076	Expression	"addr , dc -> cring"		2485132	1					
ANR	2491077	Identifier	addr		2485132	0					
ANR	2491078	PtrMemberAccess	dc -> cring		2485132	1					
ANR	2491079	Identifier	dc		2485132	0					
ANR	2491080	Identifier	cring		2485132	1					
ANR	2491081	ExpressionStatement	tcg_temp_free ( addr )	2701:16:49177:49196	2485132	4	True				
ANR	2491082	CallExpression	tcg_temp_free ( addr )		2485132	0					
ANR	2491083	Callee	tcg_temp_free		2485132	0					
ANR	2491084	Identifier	tcg_temp_free		2485132	0					
ANR	2491085	ArgumentList	addr		2485132	1					
ANR	2491086	Argument	addr		2485132	0					
ANR	2491087	Identifier	addr		2485132	0					
ANR	2491088	Condition	0	2705:17:49235:49235	2485132	1	True				
ANR	2491089	PrimaryExpression	0		2485132	0					
ANR	2491090	BreakStatement	break ;	3267:8:58311:58316	2485132	15	True				
ANR	2491091	Label	case 3 :	3271:4:58325:58331	2485132	16	True				
ANR	2491092	SwitchStatement	switch ( RRI8_R )		2485132	17					
ANR	2491093	Condition	RRI8_R	3273:16:58360:58365	2485132	0	True				
ANR	2491094	Identifier	RRI8_R		2485132	0					
ANR	2491095	CompoundStatement		3271:24:58297:58297	2485132	1					
ANR	2491096	Label	case 0 :	3275:8:58379:58385	2485132	0	True				
ANR	2491097	Label	case 4 :	3277:8:58405:58411	2485132	1	True				
ANR	2491098	Label	case 8 :	3279:8:58431:58437	2485132	2	True				
ANR	2491099	Label	case 12 :	3281:8:58458:58465	2485132	3	True				
ANR	2491100	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )	3283:12:58490:58530	2485132	4	True				
ANR	2491101	CallExpression	HAS_OPTION ( XTENSA_OPTION_FP_COPROCESSOR )		2485132	0					
ANR	2491102	Callee	HAS_OPTION		2485132	0					
ANR	2491103	Identifier	HAS_OPTION		2485132	0					
ANR	2491104	ArgumentList	XTENSA_OPTION_FP_COPROCESSOR		2485132	1					
ANR	2491105	Argument	XTENSA_OPTION_FP_COPROCESSOR		2485132	0					
ANR	2491106	Identifier	XTENSA_OPTION_FP_COPROCESSOR		2485132	0					
ANR	2491107	IfStatement	"if ( gen_window_check1 ( dc , RRI8_S ) && gen_check_cpenable ( dc , 0 ) )"		2485132	5					
ANR	2491108	Condition	"gen_window_check1 ( dc , RRI8_S ) && gen_check_cpenable ( dc , 0 )"	3285:16:58549:58623	2485132	0	True				
ANR	2491109	AndExpression	"gen_window_check1 ( dc , RRI8_S ) && gen_check_cpenable ( dc , 0 )"		2485132	0		&&			
ANR	2491110	CallExpression	"gen_window_check1 ( dc , RRI8_S )"		2485132	0					
ANR	2491111	Callee	gen_window_check1		2485132	0					
ANR	2491112	Identifier	gen_window_check1		2485132	0					
ANR	2491113	ArgumentList	dc		2485132	1					
ANR	2491114	Argument	dc		2485132	0					
ANR	2491115	Identifier	dc		2485132	0					
ANR	2491116	Argument	RRI8_S		2485132	1					
ANR	2491117	Identifier	RRI8_S		2485132	0					
ANR	2491118	CallExpression	"gen_check_cpenable ( dc , 0 )"		2485132	1					
ANR	2491119	Callee	gen_check_cpenable		2485132	0					
ANR	2491120	Identifier	gen_check_cpenable		2485132	0					
ANR	2491121	ArgumentList	dc		2485132	1					
ANR	2491122	Argument	dc		2485132	0					
ANR	2491123	Identifier	dc		2485132	0					
ANR	2491124	Argument	0		2485132	1					
ANR	2491125	PrimaryExpression	0		2485132	0					
ANR	2491126	CompoundStatement		3287:16:58574:58608	2485132	1					
ANR	2491127	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	3289:16:58645:58679	2485132	0	True				
ANR	2491128	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2485132	0					
ANR	2491129	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2491130	Identifier	addr		2485132	1					
ANR	2491131	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2491132	Identifier	addr		2485132	0					
ANR	2491133	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2491134	Callee	tcg_temp_new_i32		2485132	0					
ANR	2491135	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2491136	ArgumentList			2485132	1					
ANR	2491137	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << 2 )"	3291:16:58698:58751	2485132	1	True				
ANR	2491138	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRI8_S ] , RRI8_IMM8 << 2 )"		2485132	0					
ANR	2491139	Callee	tcg_gen_addi_i32		2485132	0					
ANR	2491140	Identifier	tcg_gen_addi_i32		2485132	0					
ANR	2491141	ArgumentList	addr		2485132	1					
ANR	2491142	Argument	addr		2485132	0					
ANR	2491143	Identifier	addr		2485132	0					
ANR	2491144	Argument	cpu_R [ RRI8_S ]		2485132	1					
ANR	2491145	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2491146	Identifier	cpu_R		2485132	0					
ANR	2491147	Identifier	RRI8_S		2485132	1					
ANR	2491148	Argument	RRI8_IMM8 << 2		2485132	2					
ANR	2491149	ShiftExpression	RRI8_IMM8 << 2		2485132	0		<<			
ANR	2491150	Identifier	RRI8_IMM8		2485132	0					
ANR	2491151	PrimaryExpression	2		2485132	1					
ANR	2491152	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , addr , false )"	3293:16:58770:58814	2485132	2	True				
ANR	2491153	CallExpression	"gen_load_store_alignment ( dc , 2 , addr , false )"		2485132	0					
ANR	2491154	Callee	gen_load_store_alignment		2485132	0					
ANR	2491155	Identifier	gen_load_store_alignment		2485132	0					
ANR	2491156	ArgumentList	dc		2485132	1					
ANR	2491157	Argument	dc		2485132	0					
ANR	2491158	Identifier	dc		2485132	0					
ANR	2491159	Argument	2		2485132	1					
ANR	2491160	PrimaryExpression	2		2485132	0					
ANR	2491161	Argument	addr		2485132	2					
ANR	2491162	Identifier	addr		2485132	0					
ANR	2491163	Argument	false		2485132	3					
ANR	2491164	Identifier	false		2485132	0					
ANR	2491165	IfStatement	if ( RRI8_R & 0x4 )		2485132	3					
ANR	2491166	Condition	RRI8_R & 0x4	3295:20:58837:58848	2485132	0	True				
ANR	2491167	BitAndExpression	RRI8_R & 0x4		2485132	0		&			
ANR	2491168	Identifier	RRI8_R		2485132	0					
ANR	2491169	PrimaryExpression	0x4		2485132	1					
ANR	2491170	CompoundStatement		3293:34:58780:58780	2485132	1					
ANR	2491171	ExpressionStatement	"tcg_gen_qemu_st32 ( cpu_FR [ RRI8_T ] , addr , dc -> cring )"	3297:20:58874:58924	2485132	0	True				
ANR	2491172	CallExpression	"tcg_gen_qemu_st32 ( cpu_FR [ RRI8_T ] , addr , dc -> cring )"		2485132	0					
ANR	2491173	Callee	tcg_gen_qemu_st32		2485132	0					
ANR	2491174	Identifier	tcg_gen_qemu_st32		2485132	0					
ANR	2491175	ArgumentList	cpu_FR [ RRI8_T ]		2485132	1					
ANR	2491176	Argument	cpu_FR [ RRI8_T ]		2485132	0					
ANR	2491177	ArrayIndexing	cpu_FR [ RRI8_T ]		2485132	0					
ANR	2491178	Identifier	cpu_FR		2485132	0					
ANR	2491179	Identifier	RRI8_T		2485132	1					
ANR	2491180	Argument	addr		2485132	1					
ANR	2491181	Identifier	addr		2485132	0					
ANR	2491182	Argument	dc -> cring		2485132	2					
ANR	2491183	PtrMemberAccess	dc -> cring		2485132	0					
ANR	2491184	Identifier	dc		2485132	0					
ANR	2491185	Identifier	cring		2485132	1					
ANR	2491186	ElseStatement	else		2485132	0					
ANR	2491187	CompoundStatement		3297:23:58879:58879	2485132	0					
ANR	2491188	ExpressionStatement	"tcg_gen_qemu_ld32u ( cpu_FR [ RRI8_T ] , addr , dc -> cring )"	3301:20:58973:59024	2485132	0	True				
ANR	2491189	CallExpression	"tcg_gen_qemu_ld32u ( cpu_FR [ RRI8_T ] , addr , dc -> cring )"		2485132	0					
ANR	2491190	Callee	tcg_gen_qemu_ld32u		2485132	0					
ANR	2491191	Identifier	tcg_gen_qemu_ld32u		2485132	0					
ANR	2491192	ArgumentList	cpu_FR [ RRI8_T ]		2485132	1					
ANR	2491193	Argument	cpu_FR [ RRI8_T ]		2485132	0					
ANR	2491194	ArrayIndexing	cpu_FR [ RRI8_T ]		2485132	0					
ANR	2491195	Identifier	cpu_FR		2485132	0					
ANR	2491196	Identifier	RRI8_T		2485132	1					
ANR	2491197	Argument	addr		2485132	1					
ANR	2491198	Identifier	addr		2485132	0					
ANR	2491199	Argument	dc -> cring		2485132	2					
ANR	2491200	PtrMemberAccess	dc -> cring		2485132	0					
ANR	2491201	Identifier	dc		2485132	0					
ANR	2491202	Identifier	cring		2485132	1					
ANR	2491203	IfStatement	if ( RRI8_R & 0x8 )		2485132	4					
ANR	2491204	Condition	RRI8_R & 0x8	3305:20:59066:59077	2485132	0	True				
ANR	2491205	BitAndExpression	RRI8_R & 0x8		2485132	0		&			
ANR	2491206	Identifier	RRI8_R		2485132	0					
ANR	2491207	PrimaryExpression	0x8		2485132	1					
ANR	2491208	CompoundStatement		3303:34:59009:59009	2485132	1					
ANR	2491209	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRI8_S ] , addr )"	3307:20:59103:59139	2485132	0	True				
ANR	2491210	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRI8_S ] , addr )"		2485132	0					
ANR	2491211	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2491212	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2491213	ArgumentList	cpu_R [ RRI8_S ]		2485132	1					
ANR	2491214	Argument	cpu_R [ RRI8_S ]		2485132	0					
ANR	2491215	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2491216	Identifier	cpu_R		2485132	0					
ANR	2491217	Identifier	RRI8_S		2485132	1					
ANR	2491218	Argument	addr		2485132	1					
ANR	2491219	Identifier	addr		2485132	0					
ANR	2491220	ExpressionStatement	tcg_temp_free ( addr )	3311:16:59177:59196	2485132	5	True				
ANR	2491221	CallExpression	tcg_temp_free ( addr )		2485132	0					
ANR	2491222	Callee	tcg_temp_free		2485132	0					
ANR	2491223	Identifier	tcg_temp_free		2485132	0					
ANR	2491224	ArgumentList	addr		2485132	1					
ANR	2491225	Argument	addr		2485132	0					
ANR	2491226	Identifier	addr		2485132	0					
ANR	2491227	BreakStatement	break ;	3315:12:59226:59231	2485132	6	True				
ANR	2491228	Label	default :	3319:8:59244:59251	2485132	7	True				
ANR	2491229	Identifier	default		2485132	0					
ANR	2491230	ExpressionStatement	RESERVED ( )	3321:12:59279:59289	2485132	8	True				
ANR	2491231	CallExpression	RESERVED ( )		2485132	0					
ANR	2491232	Callee	RESERVED		2485132	0					
ANR	2491233	Identifier	RESERVED		2485132	0					
ANR	2491234	ArgumentList			2485132	1					
ANR	2491235	BreakStatement	break ;	3323:12:59304:59309	2485132	9	True				
ANR	2491236	BreakStatement	break ;	3327:8:59331:59336	2485132	18	True				
ANR	2491237	Label	case 4 :	3331:4:59345:59351	2485132	19	True				
ANR	2491238	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_MAC16 )	3333:8:59373:59404	2485132	20	True				
ANR	2491239	CallExpression	HAS_OPTION ( XTENSA_OPTION_MAC16 )		2485132	0					
ANR	2491240	Callee	HAS_OPTION		2485132	0					
ANR	2491241	Identifier	HAS_OPTION		2485132	0					
ANR	2491242	ArgumentList	XTENSA_OPTION_MAC16		2485132	1					
ANR	2491243	Argument	XTENSA_OPTION_MAC16		2485132	0					
ANR	2491244	Identifier	XTENSA_OPTION_MAC16		2485132	0					
ANR	2491245	CompoundStatement		3353:12:59679:59701	2485132	21					
ANR	2491246	ClassDefStatement	"enum { MAC16_UMUL = 0x0 , MAC16_MUL = 0x4 , MAC16_MULA = 0x8 , MAC16_MULS = 0xc , MAC16_NONE = 0xf , } op = OP1 & 0xc ;"	3337:12:59430:59641	2485132	0	True				
ANR	2491247	IdentifierDecl	op = OP1 & 0xc		2485132	0					
ANR	2491248	IdentifierDeclType			2485132	0					
ANR	2491249	Identifier	op		2485132	1					
ANR	2491250	AssignmentExpression	op = OP1 & 0xc		2485132	2		=			
ANR	2491251	Identifier	op		2485132	0					
ANR	2491252	BitAndExpression	OP1 & 0xc		2485132	1		&			
ANR	2491253	Identifier	OP1		2485132	0					
ANR	2491254	PrimaryExpression	0xc		2485132	1					
ANR	2491255	IdentifierDeclStatement	bool is_m1_sr = ( OP2 & 0x3 ) == 2 ;	3351:12:59656:59688	2485132	1	True				
ANR	2491256	IdentifierDecl	is_m1_sr = ( OP2 & 0x3 ) == 2		2485132	0					
ANR	2491257	IdentifierDeclType	bool		2485132	0					
ANR	2491258	Identifier	is_m1_sr		2485132	1					
ANR	2491259	AssignmentExpression	is_m1_sr = ( OP2 & 0x3 ) == 2		2485132	2		=			
ANR	2491260	Identifier	is_m1_sr		2485132	0					
ANR	2491261	EqualityExpression	( OP2 & 0x3 ) == 2		2485132	1		==			
ANR	2491262	BitAndExpression	OP2 & 0x3		2485132	0		&			
ANR	2491263	Identifier	OP2		2485132	0					
ANR	2491264	PrimaryExpression	0x3		2485132	1					
ANR	2491265	PrimaryExpression	2		2485132	1					
ANR	2491266	IdentifierDeclStatement	bool is_m2_sr = ( OP2 & 0xc ) == 0 ;	3353:12:59703:59735	2485132	2	True				
ANR	2491267	IdentifierDecl	is_m2_sr = ( OP2 & 0xc ) == 0		2485132	0					
ANR	2491268	IdentifierDeclType	bool		2485132	0					
ANR	2491269	Identifier	is_m2_sr		2485132	1					
ANR	2491270	AssignmentExpression	is_m2_sr = ( OP2 & 0xc ) == 0		2485132	2		=			
ANR	2491271	Identifier	is_m2_sr		2485132	0					
ANR	2491272	EqualityExpression	( OP2 & 0xc ) == 0		2485132	1		==			
ANR	2491273	BitAndExpression	OP2 & 0xc		2485132	0		&			
ANR	2491274	Identifier	OP2		2485132	0					
ANR	2491275	PrimaryExpression	0xc		2485132	1					
ANR	2491276	PrimaryExpression	0		2485132	1					
ANR	2491277	IdentifierDeclStatement	uint32_t ld_offset = 0 ;	3355:12:59750:59772	2485132	3	True				
ANR	2491278	IdentifierDecl	ld_offset = 0		2485132	0					
ANR	2491279	IdentifierDeclType	uint32_t		2485132	0					
ANR	2491280	Identifier	ld_offset		2485132	1					
ANR	2491281	AssignmentExpression	ld_offset = 0		2485132	2		=			
ANR	2491282	Identifier	ld_offset		2485132	0					
ANR	2491283	PrimaryExpression	0		2485132	1					
ANR	2491284	IfStatement	if ( OP2 > 9 )		2485132	4					
ANR	2491285	Condition	OP2 > 9	3359:16:59793:59799	2485132	0	True				
ANR	2491286	RelationalExpression	OP2 > 9		2485132	0		>			
ANR	2491287	Identifier	OP2		2485132	0					
ANR	2491288	PrimaryExpression	9		2485132	1					
ANR	2491289	CompoundStatement		3357:25:59731:59731	2485132	1					
ANR	2491290	ExpressionStatement	RESERVED ( )	3361:16:59821:59831	2485132	0	True				
ANR	2491291	CallExpression	RESERVED ( )		2485132	0					
ANR	2491292	Callee	RESERVED		2485132	0					
ANR	2491293	Identifier	RESERVED		2485132	0					
ANR	2491294	ArgumentList			2485132	1					
ANR	2491295	SwitchStatement	switch ( OP2 & 2 )		2485132	5					
ANR	2491296	Condition	OP2 & 2	3367:20:59871:59877	2485132	0	True				
ANR	2491297	BitAndExpression	OP2 & 2		2485132	0		&			
ANR	2491298	Identifier	OP2		2485132	0					
ANR	2491299	PrimaryExpression	2		2485132	1					
ANR	2491300	CompoundStatement		3365:29:59809:59809	2485132	1					
ANR	2491301	Label	case 0 :	3369:12:59895:59901	2485132	0	True				
ANR	2491302	ExpressionStatement	is_m1_sr = true	3371:16:59936:59951	2485132	1	True				
ANR	2491303	AssignmentExpression	is_m1_sr = true		2485132	0		=			
ANR	2491304	Identifier	is_m1_sr		2485132	0					
ANR	2491305	Identifier	true		2485132	1					
ANR	2491306	ExpressionStatement	ld_offset = ( OP2 & 1 ) ? - 4 : 4	3373:16:59970:60000	2485132	2	True				
ANR	2491307	AssignmentExpression	ld_offset = ( OP2 & 1 ) ? - 4 : 4		2485132	0		=			
ANR	2491308	Identifier	ld_offset		2485132	0					
ANR	2491309	ConditionalExpression	( OP2 & 1 ) ? - 4 : 4		2485132	1					
ANR	2491310	Condition	OP2 & 1		2485132	0					
ANR	2491311	BitAndExpression	OP2 & 1		2485132	0		&			
ANR	2491312	Identifier	OP2		2485132	0					
ANR	2491313	PrimaryExpression	1		2485132	1					
ANR	2491314	UnaryOperationExpression	- 4		2485132	1					
ANR	2491315	UnaryOperator	-		2485132	0					
ANR	2491316	PrimaryExpression	4		2485132	1					
ANR	2491317	PrimaryExpression	4		2485132	2					
ANR	2491318	IfStatement	if ( OP2 >= 8 )		2485132	3					
ANR	2491319	Condition	OP2 >= 8	3377:20:60025:60032	2485132	0	True				
ANR	2491320	RelationalExpression	OP2 >= 8		2485132	0		>=			
ANR	2491321	Identifier	OP2		2485132	0					
ANR	2491322	PrimaryExpression	8		2485132	1					
ANR	2491323	CompoundStatement		3375:30:59964:59964	2485132	1					
ANR	2491324	IfStatement	if ( OP1 == 0 )		2485132	0					
ANR	2491325	Condition	OP1 == 0	3379:24:60076:60083	2485132	0	True				
ANR	2491326	EqualityExpression	OP1 == 0		2485132	0		==			
ANR	2491327	Identifier	OP1		2485132	0					
ANR	2491328	PrimaryExpression	0		2485132	1					
ANR	2491329	CompoundStatement		3377:34:60015:60015	2485132	1					
ANR	2491330	ExpressionStatement	op = MAC16_NONE	3381:24:60129:60144	2485132	0	True				
ANR	2491331	AssignmentExpression	op = MAC16_NONE		2485132	0		=			
ANR	2491332	Identifier	op		2485132	0					
ANR	2491333	Identifier	MAC16_NONE		2485132	1					
ANR	2491334	ElseStatement	else		2485132	0					
ANR	2491335	CompoundStatement		3381:27:60103:60103	2485132	0					
ANR	2491336	ExpressionStatement	RESERVED ( )	3385:24:60201:60211	2485132	0	True				
ANR	2491337	CallExpression	RESERVED ( )		2485132	0					
ANR	2491338	Callee	RESERVED		2485132	0					
ANR	2491339	Identifier	RESERVED		2485132	0					
ANR	2491340	ArgumentList			2485132	1					
ANR	2491341	ElseStatement	else		2485132	0					
ANR	2491342	IfStatement	if ( op != MAC16_MULA )		2485132	0					
ANR	2491343	Condition	op != MAC16_MULA	3389:27:60264:60279	2485132	0	True				
ANR	2491344	EqualityExpression	op != MAC16_MULA		2485132	0		!=			
ANR	2491345	Identifier	op		2485132	0					
ANR	2491346	Identifier	MAC16_MULA		2485132	1					
ANR	2491347	CompoundStatement		3387:45:60211:60211	2485132	1					
ANR	2491348	ExpressionStatement	RESERVED ( )	3391:20:60330:60340	2485132	0	True				
ANR	2491349	CallExpression	RESERVED ( )		2485132	0					
ANR	2491350	Callee	RESERVED		2485132	0					
ANR	2491351	Identifier	RESERVED		2485132	0					
ANR	2491352	ArgumentList			2485132	1					
ANR	2491353	BreakStatement	break ;	3395:16:60378:60383	2485132	4	True				
ANR	2491354	Label	case 2 :	3399:12:60400:60406	2485132	5	True				
ANR	2491355	IfStatement	if ( op == MAC16_UMUL && OP2 != 7 )		2485132	6					
ANR	2491356	Condition	op == MAC16_UMUL && OP2 != 7	3401:20:60445:60472	2485132	0	True				
ANR	2491357	AndExpression	op == MAC16_UMUL && OP2 != 7		2485132	0		&&			
ANR	2491358	EqualityExpression	op == MAC16_UMUL		2485132	0		==			
ANR	2491359	Identifier	op		2485132	0					
ANR	2491360	Identifier	MAC16_UMUL		2485132	1					
ANR	2491361	EqualityExpression	OP2 != 7		2485132	1		!=			
ANR	2491362	Identifier	OP2		2485132	0					
ANR	2491363	PrimaryExpression	7		2485132	1					
ANR	2491364	CompoundStatement		3399:50:60404:60404	2485132	1					
ANR	2491365	ExpressionStatement	RESERVED ( )	3403:20:60521:60531	2485132	0	True				
ANR	2491366	CallExpression	RESERVED ( )		2485132	0					
ANR	2491367	Callee	RESERVED		2485132	0					
ANR	2491368	Identifier	RESERVED		2485132	0					
ANR	2491369	ArgumentList			2485132	1					
ANR	2491370	BreakStatement	break ;	3407:16:60569:60574	2485132	7	True				
ANR	2491371	IfStatement	if ( op != MAC16_NONE )		2485132	6					
ANR	2491372	Condition	op != MAC16_NONE	3413:16:60610:60625	2485132	0	True				
ANR	2491373	EqualityExpression	op != MAC16_NONE		2485132	0		!=			
ANR	2491374	Identifier	op		2485132	0					
ANR	2491375	Identifier	MAC16_NONE		2485132	1					
ANR	2491376	CompoundStatement		3411:34:60557:60557	2485132	1					
ANR	2491377	IfStatement	"if ( ! is_m1_sr && ! gen_window_check1 ( dc , RRR_S ) )"		2485132	0					
ANR	2491378	Condition	"! is_m1_sr && ! gen_window_check1 ( dc , RRR_S )"	3415:20:60651:60692	2485132	0	True				
ANR	2491379	AndExpression	"! is_m1_sr && ! gen_window_check1 ( dc , RRR_S )"		2485132	0		&&			
ANR	2491380	UnaryOperationExpression	! is_m1_sr		2485132	0					
ANR	2491381	UnaryOperator	!		2485132	0					
ANR	2491382	Identifier	is_m1_sr		2485132	1					
ANR	2491383	UnaryOperationExpression	"! gen_window_check1 ( dc , RRR_S )"		2485132	1					
ANR	2491384	UnaryOperator	!		2485132	0					
ANR	2491385	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2485132	1					
ANR	2491386	Callee	gen_window_check1		2485132	0					
ANR	2491387	Identifier	gen_window_check1		2485132	0					
ANR	2491388	ArgumentList	dc		2485132	1					
ANR	2491389	Argument	dc		2485132	0					
ANR	2491390	Identifier	dc		2485132	0					
ANR	2491391	Argument	RRR_S		2485132	1					
ANR	2491392	Identifier	RRR_S		2485132	0					
ANR	2491393	CompoundStatement		3413:64:60624:60624	2485132	1					
ANR	2491394	BreakStatement	break ;	3417:20:60718:60723	2485132	0	True				
ANR	2491395	IfStatement	"if ( ! is_m2_sr && ! gen_window_check1 ( dc , RRR_T ) )"		2485132	1					
ANR	2491396	Condition	"! is_m2_sr && ! gen_window_check1 ( dc , RRR_T )"	3421:20:60765:60806	2485132	0	True				
ANR	2491397	AndExpression	"! is_m2_sr && ! gen_window_check1 ( dc , RRR_T )"		2485132	0		&&			
ANR	2491398	UnaryOperationExpression	! is_m2_sr		2485132	0					
ANR	2491399	UnaryOperator	!		2485132	0					
ANR	2491400	Identifier	is_m2_sr		2485132	1					
ANR	2491401	UnaryOperationExpression	"! gen_window_check1 ( dc , RRR_T )"		2485132	1					
ANR	2491402	UnaryOperator	!		2485132	0					
ANR	2491403	CallExpression	"gen_window_check1 ( dc , RRR_T )"		2485132	1					
ANR	2491404	Callee	gen_window_check1		2485132	0					
ANR	2491405	Identifier	gen_window_check1		2485132	0					
ANR	2491406	ArgumentList	dc		2485132	1					
ANR	2491407	Argument	dc		2485132	0					
ANR	2491408	Identifier	dc		2485132	0					
ANR	2491409	Argument	RRR_T		2485132	1					
ANR	2491410	Identifier	RRR_T		2485132	0					
ANR	2491411	CompoundStatement		3419:64:60738:60738	2485132	1					
ANR	2491412	BreakStatement	break ;	3423:20:60832:60837	2485132	0	True				
ANR	2491413	IfStatement	"if ( ld_offset && ! gen_window_check1 ( dc , RRR_S ) )"		2485132	7					
ANR	2491414	Condition	"ld_offset && ! gen_window_check1 ( dc , RRR_S )"	3431:16:60892:60933	2485132	0	True				
ANR	2491415	AndExpression	"ld_offset && ! gen_window_check1 ( dc , RRR_S )"		2485132	0		&&			
ANR	2491416	Identifier	ld_offset		2485132	0					
ANR	2491417	UnaryOperationExpression	"! gen_window_check1 ( dc , RRR_S )"		2485132	1					
ANR	2491418	UnaryOperator	!		2485132	0					
ANR	2491419	CallExpression	"gen_window_check1 ( dc , RRR_S )"		2485132	1					
ANR	2491420	Callee	gen_window_check1		2485132	0					
ANR	2491421	Identifier	gen_window_check1		2485132	0					
ANR	2491422	ArgumentList	dc		2485132	1					
ANR	2491423	Argument	dc		2485132	0					
ANR	2491424	Identifier	dc		2485132	0					
ANR	2491425	Argument	RRR_S		2485132	1					
ANR	2491426	Identifier	RRR_S		2485132	0					
ANR	2491427	CompoundStatement		3429:60:60865:60865	2485132	1					
ANR	2491428	BreakStatement	break ;	3433:16:60955:60960	2485132	0	True				
ANR	2491429	CompoundStatement		3441:16:60994:61029	2485132	8					
ANR	2491430	IdentifierDeclStatement	TCGv_i32 vaddr = tcg_temp_new_i32 ( ) ;	3441:16:61011:61046	2485132	0	True				
ANR	2491431	IdentifierDecl	vaddr = tcg_temp_new_i32 ( )		2485132	0					
ANR	2491432	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2491433	Identifier	vaddr		2485132	1					
ANR	2491434	AssignmentExpression	vaddr = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2491435	Identifier	vaddr		2485132	0					
ANR	2491436	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2491437	Callee	tcg_temp_new_i32		2485132	0					
ANR	2491438	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2491439	ArgumentList			2485132	1					
ANR	2491440	IdentifierDeclStatement	TCGv_i32 mem32 = tcg_temp_new_i32 ( ) ;	3443:16:61065:61100	2485132	1	True				
ANR	2491441	IdentifierDecl	mem32 = tcg_temp_new_i32 ( )		2485132	0					
ANR	2491442	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2491443	Identifier	mem32		2485132	1					
ANR	2491444	AssignmentExpression	mem32 = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2491445	Identifier	mem32		2485132	0					
ANR	2491446	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2491447	Callee	tcg_temp_new_i32		2485132	0					
ANR	2491448	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2491449	ArgumentList			2485132	1					
ANR	2491450	IfStatement	if ( ld_offset )		2485132	2					
ANR	2491451	Condition	ld_offset	3447:20:61125:61133	2485132	0	True				
ANR	2491452	Identifier	ld_offset		2485132	0					
ANR	2491453	CompoundStatement		3445:31:61065:61065	2485132	1					
ANR	2491454	ExpressionStatement	"tcg_gen_addi_i32 ( vaddr , cpu_R [ RRR_S ] , ld_offset )"	3449:20:61159:61207	2485132	0	True				
ANR	2491455	CallExpression	"tcg_gen_addi_i32 ( vaddr , cpu_R [ RRR_S ] , ld_offset )"		2485132	0					
ANR	2491456	Callee	tcg_gen_addi_i32		2485132	0					
ANR	2491457	Identifier	tcg_gen_addi_i32		2485132	0					
ANR	2491458	ArgumentList	vaddr		2485132	1					
ANR	2491459	Argument	vaddr		2485132	0					
ANR	2491460	Identifier	vaddr		2485132	0					
ANR	2491461	Argument	cpu_R [ RRR_S ]		2485132	1					
ANR	2491462	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2491463	Identifier	cpu_R		2485132	0					
ANR	2491464	Identifier	RRR_S		2485132	1					
ANR	2491465	Argument	ld_offset		2485132	2					
ANR	2491466	Identifier	ld_offset		2485132	0					
ANR	2491467	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , vaddr , false )"	3451:20:61230:61275	2485132	1	True				
ANR	2491468	CallExpression	"gen_load_store_alignment ( dc , 2 , vaddr , false )"		2485132	0					
ANR	2491469	Callee	gen_load_store_alignment		2485132	0					
ANR	2491470	Identifier	gen_load_store_alignment		2485132	0					
ANR	2491471	ArgumentList	dc		2485132	1					
ANR	2491472	Argument	dc		2485132	0					
ANR	2491473	Identifier	dc		2485132	0					
ANR	2491474	Argument	2		2485132	1					
ANR	2491475	PrimaryExpression	2		2485132	0					
ANR	2491476	Argument	vaddr		2485132	2					
ANR	2491477	Identifier	vaddr		2485132	0					
ANR	2491478	Argument	false		2485132	3					
ANR	2491479	Identifier	false		2485132	0					
ANR	2491480	ExpressionStatement	"tcg_gen_qemu_ld32u ( mem32 , vaddr , dc -> cring )"	3453:20:61298:61341	2485132	2	True				
ANR	2491481	CallExpression	"tcg_gen_qemu_ld32u ( mem32 , vaddr , dc -> cring )"		2485132	0					
ANR	2491482	Callee	tcg_gen_qemu_ld32u		2485132	0					
ANR	2491483	Identifier	tcg_gen_qemu_ld32u		2485132	0					
ANR	2491484	ArgumentList	mem32		2485132	1					
ANR	2491485	Argument	mem32		2485132	0					
ANR	2491486	Identifier	mem32		2485132	0					
ANR	2491487	Argument	vaddr		2485132	1					
ANR	2491488	Identifier	vaddr		2485132	0					
ANR	2491489	Argument	dc -> cring		2485132	2					
ANR	2491490	PtrMemberAccess	dc -> cring		2485132	0					
ANR	2491491	Identifier	dc		2485132	0					
ANR	2491492	Identifier	cring		2485132	1					
ANR	2491493	IfStatement	if ( op != MAC16_NONE )		2485132	3					
ANR	2491494	Condition	op != MAC16_NONE	3457:20:61383:61398	2485132	0	True				
ANR	2491495	EqualityExpression	op != MAC16_NONE		2485132	0		!=			
ANR	2491496	Identifier	op		2485132	0					
ANR	2491497	Identifier	MAC16_NONE		2485132	1					
ANR	2491498	CompoundStatement		3463:20:61533:61694	2485132	1					
ANR	2491499	IdentifierDeclStatement	"TCGv_i32 m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL ) ;"	3459:20:61424:61581	2485132	0	True				
ANR	2491500	IdentifierDecl	"m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2485132	0					
ANR	2491501	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2491502	Identifier	m1		2485132	1					
ANR	2491503	AssignmentExpression	"m1 = gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2485132	2		=			
ANR	2491504	Identifier	m1		2485132	0					
ANR	2491505	CallExpression	"gen_mac16_m ( is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ] , OP1 & 1 , op == MAC16_UMUL )"		2485132	1					
ANR	2491506	Callee	gen_mac16_m		2485132	0					
ANR	2491507	Identifier	gen_mac16_m		2485132	0					
ANR	2491508	ArgumentList	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2485132	1					
ANR	2491509	Argument	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2485132	0					
ANR	2491510	ConditionalExpression	is_m1_sr ? cpu_SR [ MR + RRR_X ] : cpu_R [ RRR_S ]		2485132	0					
ANR	2491511	Condition	is_m1_sr		2485132	0					
ANR	2491512	Identifier	is_m1_sr		2485132	0					
ANR	2491513	ArrayIndexing	cpu_SR [ MR + RRR_X ]		2485132	1					
ANR	2491514	Identifier	cpu_SR		2485132	0					
ANR	2491515	AdditiveExpression	MR + RRR_X		2485132	1		+			
ANR	2491516	Identifier	MR		2485132	0					
ANR	2491517	Identifier	RRR_X		2485132	1					
ANR	2491518	ArrayIndexing	cpu_R [ RRR_S ]		2485132	2					
ANR	2491519	Identifier	cpu_R		2485132	0					
ANR	2491520	Identifier	RRR_S		2485132	1					
ANR	2491521	Argument	OP1 & 1		2485132	1					
ANR	2491522	BitAndExpression	OP1 & 1		2485132	0		&			
ANR	2491523	Identifier	OP1		2485132	0					
ANR	2491524	PrimaryExpression	1		2485132	1					
ANR	2491525	Argument	op == MAC16_UMUL		2485132	2					
ANR	2491526	EqualityExpression	op == MAC16_UMUL		2485132	0		==			
ANR	2491527	Identifier	op		2485132	0					
ANR	2491528	Identifier	MAC16_UMUL		2485132	1					
ANR	2491529	IdentifierDeclStatement	"TCGv_i32 m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL ) ;"	3465:20:61604:61765	2485132	1	True				
ANR	2491530	IdentifierDecl	"m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2485132	0					
ANR	2491531	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2491532	Identifier	m2		2485132	1					
ANR	2491533	AssignmentExpression	"m2 = gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2485132	2		=			
ANR	2491534	Identifier	m2		2485132	0					
ANR	2491535	CallExpression	"gen_mac16_m ( is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ] , OP1 & 2 , op == MAC16_UMUL )"		2485132	1					
ANR	2491536	Callee	gen_mac16_m		2485132	0					
ANR	2491537	Identifier	gen_mac16_m		2485132	0					
ANR	2491538	ArgumentList	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2485132	1					
ANR	2491539	Argument	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2485132	0					
ANR	2491540	ConditionalExpression	is_m2_sr ? cpu_SR [ MR + 2 + RRR_Y ] : cpu_R [ RRR_T ]		2485132	0					
ANR	2491541	Condition	is_m2_sr		2485132	0					
ANR	2491542	Identifier	is_m2_sr		2485132	0					
ANR	2491543	ArrayIndexing	cpu_SR [ MR + 2 + RRR_Y ]		2485132	1					
ANR	2491544	Identifier	cpu_SR		2485132	0					
ANR	2491545	AdditiveExpression	MR + 2 + RRR_Y		2485132	1		+			
ANR	2491546	Identifier	MR		2485132	0					
ANR	2491547	AdditiveExpression	2 + RRR_Y		2485132	1		+			
ANR	2491548	PrimaryExpression	2		2485132	0					
ANR	2491549	Identifier	RRR_Y		2485132	1					
ANR	2491550	ArrayIndexing	cpu_R [ RRR_T ]		2485132	2					
ANR	2491551	Identifier	cpu_R		2485132	0					
ANR	2491552	Identifier	RRR_T		2485132	1					
ANR	2491553	Argument	OP1 & 2		2485132	1					
ANR	2491554	BitAndExpression	OP1 & 2		2485132	0		&			
ANR	2491555	Identifier	OP1		2485132	0					
ANR	2491556	PrimaryExpression	2		2485132	1					
ANR	2491557	Argument	op == MAC16_UMUL		2485132	2					
ANR	2491558	EqualityExpression	op == MAC16_UMUL		2485132	0		==			
ANR	2491559	Identifier	op		2485132	0					
ANR	2491560	Identifier	MAC16_UMUL		2485132	1					
ANR	2491561	IfStatement	if ( op == MAC16_MUL || op == MAC16_UMUL )		2485132	2					
ANR	2491562	Condition	op == MAC16_MUL || op == MAC16_UMUL	3473:24:61794:61828	2485132	0	True				
ANR	2491563	OrExpression	op == MAC16_MUL || op == MAC16_UMUL		2485132	0		||			
ANR	2491564	EqualityExpression	op == MAC16_MUL		2485132	0		==			
ANR	2491565	Identifier	op		2485132	0					
ANR	2491566	Identifier	MAC16_MUL		2485132	1					
ANR	2491567	EqualityExpression	op == MAC16_UMUL		2485132	1		==			
ANR	2491568	Identifier	op		2485132	0					
ANR	2491569	Identifier	MAC16_UMUL		2485132	1					
ANR	2491570	CompoundStatement		3471:61:61760:61760	2485132	1					
ANR	2491571	ExpressionStatement	"tcg_gen_mul_i32 ( cpu_SR [ ACCLO ] , m1 , m2 )"	3475:24:61858:61896	2485132	0	True				
ANR	2491572	CallExpression	"tcg_gen_mul_i32 ( cpu_SR [ ACCLO ] , m1 , m2 )"		2485132	0					
ANR	2491573	Callee	tcg_gen_mul_i32		2485132	0					
ANR	2491574	Identifier	tcg_gen_mul_i32		2485132	0					
ANR	2491575	ArgumentList	cpu_SR [ ACCLO ]		2485132	1					
ANR	2491576	Argument	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491577	ArrayIndexing	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491578	Identifier	cpu_SR		2485132	0					
ANR	2491579	Identifier	ACCLO		2485132	1					
ANR	2491580	Argument	m1		2485132	1					
ANR	2491581	Identifier	m1		2485132	0					
ANR	2491582	Argument	m2		2485132	2					
ANR	2491583	Identifier	m2		2485132	0					
ANR	2491584	IfStatement	if ( op == MAC16_UMUL )		2485132	1					
ANR	2491585	Condition	op == MAC16_UMUL	3477:28:61927:61942	2485132	0	True				
ANR	2491586	EqualityExpression	op == MAC16_UMUL		2485132	0		==			
ANR	2491587	Identifier	op		2485132	0					
ANR	2491588	Identifier	MAC16_UMUL		2485132	1					
ANR	2491589	CompoundStatement		3475:46:61874:61874	2485132	1					
ANR	2491590	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_SR [ ACCHI ] , 0 )"	3479:28:61976:62010	2485132	0	True				
ANR	2491591	CallExpression	"tcg_gen_movi_i32 ( cpu_SR [ ACCHI ] , 0 )"		2485132	0					
ANR	2491592	Callee	tcg_gen_movi_i32		2485132	0					
ANR	2491593	Identifier	tcg_gen_movi_i32		2485132	0					
ANR	2491594	ArgumentList	cpu_SR [ ACCHI ]		2485132	1					
ANR	2491595	Argument	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491596	ArrayIndexing	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491597	Identifier	cpu_SR		2485132	0					
ANR	2491598	Identifier	ACCHI		2485132	1					
ANR	2491599	Argument	0		2485132	1					
ANR	2491600	PrimaryExpression	0		2485132	0					
ANR	2491601	ElseStatement	else		2485132	0					
ANR	2491602	CompoundStatement		3479:31:61973:61973	2485132	0					
ANR	2491603	ExpressionStatement	"tcg_gen_sari_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , 31 )"	3483:28:62075:62125	2485132	0	True				
ANR	2491604	CallExpression	"tcg_gen_sari_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , 31 )"		2485132	0					
ANR	2491605	Callee	tcg_gen_sari_i32		2485132	0					
ANR	2491606	Identifier	tcg_gen_sari_i32		2485132	0					
ANR	2491607	ArgumentList	cpu_SR [ ACCHI ]		2485132	1					
ANR	2491608	Argument	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491609	ArrayIndexing	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491610	Identifier	cpu_SR		2485132	0					
ANR	2491611	Identifier	ACCHI		2485132	1					
ANR	2491612	Argument	cpu_SR [ ACCLO ]		2485132	1					
ANR	2491613	ArrayIndexing	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491614	Identifier	cpu_SR		2485132	0					
ANR	2491615	Identifier	ACCLO		2485132	1					
ANR	2491616	Argument	31		2485132	2					
ANR	2491617	PrimaryExpression	31		2485132	0					
ANR	2491618	ElseStatement	else		2485132	0					
ANR	2491619	CompoundStatement		3489:24:62197:62229	2485132	0					
ANR	2491620	IdentifierDeclStatement	TCGv_i32 lo = tcg_temp_new_i32 ( ) ;	3489:24:62209:62241	2485132	0	True				
ANR	2491621	IdentifierDecl	lo = tcg_temp_new_i32 ( )		2485132	0					
ANR	2491622	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2491623	Identifier	lo		2485132	1					
ANR	2491624	AssignmentExpression	lo = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2491625	Identifier	lo		2485132	0					
ANR	2491626	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2491627	Callee	tcg_temp_new_i32		2485132	0					
ANR	2491628	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2491629	ArgumentList			2485132	1					
ANR	2491630	IdentifierDeclStatement	TCGv_i32 hi = tcg_temp_new_i32 ( ) ;	3491:24:62268:62300	2485132	1	True				
ANR	2491631	IdentifierDecl	hi = tcg_temp_new_i32 ( )		2485132	0					
ANR	2491632	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2491633	Identifier	hi		2485132	1					
ANR	2491634	AssignmentExpression	hi = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2491635	Identifier	hi		2485132	0					
ANR	2491636	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2491637	Callee	tcg_temp_new_i32		2485132	0					
ANR	2491638	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2491639	ArgumentList			2485132	1					
ANR	2491640	ExpressionStatement	"tcg_gen_mul_i32 ( lo , m1 , m2 )"	3495:24:62329:62356	2485132	2	True				
ANR	2491641	CallExpression	"tcg_gen_mul_i32 ( lo , m1 , m2 )"		2485132	0					
ANR	2491642	Callee	tcg_gen_mul_i32		2485132	0					
ANR	2491643	Identifier	tcg_gen_mul_i32		2485132	0					
ANR	2491644	ArgumentList	lo		2485132	1					
ANR	2491645	Argument	lo		2485132	0					
ANR	2491646	Identifier	lo		2485132	0					
ANR	2491647	Argument	m1		2485132	1					
ANR	2491648	Identifier	m1		2485132	0					
ANR	2491649	Argument	m2		2485132	2					
ANR	2491650	Identifier	m2		2485132	0					
ANR	2491651	ExpressionStatement	"tcg_gen_sari_i32 ( hi , lo , 31 )"	3497:24:62383:62411	2485132	3	True				
ANR	2491652	CallExpression	"tcg_gen_sari_i32 ( hi , lo , 31 )"		2485132	0					
ANR	2491653	Callee	tcg_gen_sari_i32		2485132	0					
ANR	2491654	Identifier	tcg_gen_sari_i32		2485132	0					
ANR	2491655	ArgumentList	hi		2485132	1					
ANR	2491656	Argument	hi		2485132	0					
ANR	2491657	Identifier	hi		2485132	0					
ANR	2491658	Argument	lo		2485132	1					
ANR	2491659	Identifier	lo		2485132	0					
ANR	2491660	Argument	31		2485132	2					
ANR	2491661	PrimaryExpression	31		2485132	0					
ANR	2491662	IfStatement	if ( op == MAC16_MULA )		2485132	4					
ANR	2491663	Condition	op == MAC16_MULA	3499:28:62442:62457	2485132	0	True				
ANR	2491664	EqualityExpression	op == MAC16_MULA		2485132	0		==			
ANR	2491665	Identifier	op		2485132	0					
ANR	2491666	Identifier	MAC16_MULA		2485132	1					
ANR	2491667	CompoundStatement		3497:46:62389:62389	2485132	1					
ANR	2491668	ExpressionStatement	"tcg_gen_add2_i32 ( cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] , lo , hi )"	3501:28:62491:62667	2485132	0	True				
ANR	2491669	CallExpression	"tcg_gen_add2_i32 ( cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] , lo , hi )"		2485132	0					
ANR	2491670	Callee	tcg_gen_add2_i32		2485132	0					
ANR	2491671	Identifier	tcg_gen_add2_i32		2485132	0					
ANR	2491672	ArgumentList	cpu_SR [ ACCLO ]		2485132	1					
ANR	2491673	Argument	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491674	ArrayIndexing	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491675	Identifier	cpu_SR		2485132	0					
ANR	2491676	Identifier	ACCLO		2485132	1					
ANR	2491677	Argument	cpu_SR [ ACCHI ]		2485132	1					
ANR	2491678	ArrayIndexing	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491679	Identifier	cpu_SR		2485132	0					
ANR	2491680	Identifier	ACCHI		2485132	1					
ANR	2491681	Argument	cpu_SR [ ACCLO ]		2485132	2					
ANR	2491682	ArrayIndexing	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491683	Identifier	cpu_SR		2485132	0					
ANR	2491684	Identifier	ACCLO		2485132	1					
ANR	2491685	Argument	cpu_SR [ ACCHI ]		2485132	3					
ANR	2491686	ArrayIndexing	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491687	Identifier	cpu_SR		2485132	0					
ANR	2491688	Identifier	ACCHI		2485132	1					
ANR	2491689	Argument	lo		2485132	4					
ANR	2491690	Identifier	lo		2485132	0					
ANR	2491691	Argument	hi		2485132	5					
ANR	2491692	Identifier	hi		2485132	0					
ANR	2491693	ElseStatement	else		2485132	0					
ANR	2491694	CompoundStatement		3505:31:62630:62630	2485132	0					
ANR	2491695	ExpressionStatement	"tcg_gen_sub2_i32 ( cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] , lo , hi )"	3509:28:62732:62908	2485132	0	True				
ANR	2491696	CallExpression	"tcg_gen_sub2_i32 ( cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] , cpu_SR [ ACCLO ] , cpu_SR [ ACCHI ] , lo , hi )"		2485132	0					
ANR	2491697	Callee	tcg_gen_sub2_i32		2485132	0					
ANR	2491698	Identifier	tcg_gen_sub2_i32		2485132	0					
ANR	2491699	ArgumentList	cpu_SR [ ACCLO ]		2485132	1					
ANR	2491700	Argument	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491701	ArrayIndexing	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491702	Identifier	cpu_SR		2485132	0					
ANR	2491703	Identifier	ACCLO		2485132	1					
ANR	2491704	Argument	cpu_SR [ ACCHI ]		2485132	1					
ANR	2491705	ArrayIndexing	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491706	Identifier	cpu_SR		2485132	0					
ANR	2491707	Identifier	ACCHI		2485132	1					
ANR	2491708	Argument	cpu_SR [ ACCLO ]		2485132	2					
ANR	2491709	ArrayIndexing	cpu_SR [ ACCLO ]		2485132	0					
ANR	2491710	Identifier	cpu_SR		2485132	0					
ANR	2491711	Identifier	ACCLO		2485132	1					
ANR	2491712	Argument	cpu_SR [ ACCHI ]		2485132	3					
ANR	2491713	ArrayIndexing	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491714	Identifier	cpu_SR		2485132	0					
ANR	2491715	Identifier	ACCHI		2485132	1					
ANR	2491716	Argument	lo		2485132	4					
ANR	2491717	Identifier	lo		2485132	0					
ANR	2491718	Argument	hi		2485132	5					
ANR	2491719	Identifier	hi		2485132	0					
ANR	2491720	ExpressionStatement	"tcg_gen_ext8s_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCHI ] )"	3517:24:62962:63009	2485132	5	True				
ANR	2491721	CallExpression	"tcg_gen_ext8s_i32 ( cpu_SR [ ACCHI ] , cpu_SR [ ACCHI ] )"		2485132	0					
ANR	2491722	Callee	tcg_gen_ext8s_i32		2485132	0					
ANR	2491723	Identifier	tcg_gen_ext8s_i32		2485132	0					
ANR	2491724	ArgumentList	cpu_SR [ ACCHI ]		2485132	1					
ANR	2491725	Argument	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491726	ArrayIndexing	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491727	Identifier	cpu_SR		2485132	0					
ANR	2491728	Identifier	ACCHI		2485132	1					
ANR	2491729	Argument	cpu_SR [ ACCHI ]		2485132	1					
ANR	2491730	ArrayIndexing	cpu_SR [ ACCHI ]		2485132	0					
ANR	2491731	Identifier	cpu_SR		2485132	0					
ANR	2491732	Identifier	ACCHI		2485132	1					
ANR	2491733	ExpressionStatement	tcg_temp_free_i32 ( lo )	3521:24:63038:63059	2485132	6	True				
ANR	2491734	CallExpression	tcg_temp_free_i32 ( lo )		2485132	0					
ANR	2491735	Callee	tcg_temp_free_i32		2485132	0					
ANR	2491736	Identifier	tcg_temp_free_i32		2485132	0					
ANR	2491737	ArgumentList	lo		2485132	1					
ANR	2491738	Argument	lo		2485132	0					
ANR	2491739	Identifier	lo		2485132	0					
ANR	2491740	ExpressionStatement	tcg_temp_free_i32 ( hi )	3523:24:63086:63107	2485132	7	True				
ANR	2491741	CallExpression	tcg_temp_free_i32 ( hi )		2485132	0					
ANR	2491742	Callee	tcg_temp_free_i32		2485132	0					
ANR	2491743	Identifier	tcg_temp_free_i32		2485132	0					
ANR	2491744	ArgumentList	hi		2485132	1					
ANR	2491745	Argument	hi		2485132	0					
ANR	2491746	Identifier	hi		2485132	0					
ANR	2491747	ExpressionStatement	tcg_temp_free ( m1 )	3527:20:63153:63170	2485132	3	True				
ANR	2491748	CallExpression	tcg_temp_free ( m1 )		2485132	0					
ANR	2491749	Callee	tcg_temp_free		2485132	0					
ANR	2491750	Identifier	tcg_temp_free		2485132	0					
ANR	2491751	ArgumentList	m1		2485132	1					
ANR	2491752	Argument	m1		2485132	0					
ANR	2491753	Identifier	m1		2485132	0					
ANR	2491754	ExpressionStatement	tcg_temp_free ( m2 )	3529:20:63193:63210	2485132	4	True				
ANR	2491755	CallExpression	tcg_temp_free ( m2 )		2485132	0					
ANR	2491756	Callee	tcg_temp_free		2485132	0					
ANR	2491757	Identifier	tcg_temp_free		2485132	0					
ANR	2491758	ArgumentList	m2		2485132	1					
ANR	2491759	Argument	m2		2485132	0					
ANR	2491760	Identifier	m2		2485132	0					
ANR	2491761	IfStatement	if ( ld_offset )		2485132	4					
ANR	2491762	Condition	ld_offset	3533:20:63252:63260	2485132	0	True				
ANR	2491763	Identifier	ld_offset		2485132	0					
ANR	2491764	CompoundStatement		3531:31:63192:63192	2485132	1					
ANR	2491765	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , vaddr )"	3535:20:63286:63322	2485132	0	True				
ANR	2491766	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRR_S ] , vaddr )"		2485132	0					
ANR	2491767	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2491768	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2491769	ArgumentList	cpu_R [ RRR_S ]		2485132	1					
ANR	2491770	Argument	cpu_R [ RRR_S ]		2485132	0					
ANR	2491771	ArrayIndexing	cpu_R [ RRR_S ]		2485132	0					
ANR	2491772	Identifier	cpu_R		2485132	0					
ANR	2491773	Identifier	RRR_S		2485132	1					
ANR	2491774	Argument	vaddr		2485132	1					
ANR	2491775	Identifier	vaddr		2485132	0					
ANR	2491776	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_SR [ MR + RRR_W ] , mem32 )"	3537:20:63345:63387	2485132	1	True				
ANR	2491777	CallExpression	"tcg_gen_mov_i32 ( cpu_SR [ MR + RRR_W ] , mem32 )"		2485132	0					
ANR	2491778	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2491779	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2491780	ArgumentList	cpu_SR [ MR + RRR_W ]		2485132	1					
ANR	2491781	Argument	cpu_SR [ MR + RRR_W ]		2485132	0					
ANR	2491782	ArrayIndexing	cpu_SR [ MR + RRR_W ]		2485132	0					
ANR	2491783	Identifier	cpu_SR		2485132	0					
ANR	2491784	AdditiveExpression	MR + RRR_W		2485132	1		+			
ANR	2491785	Identifier	MR		2485132	0					
ANR	2491786	Identifier	RRR_W		2485132	1					
ANR	2491787	Argument	mem32		2485132	1					
ANR	2491788	Identifier	mem32		2485132	0					
ANR	2491789	ExpressionStatement	tcg_temp_free ( vaddr )	3541:16:63425:63445	2485132	5	True				
ANR	2491790	CallExpression	tcg_temp_free ( vaddr )		2485132	0					
ANR	2491791	Callee	tcg_temp_free		2485132	0					
ANR	2491792	Identifier	tcg_temp_free		2485132	0					
ANR	2491793	ArgumentList	vaddr		2485132	1					
ANR	2491794	Argument	vaddr		2485132	0					
ANR	2491795	Identifier	vaddr		2485132	0					
ANR	2491796	ExpressionStatement	tcg_temp_free ( mem32 )	3543:16:63464:63484	2485132	6	True				
ANR	2491797	CallExpression	tcg_temp_free ( mem32 )		2485132	0					
ANR	2491798	Callee	tcg_temp_free		2485132	0					
ANR	2491799	Identifier	tcg_temp_free		2485132	0					
ANR	2491800	ArgumentList	mem32		2485132	1					
ANR	2491801	Argument	mem32		2485132	0					
ANR	2491802	Identifier	mem32		2485132	0					
ANR	2491803	BreakStatement	break ;	3549:8:63521:63526	2485132	22	True				
ANR	2491804	Label	case 5 :	3553:4:63535:63541	2485132	23	True				
ANR	2491805	SwitchStatement	switch ( CALL_N )		2485132	24					
ANR	2491806	Condition	CALL_N	3555:16:63570:63575	2485132	0	True				
ANR	2491807	Identifier	CALL_N		2485132	0					
ANR	2491808	CompoundStatement		3553:24:63507:63507	2485132	1					
ANR	2491809	Label	case 0 :	3557:8:63589:63595	2485132	0	True				
ANR	2491810	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"	3559:12:63620:63659	2485132	1	True				
ANR	2491811	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ 0 ] , dc -> next_pc )"		2485132	0					
ANR	2491812	Callee	tcg_gen_movi_i32		2485132	0					
ANR	2491813	Identifier	tcg_gen_movi_i32		2485132	0					
ANR	2491814	ArgumentList	cpu_R [ 0 ]		2485132	1					
ANR	2491815	Argument	cpu_R [ 0 ]		2485132	0					
ANR	2491816	ArrayIndexing	cpu_R [ 0 ]		2485132	0					
ANR	2491817	Identifier	cpu_R		2485132	0					
ANR	2491818	PrimaryExpression	0		2485132	1					
ANR	2491819	Argument	dc -> next_pc		2485132	1					
ANR	2491820	PtrMemberAccess	dc -> next_pc		2485132	0					
ANR	2491821	Identifier	dc		2485132	0					
ANR	2491822	Identifier	next_pc		2485132	1					
ANR	2491823	ExpressionStatement	"gen_jumpi ( dc , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"	3561:12:63674:63733	2485132	2	True				
ANR	2491824	CallExpression	"gen_jumpi ( dc , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"		2485132	0					
ANR	2491825	Callee	gen_jumpi		2485132	0					
ANR	2491826	Identifier	gen_jumpi		2485132	0					
ANR	2491827	ArgumentList	dc		2485132	1					
ANR	2491828	Argument	dc		2485132	0					
ANR	2491829	Identifier	dc		2485132	0					
ANR	2491830	Argument	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2485132	1					
ANR	2491831	AdditiveExpression	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2485132	0		+			
ANR	2491832	BitAndExpression	dc -> pc & ~3		2485132	0		&			
ANR	2491833	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2491834	Identifier	dc		2485132	0					
ANR	2491835	Identifier	pc		2485132	1					
ANR	2491836	Identifier	~3		2485132	1					
ANR	2491837	AdditiveExpression	( CALL_OFFSET_SE << 2 ) + 4		2485132	1		+			
ANR	2491838	ShiftExpression	CALL_OFFSET_SE << 2		2485132	0		<<			
ANR	2491839	Identifier	CALL_OFFSET_SE		2485132	0					
ANR	2491840	PrimaryExpression	2		2485132	1					
ANR	2491841	PrimaryExpression	4		2485132	1					
ANR	2491842	Argument	0		2485132	2					
ANR	2491843	PrimaryExpression	0		2485132	0					
ANR	2491844	BreakStatement	break ;	3563:12:63748:63753	2485132	3	True				
ANR	2491845	Label	case 1 :	3567:8:63766:63772	2485132	4	True				
ANR	2491846	Label	case 2 :	3569:8:63794:63800	2485132	5	True				
ANR	2491847	Label	case 3 :	3571:8:63822:63828	2485132	6	True				
ANR	2491848	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	3573:12:63855:63898	2485132	7	True				
ANR	2491849	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2491850	Callee	HAS_OPTION		2485132	0					
ANR	2491851	Identifier	HAS_OPTION		2485132	0					
ANR	2491852	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2491853	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2491854	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2491855	IfStatement	"if ( gen_window_check1 ( dc , CALL_N << 2 ) )"		2485132	8					
ANR	2491856	Condition	"gen_window_check1 ( dc , CALL_N << 2 )"	3575:16:63917:63950	2485132	0	True				
ANR	2491857	CallExpression	"gen_window_check1 ( dc , CALL_N << 2 )"		2485132	0					
ANR	2491858	Callee	gen_window_check1		2485132	0					
ANR	2491859	Identifier	gen_window_check1		2485132	0					
ANR	2491860	ArgumentList	dc		2485132	1					
ANR	2491861	Argument	dc		2485132	0					
ANR	2491862	Identifier	dc		2485132	0					
ANR	2491863	Argument	CALL_N << 2		2485132	1					
ANR	2491864	ShiftExpression	CALL_N << 2		2485132	0		<<			
ANR	2491865	Identifier	CALL_N		2485132	0					
ANR	2491866	PrimaryExpression	2		2485132	1					
ANR	2491867	CompoundStatement		3573:52:63882:63882	2485132	1					
ANR	2491868	ExpressionStatement	"gen_callwi ( dc , CALL_N , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"	3577:16:63972:64068	2485132	0	True				
ANR	2491869	CallExpression	"gen_callwi ( dc , CALL_N , ( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4 , 0 )"		2485132	0					
ANR	2491870	Callee	gen_callwi		2485132	0					
ANR	2491871	Identifier	gen_callwi		2485132	0					
ANR	2491872	ArgumentList	dc		2485132	1					
ANR	2491873	Argument	dc		2485132	0					
ANR	2491874	Identifier	dc		2485132	0					
ANR	2491875	Argument	CALL_N		2485132	1					
ANR	2491876	Identifier	CALL_N		2485132	0					
ANR	2491877	Argument	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2485132	2					
ANR	2491878	AdditiveExpression	( dc -> pc & ~3 ) + ( CALL_OFFSET_SE << 2 ) + 4		2485132	0		+			
ANR	2491879	BitAndExpression	dc -> pc & ~3		2485132	0		&			
ANR	2491880	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2491881	Identifier	dc		2485132	0					
ANR	2491882	Identifier	pc		2485132	1					
ANR	2491883	Identifier	~3		2485132	1					
ANR	2491884	AdditiveExpression	( CALL_OFFSET_SE << 2 ) + 4		2485132	1		+			
ANR	2491885	ShiftExpression	CALL_OFFSET_SE << 2		2485132	0		<<			
ANR	2491886	Identifier	CALL_OFFSET_SE		2485132	0					
ANR	2491887	PrimaryExpression	2		2485132	1					
ANR	2491888	PrimaryExpression	4		2485132	1					
ANR	2491889	Argument	0		2485132	3					
ANR	2491890	PrimaryExpression	0		2485132	0					
ANR	2491891	BreakStatement	break ;	3583:12:64098:64103	2485132	9	True				
ANR	2491892	BreakStatement	break ;	3587:8:64125:64130	2485132	25	True				
ANR	2491893	Label	case 6 :	3591:4:64139:64145	2485132	26	True				
ANR	2491894	SwitchStatement	switch ( CALL_N )		2485132	27					
ANR	2491895	Condition	CALL_N	3593:16:64171:64176	2485132	0	True				
ANR	2491896	Identifier	CALL_N		2485132	0					
ANR	2491897	CompoundStatement		3591:24:64108:64108	2485132	1					
ANR	2491898	Label	case 0 :	3595:8:64190:64196	2485132	0	True				
ANR	2491899	ExpressionStatement	"gen_jumpi ( dc , dc -> pc + 4 + CALL_OFFSET_SE , 0 )"	3597:12:64217:64262	2485132	1	True				
ANR	2491900	CallExpression	"gen_jumpi ( dc , dc -> pc + 4 + CALL_OFFSET_SE , 0 )"		2485132	0					
ANR	2491901	Callee	gen_jumpi		2485132	0					
ANR	2491902	Identifier	gen_jumpi		2485132	0					
ANR	2491903	ArgumentList	dc		2485132	1					
ANR	2491904	Argument	dc		2485132	0					
ANR	2491905	Identifier	dc		2485132	0					
ANR	2491906	Argument	dc -> pc + 4 + CALL_OFFSET_SE		2485132	1					
ANR	2491907	AdditiveExpression	dc -> pc + 4 + CALL_OFFSET_SE		2485132	0		+			
ANR	2491908	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2491909	Identifier	dc		2485132	0					
ANR	2491910	Identifier	pc		2485132	1					
ANR	2491911	AdditiveExpression	4 + CALL_OFFSET_SE		2485132	1		+			
ANR	2491912	PrimaryExpression	4		2485132	0					
ANR	2491913	Identifier	CALL_OFFSET_SE		2485132	1					
ANR	2491914	Argument	0		2485132	2					
ANR	2491915	PrimaryExpression	0		2485132	0					
ANR	2491916	BreakStatement	break ;	3599:12:64277:64282	2485132	2	True				
ANR	2491917	Label	case 1 :	3603:8:64295:64301	2485132	3	True				
ANR	2491918	IfStatement	"if ( gen_window_check1 ( dc , BRI12_S ) )"		2485132	4					
ANR	2491919	Condition	"gen_window_check1 ( dc , BRI12_S )"	3605:16:64327:64356	2485132	0	True				
ANR	2491920	CallExpression	"gen_window_check1 ( dc , BRI12_S )"		2485132	0					
ANR	2491921	Callee	gen_window_check1		2485132	0					
ANR	2491922	Identifier	gen_window_check1		2485132	0					
ANR	2491923	ArgumentList	dc		2485132	1					
ANR	2491924	Argument	dc		2485132	0					
ANR	2491925	Identifier	dc		2485132	0					
ANR	2491926	Argument	BRI12_S		2485132	1					
ANR	2491927	Identifier	BRI12_S		2485132	0					
ANR	2491928	CompoundStatement		3603:48:64288:64288	2485132	1					
ANR	2491929	Statement	static	3607:16:64378:64383	2485132	0	True				
ANR	2491930	Statement	const	3607:23:64385:64389	2485132	1	True				
ANR	2491931	Statement	TCGCond	3607:29:64391:64397	2485132	2	True				
ANR	2491932	Statement	cond	3607:37:64399:64402	2485132	3	True				
ANR	2491933	Statement	[	3607:41:64403:64403	2485132	4	True				
ANR	2491934	Statement	]	3607:42:64404:64404	2485132	5	True				
ANR	2491935	Statement	=	3607:44:64406:64406	2485132	6	True				
ANR	2491936	CompoundStatement		3605:46:64337:64337	2485132	7					
ANR	2491937	Statement	TCG_COND_EQ	3609:20:64431:64441	2485132	0	True				
ANR	2491938	Statement	","	3609:31:64442:64442	2485132	1	True				
ANR	2491939	Statement	TCG_COND_NE	3611:20:64474:64484	2485132	2	True				
ANR	2491940	Statement	","	3611:31:64485:64485	2485132	3	True				
ANR	2491941	Statement	TCG_COND_LT	3613:20:64517:64527	2485132	4	True				
ANR	2491942	Statement	","	3613:31:64528:64528	2485132	5	True				
ANR	2491943	Statement	TCG_COND_GE	3615:20:64560:64570	2485132	6	True				
ANR	2491944	Statement	","	3615:31:64571:64571	2485132	7	True				
ANR	2491945	ExpressionStatement		3617:17:64600:64600	2485132	8	True				
ANR	2491946	ExpressionStatement	"gen_brcondi ( dc , cond [ BRI12_M & 3 ] , cpu_R [ BRI12_S ] , 0 , 4 + BRI12_IMM12_SE )"	3621:16:64621:64719	2485132	9	True				
ANR	2491947	CallExpression	"gen_brcondi ( dc , cond [ BRI12_M & 3 ] , cpu_R [ BRI12_S ] , 0 , 4 + BRI12_IMM12_SE )"		2485132	0					
ANR	2491948	Callee	gen_brcondi		2485132	0					
ANR	2491949	Identifier	gen_brcondi		2485132	0					
ANR	2491950	ArgumentList	dc		2485132	1					
ANR	2491951	Argument	dc		2485132	0					
ANR	2491952	Identifier	dc		2485132	0					
ANR	2491953	Argument	cond [ BRI12_M & 3 ]		2485132	1					
ANR	2491954	ArrayIndexing	cond [ BRI12_M & 3 ]		2485132	0					
ANR	2491955	Identifier	cond		2485132	0					
ANR	2491956	BitAndExpression	BRI12_M & 3		2485132	1		&			
ANR	2491957	Identifier	BRI12_M		2485132	0					
ANR	2491958	PrimaryExpression	3		2485132	1					
ANR	2491959	Argument	cpu_R [ BRI12_S ]		2485132	2					
ANR	2491960	ArrayIndexing	cpu_R [ BRI12_S ]		2485132	0					
ANR	2491961	Identifier	cpu_R		2485132	0					
ANR	2491962	Identifier	BRI12_S		2485132	1					
ANR	2491963	Argument	0		2485132	3					
ANR	2491964	PrimaryExpression	0		2485132	0					
ANR	2491965	Argument	4 + BRI12_IMM12_SE		2485132	4					
ANR	2491966	AdditiveExpression	4 + BRI12_IMM12_SE		2485132	0		+			
ANR	2491967	PrimaryExpression	4		2485132	0					
ANR	2491968	Identifier	BRI12_IMM12_SE		2485132	1					
ANR	2491969	BreakStatement	break ;	3627:12:64749:64754	2485132	5	True				
ANR	2491970	Label	case 2 :	3631:8:64767:64773	2485132	6	True				
ANR	2491971	IfStatement	"if ( gen_window_check1 ( dc , BRI8_S ) )"		2485132	7					
ANR	2491972	Condition	"gen_window_check1 ( dc , BRI8_S )"	3633:16:64800:64828	2485132	0	True				
ANR	2491973	CallExpression	"gen_window_check1 ( dc , BRI8_S )"		2485132	0					
ANR	2491974	Callee	gen_window_check1		2485132	0					
ANR	2491975	Identifier	gen_window_check1		2485132	0					
ANR	2491976	ArgumentList	dc		2485132	1					
ANR	2491977	Argument	dc		2485132	0					
ANR	2491978	Identifier	dc		2485132	0					
ANR	2491979	Argument	BRI8_S		2485132	1					
ANR	2491980	Identifier	BRI8_S		2485132	0					
ANR	2491981	CompoundStatement		3631:47:64760:64760	2485132	1					
ANR	2491982	Statement	static	3635:16:64850:64855	2485132	0	True				
ANR	2491983	Statement	const	3635:23:64857:64861	2485132	1	True				
ANR	2491984	Statement	TCGCond	3635:29:64863:64869	2485132	2	True				
ANR	2491985	Statement	cond	3635:37:64871:64874	2485132	3	True				
ANR	2491986	Statement	[	3635:41:64875:64875	2485132	4	True				
ANR	2491987	Statement	]	3635:42:64876:64876	2485132	5	True				
ANR	2491988	Statement	=	3635:44:64878:64878	2485132	6	True				
ANR	2491989	CompoundStatement		3633:46:64809:64809	2485132	7					
ANR	2491990	Statement	TCG_COND_EQ	3637:20:64903:64913	2485132	0	True				
ANR	2491991	Statement	","	3637:31:64914:64914	2485132	1	True				
ANR	2491992	Statement	TCG_COND_NE	3639:20:64946:64956	2485132	2	True				
ANR	2491993	Statement	","	3639:31:64957:64957	2485132	3	True				
ANR	2491994	Statement	TCG_COND_LT	3641:20:64989:64999	2485132	4	True				
ANR	2491995	Statement	","	3641:31:65000:65000	2485132	5	True				
ANR	2491996	Statement	TCG_COND_GE	3643:20:65032:65042	2485132	6	True				
ANR	2491997	Statement	","	3643:31:65043:65043	2485132	7	True				
ANR	2491998	ExpressionStatement		3645:17:65072:65072	2485132	8	True				
ANR	2491999	ExpressionStatement	"gen_brcondi ( dc , cond [ BRI8_M & 3 ] , cpu_R [ BRI8_S ] , B4CONST [ BRI8_R ] , 4 + BRI8_IMM8_SE )"	3649:16:65093:65201	2485132	9	True				
ANR	2492000	CallExpression	"gen_brcondi ( dc , cond [ BRI8_M & 3 ] , cpu_R [ BRI8_S ] , B4CONST [ BRI8_R ] , 4 + BRI8_IMM8_SE )"		2485132	0					
ANR	2492001	Callee	gen_brcondi		2485132	0					
ANR	2492002	Identifier	gen_brcondi		2485132	0					
ANR	2492003	ArgumentList	dc		2485132	1					
ANR	2492004	Argument	dc		2485132	0					
ANR	2492005	Identifier	dc		2485132	0					
ANR	2492006	Argument	cond [ BRI8_M & 3 ]		2485132	1					
ANR	2492007	ArrayIndexing	cond [ BRI8_M & 3 ]		2485132	0					
ANR	2492008	Identifier	cond		2485132	0					
ANR	2492009	BitAndExpression	BRI8_M & 3		2485132	1		&			
ANR	2492010	Identifier	BRI8_M		2485132	0					
ANR	2492011	PrimaryExpression	3		2485132	1					
ANR	2492012	Argument	cpu_R [ BRI8_S ]		2485132	2					
ANR	2492013	ArrayIndexing	cpu_R [ BRI8_S ]		2485132	0					
ANR	2492014	Identifier	cpu_R		2485132	0					
ANR	2492015	Identifier	BRI8_S		2485132	1					
ANR	2492016	Argument	B4CONST [ BRI8_R ]		2485132	3					
ANR	2492017	ArrayIndexing	B4CONST [ BRI8_R ]		2485132	0					
ANR	2492018	Identifier	B4CONST		2485132	0					
ANR	2492019	Identifier	BRI8_R		2485132	1					
ANR	2492020	Argument	4 + BRI8_IMM8_SE		2485132	4					
ANR	2492021	AdditiveExpression	4 + BRI8_IMM8_SE		2485132	0		+			
ANR	2492022	PrimaryExpression	4		2485132	0					
ANR	2492023	Identifier	BRI8_IMM8_SE		2485132	1					
ANR	2492024	BreakStatement	break ;	3655:12:65231:65236	2485132	8	True				
ANR	2492025	Label	case 3 :	3659:8:65249:65255	2485132	9	True				
ANR	2492026	SwitchStatement	switch ( BRI8_M )		2485132	10					
ANR	2492027	Condition	BRI8_M	3661:20:65286:65291	2485132	0	True				
ANR	2492028	Identifier	BRI8_M		2485132	0					
ANR	2492029	CompoundStatement		3659:28:65223:65223	2485132	1					
ANR	2492030	Label	case 0 :	3663:12:65309:65315	2485132	0	True				
ANR	2492031	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	3665:16:65345:65388	2485132	1	True				
ANR	2492032	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2492033	Callee	HAS_OPTION		2485132	0					
ANR	2492034	Identifier	HAS_OPTION		2485132	0					
ANR	2492035	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2492036	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2492037	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2492038	CompoundStatement		3671:20:65475:65516	2485132	2					
ANR	2492039	IdentifierDeclStatement	TCGv_i32 pc = tcg_const_i32 ( dc -> pc ) ;	3669:20:65430:65465	2485132	0	True				
ANR	2492040	IdentifierDecl	pc = tcg_const_i32 ( dc -> pc )		2485132	0					
ANR	2492041	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492042	Identifier	pc		2485132	1					
ANR	2492043	AssignmentExpression	pc = tcg_const_i32 ( dc -> pc )		2485132	2		=			
ANR	2492044	Identifier	pc		2485132	0					
ANR	2492045	CallExpression	tcg_const_i32 ( dc -> pc )		2485132	1					
ANR	2492046	Callee	tcg_const_i32		2485132	0					
ANR	2492047	Identifier	tcg_const_i32		2485132	0					
ANR	2492048	ArgumentList	dc -> pc		2485132	1					
ANR	2492049	Argument	dc -> pc		2485132	0					
ANR	2492050	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2492051	Identifier	dc		2485132	0					
ANR	2492052	Identifier	pc		2485132	1					
ANR	2492053	IdentifierDeclStatement	TCGv_i32 s = tcg_const_i32 ( BRI12_S ) ;	3671:20:65488:65523	2485132	1	True				
ANR	2492054	IdentifierDecl	s = tcg_const_i32 ( BRI12_S )		2485132	0					
ANR	2492055	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492056	Identifier	s		2485132	1					
ANR	2492057	AssignmentExpression	s = tcg_const_i32 ( BRI12_S )		2485132	2		=			
ANR	2492058	Identifier	s		2485132	0					
ANR	2492059	CallExpression	tcg_const_i32 ( BRI12_S )		2485132	1					
ANR	2492060	Callee	tcg_const_i32		2485132	0					
ANR	2492061	Identifier	tcg_const_i32		2485132	0					
ANR	2492062	ArgumentList	BRI12_S		2485132	1					
ANR	2492063	Argument	BRI12_S		2485132	0					
ANR	2492064	Identifier	BRI12_S		2485132	0					
ANR	2492065	IdentifierDeclStatement	TCGv_i32 imm = tcg_const_i32 ( BRI12_IMM12 ) ;	3673:20:65546:65587	2485132	2	True				
ANR	2492066	IdentifierDecl	imm = tcg_const_i32 ( BRI12_IMM12 )		2485132	0					
ANR	2492067	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492068	Identifier	imm		2485132	1					
ANR	2492069	AssignmentExpression	imm = tcg_const_i32 ( BRI12_IMM12 )		2485132	2		=			
ANR	2492070	Identifier	imm		2485132	0					
ANR	2492071	CallExpression	tcg_const_i32 ( BRI12_IMM12 )		2485132	1					
ANR	2492072	Callee	tcg_const_i32		2485132	0					
ANR	2492073	Identifier	tcg_const_i32		2485132	0					
ANR	2492074	ArgumentList	BRI12_IMM12		2485132	1					
ANR	2492075	Argument	BRI12_IMM12		2485132	0					
ANR	2492076	Identifier	BRI12_IMM12		2485132	0					
ANR	2492077	ExpressionStatement	gen_advance_ccount ( dc )	3675:20:65610:65632	2485132	3	True				
ANR	2492078	CallExpression	gen_advance_ccount ( dc )		2485132	0					
ANR	2492079	Callee	gen_advance_ccount		2485132	0					
ANR	2492080	Identifier	gen_advance_ccount		2485132	0					
ANR	2492081	ArgumentList	dc		2485132	1					
ANR	2492082	Argument	dc		2485132	0					
ANR	2492083	Identifier	dc		2485132	0					
ANR	2492084	ExpressionStatement	"gen_helper_entry ( cpu_env , pc , s , imm )"	3677:20:65655:65692	2485132	4	True				
ANR	2492085	CallExpression	"gen_helper_entry ( cpu_env , pc , s , imm )"		2485132	0					
ANR	2492086	Callee	gen_helper_entry		2485132	0					
ANR	2492087	Identifier	gen_helper_entry		2485132	0					
ANR	2492088	ArgumentList	cpu_env		2485132	1					
ANR	2492089	Argument	cpu_env		2485132	0					
ANR	2492090	Identifier	cpu_env		2485132	0					
ANR	2492091	Argument	pc		2485132	1					
ANR	2492092	Identifier	pc		2485132	0					
ANR	2492093	Argument	s		2485132	2					
ANR	2492094	Identifier	s		2485132	0					
ANR	2492095	Argument	imm		2485132	3					
ANR	2492096	Identifier	imm		2485132	0					
ANR	2492097	ExpressionStatement	tcg_temp_free ( imm )	3679:20:65715:65733	2485132	5	True				
ANR	2492098	CallExpression	tcg_temp_free ( imm )		2485132	0					
ANR	2492099	Callee	tcg_temp_free		2485132	0					
ANR	2492100	Identifier	tcg_temp_free		2485132	0					
ANR	2492101	ArgumentList	imm		2485132	1					
ANR	2492102	Argument	imm		2485132	0					
ANR	2492103	Identifier	imm		2485132	0					
ANR	2492104	ExpressionStatement	tcg_temp_free ( s )	3681:20:65756:65772	2485132	6	True				
ANR	2492105	CallExpression	tcg_temp_free ( s )		2485132	0					
ANR	2492106	Callee	tcg_temp_free		2485132	0					
ANR	2492107	Identifier	tcg_temp_free		2485132	0					
ANR	2492108	ArgumentList	s		2485132	1					
ANR	2492109	Argument	s		2485132	0					
ANR	2492110	Identifier	s		2485132	0					
ANR	2492111	ExpressionStatement	tcg_temp_free ( pc )	3683:20:65795:65812	2485132	7	True				
ANR	2492112	CallExpression	tcg_temp_free ( pc )		2485132	0					
ANR	2492113	Callee	tcg_temp_free		2485132	0					
ANR	2492114	Identifier	tcg_temp_free		2485132	0					
ANR	2492115	ArgumentList	pc		2485132	1					
ANR	2492116	Argument	pc		2485132	0					
ANR	2492117	Identifier	pc		2485132	0					
ANR	2492118	ExpressionStatement	"gen_jumpi_check_loop_end ( dc , - 1 )"	3687:20:65900:65932	2485132	8	True				
ANR	2492119	CallExpression	"gen_jumpi_check_loop_end ( dc , - 1 )"		2485132	0					
ANR	2492120	Callee	gen_jumpi_check_loop_end		2485132	0					
ANR	2492121	Identifier	gen_jumpi_check_loop_end		2485132	0					
ANR	2492122	ArgumentList	dc		2485132	1					
ANR	2492123	Argument	dc		2485132	0					
ANR	2492124	Identifier	dc		2485132	0					
ANR	2492125	Argument	- 1		2485132	1					
ANR	2492126	UnaryOperationExpression	- 1		2485132	0					
ANR	2492127	UnaryOperator	-		2485132	0					
ANR	2492128	PrimaryExpression	1		2485132	1					
ANR	2492129	BreakStatement	break ;	3691:16:65970:65975	2485132	3	True				
ANR	2492130	Label	case 1 :	3695:12:65992:65998	2485132	4	True				
ANR	2492131	SwitchStatement	switch ( BRI8_R )		2485132	5					
ANR	2492132	Condition	BRI8_R	3697:24:66032:66037	2485132	0	True				
ANR	2492133	Identifier	BRI8_R		2485132	0					
ANR	2492134	CompoundStatement		3695:32:65969:65969	2485132	1					
ANR	2492135	Label	case 0 :	3699:16:66059:66065	2485132	0	True				
ANR	2492136	Label	case 1 :	3701:16:66092:66098	2485132	1	True				
ANR	2492137	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )	3703:20:66129:66162	2485132	2	True				
ANR	2492138	CallExpression	HAS_OPTION ( XTENSA_OPTION_BOOLEAN )		2485132	0					
ANR	2492139	Callee	HAS_OPTION		2485132	0					
ANR	2492140	Identifier	HAS_OPTION		2485132	0					
ANR	2492141	ArgumentList	XTENSA_OPTION_BOOLEAN		2485132	1					
ANR	2492142	Argument	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2492143	Identifier	XTENSA_OPTION_BOOLEAN		2485132	0					
ANR	2492144	CompoundStatement		3705:24:66141:66174	2485132	3					
ANR	2492145	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3707:24:66212:66245	2485132	0	True				
ANR	2492146	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2492147	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492148	Identifier	tmp		2485132	1					
ANR	2492149	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2492150	Identifier	tmp		2485132	0					
ANR	2492151	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2492152	Callee	tcg_temp_new_i32		2485132	0					
ANR	2492153	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2492154	ArgumentList			2485132	1					
ANR	2492155	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRI8_S )"	3709:24:66272:66318	2485132	1	True				
ANR	2492156	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_SR [ BR ] , 1 << RRI8_S )"		2485132	0					
ANR	2492157	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2492158	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2492159	ArgumentList	tmp		2485132	1					
ANR	2492160	Argument	tmp		2485132	0					
ANR	2492161	Identifier	tmp		2485132	0					
ANR	2492162	Argument	cpu_SR [ BR ]		2485132	1					
ANR	2492163	ArrayIndexing	cpu_SR [ BR ]		2485132	0					
ANR	2492164	Identifier	cpu_SR		2485132	0					
ANR	2492165	Identifier	BR		2485132	1					
ANR	2492166	Argument	1 << RRI8_S		2485132	2					
ANR	2492167	ShiftExpression	1 << RRI8_S		2485132	0		<<			
ANR	2492168	PrimaryExpression	1		2485132	0					
ANR	2492169	Identifier	RRI8_S		2485132	1					
ANR	2492170	ExpressionStatement	"gen_brcondi ( dc , BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ , tmp , 0 , 4 + RRI8_IMM8_SE )"	3711:24:66345:66493	2485132	2	True				
ANR	2492171	CallExpression	"gen_brcondi ( dc , BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ , tmp , 0 , 4 + RRI8_IMM8_SE )"		2485132	0					
ANR	2492172	Callee	gen_brcondi		2485132	0					
ANR	2492173	Identifier	gen_brcondi		2485132	0					
ANR	2492174	ArgumentList	dc		2485132	1					
ANR	2492175	Argument	dc		2485132	0					
ANR	2492176	Identifier	dc		2485132	0					
ANR	2492177	Argument	BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ		2485132	1					
ANR	2492178	ConditionalExpression	BRI8_R == 1 ? TCG_COND_NE : TCG_COND_EQ		2485132	0					
ANR	2492179	Condition	BRI8_R == 1		2485132	0					
ANR	2492180	EqualityExpression	BRI8_R == 1		2485132	0		==			
ANR	2492181	Identifier	BRI8_R		2485132	0					
ANR	2492182	PrimaryExpression	1		2485132	1					
ANR	2492183	Identifier	TCG_COND_NE		2485132	1					
ANR	2492184	Identifier	TCG_COND_EQ		2485132	2					
ANR	2492185	Argument	tmp		2485132	2					
ANR	2492186	Identifier	tmp		2485132	0					
ANR	2492187	Argument	0		2485132	3					
ANR	2492188	PrimaryExpression	0		2485132	0					
ANR	2492189	Argument	4 + RRI8_IMM8_SE		2485132	4					
ANR	2492190	AdditiveExpression	4 + RRI8_IMM8_SE		2485132	0		+			
ANR	2492191	PrimaryExpression	4		2485132	0					
ANR	2492192	Identifier	RRI8_IMM8_SE		2485132	1					
ANR	2492193	ExpressionStatement	tcg_temp_free ( tmp )	3717:24:66520:66538	2485132	3	True				
ANR	2492194	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2492195	Callee	tcg_temp_free		2485132	0					
ANR	2492196	Identifier	tcg_temp_free		2485132	0					
ANR	2492197	ArgumentList	tmp		2485132	1					
ANR	2492198	Argument	tmp		2485132	0					
ANR	2492199	Identifier	tmp		2485132	0					
ANR	2492200	BreakStatement	break ;	3721:20:66584:66589	2485132	4	True				
ANR	2492201	Label	case 8 :	3725:16:66610:66616	2485132	5	True				
ANR	2492202	Label	case 9 :	3727:16:66644:66650	2485132	6	True				
ANR	2492203	Label	case 10 :	3729:16:66681:66688	2485132	7	True				
ANR	2492204	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_LOOP )	3731:20:66723:66753	2485132	8	True				
ANR	2492205	CallExpression	HAS_OPTION ( XTENSA_OPTION_LOOP )		2485132	0					
ANR	2492206	Callee	HAS_OPTION		2485132	0					
ANR	2492207	Identifier	HAS_OPTION		2485132	0					
ANR	2492208	ArgumentList	XTENSA_OPTION_LOOP		2485132	1					
ANR	2492209	Argument	XTENSA_OPTION_LOOP		2485132	0					
ANR	2492210	Identifier	XTENSA_OPTION_LOOP		2485132	0					
ANR	2492211	IfStatement	"if ( gen_window_check1 ( dc , RRI8_S ) )"		2485132	9					
ANR	2492212	Condition	"gen_window_check1 ( dc , RRI8_S )"	3733:24:66780:66808	2485132	0	True				
ANR	2492213	CallExpression	"gen_window_check1 ( dc , RRI8_S )"		2485132	0					
ANR	2492214	Callee	gen_window_check1		2485132	0					
ANR	2492215	Identifier	gen_window_check1		2485132	0					
ANR	2492216	ArgumentList	dc		2485132	1					
ANR	2492217	Argument	dc		2485132	0					
ANR	2492218	Identifier	dc		2485132	0					
ANR	2492219	Argument	RRI8_S		2485132	1					
ANR	2492220	Identifier	RRI8_S		2485132	0					
ANR	2492221	CompoundStatement		3735:24:66832:66866	2485132	1					
ANR	2492222	IdentifierDeclStatement	uint32_t lend = dc -> pc + RRI8_IMM8 + 4 ;	3735:24:66838:66876	2485132	0	True				
ANR	2492223	IdentifierDecl	lend = dc -> pc + RRI8_IMM8 + 4		2485132	0					
ANR	2492224	IdentifierDeclType	uint32_t		2485132	0					
ANR	2492225	Identifier	lend		2485132	1					
ANR	2492226	AssignmentExpression	lend = dc -> pc + RRI8_IMM8 + 4		2485132	2		=			
ANR	2492227	Identifier	lend		2485132	0					
ANR	2492228	AdditiveExpression	dc -> pc + RRI8_IMM8 + 4		2485132	1		+			
ANR	2492229	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2492230	Identifier	dc		2485132	0					
ANR	2492231	Identifier	pc		2485132	1					
ANR	2492232	AdditiveExpression	RRI8_IMM8 + 4		2485132	1		+			
ANR	2492233	Identifier	RRI8_IMM8		2485132	0					
ANR	2492234	PrimaryExpression	4		2485132	1					
ANR	2492235	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( lend ) ;	3737:24:66903:66937	2485132	1	True				
ANR	2492236	IdentifierDecl	tmp = tcg_const_i32 ( lend )		2485132	0					
ANR	2492237	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492238	Identifier	tmp		2485132	1					
ANR	2492239	AssignmentExpression	tmp = tcg_const_i32 ( lend )		2485132	2		=			
ANR	2492240	Identifier	tmp		2485132	0					
ANR	2492241	CallExpression	tcg_const_i32 ( lend )		2485132	1					
ANR	2492242	Callee	tcg_const_i32		2485132	0					
ANR	2492243	Identifier	tcg_const_i32		2485132	0					
ANR	2492244	ArgumentList	lend		2485132	1					
ANR	2492245	Argument	lend		2485132	0					
ANR	2492246	Identifier	lend		2485132	0					
ANR	2492247	ExpressionStatement	"tcg_gen_subi_i32 ( cpu_SR [ LCOUNT ] , cpu_R [ RRI8_S ] , 1 )"	3741:24:66966:67016	2485132	2	True				
ANR	2492248	CallExpression	"tcg_gen_subi_i32 ( cpu_SR [ LCOUNT ] , cpu_R [ RRI8_S ] , 1 )"		2485132	0					
ANR	2492249	Callee	tcg_gen_subi_i32		2485132	0					
ANR	2492250	Identifier	tcg_gen_subi_i32		2485132	0					
ANR	2492251	ArgumentList	cpu_SR [ LCOUNT ]		2485132	1					
ANR	2492252	Argument	cpu_SR [ LCOUNT ]		2485132	0					
ANR	2492253	ArrayIndexing	cpu_SR [ LCOUNT ]		2485132	0					
ANR	2492254	Identifier	cpu_SR		2485132	0					
ANR	2492255	Identifier	LCOUNT		2485132	1					
ANR	2492256	Argument	cpu_R [ RRI8_S ]		2485132	1					
ANR	2492257	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2492258	Identifier	cpu_R		2485132	0					
ANR	2492259	Identifier	RRI8_S		2485132	1					
ANR	2492260	Argument	1		2485132	2					
ANR	2492261	PrimaryExpression	1		2485132	0					
ANR	2492262	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_SR [ LBEG ] , dc -> next_pc )"	3743:24:67043:67086	2485132	3	True				
ANR	2492263	CallExpression	"tcg_gen_movi_i32 ( cpu_SR [ LBEG ] , dc -> next_pc )"		2485132	0					
ANR	2492264	Callee	tcg_gen_movi_i32		2485132	0					
ANR	2492265	Identifier	tcg_gen_movi_i32		2485132	0					
ANR	2492266	ArgumentList	cpu_SR [ LBEG ]		2485132	1					
ANR	2492267	Argument	cpu_SR [ LBEG ]		2485132	0					
ANR	2492268	ArrayIndexing	cpu_SR [ LBEG ]		2485132	0					
ANR	2492269	Identifier	cpu_SR		2485132	0					
ANR	2492270	Identifier	LBEG		2485132	1					
ANR	2492271	Argument	dc -> next_pc		2485132	1					
ANR	2492272	PtrMemberAccess	dc -> next_pc		2485132	0					
ANR	2492273	Identifier	dc		2485132	0					
ANR	2492274	Identifier	next_pc		2485132	1					
ANR	2492275	ExpressionStatement	"gen_helper_wsr_lend ( cpu_env , tmp )"	3745:24:67113:67146	2485132	4	True				
ANR	2492276	CallExpression	"gen_helper_wsr_lend ( cpu_env , tmp )"		2485132	0					
ANR	2492277	Callee	gen_helper_wsr_lend		2485132	0					
ANR	2492278	Identifier	gen_helper_wsr_lend		2485132	0					
ANR	2492279	ArgumentList	cpu_env		2485132	1					
ANR	2492280	Argument	cpu_env		2485132	0					
ANR	2492281	Identifier	cpu_env		2485132	0					
ANR	2492282	Argument	tmp		2485132	1					
ANR	2492283	Identifier	tmp		2485132	0					
ANR	2492284	ExpressionStatement	tcg_temp_free ( tmp )	3747:24:67173:67191	2485132	5	True				
ANR	2492285	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2492286	Callee	tcg_temp_free		2485132	0					
ANR	2492287	Identifier	tcg_temp_free		2485132	0					
ANR	2492288	ArgumentList	tmp		2485132	1					
ANR	2492289	Argument	tmp		2485132	0					
ANR	2492290	Identifier	tmp		2485132	0					
ANR	2492291	IfStatement	if ( BRI8_R > 8 )		2485132	6					
ANR	2492292	Condition	BRI8_R > 8	3751:28:67224:67233	2485132	0	True				
ANR	2492293	RelationalExpression	BRI8_R > 8		2485132	0		>			
ANR	2492294	Identifier	BRI8_R		2485132	0					
ANR	2492295	PrimaryExpression	8		2485132	1					
ANR	2492296	CompoundStatement		3751:28:67196:67223	2485132	1					
ANR	2492297	IdentifierDeclStatement	int label = gen_new_label ( ) ;	3753:28:67267:67294	2485132	0	True				
ANR	2492298	IdentifierDecl	label = gen_new_label ( )		2485132	0					
ANR	2492299	IdentifierDeclType	int		2485132	0					
ANR	2492300	Identifier	label		2485132	1					
ANR	2492301	AssignmentExpression	label = gen_new_label ( )		2485132	2		=			
ANR	2492302	Identifier	label		2485132	0					
ANR	2492303	CallExpression	gen_new_label ( )		2485132	1					
ANR	2492304	Callee	gen_new_label		2485132	0					
ANR	2492305	Identifier	gen_new_label		2485132	0					
ANR	2492306	ArgumentList			2485132	1					
ANR	2492307	ExpressionStatement	"tcg_gen_brcondi_i32 ( BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT , cpu_R [ RRI8_S ] , 0 , label )"	3755:28:67325:67485	2485132	1	True				
ANR	2492308	CallExpression	"tcg_gen_brcondi_i32 ( BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT , cpu_R [ RRI8_S ] , 0 , label )"		2485132	0					
ANR	2492309	Callee	tcg_gen_brcondi_i32		2485132	0					
ANR	2492310	Identifier	tcg_gen_brcondi_i32		2485132	0					
ANR	2492311	ArgumentList	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2485132	1					
ANR	2492312	Argument	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2485132	0					
ANR	2492313	ConditionalExpression	BRI8_R == 9 ? TCG_COND_NE : TCG_COND_GT		2485132	0					
ANR	2492314	Condition	BRI8_R == 9		2485132	0					
ANR	2492315	EqualityExpression	BRI8_R == 9		2485132	0		==			
ANR	2492316	Identifier	BRI8_R		2485132	0					
ANR	2492317	PrimaryExpression	9		2485132	1					
ANR	2492318	Identifier	TCG_COND_NE		2485132	1					
ANR	2492319	Identifier	TCG_COND_GT		2485132	2					
ANR	2492320	Argument	cpu_R [ RRI8_S ]		2485132	1					
ANR	2492321	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2492322	Identifier	cpu_R		2485132	0					
ANR	2492323	Identifier	RRI8_S		2485132	1					
ANR	2492324	Argument	0		2485132	2					
ANR	2492325	PrimaryExpression	0		2485132	0					
ANR	2492326	Argument	label		2485132	3					
ANR	2492327	Identifier	label		2485132	0					
ANR	2492328	ExpressionStatement	"gen_jumpi ( dc , lend , 1 )"	3761:28:67516:67538	2485132	2	True				
ANR	2492329	CallExpression	"gen_jumpi ( dc , lend , 1 )"		2485132	0					
ANR	2492330	Callee	gen_jumpi		2485132	0					
ANR	2492331	Identifier	gen_jumpi		2485132	0					
ANR	2492332	ArgumentList	dc		2485132	1					
ANR	2492333	Argument	dc		2485132	0					
ANR	2492334	Identifier	dc		2485132	0					
ANR	2492335	Argument	lend		2485132	1					
ANR	2492336	Identifier	lend		2485132	0					
ANR	2492337	Argument	1		2485132	2					
ANR	2492338	PrimaryExpression	1		2485132	0					
ANR	2492339	ExpressionStatement	gen_set_label ( label )	3763:28:67569:67589	2485132	3	True				
ANR	2492340	CallExpression	gen_set_label ( label )		2485132	0					
ANR	2492341	Callee	gen_set_label		2485132	0					
ANR	2492342	Identifier	gen_set_label		2485132	0					
ANR	2492343	ArgumentList	label		2485132	1					
ANR	2492344	Argument	label		2485132	0					
ANR	2492345	Identifier	label		2485132	0					
ANR	2492346	ExpressionStatement	"gen_jumpi ( dc , dc -> next_pc , 0 )"	3769:24:67645:67674	2485132	7	True				
ANR	2492347	CallExpression	"gen_jumpi ( dc , dc -> next_pc , 0 )"		2485132	0					
ANR	2492348	Callee	gen_jumpi		2485132	0					
ANR	2492349	Identifier	gen_jumpi		2485132	0					
ANR	2492350	ArgumentList	dc		2485132	1					
ANR	2492351	Argument	dc		2485132	0					
ANR	2492352	Identifier	dc		2485132	0					
ANR	2492353	Argument	dc -> next_pc		2485132	1					
ANR	2492354	PtrMemberAccess	dc -> next_pc		2485132	0					
ANR	2492355	Identifier	dc		2485132	0					
ANR	2492356	Identifier	next_pc		2485132	1					
ANR	2492357	Argument	0		2485132	2					
ANR	2492358	PrimaryExpression	0		2485132	0					
ANR	2492359	BreakStatement	break ;	3773:20:67720:67725	2485132	10	True				
ANR	2492360	Label	default :	3777:16:67746:67753	2485132	11	True				
ANR	2492361	Identifier	default		2485132	0					
ANR	2492362	ExpressionStatement	RESERVED ( )	3779:20:67789:67799	2485132	12	True				
ANR	2492363	CallExpression	RESERVED ( )		2485132	0					
ANR	2492364	Callee	RESERVED		2485132	0					
ANR	2492365	Identifier	RESERVED		2485132	0					
ANR	2492366	ArgumentList			2485132	1					
ANR	2492367	BreakStatement	break ;	3781:20:67822:67827	2485132	13	True				
ANR	2492368	BreakStatement	break ;	3787:16:67867:67872	2485132	6	True				
ANR	2492369	Label	case 2 :	3791:12:67889:67895	2485132	7	True				
ANR	2492370	Label	case 3 :	3793:12:67920:67926	2485132	8	True				
ANR	2492371	IfStatement	"if ( gen_window_check1 ( dc , BRI8_S ) )"		2485132	9					
ANR	2492372	Condition	"gen_window_check1 ( dc , BRI8_S )"	3795:20:67959:67987	2485132	0	True				
ANR	2492373	CallExpression	"gen_window_check1 ( dc , BRI8_S )"		2485132	0					
ANR	2492374	Callee	gen_window_check1		2485132	0					
ANR	2492375	Identifier	gen_window_check1		2485132	0					
ANR	2492376	ArgumentList	dc		2485132	1					
ANR	2492377	Argument	dc		2485132	0					
ANR	2492378	Identifier	dc		2485132	0					
ANR	2492379	Argument	BRI8_S		2485132	1					
ANR	2492380	Identifier	BRI8_S		2485132	0					
ANR	2492381	CompoundStatement		3793:51:67919:67919	2485132	1					
ANR	2492382	ExpressionStatement	"gen_brcondi ( dc , BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU , cpu_R [ BRI8_S ] , B4CONSTU [ BRI8_R ] , 4 + BRI8_IMM8_SE )"	3797:20:68013:68188	2485132	0	True				
ANR	2492383	CallExpression	"gen_brcondi ( dc , BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU , cpu_R [ BRI8_S ] , B4CONSTU [ BRI8_R ] , 4 + BRI8_IMM8_SE )"		2485132	0					
ANR	2492384	Callee	gen_brcondi		2485132	0					
ANR	2492385	Identifier	gen_brcondi		2485132	0					
ANR	2492386	ArgumentList	dc		2485132	1					
ANR	2492387	Argument	dc		2485132	0					
ANR	2492388	Identifier	dc		2485132	0					
ANR	2492389	Argument	BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU		2485132	1					
ANR	2492390	ConditionalExpression	BRI8_M == 2 ? TCG_COND_LTU : TCG_COND_GEU		2485132	0					
ANR	2492391	Condition	BRI8_M == 2		2485132	0					
ANR	2492392	EqualityExpression	BRI8_M == 2		2485132	0		==			
ANR	2492393	Identifier	BRI8_M		2485132	0					
ANR	2492394	PrimaryExpression	2		2485132	1					
ANR	2492395	Identifier	TCG_COND_LTU		2485132	1					
ANR	2492396	Identifier	TCG_COND_GEU		2485132	2					
ANR	2492397	Argument	cpu_R [ BRI8_S ]		2485132	2					
ANR	2492398	ArrayIndexing	cpu_R [ BRI8_S ]		2485132	0					
ANR	2492399	Identifier	cpu_R		2485132	0					
ANR	2492400	Identifier	BRI8_S		2485132	1					
ANR	2492401	Argument	B4CONSTU [ BRI8_R ]		2485132	3					
ANR	2492402	ArrayIndexing	B4CONSTU [ BRI8_R ]		2485132	0					
ANR	2492403	Identifier	B4CONSTU		2485132	0					
ANR	2492404	Identifier	BRI8_R		2485132	1					
ANR	2492405	Argument	4 + BRI8_IMM8_SE		2485132	4					
ANR	2492406	AdditiveExpression	4 + BRI8_IMM8_SE		2485132	0		+			
ANR	2492407	PrimaryExpression	4		2485132	0					
ANR	2492408	Identifier	BRI8_IMM8_SE		2485132	1					
ANR	2492409	BreakStatement	break ;	3805:16:68226:68231	2485132	10	True				
ANR	2492410	BreakStatement	break ;	3809:12:68261:68266	2485132	11	True				
ANR	2492411	BreakStatement	break ;	3815:8:68290:68295	2485132	28	True				
ANR	2492412	Label	case 7 :	3819:4:68304:68310	2485132	29	True				
ANR	2492413	CompoundStatement		3821:12:68271:68327	2485132	30					
ANR	2492414	IdentifierDeclStatement	TCGCond eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ ;	3823:12:68342:68398	2485132	0	True				
ANR	2492415	IdentifierDecl	eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2485132	0					
ANR	2492416	IdentifierDeclType	TCGCond		2485132	0					
ANR	2492417	Identifier	eq_ne		2485132	1					
ANR	2492418	AssignmentExpression	eq_ne = ( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2485132	2		=			
ANR	2492419	Identifier	eq_ne		2485132	0					
ANR	2492420	ConditionalExpression	( RRI8_R & 8 ) ? TCG_COND_NE : TCG_COND_EQ		2485132	1					
ANR	2492421	Condition	RRI8_R & 8		2485132	0					
ANR	2492422	BitAndExpression	RRI8_R & 8		2485132	0		&			
ANR	2492423	Identifier	RRI8_R		2485132	0					
ANR	2492424	PrimaryExpression	8		2485132	1					
ANR	2492425	Identifier	TCG_COND_NE		2485132	1					
ANR	2492426	Identifier	TCG_COND_EQ		2485132	2					
ANR	2492427	SwitchStatement	switch ( RRI8_R & 7 )		2485132	1					
ANR	2492428	Condition	RRI8_R & 7	3827:20:68423:68432	2485132	0	True				
ANR	2492429	BitAndExpression	RRI8_R & 7		2485132	0		&			
ANR	2492430	Identifier	RRI8_R		2485132	0					
ANR	2492431	PrimaryExpression	7		2485132	1					
ANR	2492432	CompoundStatement		3825:32:68364:68364	2485132	1					
ANR	2492433	Label	case 0 :	3829:12:68450:68456	2485132	0	True				
ANR	2492434	IfStatement	"if ( gen_window_check2 ( dc , RRI8_S , RRI8_T ) )"		2485132	1					
ANR	2492435	Condition	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3831:20:68498:68534	2485132	0	True				
ANR	2492436	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2485132	0					
ANR	2492437	Callee	gen_window_check2		2485132	0					
ANR	2492438	Identifier	gen_window_check2		2485132	0					
ANR	2492439	ArgumentList	dc		2485132	1					
ANR	2492440	Argument	dc		2485132	0					
ANR	2492441	Identifier	dc		2485132	0					
ANR	2492442	Argument	RRI8_S		2485132	1					
ANR	2492443	Identifier	RRI8_S		2485132	0					
ANR	2492444	Argument	RRI8_T		2485132	2					
ANR	2492445	Identifier	RRI8_T		2485132	0					
ANR	2492446	CompoundStatement		3831:20:68489:68522	2485132	1					
ANR	2492447	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3833:20:68560:68593	2485132	0	True				
ANR	2492448	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2492449	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492450	Identifier	tmp		2485132	1					
ANR	2492451	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2492452	Identifier	tmp		2485132	0					
ANR	2492453	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2492454	Callee	tcg_temp_new_i32		2485132	0					
ANR	2492455	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2492456	ArgumentList			2485132	1					
ANR	2492457	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"	3835:20:68616:68666	2485132	1	True				
ANR	2492458	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"		2485132	0					
ANR	2492459	Callee	tcg_gen_and_i32		2485132	0					
ANR	2492460	Identifier	tcg_gen_and_i32		2485132	0					
ANR	2492461	ArgumentList	tmp		2485132	1					
ANR	2492462	Argument	tmp		2485132	0					
ANR	2492463	Identifier	tmp		2485132	0					
ANR	2492464	Argument	cpu_R [ RRI8_S ]		2485132	1					
ANR	2492465	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2492466	Identifier	cpu_R		2485132	0					
ANR	2492467	Identifier	RRI8_S		2485132	1					
ANR	2492468	Argument	cpu_R [ RRI8_T ]		2485132	2					
ANR	2492469	ArrayIndexing	cpu_R [ RRI8_T ]		2485132	0					
ANR	2492470	Identifier	cpu_R		2485132	0					
ANR	2492471	Identifier	RRI8_T		2485132	1					
ANR	2492472	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3837:20:68689:68737	2485132	2	True				
ANR	2492473	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2485132	0					
ANR	2492474	Callee	gen_brcondi		2485132	0					
ANR	2492475	Identifier	gen_brcondi		2485132	0					
ANR	2492476	ArgumentList	dc		2485132	1					
ANR	2492477	Argument	dc		2485132	0					
ANR	2492478	Identifier	dc		2485132	0					
ANR	2492479	Argument	eq_ne		2485132	1					
ANR	2492480	Identifier	eq_ne		2485132	0					
ANR	2492481	Argument	tmp		2485132	2					
ANR	2492482	Identifier	tmp		2485132	0					
ANR	2492483	Argument	0		2485132	3					
ANR	2492484	PrimaryExpression	0		2485132	0					
ANR	2492485	Argument	4 + RRI8_IMM8_SE		2485132	4					
ANR	2492486	AdditiveExpression	4 + RRI8_IMM8_SE		2485132	0		+			
ANR	2492487	PrimaryExpression	4		2485132	0					
ANR	2492488	Identifier	RRI8_IMM8_SE		2485132	1					
ANR	2492489	ExpressionStatement	tcg_temp_free ( tmp )	3839:20:68760:68778	2485132	3	True				
ANR	2492490	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2492491	Callee	tcg_temp_free		2485132	0					
ANR	2492492	Identifier	tcg_temp_free		2485132	0					
ANR	2492493	ArgumentList	tmp		2485132	1					
ANR	2492494	Argument	tmp		2485132	0					
ANR	2492495	Identifier	tmp		2485132	0					
ANR	2492496	BreakStatement	break ;	3843:16:68816:68821	2485132	2	True				
ANR	2492497	Label	case 1 :	3847:12:68838:68844	2485132	3	True				
ANR	2492498	Label	case 2 :	3849:12:68875:68881	2485132	4	True				
ANR	2492499	Label	case 3 :	3851:12:68912:68918	2485132	5	True				
ANR	2492500	IfStatement	"if ( gen_window_check2 ( dc , RRI8_S , RRI8_T ) )"		2485132	6					
ANR	2492501	Condition	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3853:20:68959:68995	2485132	0	True				
ANR	2492502	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2485132	0					
ANR	2492503	Callee	gen_window_check2		2485132	0					
ANR	2492504	Identifier	gen_window_check2		2485132	0					
ANR	2492505	ArgumentList	dc		2485132	1					
ANR	2492506	Argument	dc		2485132	0					
ANR	2492507	Identifier	dc		2485132	0					
ANR	2492508	Argument	RRI8_S		2485132	1					
ANR	2492509	Identifier	RRI8_S		2485132	0					
ANR	2492510	Argument	RRI8_T		2485132	2					
ANR	2492511	Identifier	RRI8_T		2485132	0					
ANR	2492512	CompoundStatement		3851:59:68927:68927	2485132	1					
ANR	2492513	Statement	static	3855:20:69021:69026	2485132	0	True				
ANR	2492514	Statement	const	3855:27:69028:69032	2485132	1	True				
ANR	2492515	Statement	TCGCond	3855:33:69034:69040	2485132	2	True				
ANR	2492516	Statement	cond	3855:41:69042:69045	2485132	3	True				
ANR	2492517	Statement	[	3855:45:69046:69046	2485132	4	True				
ANR	2492518	Statement	]	3855:46:69047:69047	2485132	5	True				
ANR	2492519	Statement	=	3855:48:69049:69049	2485132	6	True				
ANR	2492520	CompoundStatement		3853:50:68980:68980	2485132	7					
ANR	2492521	Statement	[	3857:24:69078:69078	2485132	0	True				
ANR	2492522	Statement	1	3857:25:69079:69079	2485132	1	True				
ANR	2492523	Statement	]	3857:26:69080:69080	2485132	2	True				
ANR	2492524	Statement	=	3857:28:69082:69082	2485132	3	True				
ANR	2492525	Statement	TCG_COND_EQ	3857:30:69084:69094	2485132	4	True				
ANR	2492526	Statement	","	3857:41:69095:69095	2485132	5	True				
ANR	2492527	Statement	[	3859:24:69122:69122	2485132	6	True				
ANR	2492528	Statement	2	3859:25:69123:69123	2485132	7	True				
ANR	2492529	Statement	]	3859:26:69124:69124	2485132	8	True				
ANR	2492530	Statement	=	3859:28:69126:69126	2485132	9	True				
ANR	2492531	Statement	TCG_COND_LT	3859:30:69128:69138	2485132	10	True				
ANR	2492532	Statement	","	3859:41:69139:69139	2485132	11	True				
ANR	2492533	Statement	[	3861:24:69166:69166	2485132	12	True				
ANR	2492534	Statement	3	3861:25:69167:69167	2485132	13	True				
ANR	2492535	Statement	]	3861:26:69168:69168	2485132	14	True				
ANR	2492536	Statement	=	3861:28:69170:69170	2485132	15	True				
ANR	2492537	Statement	TCG_COND_LTU	3861:30:69172:69183	2485132	16	True				
ANR	2492538	Statement	","	3861:42:69184:69184	2485132	17	True				
ANR	2492539	Statement	[	3863:24:69211:69211	2485132	18	True				
ANR	2492540	Statement	9	3863:25:69212:69212	2485132	19	True				
ANR	2492541	Statement	]	3863:26:69213:69213	2485132	20	True				
ANR	2492542	Statement	=	3863:28:69215:69215	2485132	21	True				
ANR	2492543	Statement	TCG_COND_NE	3863:30:69217:69227	2485132	22	True				
ANR	2492544	Statement	","	3863:41:69228:69228	2485132	23	True				
ANR	2492545	Statement	[	3865:24:69255:69255	2485132	24	True				
ANR	2492546	Statement	10	3865:25:69256:69257	2485132	25	True				
ANR	2492547	Statement	]	3865:27:69258:69258	2485132	26	True				
ANR	2492548	Statement	=	3865:29:69260:69260	2485132	27	True				
ANR	2492549	Statement	TCG_COND_GE	3865:31:69262:69272	2485132	28	True				
ANR	2492550	Statement	","	3865:42:69273:69273	2485132	29	True				
ANR	2492551	Statement	[	3867:24:69300:69300	2485132	30	True				
ANR	2492552	Statement	11	3867:25:69301:69302	2485132	31	True				
ANR	2492553	Statement	]	3867:27:69303:69303	2485132	32	True				
ANR	2492554	Statement	=	3867:29:69305:69305	2485132	33	True				
ANR	2492555	Statement	TCG_COND_GEU	3867:31:69307:69318	2485132	34	True				
ANR	2492556	Statement	","	3867:43:69319:69319	2485132	35	True				
ANR	2492557	ExpressionStatement		3869:21:69343:69343	2485132	8	True				
ANR	2492558	ExpressionStatement	"gen_brcond ( dc , cond [ RRI8_R ] , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"	3871:20:69366:69471	2485132	9	True				
ANR	2492559	CallExpression	"gen_brcond ( dc , cond [ RRI8_R ] , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"		2485132	0					
ANR	2492560	Callee	gen_brcond		2485132	0					
ANR	2492561	Identifier	gen_brcond		2485132	0					
ANR	2492562	ArgumentList	dc		2485132	1					
ANR	2492563	Argument	dc		2485132	0					
ANR	2492564	Identifier	dc		2485132	0					
ANR	2492565	Argument	cond [ RRI8_R ]		2485132	1					
ANR	2492566	ArrayIndexing	cond [ RRI8_R ]		2485132	0					
ANR	2492567	Identifier	cond		2485132	0					
ANR	2492568	Identifier	RRI8_R		2485132	1					
ANR	2492569	Argument	cpu_R [ RRI8_S ]		2485132	2					
ANR	2492570	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2492571	Identifier	cpu_R		2485132	0					
ANR	2492572	Identifier	RRI8_S		2485132	1					
ANR	2492573	Argument	cpu_R [ RRI8_T ]		2485132	3					
ANR	2492574	ArrayIndexing	cpu_R [ RRI8_T ]		2485132	0					
ANR	2492575	Identifier	cpu_R		2485132	0					
ANR	2492576	Identifier	RRI8_T		2485132	1					
ANR	2492577	Argument	4 + RRI8_IMM8_SE		2485132	4					
ANR	2492578	AdditiveExpression	4 + RRI8_IMM8_SE		2485132	0		+			
ANR	2492579	PrimaryExpression	4		2485132	0					
ANR	2492580	Identifier	RRI8_IMM8_SE		2485132	1					
ANR	2492581	BreakStatement	break ;	3877:16:69509:69514	2485132	7	True				
ANR	2492582	Label	case 4 :	3881:12:69531:69537	2485132	8	True				
ANR	2492583	IfStatement	"if ( gen_window_check2 ( dc , RRI8_S , RRI8_T ) )"		2485132	9					
ANR	2492584	Condition	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3883:20:69579:69615	2485132	0	True				
ANR	2492585	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2485132	0					
ANR	2492586	Callee	gen_window_check2		2485132	0					
ANR	2492587	Identifier	gen_window_check2		2485132	0					
ANR	2492588	ArgumentList	dc		2485132	1					
ANR	2492589	Argument	dc		2485132	0					
ANR	2492590	Identifier	dc		2485132	0					
ANR	2492591	Argument	RRI8_S		2485132	1					
ANR	2492592	Identifier	RRI8_S		2485132	0					
ANR	2492593	Argument	RRI8_T		2485132	2					
ANR	2492594	Identifier	RRI8_T		2485132	0					
ANR	2492595	CompoundStatement		3883:20:69570:69603	2485132	1					
ANR	2492596	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3885:20:69641:69674	2485132	0	True				
ANR	2492597	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2492598	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492599	Identifier	tmp		2485132	1					
ANR	2492600	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2492601	Identifier	tmp		2485132	0					
ANR	2492602	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2492603	Callee	tcg_temp_new_i32		2485132	0					
ANR	2492604	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2492605	ArgumentList			2485132	1					
ANR	2492606	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"	3887:20:69697:69747	2485132	1	True				
ANR	2492607	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , cpu_R [ RRI8_T ] )"		2485132	0					
ANR	2492608	Callee	tcg_gen_and_i32		2485132	0					
ANR	2492609	Identifier	tcg_gen_and_i32		2485132	0					
ANR	2492610	ArgumentList	tmp		2485132	1					
ANR	2492611	Argument	tmp		2485132	0					
ANR	2492612	Identifier	tmp		2485132	0					
ANR	2492613	Argument	cpu_R [ RRI8_S ]		2485132	1					
ANR	2492614	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2492615	Identifier	cpu_R		2485132	0					
ANR	2492616	Identifier	RRI8_S		2485132	1					
ANR	2492617	Argument	cpu_R [ RRI8_T ]		2485132	2					
ANR	2492618	ArrayIndexing	cpu_R [ RRI8_T ]		2485132	0					
ANR	2492619	Identifier	cpu_R		2485132	0					
ANR	2492620	Identifier	RRI8_T		2485132	1					
ANR	2492621	ExpressionStatement	"gen_brcond ( dc , eq_ne , tmp , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"	3889:20:69770:69858	2485132	2	True				
ANR	2492622	CallExpression	"gen_brcond ( dc , eq_ne , tmp , cpu_R [ RRI8_T ] , 4 + RRI8_IMM8_SE )"		2485132	0					
ANR	2492623	Callee	gen_brcond		2485132	0					
ANR	2492624	Identifier	gen_brcond		2485132	0					
ANR	2492625	ArgumentList	dc		2485132	1					
ANR	2492626	Argument	dc		2485132	0					
ANR	2492627	Identifier	dc		2485132	0					
ANR	2492628	Argument	eq_ne		2485132	1					
ANR	2492629	Identifier	eq_ne		2485132	0					
ANR	2492630	Argument	tmp		2485132	2					
ANR	2492631	Identifier	tmp		2485132	0					
ANR	2492632	Argument	cpu_R [ RRI8_T ]		2485132	3					
ANR	2492633	ArrayIndexing	cpu_R [ RRI8_T ]		2485132	0					
ANR	2492634	Identifier	cpu_R		2485132	0					
ANR	2492635	Identifier	RRI8_T		2485132	1					
ANR	2492636	Argument	4 + RRI8_IMM8_SE		2485132	4					
ANR	2492637	AdditiveExpression	4 + RRI8_IMM8_SE		2485132	0		+			
ANR	2492638	PrimaryExpression	4		2485132	0					
ANR	2492639	Identifier	RRI8_IMM8_SE		2485132	1					
ANR	2492640	ExpressionStatement	tcg_temp_free ( tmp )	3893:20:69881:69899	2485132	3	True				
ANR	2492641	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2492642	Callee	tcg_temp_free		2485132	0					
ANR	2492643	Identifier	tcg_temp_free		2485132	0					
ANR	2492644	ArgumentList	tmp		2485132	1					
ANR	2492645	Argument	tmp		2485132	0					
ANR	2492646	Identifier	tmp		2485132	0					
ANR	2492647	BreakStatement	break ;	3897:16:69937:69942	2485132	10	True				
ANR	2492648	Label	case 5 :	3901:12:69959:69965	2485132	11	True				
ANR	2492649	IfStatement	"if ( gen_window_check2 ( dc , RRI8_S , RRI8_T ) )"		2485132	12					
ANR	2492650	Condition	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"	3903:20:70004:70040	2485132	0	True				
ANR	2492651	CallExpression	"gen_window_check2 ( dc , RRI8_S , RRI8_T )"		2485132	0					
ANR	2492652	Callee	gen_window_check2		2485132	0					
ANR	2492653	Identifier	gen_window_check2		2485132	0					
ANR	2492654	ArgumentList	dc		2485132	1					
ANR	2492655	Argument	dc		2485132	0					
ANR	2492656	Identifier	dc		2485132	0					
ANR	2492657	Argument	RRI8_S		2485132	1					
ANR	2492658	Identifier	RRI8_S		2485132	0					
ANR	2492659	Argument	RRI8_T		2485132	2					
ANR	2492660	Identifier	RRI8_T		2485132	0					
ANR	2492661	CompoundStatement		3913:20:70167:70200	2485132	1					
ANR	2492662	IdentifierDeclStatement	TCGv_i32 bit = tcg_const_i32 ( 0x80000000 ) ;	3907:20:70097:70137	2485132	0	True				
ANR	2492663	IdentifierDecl	bit = tcg_const_i32 ( 0x80000000 )		2485132	0					
ANR	2492664	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492665	Identifier	bit		2485132	1					
ANR	2492666	AssignmentExpression	bit = tcg_const_i32 ( 0x80000000 )		2485132	2		=			
ANR	2492667	Identifier	bit		2485132	0					
ANR	2492668	CallExpression	tcg_const_i32 ( 0x80000000 )		2485132	1					
ANR	2492669	Callee	tcg_const_i32		2485132	0					
ANR	2492670	Identifier	tcg_const_i32		2485132	0					
ANR	2492671	ArgumentList	0x80000000		2485132	1					
ANR	2492672	Argument	0x80000000		2485132	0					
ANR	2492673	PrimaryExpression	0x80000000		2485132	0					
ANR	2492674	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3915:20:70238:70271	2485132	1	True				
ANR	2492675	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2492676	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492677	Identifier	tmp		2485132	1					
ANR	2492678	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2492679	Identifier	tmp		2485132	0					
ANR	2492680	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2492681	Callee	tcg_temp_new_i32		2485132	0					
ANR	2492682	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2492683	ArgumentList			2485132	1					
ANR	2492684	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_T ] , 0x1f )"	3917:20:70294:70336	2485132	2	True				
ANR	2492685	CallExpression	"tcg_gen_andi_i32 ( tmp , cpu_R [ RRI8_T ] , 0x1f )"		2485132	0					
ANR	2492686	Callee	tcg_gen_andi_i32		2485132	0					
ANR	2492687	Identifier	tcg_gen_andi_i32		2485132	0					
ANR	2492688	ArgumentList	tmp		2485132	1					
ANR	2492689	Argument	tmp		2485132	0					
ANR	2492690	Identifier	tmp		2485132	0					
ANR	2492691	Argument	cpu_R [ RRI8_T ]		2485132	1					
ANR	2492692	ArrayIndexing	cpu_R [ RRI8_T ]		2485132	0					
ANR	2492693	Identifier	cpu_R		2485132	0					
ANR	2492694	Identifier	RRI8_T		2485132	1					
ANR	2492695	Argument	0x1f		2485132	2					
ANR	2492696	PrimaryExpression	0x1f		2485132	0					
ANR	2492697	ExpressionStatement	"tcg_gen_shr_i32 ( bit , bit , tmp )"	3921:20:70390:70420	2485132	3	True				
ANR	2492698	CallExpression	"tcg_gen_shr_i32 ( bit , bit , tmp )"		2485132	0					
ANR	2492699	Callee	tcg_gen_shr_i32		2485132	0					
ANR	2492700	Identifier	tcg_gen_shr_i32		2485132	0					
ANR	2492701	ArgumentList	bit		2485132	1					
ANR	2492702	Argument	bit		2485132	0					
ANR	2492703	Identifier	bit		2485132	0					
ANR	2492704	Argument	bit		2485132	1					
ANR	2492705	Identifier	bit		2485132	0					
ANR	2492706	Argument	tmp		2485132	2					
ANR	2492707	Identifier	tmp		2485132	0					
ANR	2492708	ExpressionStatement	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , bit )"	3929:20:70511:70551	2485132	4	True				
ANR	2492709	CallExpression	"tcg_gen_and_i32 ( tmp , cpu_R [ RRI8_S ] , bit )"		2485132	0					
ANR	2492710	Callee	tcg_gen_and_i32		2485132	0					
ANR	2492711	Identifier	tcg_gen_and_i32		2485132	0					
ANR	2492712	ArgumentList	tmp		2485132	1					
ANR	2492713	Argument	tmp		2485132	0					
ANR	2492714	Identifier	tmp		2485132	0					
ANR	2492715	Argument	cpu_R [ RRI8_S ]		2485132	1					
ANR	2492716	ArrayIndexing	cpu_R [ RRI8_S ]		2485132	0					
ANR	2492717	Identifier	cpu_R		2485132	0					
ANR	2492718	Identifier	RRI8_S		2485132	1					
ANR	2492719	Argument	bit		2485132	2					
ANR	2492720	Identifier	bit		2485132	0					
ANR	2492721	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3931:20:70574:70622	2485132	5	True				
ANR	2492722	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2485132	0					
ANR	2492723	Callee	gen_brcondi		2485132	0					
ANR	2492724	Identifier	gen_brcondi		2485132	0					
ANR	2492725	ArgumentList	dc		2485132	1					
ANR	2492726	Argument	dc		2485132	0					
ANR	2492727	Identifier	dc		2485132	0					
ANR	2492728	Argument	eq_ne		2485132	1					
ANR	2492729	Identifier	eq_ne		2485132	0					
ANR	2492730	Argument	tmp		2485132	2					
ANR	2492731	Identifier	tmp		2485132	0					
ANR	2492732	Argument	0		2485132	3					
ANR	2492733	PrimaryExpression	0		2485132	0					
ANR	2492734	Argument	4 + RRI8_IMM8_SE		2485132	4					
ANR	2492735	AdditiveExpression	4 + RRI8_IMM8_SE		2485132	0		+			
ANR	2492736	PrimaryExpression	4		2485132	0					
ANR	2492737	Identifier	RRI8_IMM8_SE		2485132	1					
ANR	2492738	ExpressionStatement	tcg_temp_free ( tmp )	3933:20:70645:70663	2485132	6	True				
ANR	2492739	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2492740	Callee	tcg_temp_free		2485132	0					
ANR	2492741	Identifier	tcg_temp_free		2485132	0					
ANR	2492742	ArgumentList	tmp		2485132	1					
ANR	2492743	Argument	tmp		2485132	0					
ANR	2492744	Identifier	tmp		2485132	0					
ANR	2492745	ExpressionStatement	tcg_temp_free ( bit )	3935:20:70686:70704	2485132	7	True				
ANR	2492746	CallExpression	tcg_temp_free ( bit )		2485132	0					
ANR	2492747	Callee	tcg_temp_free		2485132	0					
ANR	2492748	Identifier	tcg_temp_free		2485132	0					
ANR	2492749	ArgumentList	bit		2485132	1					
ANR	2492750	Argument	bit		2485132	0					
ANR	2492751	Identifier	bit		2485132	0					
ANR	2492752	BreakStatement	break ;	3939:16:70742:70747	2485132	13	True				
ANR	2492753	Label	case 6 :	3943:12:70764:70770	2485132	14	True				
ANR	2492754	Label	case 7 :	3945:12:70803:70809	2485132	15	True				
ANR	2492755	IfStatement	"if ( gen_window_check1 ( dc , RRI8_S ) )"		2485132	16					
ANR	2492756	Condition	"gen_window_check1 ( dc , RRI8_S )"	3947:20:70832:70860	2485132	0	True				
ANR	2492757	CallExpression	"gen_window_check1 ( dc , RRI8_S )"		2485132	0					
ANR	2492758	Callee	gen_window_check1		2485132	0					
ANR	2492759	Identifier	gen_window_check1		2485132	0					
ANR	2492760	ArgumentList	dc		2485132	1					
ANR	2492761	Argument	dc		2485132	0					
ANR	2492762	Identifier	dc		2485132	0					
ANR	2492763	Argument	RRI8_S		2485132	1					
ANR	2492764	Identifier	RRI8_S		2485132	0					
ANR	2492765	CompoundStatement		3947:20:70815:70848	2485132	1					
ANR	2492766	IdentifierDeclStatement	TCGv_i32 tmp = tcg_temp_new_i32 ( ) ;	3949:20:70886:70919	2485132	0	True				
ANR	2492767	IdentifierDecl	tmp = tcg_temp_new_i32 ( )		2485132	0					
ANR	2492768	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492769	Identifier	tmp		2485132	1					
ANR	2492770	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2492771	Identifier	tmp		2485132	0					
ANR	2492772	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2492773	Callee	tcg_temp_new_i32		2485132	0					
ANR	2492774	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2492775	ArgumentList			2485132	1					
ANR	2492776	Statement	tcg_gen_andi_i32	3951:20:70942:70957	2485132	1	True				
ANR	2492777	Statement	(	3951:36:70958:70958	2485132	2	True				
ANR	2492778	Statement	tmp	3951:37:70959:70961	2485132	3	True				
ANR	2492779	Statement	","	3951:40:70962:70962	2485132	4	True				
ANR	2492780	Statement	cpu_R	3951:42:70964:70968	2485132	5	True				
ANR	2492781	Statement	[	3951:47:70969:70969	2485132	6	True				
ANR	2492782	Statement	RRI8_S	3951:48:70970:70975	2485132	7	True				
ANR	2492783	Statement	]	3951:54:70976:70976	2485132	8	True				
ANR	2492784	Statement	","	3951:55:70977:70977	2485132	9	True				
ANR	2492785	Statement	0x80000000	3955:28:71039:71048	2485132	10	True				
ANR	2492786	Statement	>>	3955:39:71050:71051	2485132	11	True				
ANR	2492787	Statement	(	3955:42:71053:71053	2485132	12	True				
ANR	2492788	Statement	(	3955:43:71054:71054	2485132	13	True				
ANR	2492789	Statement	(	3955:44:71055:71055	2485132	14	True				
ANR	2492790	Statement	RRI8_R	3955:45:71056:71061	2485132	15	True				
ANR	2492791	Statement	&	3955:52:71063:71063	2485132	16	True				
ANR	2492792	Statement	1	3955:54:71065:71065	2485132	17	True				
ANR	2492793	Statement	)	3955:55:71066:71066	2485132	18	True				
ANR	2492794	Statement	<<	3955:57:71068:71069	2485132	19	True				
ANR	2492795	Statement	4	3955:60:71071:71071	2485132	20	True				
ANR	2492796	Statement	)	3955:61:71072:71072	2485132	21	True				
ANR	2492797	Statement	|	3955:63:71074:71074	2485132	22	True				
ANR	2492798	Statement	RRI8_T	3955:65:71076:71081	2485132	23	True				
ANR	2492799	Statement	)	3955:71:71082:71082	2485132	24	True				
ANR	2492800	Statement	)	3955:72:71083:71083	2485132	25	True				
ANR	2492801	ExpressionStatement		3955:73:71084:71084	2485132	26	True				
ANR	2492802	ExpressionStatement	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"	3963:20:71198:71246	2485132	27	True				
ANR	2492803	CallExpression	"gen_brcondi ( dc , eq_ne , tmp , 0 , 4 + RRI8_IMM8_SE )"		2485132	0					
ANR	2492804	Callee	gen_brcondi		2485132	0					
ANR	2492805	Identifier	gen_brcondi		2485132	0					
ANR	2492806	ArgumentList	dc		2485132	1					
ANR	2492807	Argument	dc		2485132	0					
ANR	2492808	Identifier	dc		2485132	0					
ANR	2492809	Argument	eq_ne		2485132	1					
ANR	2492810	Identifier	eq_ne		2485132	0					
ANR	2492811	Argument	tmp		2485132	2					
ANR	2492812	Identifier	tmp		2485132	0					
ANR	2492813	Argument	0		2485132	3					
ANR	2492814	PrimaryExpression	0		2485132	0					
ANR	2492815	Argument	4 + RRI8_IMM8_SE		2485132	4					
ANR	2492816	AdditiveExpression	4 + RRI8_IMM8_SE		2485132	0		+			
ANR	2492817	PrimaryExpression	4		2485132	0					
ANR	2492818	Identifier	RRI8_IMM8_SE		2485132	1					
ANR	2492819	ExpressionStatement	tcg_temp_free ( tmp )	3965:20:71269:71287	2485132	28	True				
ANR	2492820	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2492821	Callee	tcg_temp_free		2485132	0					
ANR	2492822	Identifier	tcg_temp_free		2485132	0					
ANR	2492823	ArgumentList	tmp		2485132	1					
ANR	2492824	Argument	tmp		2485132	0					
ANR	2492825	Identifier	tmp		2485132	0					
ANR	2492826	BreakStatement	break ;	3969:16:71325:71330	2485132	17	True				
ANR	2492827	BreakStatement	break ;	3977:8:71369:71374	2485132	31	True				
ANR	2492828	Statement	define	3981:1:71380:71385	2485132	32	True				
ANR	2492829	Statement	gen_narrow_load_store	3981:8:71387:71407	2485132	33	True				
ANR	2492830	Statement	(	3981:29:71408:71408	2485132	34	True				
ANR	2492831	Statement	type	3981:30:71409:71412	2485132	35	True				
ANR	2492832	Statement	)	3981:34:71413:71413	2485132	36	True				
ANR	2492833	DoStatement	do		2485132	37					
ANR	2492834	CompoundStatement		3979:39:71347:71347	2485132	0					
ANR	2492835	IfStatement	"if ( gen_window_check2 ( dc , RRRN_S , RRRN_T ) )"		2485132	0					
ANR	2492836	Condition	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"	3983:16:71439:71475	2485132	0	True				
ANR	2492837	CallExpression	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"		2485132	0					
ANR	2492838	Callee	gen_window_check2		2485132	0					
ANR	2492839	Identifier	gen_window_check2		2485132	0					
ANR	2492840	ArgumentList	dc		2485132	1					
ANR	2492841	Argument	dc		2485132	0					
ANR	2492842	Identifier	dc		2485132	0					
ANR	2492843	Argument	RRRN_S		2485132	1					
ANR	2492844	Identifier	RRRN_S		2485132	0					
ANR	2492845	Argument	RRRN_T		2485132	2					
ANR	2492846	Identifier	RRRN_T		2485132	0					
ANR	2492847	CompoundStatement		3989:16:71619:71670	2485132	1					
ANR	2492848	IdentifierDeclStatement	TCGv_i32 addr = tcg_temp_new_i32 ( ) ;	3985:16:71499:71533	2485132	0	True				
ANR	2492849	IdentifierDecl	addr = tcg_temp_new_i32 ( )		2485132	0					
ANR	2492850	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2492851	Identifier	addr		2485132	1					
ANR	2492852	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2485132	2		=			
ANR	2492853	Identifier	addr		2485132	0					
ANR	2492854	CallExpression	tcg_temp_new_i32 ( )		2485132	1					
ANR	2492855	Callee	tcg_temp_new_i32		2485132	0					
ANR	2492856	Identifier	tcg_temp_new_i32		2485132	0					
ANR	2492857	ArgumentList			2485132	1					
ANR	2492858	ExpressionStatement	"tcg_gen_addi_i32 ( addr , cpu_R [ RRRN_S ] , RRRN_R << 2 )"	3987:16:71554:71604	2485132	1	True				
ANR	2492859	CallExpression	"tcg_gen_addi_i32 ( addr , cpu_R [ RRRN_S ] , RRRN_R << 2 )"		2485132	0					
ANR	2492860	Callee	tcg_gen_addi_i32		2485132	0					
ANR	2492861	Identifier	tcg_gen_addi_i32		2485132	0					
ANR	2492862	ArgumentList	addr		2485132	1					
ANR	2492863	Argument	addr		2485132	0					
ANR	2492864	Identifier	addr		2485132	0					
ANR	2492865	Argument	cpu_R [ RRRN_S ]		2485132	1					
ANR	2492866	ArrayIndexing	cpu_R [ RRRN_S ]		2485132	0					
ANR	2492867	Identifier	cpu_R		2485132	0					
ANR	2492868	Identifier	RRRN_S		2485132	1					
ANR	2492869	Argument	RRRN_R << 2		2485132	2					
ANR	2492870	ShiftExpression	RRRN_R << 2		2485132	0		<<			
ANR	2492871	Identifier	RRRN_R		2485132	0					
ANR	2492872	PrimaryExpression	2		2485132	1					
ANR	2492873	ExpressionStatement	"gen_load_store_alignment ( dc , 2 , addr , false )"	3989:16:71625:71669	2485132	2	True				
ANR	2492874	CallExpression	"gen_load_store_alignment ( dc , 2 , addr , false )"		2485132	0					
ANR	2492875	Callee	gen_load_store_alignment		2485132	0					
ANR	2492876	Identifier	gen_load_store_alignment		2485132	0					
ANR	2492877	ArgumentList	dc		2485132	1					
ANR	2492878	Argument	dc		2485132	0					
ANR	2492879	Identifier	dc		2485132	0					
ANR	2492880	Argument	2		2485132	1					
ANR	2492881	PrimaryExpression	2		2485132	0					
ANR	2492882	Argument	addr		2485132	2					
ANR	2492883	Identifier	addr		2485132	0					
ANR	2492884	Argument	false		2485132	3					
ANR	2492885	Identifier	false		2485132	0					
ANR	2492886	IdentifierDeclStatement	"tcg_gen_qemu_ type ( cpu_R [ RRRN_T ] , addr , dc -> cring ) ;"	3991:16:71690:71741	2485132	3	True				
ANR	2492887	IdentifierDecl	"type ( cpu_R [ RRRN_T ] , addr , dc -> cring )"		2485132	0					
ANR	2492888	IdentifierDeclType	tcg_gen_qemu_		2485132	0					
ANR	2492889	Identifier	type		2485132	1					
ANR	2492890	Expression	"cpu_R [ RRRN_T ] , addr , dc -> cring"		2485132	2					
ANR	2492891	ArrayIndexing	cpu_R [ RRRN_T ]		2485132	0					
ANR	2492892	Identifier	cpu_R		2485132	0					
ANR	2492893	Identifier	RRRN_T		2485132	1					
ANR	2492894	Expression	"addr , dc -> cring"		2485132	1					
ANR	2492895	Identifier	addr		2485132	0					
ANR	2492896	PtrMemberAccess	dc -> cring		2485132	1					
ANR	2492897	Identifier	dc		2485132	0					
ANR	2492898	Identifier	cring		2485132	1					
ANR	2492899	ExpressionStatement	tcg_temp_free ( addr )	3993:16:71762:71781	2485132	4	True				
ANR	2492900	CallExpression	tcg_temp_free ( addr )		2485132	0					
ANR	2492901	Callee	tcg_temp_free		2485132	0					
ANR	2492902	Identifier	tcg_temp_free		2485132	0					
ANR	2492903	ArgumentList	addr		2485132	1					
ANR	2492904	Argument	addr		2485132	0					
ANR	2492905	Identifier	addr		2485132	0					
ANR	2492906	Condition	0	3997:17:71820:71820	2485132	1	True				
ANR	2492907	PrimaryExpression	0		2485132	0					
ANR	2492908	ExpressionStatement	gen_narrow_load_store ( ld32u )	4003:8:71859:71887	2485132	38	True				
ANR	2492909	CallExpression	gen_narrow_load_store ( ld32u )		2485132	0					
ANR	2492910	Callee	gen_narrow_load_store		2485132	0					
ANR	2492911	Identifier	gen_narrow_load_store		2485132	0					
ANR	2492912	ArgumentList	ld32u		2485132	1					
ANR	2492913	Argument	ld32u		2485132	0					
ANR	2492914	Identifier	ld32u		2485132	0					
ANR	2492915	BreakStatement	break ;	4005:8:71898:71903	2485132	39	True				
ANR	2492916	Label	case 9 :	4009:4:71912:71918	2485132	40	True				
ANR	2492917	ExpressionStatement	gen_narrow_load_store ( st32 )	4011:8:71941:71968	2485132	41	True				
ANR	2492918	CallExpression	gen_narrow_load_store ( st32 )		2485132	0					
ANR	2492919	Callee	gen_narrow_load_store		2485132	0					
ANR	2492920	Identifier	gen_narrow_load_store		2485132	0					
ANR	2492921	ArgumentList	st32		2485132	1					
ANR	2492922	Argument	st32		2485132	0					
ANR	2492923	Identifier	st32		2485132	0					
ANR	2492924	BreakStatement	break ;	4013:8:71979:71984	2485132	42	True				
ANR	2492925	Statement	undef	4015:1:71988:71992	2485132	43	True				
ANR	2492926	Statement	gen_narrow_load_store	4015:7:71994:72014	2485132	44	True				
ANR	2492927	Label	case 10 :	4019:4:72023:72030	2485132	45	True				
ANR	2492928	IfStatement	"if ( gen_window_check3 ( dc , RRRN_R , RRRN_S , RRRN_T ) )"		2485132	46					
ANR	2492929	Condition	"gen_window_check3 ( dc , RRRN_R , RRRN_S , RRRN_T )"	4021:12:72056:72100	2485132	0	True				
ANR	2492930	CallExpression	"gen_window_check3 ( dc , RRRN_R , RRRN_S , RRRN_T )"		2485132	0					
ANR	2492931	Callee	gen_window_check3		2485132	0					
ANR	2492932	Identifier	gen_window_check3		2485132	0					
ANR	2492933	ArgumentList	dc		2485132	1					
ANR	2492934	Argument	dc		2485132	0					
ANR	2492935	Identifier	dc		2485132	0					
ANR	2492936	Argument	RRRN_R		2485132	1					
ANR	2492937	Identifier	RRRN_R		2485132	0					
ANR	2492938	Argument	RRRN_S		2485132	2					
ANR	2492939	Identifier	RRRN_S		2485132	0					
ANR	2492940	Argument	RRRN_T		2485132	3					
ANR	2492941	Identifier	RRRN_T		2485132	0					
ANR	2492942	CompoundStatement		4019:59:72032:72032	2485132	1					
ANR	2492943	ExpressionStatement	"tcg_gen_add_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , cpu_R [ RRRN_T ] )"	4023:12:72118:72178	2485132	0	True				
ANR	2492944	CallExpression	"tcg_gen_add_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , cpu_R [ RRRN_T ] )"		2485132	0					
ANR	2492945	Callee	tcg_gen_add_i32		2485132	0					
ANR	2492946	Identifier	tcg_gen_add_i32		2485132	0					
ANR	2492947	ArgumentList	cpu_R [ RRRN_R ]		2485132	1					
ANR	2492948	Argument	cpu_R [ RRRN_R ]		2485132	0					
ANR	2492949	ArrayIndexing	cpu_R [ RRRN_R ]		2485132	0					
ANR	2492950	Identifier	cpu_R		2485132	0					
ANR	2492951	Identifier	RRRN_R		2485132	1					
ANR	2492952	Argument	cpu_R [ RRRN_S ]		2485132	1					
ANR	2492953	ArrayIndexing	cpu_R [ RRRN_S ]		2485132	0					
ANR	2492954	Identifier	cpu_R		2485132	0					
ANR	2492955	Identifier	RRRN_S		2485132	1					
ANR	2492956	Argument	cpu_R [ RRRN_T ]		2485132	2					
ANR	2492957	ArrayIndexing	cpu_R [ RRRN_T ]		2485132	0					
ANR	2492958	Identifier	cpu_R		2485132	0					
ANR	2492959	Identifier	RRRN_T		2485132	1					
ANR	2492960	BreakStatement	break ;	4027:8:72200:72205	2485132	47	True				
ANR	2492961	Label	case 11 :	4031:4:72214:72221	2485132	48	True				
ANR	2492962	IfStatement	"if ( gen_window_check2 ( dc , RRRN_R , RRRN_S ) )"		2485132	49					
ANR	2492963	Condition	"gen_window_check2 ( dc , RRRN_R , RRRN_S )"	4033:12:72248:72284	2485132	0	True				
ANR	2492964	CallExpression	"gen_window_check2 ( dc , RRRN_R , RRRN_S )"		2485132	0					
ANR	2492965	Callee	gen_window_check2		2485132	0					
ANR	2492966	Identifier	gen_window_check2		2485132	0					
ANR	2492967	ArgumentList	dc		2485132	1					
ANR	2492968	Argument	dc		2485132	0					
ANR	2492969	Identifier	dc		2485132	0					
ANR	2492970	Argument	RRRN_R		2485132	1					
ANR	2492971	Identifier	RRRN_R		2485132	0					
ANR	2492972	Argument	RRRN_S		2485132	2					
ANR	2492973	Identifier	RRRN_S		2485132	0					
ANR	2492974	CompoundStatement		4031:51:72216:72216	2485132	1					
ANR	2492975	ExpressionStatement	"tcg_gen_addi_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , RRRN_T ? RRRN_T : - 1 )"	4035:12:72302:72400	2485132	0	True				
ANR	2492976	CallExpression	"tcg_gen_addi_i32 ( cpu_R [ RRRN_R ] , cpu_R [ RRRN_S ] , RRRN_T ? RRRN_T : - 1 )"		2485132	0					
ANR	2492977	Callee	tcg_gen_addi_i32		2485132	0					
ANR	2492978	Identifier	tcg_gen_addi_i32		2485132	0					
ANR	2492979	ArgumentList	cpu_R [ RRRN_R ]		2485132	1					
ANR	2492980	Argument	cpu_R [ RRRN_R ]		2485132	0					
ANR	2492981	ArrayIndexing	cpu_R [ RRRN_R ]		2485132	0					
ANR	2492982	Identifier	cpu_R		2485132	0					
ANR	2492983	Identifier	RRRN_R		2485132	1					
ANR	2492984	Argument	cpu_R [ RRRN_S ]		2485132	1					
ANR	2492985	ArrayIndexing	cpu_R [ RRRN_S ]		2485132	0					
ANR	2492986	Identifier	cpu_R		2485132	0					
ANR	2492987	Identifier	RRRN_S		2485132	1					
ANR	2492988	Argument	RRRN_T ? RRRN_T : - 1		2485132	2					
ANR	2492989	ConditionalExpression	RRRN_T ? RRRN_T : - 1		2485132	0					
ANR	2492990	Condition	RRRN_T		2485132	0					
ANR	2492991	Identifier	RRRN_T		2485132	0					
ANR	2492992	Identifier	RRRN_T		2485132	1					
ANR	2492993	UnaryOperationExpression	- 1		2485132	2					
ANR	2492994	UnaryOperator	-		2485132	0					
ANR	2492995	PrimaryExpression	1		2485132	1					
ANR	2492996	BreakStatement	break ;	4041:8:72422:72427	2485132	50	True				
ANR	2492997	Label	case 12 :	4045:4:72436:72443	2485132	51	True				
ANR	2492998	IfStatement	"if ( ! gen_window_check1 ( dc , RRRN_S ) )"		2485132	52					
ANR	2492999	Condition	"! gen_window_check1 ( dc , RRRN_S )"	4047:12:72467:72496	2485132	0	True				
ANR	2493000	UnaryOperationExpression	"! gen_window_check1 ( dc , RRRN_S )"		2485132	0					
ANR	2493001	UnaryOperator	!		2485132	0					
ANR	2493002	CallExpression	"gen_window_check1 ( dc , RRRN_S )"		2485132	1					
ANR	2493003	Callee	gen_window_check1		2485132	0					
ANR	2493004	Identifier	gen_window_check1		2485132	0					
ANR	2493005	ArgumentList	dc		2485132	1					
ANR	2493006	Argument	dc		2485132	0					
ANR	2493007	Identifier	dc		2485132	0					
ANR	2493008	Argument	RRRN_S		2485132	1					
ANR	2493009	Identifier	RRRN_S		2485132	0					
ANR	2493010	CompoundStatement		4045:44:72428:72428	2485132	1					
ANR	2493011	BreakStatement	break ;	4049:12:72514:72519	2485132	0	True				
ANR	2493012	IfStatement	if ( RRRN_T < 8 )		2485132	53					
ANR	2493013	Condition	RRRN_T < 8	4053:12:72545:72554	2485132	0	True				
ANR	2493014	RelationalExpression	RRRN_T < 8		2485132	0		<			
ANR	2493015	Identifier	RRRN_T		2485132	0					
ANR	2493016	PrimaryExpression	8		2485132	1					
ANR	2493017	CompoundStatement		4051:24:72486:72486	2485132	1					
ANR	2493018	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_R [ RRRN_S ] , RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 ) )"	4055:12:72584:72720	2485132	0	True				
ANR	2493019	CallExpression	"tcg_gen_movi_i32 ( cpu_R [ RRRN_S ] , RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 ) )"		2485132	0					
ANR	2493020	Callee	tcg_gen_movi_i32		2485132	0					
ANR	2493021	Identifier	tcg_gen_movi_i32		2485132	0					
ANR	2493022	ArgumentList	cpu_R [ RRRN_S ]		2485132	1					
ANR	2493023	Argument	cpu_R [ RRRN_S ]		2485132	0					
ANR	2493024	ArrayIndexing	cpu_R [ RRRN_S ]		2485132	0					
ANR	2493025	Identifier	cpu_R		2485132	0					
ANR	2493026	Identifier	RRRN_S		2485132	1					
ANR	2493027	Argument	RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2485132	1					
ANR	2493028	InclusiveOrExpression	RRRN_R | ( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2485132	0		|			
ANR	2493029	Identifier	RRRN_R		2485132	0					
ANR	2493030	InclusiveOrExpression	( RRRN_T << 4 ) | ( ( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0 )		2485132	1		|			
ANR	2493031	ShiftExpression	RRRN_T << 4		2485132	0		<<			
ANR	2493032	Identifier	RRRN_T		2485132	0					
ANR	2493033	PrimaryExpression	4		2485132	1					
ANR	2493034	ConditionalExpression	( RRRN_T & 6 ) == 6 ? 0xffffff80 : 0		2485132	1					
ANR	2493035	Condition	( RRRN_T & 6 ) == 6		2485132	0					
ANR	2493036	EqualityExpression	( RRRN_T & 6 ) == 6		2485132	0		==			
ANR	2493037	BitAndExpression	RRRN_T & 6		2485132	0		&			
ANR	2493038	Identifier	RRRN_T		2485132	0					
ANR	2493039	PrimaryExpression	6		2485132	1					
ANR	2493040	PrimaryExpression	6		2485132	1					
ANR	2493041	PrimaryExpression	0xffffff80		2485132	1					
ANR	2493042	PrimaryExpression	0		2485132	2					
ANR	2493043	ElseStatement	else		2485132	0					
ANR	2493044	CompoundStatement		4061:12:72706:72762	2485132	0					
ANR	2493045	IdentifierDeclStatement	TCGCond eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ ;	4063:12:72777:72833	2485132	0	True				
ANR	2493046	IdentifierDecl	eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2485132	0					
ANR	2493047	IdentifierDeclType	TCGCond		2485132	0					
ANR	2493048	Identifier	eq_ne		2485132	1					
ANR	2493049	AssignmentExpression	eq_ne = ( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2485132	2		=			
ANR	2493050	Identifier	eq_ne		2485132	0					
ANR	2493051	ConditionalExpression	( RRRN_T & 4 ) ? TCG_COND_NE : TCG_COND_EQ		2485132	1					
ANR	2493052	Condition	RRRN_T & 4		2485132	0					
ANR	2493053	BitAndExpression	RRRN_T & 4		2485132	0		&			
ANR	2493054	Identifier	RRRN_T		2485132	0					
ANR	2493055	PrimaryExpression	4		2485132	1					
ANR	2493056	Identifier	TCG_COND_NE		2485132	1					
ANR	2493057	Identifier	TCG_COND_EQ		2485132	2					
ANR	2493058	ExpressionStatement	"gen_brcondi ( dc , eq_ne , cpu_R [ RRRN_S ] , 0 , 4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) ) )"	4067:12:72850:72947	2485132	1	True				
ANR	2493059	CallExpression	"gen_brcondi ( dc , eq_ne , cpu_R [ RRRN_S ] , 0 , 4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) ) )"		2485132	0					
ANR	2493060	Callee	gen_brcondi		2485132	0					
ANR	2493061	Identifier	gen_brcondi		2485132	0					
ANR	2493062	ArgumentList	dc		2485132	1					
ANR	2493063	Argument	dc		2485132	0					
ANR	2493064	Identifier	dc		2485132	0					
ANR	2493065	Argument	eq_ne		2485132	1					
ANR	2493066	Identifier	eq_ne		2485132	0					
ANR	2493067	Argument	cpu_R [ RRRN_S ]		2485132	2					
ANR	2493068	ArrayIndexing	cpu_R [ RRRN_S ]		2485132	0					
ANR	2493069	Identifier	cpu_R		2485132	0					
ANR	2493070	Identifier	RRRN_S		2485132	1					
ANR	2493071	Argument	0		2485132	3					
ANR	2493072	PrimaryExpression	0		2485132	0					
ANR	2493073	Argument	4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) )		2485132	4					
ANR	2493074	AdditiveExpression	4 + ( RRRN_R | ( ( RRRN_T & 3 ) << 4 ) )		2485132	0		+			
ANR	2493075	PrimaryExpression	4		2485132	0					
ANR	2493076	InclusiveOrExpression	RRRN_R | ( ( RRRN_T & 3 ) << 4 )		2485132	1		|			
ANR	2493077	Identifier	RRRN_R		2485132	0					
ANR	2493078	ShiftExpression	( RRRN_T & 3 ) << 4		2485132	1		<<			
ANR	2493079	BitAndExpression	RRRN_T & 3		2485132	0		&			
ANR	2493080	Identifier	RRRN_T		2485132	0					
ANR	2493081	PrimaryExpression	3		2485132	1					
ANR	2493082	PrimaryExpression	4		2485132	1					
ANR	2493083	BreakStatement	break ;	4073:8:72969:72974	2485132	54	True				
ANR	2493084	Label	case 13 :	4077:4:72983:72990	2485132	55	True				
ANR	2493085	SwitchStatement	switch ( RRRN_R )		2485132	56					
ANR	2493086	Condition	RRRN_R	4079:16:73018:73023	2485132	0	True				
ANR	2493087	Identifier	RRRN_R		2485132	0					
ANR	2493088	CompoundStatement		4077:24:72955:72955	2485132	1					
ANR	2493089	Label	case 0 :	4081:8:73037:73043	2485132	0	True				
ANR	2493090	IfStatement	"if ( gen_window_check2 ( dc , RRRN_S , RRRN_T ) )"		2485132	1					
ANR	2493091	Condition	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"	4083:16:73073:73109	2485132	0	True				
ANR	2493092	CallExpression	"gen_window_check2 ( dc , RRRN_S , RRRN_T )"		2485132	0					
ANR	2493093	Callee	gen_window_check2		2485132	0					
ANR	2493094	Identifier	gen_window_check2		2485132	0					
ANR	2493095	ArgumentList	dc		2485132	1					
ANR	2493096	Argument	dc		2485132	0					
ANR	2493097	Identifier	dc		2485132	0					
ANR	2493098	Argument	RRRN_S		2485132	1					
ANR	2493099	Identifier	RRRN_S		2485132	0					
ANR	2493100	Argument	RRRN_T		2485132	2					
ANR	2493101	Identifier	RRRN_T		2485132	0					
ANR	2493102	CompoundStatement		4081:55:73041:73041	2485132	1					
ANR	2493103	ExpressionStatement	"tcg_gen_mov_i32 ( cpu_R [ RRRN_T ] , cpu_R [ RRRN_S ] )"	4085:16:73131:73176	2485132	0	True				
ANR	2493104	CallExpression	"tcg_gen_mov_i32 ( cpu_R [ RRRN_T ] , cpu_R [ RRRN_S ] )"		2485132	0					
ANR	2493105	Callee	tcg_gen_mov_i32		2485132	0					
ANR	2493106	Identifier	tcg_gen_mov_i32		2485132	0					
ANR	2493107	ArgumentList	cpu_R [ RRRN_T ]		2485132	1					
ANR	2493108	Argument	cpu_R [ RRRN_T ]		2485132	0					
ANR	2493109	ArrayIndexing	cpu_R [ RRRN_T ]		2485132	0					
ANR	2493110	Identifier	cpu_R		2485132	0					
ANR	2493111	Identifier	RRRN_T		2485132	1					
ANR	2493112	Argument	cpu_R [ RRRN_S ]		2485132	1					
ANR	2493113	ArrayIndexing	cpu_R [ RRRN_S ]		2485132	0					
ANR	2493114	Identifier	cpu_R		2485132	0					
ANR	2493115	Identifier	RRRN_S		2485132	1					
ANR	2493116	BreakStatement	break ;	4089:12:73206:73211	2485132	2	True				
ANR	2493117	Label	case 15 :	4093:8:73224:73231	2485132	3	True				
ANR	2493118	SwitchStatement	switch ( RRRN_T )		2485132	4					
ANR	2493119	Condition	RRRN_T	4095:20:73261:73266	2485132	0	True				
ANR	2493120	Identifier	RRRN_T		2485132	0					
ANR	2493121	CompoundStatement		4093:28:73198:73198	2485132	1					
ANR	2493122	Label	case 0 :	4097:12:73284:73290	2485132	0	True				
ANR	2493123	ExpressionStatement	"gen_jump ( dc , cpu_R [ 0 ] )"	4099:16:73320:73342	2485132	1	True				
ANR	2493124	CallExpression	"gen_jump ( dc , cpu_R [ 0 ] )"		2485132	0					
ANR	2493125	Callee	gen_jump		2485132	0					
ANR	2493126	Identifier	gen_jump		2485132	0					
ANR	2493127	ArgumentList	dc		2485132	1					
ANR	2493128	Argument	dc		2485132	0					
ANR	2493129	Identifier	dc		2485132	0					
ANR	2493130	Argument	cpu_R [ 0 ]		2485132	1					
ANR	2493131	ArrayIndexing	cpu_R [ 0 ]		2485132	0					
ANR	2493132	Identifier	cpu_R		2485132	0					
ANR	2493133	PrimaryExpression	0		2485132	1					
ANR	2493134	BreakStatement	break ;	4101:16:73361:73366	2485132	2	True				
ANR	2493135	Label	case 1 :	4105:12:73383:73389	2485132	3	True				
ANR	2493136	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )	4107:16:73420:73463	2485132	4	True				
ANR	2493137	CallExpression	HAS_OPTION ( XTENSA_OPTION_WINDOWED_REGISTER )		2485132	0					
ANR	2493138	Callee	HAS_OPTION		2485132	0					
ANR	2493139	Identifier	HAS_OPTION		2485132	0					
ANR	2493140	ArgumentList	XTENSA_OPTION_WINDOWED_REGISTER		2485132	1					
ANR	2493141	Argument	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2493142	Identifier	XTENSA_OPTION_WINDOWED_REGISTER		2485132	0					
ANR	2493143	CompoundStatement		4109:20:73434:73470	2485132	5					
ANR	2493144	IdentifierDeclStatement	TCGv_i32 tmp = tcg_const_i32 ( dc -> pc ) ;	4111:20:73505:73541	2485132	0	True				
ANR	2493145	IdentifierDecl	tmp = tcg_const_i32 ( dc -> pc )		2485132	0					
ANR	2493146	IdentifierDeclType	TCGv_i32		2485132	0					
ANR	2493147	Identifier	tmp		2485132	1					
ANR	2493148	AssignmentExpression	tmp = tcg_const_i32 ( dc -> pc )		2485132	2		=			
ANR	2493149	Identifier	tmp		2485132	0					
ANR	2493150	CallExpression	tcg_const_i32 ( dc -> pc )		2485132	1					
ANR	2493151	Callee	tcg_const_i32		2485132	0					
ANR	2493152	Identifier	tcg_const_i32		2485132	0					
ANR	2493153	ArgumentList	dc -> pc		2485132	1					
ANR	2493154	Argument	dc -> pc		2485132	0					
ANR	2493155	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2493156	Identifier	dc		2485132	0					
ANR	2493157	Identifier	pc		2485132	1					
ANR	2493158	ExpressionStatement	gen_advance_ccount ( dc )	4113:20:73564:73586	2485132	1	True				
ANR	2493159	CallExpression	gen_advance_ccount ( dc )		2485132	0					
ANR	2493160	Callee	gen_advance_ccount		2485132	0					
ANR	2493161	Identifier	gen_advance_ccount		2485132	0					
ANR	2493162	ArgumentList	dc		2485132	1					
ANR	2493163	Argument	dc		2485132	0					
ANR	2493164	Identifier	dc		2485132	0					
ANR	2493165	ExpressionStatement	"gen_helper_retw ( tmp , cpu_env , tmp )"	4115:20:73609:73643	2485132	2	True				
ANR	2493166	CallExpression	"gen_helper_retw ( tmp , cpu_env , tmp )"		2485132	0					
ANR	2493167	Callee	gen_helper_retw		2485132	0					
ANR	2493168	Identifier	gen_helper_retw		2485132	0					
ANR	2493169	ArgumentList	tmp		2485132	1					
ANR	2493170	Argument	tmp		2485132	0					
ANR	2493171	Identifier	tmp		2485132	0					
ANR	2493172	Argument	cpu_env		2485132	1					
ANR	2493173	Identifier	cpu_env		2485132	0					
ANR	2493174	Argument	tmp		2485132	2					
ANR	2493175	Identifier	tmp		2485132	0					
ANR	2493176	ExpressionStatement	"gen_jump ( dc , tmp )"	4117:20:73666:73683	2485132	3	True				
ANR	2493177	CallExpression	"gen_jump ( dc , tmp )"		2485132	0					
ANR	2493178	Callee	gen_jump		2485132	0					
ANR	2493179	Identifier	gen_jump		2485132	0					
ANR	2493180	ArgumentList	dc		2485132	1					
ANR	2493181	Argument	dc		2485132	0					
ANR	2493182	Identifier	dc		2485132	0					
ANR	2493183	Argument	tmp		2485132	1					
ANR	2493184	Identifier	tmp		2485132	0					
ANR	2493185	ExpressionStatement	tcg_temp_free ( tmp )	4119:20:73706:73724	2485132	4	True				
ANR	2493186	CallExpression	tcg_temp_free ( tmp )		2485132	0					
ANR	2493187	Callee	tcg_temp_free		2485132	0					
ANR	2493188	Identifier	tcg_temp_free		2485132	0					
ANR	2493189	ArgumentList	tmp		2485132	1					
ANR	2493190	Argument	tmp		2485132	0					
ANR	2493191	Identifier	tmp		2485132	0					
ANR	2493192	BreakStatement	break ;	4123:16:73762:73767	2485132	6	True				
ANR	2493193	Label	case 2 :	4127:12:73784:73790	2485132	7	True				
ANR	2493194	ExpressionStatement	HAS_OPTION ( XTENSA_OPTION_DEBUG )	4129:16:73822:73853	2485132	8	True				
ANR	2493195	CallExpression	HAS_OPTION ( XTENSA_OPTION_DEBUG )		2485132	0					
ANR	2493196	Callee	HAS_OPTION		2485132	0					
ANR	2493197	Identifier	HAS_OPTION		2485132	0					
ANR	2493198	ArgumentList	XTENSA_OPTION_DEBUG		2485132	1					
ANR	2493199	Argument	XTENSA_OPTION_DEBUG		2485132	0					
ANR	2493200	Identifier	XTENSA_OPTION_DEBUG		2485132	0					
ANR	2493201	IfStatement	if ( dc -> debug )		2485132	9					
ANR	2493202	Condition	dc -> debug	4131:20:73876:73884	2485132	0	True				
ANR	2493203	PtrMemberAccess	dc -> debug		2485132	0					
ANR	2493204	Identifier	dc		2485132	0					
ANR	2493205	Identifier	debug		2485132	1					
ANR	2493206	CompoundStatement		4129:31:73816:73816	2485132	1					
ANR	2493207	ExpressionStatement	"gen_debug_exception ( dc , DEBUGCAUSE_BN )"	4133:20:73910:73948	2485132	0	True				
ANR	2493208	CallExpression	"gen_debug_exception ( dc , DEBUGCAUSE_BN )"		2485132	0					
ANR	2493209	Callee	gen_debug_exception		2485132	0					
ANR	2493210	Identifier	gen_debug_exception		2485132	0					
ANR	2493211	ArgumentList	dc		2485132	1					
ANR	2493212	Argument	dc		2485132	0					
ANR	2493213	Identifier	dc		2485132	0					
ANR	2493214	Argument	DEBUGCAUSE_BN		2485132	1					
ANR	2493215	Identifier	DEBUGCAUSE_BN		2485132	0					
ANR	2493216	BreakStatement	break ;	4137:16:73986:73991	2485132	10	True				
ANR	2493217	Label	case 3 :	4141:12:74008:74014	2485132	11	True				
ANR	2493218	BreakStatement	break ;	4143:16:74044:74049	2485132	12	True				
ANR	2493219	Label	case 6 :	4147:12:74066:74072	2485132	13	True				
ANR	2493220	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	4149:16:74102:74152	2485132	14	True				
ANR	2493221	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2485132	0					
ANR	2493222	Callee	gen_exception_cause		2485132	0					
ANR	2493223	Identifier	gen_exception_cause		2485132	0					
ANR	2493224	ArgumentList	dc		2485132	1					
ANR	2493225	Argument	dc		2485132	0					
ANR	2493226	Identifier	dc		2485132	0					
ANR	2493227	Argument	ILLEGAL_INSTRUCTION_CAUSE		2485132	1					
ANR	2493228	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2485132	0					
ANR	2493229	BreakStatement	break ;	4151:16:74171:74176	2485132	15	True				
ANR	2493230	Label	default :	4155:12:74193:74200	2485132	16	True				
ANR	2493231	Identifier	default		2485132	0					
ANR	2493232	ExpressionStatement	RESERVED ( )	4157:16:74232:74242	2485132	17	True				
ANR	2493233	CallExpression	RESERVED ( )		2485132	0					
ANR	2493234	Callee	RESERVED		2485132	0					
ANR	2493235	Identifier	RESERVED		2485132	0					
ANR	2493236	ArgumentList			2485132	1					
ANR	2493237	BreakStatement	break ;	4159:16:74261:74266	2485132	18	True				
ANR	2493238	BreakStatement	break ;	4163:12:74296:74301	2485132	5	True				
ANR	2493239	Label	default :	4167:8:74314:74321	2485132	6	True				
ANR	2493240	Identifier	default		2485132	0					
ANR	2493241	ExpressionStatement	RESERVED ( )	4169:12:74349:74359	2485132	7	True				
ANR	2493242	CallExpression	RESERVED ( )		2485132	0					
ANR	2493243	Callee	RESERVED		2485132	0					
ANR	2493244	Identifier	RESERVED		2485132	0					
ANR	2493245	ArgumentList			2485132	1					
ANR	2493246	BreakStatement	break ;	4171:12:74374:74379	2485132	8	True				
ANR	2493247	BreakStatement	break ;	4175:8:74401:74406	2485132	57	True				
ANR	2493248	Label	default :	4179:4:74415:74422	2485132	58	True				
ANR	2493249	Identifier	default		2485132	0					
ANR	2493250	ExpressionStatement	RESERVED ( )	4181:8:74446:74456	2485132	59	True				
ANR	2493251	CallExpression	RESERVED ( )		2485132	0					
ANR	2493252	Callee	RESERVED		2485132	0					
ANR	2493253	Identifier	RESERVED		2485132	0					
ANR	2493254	ArgumentList			2485132	1					
ANR	2493255	BreakStatement	break ;	4183:8:74467:74472	2485132	60	True				
ANR	2493256	IfStatement	if ( dc -> is_jmp == DISAS_NEXT )		2485132	349					
ANR	2493257	Condition	dc -> is_jmp == DISAS_NEXT	4189:8:74492:74515	2485132	0	True				
ANR	2493258	EqualityExpression	dc -> is_jmp == DISAS_NEXT		2485132	0		==			
ANR	2493259	PtrMemberAccess	dc -> is_jmp		2485132	0					
ANR	2493260	Identifier	dc		2485132	0					
ANR	2493261	Identifier	is_jmp		2485132	1					
ANR	2493262	Identifier	DISAS_NEXT		2485132	1					
ANR	2493263	CompoundStatement		4187:34:74447:74447	2485132	1					
ANR	2493264	ExpressionStatement	"gen_check_loop_end ( dc , 0 )"	4191:8:74529:74554	2485132	0	True				
ANR	2493265	CallExpression	"gen_check_loop_end ( dc , 0 )"		2485132	0					
ANR	2493266	Callee	gen_check_loop_end		2485132	0					
ANR	2493267	Identifier	gen_check_loop_end		2485132	0					
ANR	2493268	ArgumentList	dc		2485132	1					
ANR	2493269	Argument	dc		2485132	0					
ANR	2493270	Identifier	dc		2485132	0					
ANR	2493271	Argument	0		2485132	1					
ANR	2493272	PrimaryExpression	0		2485132	0					
ANR	2493273	ExpressionStatement	dc -> pc = dc -> next_pc	4195:4:74568:74588	2485132	350	True				
ANR	2493274	AssignmentExpression	dc -> pc = dc -> next_pc		2485132	0		=			
ANR	2493275	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2493276	Identifier	dc		2485132	0					
ANR	2493277	Identifier	pc		2485132	1					
ANR	2493278	PtrMemberAccess	dc -> next_pc		2485132	1					
ANR	2493279	Identifier	dc		2485132	0					
ANR	2493280	Identifier	next_pc		2485132	1					
ANR	2493281	ReturnStatement	return ;	4199:4:74597:74603	2485132	351	True				
ANR	2493282	Label	invalid_opcode :	4203:0:74608:74622	2485132	352	True				
ANR	2493283	Identifier	invalid_opcode		2485132	0					
ANR	2493284	ExpressionStatement	"qemu_log ( ""INVALID(pc = %08x)\\n"" , dc -> pc )"	4205:4:74629:74669	2485132	353	True				
ANR	2493285	CallExpression	"qemu_log ( ""INVALID(pc = %08x)\\n"" , dc -> pc )"		2485132	0					
ANR	2493286	Callee	qemu_log		2485132	0					
ANR	2493287	Identifier	qemu_log		2485132	0					
ANR	2493288	ArgumentList	"""INVALID(pc = %08x)\\n"""		2485132	1					
ANR	2493289	Argument	"""INVALID(pc = %08x)\\n"""		2485132	0					
ANR	2493290	PrimaryExpression	"""INVALID(pc = %08x)\\n"""		2485132	0					
ANR	2493291	Argument	dc -> pc		2485132	1					
ANR	2493292	PtrMemberAccess	dc -> pc		2485132	0					
ANR	2493293	Identifier	dc		2485132	0					
ANR	2493294	Identifier	pc		2485132	1					
ANR	2493295	ExpressionStatement	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"	4207:4:74676:74726	2485132	354	True				
ANR	2493296	CallExpression	"gen_exception_cause ( dc , ILLEGAL_INSTRUCTION_CAUSE )"		2485132	0					
ANR	2493297	Callee	gen_exception_cause		2485132	0					
ANR	2493298	Identifier	gen_exception_cause		2485132	0					
ANR	2493299	ArgumentList	dc		2485132	1					
ANR	2493300	Argument	dc		2485132	0					
ANR	2493301	Identifier	dc		2485132	0					
ANR	2493302	Argument	ILLEGAL_INSTRUCTION_CAUSE		2485132	1					
ANR	2493303	Identifier	ILLEGAL_INSTRUCTION_CAUSE		2485132	0					
ANR	2493304	Statement	undef	4209:1:74730:74734	2485132	355	True				
ANR	2493305	Statement	HAS_OPTION	4209:7:74736:74745	2485132	356	True				
ANR	2493306	ReturnType	static void		2485132	1					
ANR	2493307	Identifier	disas_xtensa_insn		2485132	2					
ANR	2493308	ParameterList	"CPUXtensaState * env , DisasContext * dc"		2485132	3					
ANR	2493309	Parameter	CPUXtensaState * env	1:30:30:48	2485132	0	True				
ANR	2493310	ParameterType	CPUXtensaState *		2485132	0					
ANR	2493311	Identifier	env		2485132	1					
ANR	2493312	Parameter	DisasContext * dc	1:51:51:66	2485132	1	True				
ANR	2493313	ParameterType	DisasContext *		2485132	0					
ANR	2493314	Identifier	dc		2485132	1					
ANR	2493315	CFGEntryNode	ENTRY		2485132		True				
ANR	2493316	CFGExitNode	EXIT		2485132		True				
ANR	2493317	Symbol	RRI8_IMM8		2485132						
ANR	2493318	Symbol	PS		2485132						
ANR	2493319	Symbol	_i64		2485132						
ANR	2493320	Symbol	* st		2485132						
ANR	2493321	Symbol	* cpu_SR		2485132						
ANR	2493322	Symbol	MAC16_UMUL		2485132						
ANR	2493323	Symbol	shift		2485132						
ANR	2493324	Symbol	EPS2		2485132						
ANR	2493325	Symbol	* cpu_R		2485132						
ANR	2493326	Symbol	b0		2485132						
ANR	2493327	Symbol	b1		2485132						
ANR	2493328	Symbol	b2		2485132						
ANR	2493329	Symbol	* WINDOW_START		2485132						
ANR	2493330	Symbol	XTENSA_OPTION_MISC_OP_NSA		2485132						
ANR	2493331	Symbol	MAC16_MULA		2485132						
ANR	2493332	Symbol	len		2485132						
ANR	2493333	Symbol	* BR		2485132						
ANR	2493334	Symbol	XTENSA_OPTION_32_BIT_IDIV		2485132						
ANR	2493335	Symbol	ACCLO		2485132						
ANR	2493336	Symbol	XTENSA_TBFLAG_LITBASE		2485132						
ANR	2493337	Symbol	EPC1		2485132						
ANR	2493338	Symbol	* * * dc		2485132						
ANR	2493339	Symbol	* dc		2485132						
ANR	2493340	Symbol	BRI8_M		2485132						
ANR	2493341	Symbol	dtlb		2485132						
ANR	2493342	Symbol	tcg_temp_new_i64		2485132						
ANR	2493343	Symbol	tcg_temp_new		2485132						
ANR	2493344	Symbol	DEPC		2485132						
ANR	2493345	Symbol	TCG_COND_EQ		2485132						
ANR	2493346	Symbol	gen_check_privilege		2485132						
ANR	2493347	Symbol	BRI8_S		2485132						
ANR	2493348	Symbol	BRI8_R		2485132						
ANR	2493349	Symbol	* dc -> config		2485132						
ANR	2493350	Symbol	* ACCLO		2485132						
ANR	2493351	Symbol	TCG_COND_LTU		2485132						
ANR	2493352	Symbol	ld_offset		2485132						
ANR	2493353	Symbol	* cpu_UR		2485132						
ANR	2493354	Symbol	gen_check_sr		2485132						
ANR	2493355	Symbol	tcg_temp_new_i32		2485132						
ANR	2493356	Symbol	BRI12_S		2485132						
ANR	2493357	Symbol	BRI12_M		2485132						
ANR	2493358	Symbol	BR		2485132						
ANR	2493359	Symbol	br		2485132						
ANR	2493360	Symbol	SR_W		2485132						
ANR	2493361	Symbol	* RRI8_T		2485132						
ANR	2493362	Symbol	* RRI8_S		2485132						
ANR	2493363	Symbol	* RRI8_R		2485132						
ANR	2493364	Symbol	SR_R		2485132						
ANR	2493365	Symbol	* RRRN_R		2485132						
ANR	2493366	Symbol	* RRRN_S		2485132						
ANR	2493367	Symbol	* RRRN_T		2485132						
ANR	2493368	Symbol	XTENSA_OPTION_EXCEPTION		2485132						
ANR	2493369	Symbol	xor		2485132						
ANR	2493370	Symbol	SR_X		2485132						
ANR	2493371	Symbol	st		2485132						
ANR	2493372	Symbol	a		2485132						
ANR	2493373	Symbol	b		2485132						
ANR	2493374	Symbol	XTENSA_OPTION_BIT		2485132						
ANR	2493375	Symbol	dc -> tb		2485132						
ANR	2493376	Symbol	label1		2485132						
ANR	2493377	Symbol	OP0		2485132						
ANR	2493378	Symbol	label2		2485132						
ANR	2493379	Symbol	OP2		2485132						
ANR	2493380	Symbol	* cpu_FR		2485132						
ANR	2493381	Symbol	OP1		2485132						
ANR	2493382	Symbol	CALLX_S		2485132						
ANR	2493383	Symbol	dc -> sar_m32_5bit		2485132						
ANR	2493384	Symbol	r		2485132						
ANR	2493385	Symbol	s		2485132						
ANR	2493386	Symbol	t		2485132						
ANR	2493387	Symbol	CALLX_N		2485132						
ANR	2493388	Symbol	v		2485132						
ANR	2493389	Symbol	CALLX_M		2485132						
ANR	2493390	Symbol	v1		2485132						
ANR	2493391	Symbol	v2		2485132						
ANR	2493392	Symbol	dc		2485132						
ANR	2493393	Symbol	dc -> cring		2485132						
ANR	2493394	Symbol	ILLEGAL_INSTRUCTION_CAUSE		2485132						
ANR	2493395	Symbol	SYSCALL_CAUSE		2485132						
ANR	2493396	Symbol	zero		2485132						
ANR	2493397	Symbol	XTENSA_OPTION_MISC_OP_MINMAX		2485132						
ANR	2493398	Symbol	* SAR		2485132						
ANR	2493399	Symbol	ACCHI		2485132						
ANR	2493400	Symbol	reg		2485132						
ANR	2493401	Symbol	xtensa_op0_insn_len		2485132						
ANR	2493402	Symbol	rel		2485132						
ANR	2493403	Symbol	dc -> next_pc		2485132						
ANR	2493404	Symbol	CALL_N		2485132						
ANR	2493405	Symbol	XTENSA_OPTION_WINDOWED_REGISTER		2485132						
ANR	2493406	Symbol	* * dc -> config		2485132						
ANR	2493407	Symbol	shiftimm		2485132						
ANR	2493408	Symbol	TCG_COND_GEU		2485132						
ANR	2493409	Symbol	opt		2485132						
ANR	2493410	Symbol	XTENSA_OPTION_DEBUG		2485132						
ANR	2493411	Symbol	dc -> config -> ndepc		2485132						
ANR	2493412	Symbol	gen_new_label		2485132						
ANR	2493413	Symbol	shl		2485132						
ANR	2493414	Symbol	st32		2485132						
ANR	2493415	Symbol	dc -> tb -> flags		2485132						
ANR	2493416	Symbol	cpu_pc		2485132						
ANR	2493417	Symbol	LBEG		2485132						
ANR	2493418	Symbol	shr		2485132						
ANR	2493419	Symbol	gen_mac16_m		2485132						
ANR	2493420	Symbol	* cond		2485132						
ANR	2493421	Symbol	uregnames		2485132						
ANR	2493422	Symbol	cpu_ldub_code		2485132						
ANR	2493423	Symbol	DISAS_NEXT		2485132						
ANR	2493424	Symbol	* BRI8_R		2485132						
ANR	2493425	Symbol	* BRI8_S		2485132						
ANR	2493426	Symbol	XTENSA_OPTION_CODE_DENSITY		2485132						
ANR	2493427	Symbol	is_m2_sr		2485132						
ANR	2493428	Symbol	mem32		2485132						
ANR	2493429	Symbol	cpu_R		2485132						
ANR	2493430	Symbol	TCG_COND_GE		2485132						
ANR	2493431	Symbol	* BRI8_M		2485132						
ANR	2493432	Symbol	lend		2485132						
ANR	2493433	Symbol	mask		2485132						
ANR	2493434	Symbol	orc		2485132						
ANR	2493435	Symbol	XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT		2485132						
ANR	2493436	Symbol	* RRR_R		2485132						
ANR	2493437	Symbol	XTENSA_OPTION_FP_COPROCESSOR		2485132						
ANR	2493438	Symbol	false		2485132						
ANR	2493439	Symbol	XTENSA_OPTION_MAC16		2485132						
ANR	2493440	Symbol	BRI8_IMM8_SE		2485132						
ANR	2493441	Symbol	TCG_COND_GT		2485132						
ANR	2493442	Symbol	label		2485132						
ANR	2493443	Symbol	env		2485132						
ANR	2493444	Symbol	XTENSA_OPTION_16_BIT_IMUL		2485132						
ANR	2493445	Symbol	dc -> sar_5bit		2485132						
ANR	2493446	Symbol	* RRR_S		2485132						
ANR	2493447	Symbol	* RRR_T		2485132						
ANR	2493448	Symbol	* RRR_Y		2485132						
ANR	2493449	Symbol	* RRR_W		2485132						
ANR	2493450	Symbol	* RRR_X		2485132						
ANR	2493451	Symbol	hi		2485132						
ANR	2493452	Symbol	cpu_SR		2485132						
ANR	2493453	Symbol	cond		2485132						
ANR	2493454	Symbol	bit		2485132						
ANR	2493455	Symbol	type		2485132						
ANR	2493456	Symbol	rounding_mode_const		2485132						
ANR	2493457	Symbol	DEBUGCAUSE_BN		2485132						
ANR	2493458	Symbol	cpu_env		2485132						
ANR	2493459	Symbol	DEBUGCAUSE_BI		2485132						
ANR	2493460	Symbol	INTEGER_DIVIDE_BY_ZERO_CAUSE		2485132						
ANR	2493461	Symbol	tmp		2485132						
ANR	2493462	Symbol	dc -> ring		2485132						
ANR	2493463	Symbol	* B4CONST		2485132						
ANR	2493464	Symbol	BRI12_IMM12_SE		2485132						
ANR	2493465	Symbol	~PS_EXCM		2485132						
ANR	2493466	Symbol	TCG_COND_NE		2485132						
ANR	2493467	Symbol	* OP2		2485132						
ANR	2493468	Symbol	* uregnames		2485132						
ANR	2493469	Symbol	* WINDOW_BASE		2485132						
ANR	2493470	Symbol	tcg_const_i32		2485132						
ANR	2493471	Symbol	is_m1_sr		2485132						
ANR	2493472	Symbol	andc		2485132						
ANR	2493473	Symbol	uregnames [ RSR_SR ] . name		2485132						
ANR	2493474	Symbol	XTENSA_OPTION_32_BIT_IMUL		2485132						
ANR	2493475	Symbol	dc -> debug		2485132						
ANR	2493476	Symbol	* MR		2485132						
ANR	2493477	Symbol	maskimm		2485132						
ANR	2493478	Symbol	dc -> litbase		2485132						
ANR	2493479	Symbol	XTENSA_OPTION_INTERRUPT		2485132						
ANR	2493480	Symbol	* dc -> tb		2485132						
ANR	2493481	Symbol	dc -> config -> nlevel		2485132						
ANR	2493482	Symbol	* dc -> config -> ndepc		2485132						
ANR	2493483	Symbol	* LBEG		2485132						
ANR	2493484	Symbol	ld32u		2485132						
ANR	2493485	Symbol	m1		2485132						
ANR	2493486	Symbol	* B4CONSTU		2485132						
ANR	2493487	Symbol	semihosting_enabled		2485132						
ANR	2493488	Symbol	m2		2485132						
ANR	2493489	Symbol	TCG_COND_LE		2485132						
ANR	2493490	Symbol	__LINE__		2485132						
ANR	2493491	Symbol	~PS_INTLEVEL		2485132						
ANR	2493492	Symbol	~3		2485132						
ANR	2493493	Symbol	uregnames [ st ] . name		2485132						
ANR	2493494	Symbol	gen_window_check1		2485132						
ANR	2493495	Symbol	gen_window_check2		2485132						
ANR	2493496	Symbol	XTENSA_OPTION_MISC_OP_CLAMPS		2485132						
ANR	2493497	Symbol	XTENSA_OPTION_LOOP		2485132						
ANR	2493498	Symbol	XTENSA_OPTION_BOOLEAN		2485132						
ANR	2493499	Symbol	gen_window_check3		2485132						
ANR	2493500	Symbol	B4CONSTU		2485132						
ANR	2493501	Symbol	lo		2485132						
ANR	2493502	Symbol	gen_check_cpenable		2485132						
ANR	2493503	Symbol	WINDOW_START		2485132						
ANR	2493504	Symbol	RSR_SR		2485132						
ANR	2493505	Symbol	XTENSA_OPTION_MISC_OP_SEXT		2485132						
ANR	2493506	Symbol	XTENSA_OPTION_REGION_TRANSLATION		2485132						
ANR	2493507	Symbol	neg		2485132						
ANR	2493508	Symbol	option_bits_enabled		2485132						
ANR	2493509	Symbol	cpu_FR		2485132						
ANR	2493510	Symbol	MR		2485132						
ANR	2493511	Symbol	LCOUNT		2485132						
ANR	2493512	Symbol	__FILE__		2485132						
ANR	2493513	Symbol	* PS		2485132						
ANR	2493514	Symbol	dc -> config		2485132						
ANR	2493515	Symbol	CALL_OFFSET_SE		2485132						
ANR	2493516	Symbol	BRI12_IMM12		2485132						
ANR	2493517	Symbol	XTENSA_OPTION_REGION_PROTECTION		2485132						
ANR	2493518	Symbol	true		2485132						
ANR	2493519	Symbol	* ACCHI		2485132						
ANR	2493520	Symbol	B4CONST		2485132						
ANR	2493521	Symbol	* RSR_SR		2485132						
ANR	2493522	Symbol	XTENSA_OPTION_MMU		2485132						
ANR	2493523	Symbol	MAC16_MUL		2485132						
ANR	2493524	Symbol	RRR_W		2485132						
ANR	2493525	Symbol	RRR_X		2485132						
ANR	2493526	Symbol	cpu_UR		2485132						
ANR	2493527	Symbol	SAR		2485132						
ANR	2493528	Symbol	RRR_Y		2485132						
ANR	2493529	Symbol	RRRN_T		2485132						
ANR	2493530	Symbol	* CALLX_S		2485132						
ANR	2493531	Symbol	rounding_mode		2485132						
ANR	2493532	Symbol	RRRN_S		2485132						
ANR	2493533	Symbol	imm		2485132						
ANR	2493534	Symbol	* rounding_mode_const		2485132						
ANR	2493535	Symbol	scale		2485132						
ANR	2493536	Symbol	vaddr		2485132						
ANR	2493537	Symbol	RRR_S		2485132						
ANR	2493538	Symbol	tmp1		2485132						
ANR	2493539	Symbol	RRR_T		2485132						
ANR	2493540	Symbol	tmp2		2485132						
ANR	2493541	Symbol	RRR_R		2485132						
ANR	2493542	Symbol	dc -> pc		2485132						
ANR	2493543	Symbol	RI16_IMM16		2485132						
ANR	2493544	Symbol	and		2485132						
ANR	2493545	Symbol	RRRN_R		2485132						
ANR	2493546	Symbol	addr		2485132						
ANR	2493547	Symbol	* EPC1		2485132						
ANR	2493548	Symbol	op		2485132						
ANR	2493549	Symbol	or		2485132						
ANR	2493550	Symbol	* DEPC		2485132						
ANR	2493551	Symbol	sar		2485132						
ANR	2493552	Symbol	_i32		2485132						
ANR	2493553	Symbol	* LCOUNT		2485132						
ANR	2493554	Symbol	* * dc		2485132						
ANR	2493555	Symbol	XTENSA_OPTION_32_BIT_IMUL_HIGH		2485132						
ANR	2493556	Symbol	TCG_COND_LEU		2485132						
ANR	2493557	Symbol	eq_ne		2485132						
ANR	2493558	Symbol	WINDOW_BASE		2485132						
ANR	2493559	Symbol	* EPS2		2485132						
ANR	2493560	Symbol	dc -> is_jmp		2485132						
ANR	2493561	Symbol	RRI8_R		2485132						
ANR	2493562	Symbol	RRI8_S		2485132						
ANR	2493563	Symbol	pc		2485132						
ANR	2493564	Symbol	RRI8_T		2485132						
ANR	2493565	Symbol	* BRI12_M		2485132						
ANR	2493566	Symbol	RRI8_IMM8_SE		2485132						
ANR	2493567	Symbol	dc -> sar_m32		2485132						
ANR	2493568	Symbol	* BRI12_S		2485132						
ANR	2493569	Symbol	MAC16_NONE		2485132						
