INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Entwicklung/SixteenShadesOfCpu/vivado/memory_tryout/memory_tryout.ip_user_files/bd/main_block/ip/main_block_clk_wiz_0_0/main_block_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_block_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Entwicklung/SixteenShadesOfCpu/vivado/memory_tryout/memory_tryout.ip_user_files/bd/main_block/ip/main_block_clk_wiz_0_0/main_block_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_block_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Entwicklung/SixteenShadesOfCpu/vivado/memory_tryout/memory_tryout.ip_user_files/bd/main_block/ip/main_block_blk_mem_gen_0_0/sim/main_block_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_block_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Entwicklung/SixteenShadesOfCpu/vivado/memory_tryout/memory_tryout.ip_user_files/bd/main_block/ip/main_block_blk_mem_gen_1_0/sim/main_block_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_block_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Entwicklung/SixteenShadesOfCpu/vivado/memory_tryout/memory_tryout.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
