library ieee;
use ieee.std_logic_1164.all;

entity d_latch is
	port(
		clk, R, S : in std_logic;
		Q			 : out std_logic
	);
end d_latch;

architecture Behavioral of d_latch is

	signal R_g, S_g, Qa, Qb : std_logic;
	attribute keep : boolean;
	attribute keep of R_g, S_g, Qa, Qb : signal is true;

begin

	R_g <= R and clk;
	S_g <= S and clk;
	Qa  <= not(R_g or Qb);
	Qb  <= not(S_g or Qa);
	
	Q   <= Qa;
	
end Behavioral;