{"Source Block": ["hdl/library/util_axis_fifo/util_axis_fifo.v@66:79@HdlIdDef", "  output [ADDRESS_WIDTH-1:0] s_axis_room,\n  output s_axis_full,\n  output s_axis_almost_full\n);\n\nlocalparam MEM_WORD = (TKEEP_EN & TLAST_EN) ? (DATA_WIDTH+DATA_WIDTH/8+1) :\n                      (TKEEP_EN)            ? (DATA_WIDTH+DATA_WIDTH/8)   :\n                      (TLAST_EN)            ? (DATA_WIDTH+1)              :\n                                              (DATA_WIDTH);\n\nwire [MEM_WORD-1:0] s_axis_data_int_s;\nwire [MEM_WORD-1:0] m_axis_data_int_s;\n\ngenerate if (ADDRESS_WIDTH == 0) begin : zerodeep /* it's not a real FIFO, just a 1 stage pipeline */\n"], "Clone Blocks": [["hdl/library/util_axis_fifo/util_axis_fifo.v@71:81", "localparam MEM_WORD = (TKEEP_EN & TLAST_EN) ? (DATA_WIDTH+DATA_WIDTH/8+1) :\n                      (TKEEP_EN)            ? (DATA_WIDTH+DATA_WIDTH/8)   :\n                      (TLAST_EN)            ? (DATA_WIDTH+1)              :\n                                              (DATA_WIDTH);\n\nwire [MEM_WORD-1:0] s_axis_data_int_s;\nwire [MEM_WORD-1:0] m_axis_data_int_s;\n\ngenerate if (ADDRESS_WIDTH == 0) begin : zerodeep /* it's not a real FIFO, just a 1 stage pipeline */\n\n  if (ASYNC_CLK) begin\n"]], "Diff Content": {"Delete": [[71, "localparam MEM_WORD = (TKEEP_EN & TLAST_EN) ? (DATA_WIDTH+DATA_WIDTH/8+1) :\n"], [72, "                      (TKEEP_EN)            ? (DATA_WIDTH+DATA_WIDTH/8)   :\n"], [73, "                      (TLAST_EN)            ? (DATA_WIDTH+1)              :\n"], [74, "                                              (DATA_WIDTH);\n"]], "Add": []}}