

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 14 14:59:36 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      142|      142|  1.420 us|  1.420 us|  143|  143|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 143
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:23]   --->   Operation 144 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i32 %p_read" [dfg_199.c:10]   --->   Operation 145 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln20 = add i33 %zext_ln10, i33 328" [dfg_199.c:20]   --->   Operation 146 'add' 'add_ln20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [36/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 147 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 148 [35/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 148 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.16>
ST_3 : Operation 149 [34/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 149 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 150 [33/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 150 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.16>
ST_5 : Operation 151 [32/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 151 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.16>
ST_6 : Operation 152 [31/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 152 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.16>
ST_7 : Operation 153 [30/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 153 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.16>
ST_8 : Operation 154 [29/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 154 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.16>
ST_9 : Operation 155 [28/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 155 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.16>
ST_10 : Operation 156 [27/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 156 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.16>
ST_11 : Operation 157 [26/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 157 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.16>
ST_12 : Operation 158 [25/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 158 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.16>
ST_13 : Operation 159 [24/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 159 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.16>
ST_14 : Operation 160 [23/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 160 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.16>
ST_15 : Operation 161 [22/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 161 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.16>
ST_16 : Operation 162 [21/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 162 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.16>
ST_17 : Operation 163 [20/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 163 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.16>
ST_18 : Operation 164 [19/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 164 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.16>
ST_19 : Operation 165 [18/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 165 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.16>
ST_20 : Operation 166 [17/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 166 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.16>
ST_21 : Operation 167 [16/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 167 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.16>
ST_22 : Operation 168 [15/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 168 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.16>
ST_23 : Operation 169 [14/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 169 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.16>
ST_24 : Operation 170 [13/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 170 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.16>
ST_25 : Operation 171 [12/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 171 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.16>
ST_26 : Operation 172 [11/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 172 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.16>
ST_27 : Operation 173 [10/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 173 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.16>
ST_28 : Operation 174 [9/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 174 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.16>
ST_29 : Operation 175 [8/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 175 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.16>
ST_30 : Operation 176 [7/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 176 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.16>
ST_31 : Operation 177 [6/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 177 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.16>
ST_32 : Operation 178 [5/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 178 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.16>
ST_33 : Operation 179 [4/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 179 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.16>
ST_34 : Operation 180 [3/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 180 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.16>
ST_35 : Operation 181 [2/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 181 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.16>
ST_36 : Operation 182 [1/36] (4.16ns)   --->   "%udiv_ln19 = udiv i33 %zext_ln10, i33 %add_ln20" [dfg_199.c:19]   --->   Operation 182 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 33> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.30>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%p_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_13" [dfg_199.c:23]   --->   Operation 183 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i33 %udiv_ln19" [dfg_199.c:18]   --->   Operation 184 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln18 = sub i64 126, i64 %p_13_read" [dfg_199.c:18]   --->   Operation 185 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_37 : Operation 186 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln20_1 = add i64 %sub_ln18, i64 %zext_ln18" [dfg_199.c:20]   --->   Operation 186 'add' 'add_ln20_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %p_read" [dfg_199.c:15]   --->   Operation 187 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 188 [36/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 188 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 189 [35/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 189 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 190 [34/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 190 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 191 [33/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 191 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 192 [32/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 192 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 193 [31/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 193 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 194 [30/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 194 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 195 [29/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 195 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 196 [28/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 196 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 197 [27/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 197 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 198 [26/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 198 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 199 [25/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 199 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 200 [24/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 200 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 201 [23/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 201 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 202 [22/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 202 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 203 [21/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 203 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 204 [20/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 204 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 205 [19/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 205 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 206 [18/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 206 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 207 [17/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 207 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 208 [16/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 208 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 209 [15/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 209 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 210 [14/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 210 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 211 [13/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 211 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 212 [12/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 212 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 213 [11/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 213 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 214 [10/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 214 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 215 [9/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 215 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 216 [8/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 216 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 217 [7/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 217 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 218 [6/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 218 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 219 [5/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 219 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 220 [4/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 220 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 221 [3/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 221 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 222 [2/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 222 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 223 [1/36] (5.07ns)   --->   "%v_9 = udiv i64 %zext_ln15, i64 %add_ln20_1" [dfg_199.c:17]   --->   Operation 223 'udiv' 'v_9' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.30>
ST_74 : Operation 224 [1/1] (0.00ns)   --->   "%p_11_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_11" [dfg_199.c:23]   --->   Operation 224 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %v_9" [dfg_199.c:11]   --->   Operation 225 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i32 %trunc_ln11" [dfg_199.c:11]   --->   Operation 226 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 227 [1/1] (2.55ns)   --->   "%sub_ln21 = sub i33 16919, i33 %zext_ln11" [dfg_199.c:21]   --->   Operation 227 'sub' 'sub_ln21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln22 = shl i64 %p_11_read, i64 7" [dfg_199.c:22]   --->   Operation 228 'shl' 'shl_ln22' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln22_1 = shl i64 %p_11_read, i64 5" [dfg_199.c:22]   --->   Operation 229 'shl' 'shl_ln22_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_1 = add i64 %shl_ln22_1, i64 739" [dfg_199.c:22]   --->   Operation 230 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_74 : Operation 231 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln22 = add i64 %add_ln22_1, i64 %shl_ln22" [dfg_199.c:22]   --->   Operation 231 'add' 'add_ln22' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i33 %sub_ln21" [dfg_199.c:22]   --->   Operation 232 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 233 [68/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 233 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 234 [67/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 234 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 235 [66/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 235 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 236 [65/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 236 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 237 [64/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 237 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 238 [63/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 238 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 239 [62/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 239 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 240 [61/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 240 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 241 [60/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 241 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 242 [59/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 242 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 243 [58/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 243 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 244 [57/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 244 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 245 [56/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 245 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 246 [55/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 246 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 247 [54/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 247 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 248 [53/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 248 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 249 [52/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 249 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 250 [51/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 250 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 251 [50/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 251 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 252 [49/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 252 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 253 [48/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 253 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 254 [47/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 254 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 255 [46/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 255 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 256 [45/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 256 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 257 [44/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 257 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 258 [43/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 258 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 259 [42/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 259 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 260 [41/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 260 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 261 [40/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 261 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 262 [39/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 262 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 263 [38/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 263 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 264 [37/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 264 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 265 [36/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 265 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 266 [35/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 266 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 267 [34/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 267 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 268 [33/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 268 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 269 [32/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 269 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 270 [31/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 270 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 271 [30/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 271 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 272 [29/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 272 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 273 [28/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 273 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 274 [27/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 274 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 275 [26/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 275 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 276 [25/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 276 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 277 [24/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 277 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 278 [23/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 278 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 279 [22/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 279 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 280 [21/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 280 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 281 [20/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 281 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 282 [19/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 282 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 283 [18/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 283 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 284 [17/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 284 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 285 [16/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 285 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 286 [15/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 286 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 287 [14/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 287 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 288 [13/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 288 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 289 [12/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 289 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 290 [11/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 290 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 291 [1/1] (0.00ns)   --->   "%p_7_addr = getelementptr i32 %p_7, i64 0, i64 38" [dfg_199.c:23]   --->   Operation 291 'getelementptr' 'p_7_addr' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 292 [10/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 292 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 293 [2/2] (3.25ns)   --->   "%p_7_load = load i6 %p_7_addr" [dfg_199.c:23]   --->   Operation 293 'load' 'p_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 294 [9/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 294 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 295 [1/2] (3.25ns)   --->   "%p_7_load = load i6 %p_7_addr" [dfg_199.c:23]   --->   Operation 295 'load' 'p_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 296 [8/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 296 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %p_7_load" [dfg_199.c:23]   --->   Operation 297 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 298 [5/5] (7.25ns)   --->   "%dc = fadd i32 %bitcast_ln23, i32 7.65542e+08" [dfg_199.c:23]   --->   Operation 298 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 299 [7/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 299 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 300 [4/5] (7.25ns)   --->   "%dc = fadd i32 %bitcast_ln23, i32 7.65542e+08" [dfg_199.c:23]   --->   Operation 300 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 301 [6/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 301 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 302 [3/5] (7.25ns)   --->   "%dc = fadd i32 %bitcast_ln23, i32 7.65542e+08" [dfg_199.c:23]   --->   Operation 302 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 303 [5/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 303 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 304 [2/5] (7.25ns)   --->   "%dc = fadd i32 %bitcast_ln23, i32 7.65542e+08" [dfg_199.c:23]   --->   Operation 304 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 305 [4/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 305 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 306 [1/5] (7.25ns)   --->   "%dc = fadd i32 %bitcast_ln23, i32 7.65542e+08" [dfg_199.c:23]   --->   Operation 306 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.07>
ST_140 : Operation 307 [3/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 307 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 308 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 308 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 309 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %data_V"   --->   Operation 310 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 311 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 312 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 312 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 313 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 313 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 314 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_1"   --->   Operation 314 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 315 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 316 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 316 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.07>
ST_141 : Operation 317 [2/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 317 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 318 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_2, i1 0"   --->   Operation 318 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 319 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 320 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 320 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 321 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 321 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 322 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 323 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 324 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_141 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 325 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_141 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_4 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_1, i32 24, i32 87"   --->   Operation 326 'partselect' 'tmp_4' <Predicate = (!isNeg)> <Delay = 0.00>
ST_141 : Operation 327 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_4"   --->   Operation 327 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.04>
ST_142 : Operation 328 [1/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %sext_ln22, i64 %add_ln22" [dfg_199.c:21]   --->   Operation 328 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 329 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 330 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 330 'sub' 'result_V_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 331 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 332 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln24 = sub i64 0, i64 %result_V" [dfg_199.c:24]   --->   Operation 332 'sub' 'sub_ln24' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.36>
ST_143 : Operation 333 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 333 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 334 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 334 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 335 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 335 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 338 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_7"   --->   Operation 338 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 339 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11"   --->   Operation 339 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 341 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_13"   --->   Operation 341 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i16 %urem_ln21" [dfg_199.c:21]   --->   Operation 343 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 344 [1/1] (2.59ns)   --->   "%add_ln24 = add i33 %zext_ln10, i33 4294910267" [dfg_199.c:24]   --->   Operation 344 'add' 'add_ln24' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 345 [1/1] (2.42ns)   --->   "%icmp_ln24 = icmp_eq  i16 %trunc_ln21, i16 31583" [dfg_199.c:24]   --->   Operation 345 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%zext_ln24 = zext i1 %icmp_ln24" [dfg_199.c:24]   --->   Operation 346 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln24 = xor i33 %add_ln24, i33 %zext_ln24" [dfg_199.c:24]   --->   Operation 347 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%zext_ln24_1 = zext i33 %xor_ln24" [dfg_199.c:24]   --->   Operation 348 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 349 [1/1] (2.77ns) (out node of the LUT)   --->   "%result = icmp_eq  i64 %zext_ln24_1, i64 %sub_ln24" [dfg_199.c:24]   --->   Operation 349 'icmp' 'result' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i1 %result" [dfg_199.c:24]   --->   Operation 350 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 351 [1/1] (0.00ns)   --->   "%ret_ln25 = ret i64 %zext_ln24_2" [dfg_199.c:25]   --->   Operation 351 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                                (read          ) [ 001111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln10                             (zext          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln20                              (add           ) [ 001111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln19                             (udiv          ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_13_read                             (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln18                              (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln20_1                            (add           ) [ 000000000000000000000000000000000000001111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                             (zext          ) [ 000000000000000000000000000000000000000111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
v_9                                   (udiv          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
p_11_read                             (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln11                            (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln21                              (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
shl_ln22                              (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln22_1                            (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln22_1                            (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln22                              (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111110]
sext_ln22                             (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111110]
p_7_addr                              (getelementptr ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
p_7_load                              (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
bitcast_ln23                          (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000]
dc                                    (fadd          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
data_V                                (bitcast       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110]
tmp_1                                 (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                                 (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln341                            (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln341                             (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                 (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
sub_ln1311                            (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                           (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                   (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
mantissa                              (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                           (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast      (sext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                   (lshr          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                 (shl           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                   (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                            (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                                 (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                   (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
urem_ln21                             (urem          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
p_Result_s                            (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                            (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                              (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln24                              (sub           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                     (spectopmodule ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln21                            (trunc         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln24                              (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln24                             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24                             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln24                              (xor           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_1                           (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_2                           (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln25                              (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i111.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_13_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_13_read/37 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_11_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/74 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_7_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_7_addr/133 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_7_load/133 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc/135 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln10_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln20_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="10" slack="0"/>
<pin id="128" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="33" slack="0"/>
<pin id="134" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln19/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln18_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="33" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/37 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_ln18_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/37 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln20_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="33" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/37 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln15_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="37"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/38 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="v_9/38 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln11_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/74 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln11_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/74 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sub_ln21_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/74 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shl_ln22_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22/74 "/>
</bind>
</comp>

<comp id="179" class="1004" name="shl_ln22_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln22_1/74 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln22_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="11" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/74 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln22_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/74 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln22_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="33" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/75 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="1"/>
<pin id="203" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln21/75 "/>
</bind>
</comp>

<comp id="205" class="1004" name="bitcast_ln23_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/135 "/>
</bind>
</comp>

<comp id="209" class="1004" name="data_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/140 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="0" index="3" bw="6" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/140 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/140 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln341_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/140 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln341_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/140 "/>
</bind>
</comp>

<comp id="236" class="1004" name="isNeg_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/140 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sub_ln1311_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/140 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln1311_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/140 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ush_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="9" slack="0"/>
<pin id="258" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/140 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mantissa_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="25" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="23" slack="1"/>
<pin id="266" dir="0" index="3" bw="1" slack="0"/>
<pin id="267" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/141 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln15_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="25" slack="0"/>
<pin id="273" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/141 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/141 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="9" slack="0"/>
<pin id="280" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/141 "/>
</bind>
</comp>

<comp id="282" class="1004" name="r_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="25" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/141 "/>
</bind>
</comp>

<comp id="288" class="1004" name="r_V_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="25" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/141 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="111" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/141 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln662_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/141 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="111" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="8" slack="0"/>
<pin id="311" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/141 "/>
</bind>
</comp>

<comp id="316" class="1004" name="val_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="64" slack="0"/>
<pin id="320" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/141 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Result_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/142 "/>
</bind>
</comp>

<comp id="330" class="1004" name="result_V_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="1"/>
<pin id="333" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/142 "/>
</bind>
</comp>

<comp id="335" class="1004" name="result_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="64" slack="1"/>
<pin id="339" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/142 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sub_ln24_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/142 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln21_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/143 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln24_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="142"/>
<pin id="353" dir="0" index="1" bw="33" slack="0"/>
<pin id="354" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/143 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln24_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/143 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln24_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/143 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln24_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="33" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/143 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln24_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="33" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/143 "/>
</bind>
</comp>

<comp id="376" class="1004" name="result_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="33" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="result/143 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln24_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/143 "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="37"/>
<pin id="387" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="zext_ln10_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="33" slack="1"/>
<pin id="392" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="396" class="1005" name="add_ln20_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="33" slack="1"/>
<pin id="398" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="401" class="1005" name="udiv_ln19_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="33" slack="1"/>
<pin id="403" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln19 "/>
</bind>
</comp>

<comp id="406" class="1005" name="add_ln20_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="zext_ln15_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="416" class="1005" name="v_9_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_9 "/>
</bind>
</comp>

<comp id="421" class="1005" name="sub_ln21_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="33" slack="1"/>
<pin id="423" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln22_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="431" class="1005" name="sext_ln22_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="436" class="1005" name="p_7_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="1"/>
<pin id="438" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_7_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="p_7_load_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_7_load "/>
</bind>
</comp>

<comp id="446" class="1005" name="bitcast_ln23_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23 "/>
</bind>
</comp>

<comp id="451" class="1005" name="dc_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="456" class="1005" name="data_V_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2"/>
<pin id="458" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="23" slack="1"/>
<pin id="463" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="isNeg_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="471" class="1005" name="ush_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="1"/>
<pin id="473" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="476" class="1005" name="val_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="482" class="1005" name="urem_ln21_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln21 "/>
</bind>
</comp>

<comp id="487" class="1005" name="sub_ln24_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="84" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="121" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="90" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="137" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="96" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="96" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="173" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="209" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="212" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="212" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="236" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="230" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="274"><net_src comp="262" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="271" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="271" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="278" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="288" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="321"><net_src comp="302" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="306" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="323" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="348" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="351" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="84" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="393"><net_src comp="121" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="399"><net_src comp="125" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="404"><net_src comp="131" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="409"><net_src comp="146" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="414"><net_src comp="152" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="419"><net_src comp="155" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="424"><net_src comp="167" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="429"><net_src comp="191" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="434"><net_src comp="197" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="439"><net_src comp="102" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="444"><net_src comp="110" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="449"><net_src comp="205" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="454"><net_src comp="116" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="459"><net_src comp="209" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="464"><net_src comp="222" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="469"><net_src comp="236" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="474"><net_src comp="254" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="479"><net_src comp="316" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="485"><net_src comp="200" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="490"><net_src comp="342" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="376" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
	Port: fn1 : p_7 | {133 134 }
	Port: fn1 : p_11 | {74 }
	Port: fn1 : p_13 | {37 }
  - Chain level:
	State 1
		add_ln20 : 1
		udiv_ln19 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		add_ln20_1 : 1
	State 38
		v_9 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		zext_ln11 : 1
		sub_ln21 : 2
		add_ln22 : 1
	State 75
		urem_ln21 : 1
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
		p_7_load : 1
	State 134
	State 135
		dc : 1
	State 136
	State 137
	State 138
	State 139
	State 140
		tmp_1 : 1
		tmp_2 : 1
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
	State 141
		zext_ln15_1 : 1
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp : 3
		zext_ln662 : 4
		tmp_4 : 3
		val : 5
	State 142
		result_V : 1
		sub_ln24 : 2
	State 143
		icmp_ln24 : 1
		zext_ln24 : 2
		xor_ln24 : 3
		zext_ln24_1 : 3
		result : 4
		zext_ln24_2 : 5
		ret_ln25 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   udiv   |                  grp_fu_131                  |    0    |   406   |   245   |
|          |                  grp_fu_155                  |    0    |   779   |   469   |
|----------|----------------------------------------------|---------|---------|---------|
|   urem   |                  grp_fu_200                  |    0    |   779   |   469   |
|----------|----------------------------------------------|---------|---------|---------|
|   fadd   |                  grp_fu_116                  |    2    |   205   |   390   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                add_ln20_fu_125               |    0    |    0    |    39   |
|          |               add_ln20_1_fu_146              |    0    |    0    |    64   |
|    add   |               add_ln22_1_fu_185              |    0    |    0    |    64   |
|          |                add_ln22_fu_191               |    0    |    0    |    64   |
|          |               add_ln341_fu_230               |    0    |    0    |    15   |
|          |                add_ln24_fu_351               |    0    |    0    |    40   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                sub_ln18_fu_140               |    0    |    0    |    64   |
|          |                sub_ln21_fu_167               |    0    |    0    |    39   |
|    sub   |               sub_ln1311_fu_244              |    0    |    0    |    15   |
|          |               result_V_2_fu_330              |    0    |    0    |    71   |
|          |                sub_ln24_fu_342               |    0    |    0    |    71   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  ush_fu_254                  |    0    |    0    |    9    |
|  select  |                  val_fu_316                  |    0    |    0    |    64   |
|          |                result_V_fu_335               |    0    |    0    |    64   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                shl_ln22_fu_173               |    0    |    0    |    0    |
|    shl   |               shl_ln22_1_fu_179              |    0    |    0    |    0    |
|          |                 r_V_1_fu_288                 |    0    |    0    |   100   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_282                  |    0    |    0    |   100   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln24_fu_356               |    0    |    0    |    13   |
|          |                 result_fu_376                |    0    |    0    |    29   |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |                xor_ln24_fu_366               |    0    |    0    |    33   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               p_read_read_fu_84              |    0    |    0    |    0    |
|   read   |             p_13_read_read_fu_90             |    0    |    0    |    0    |
|          |             p_11_read_read_fu_96             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln10_fu_121               |    0    |    0    |    0    |
|          |               zext_ln18_fu_137               |    0    |    0    |    0    |
|          |               zext_ln15_fu_152               |    0    |    0    |    0    |
|          |               zext_ln11_fu_163               |    0    |    0    |    0    |
|          |               zext_ln341_fu_226              |    0    |    0    |    0    |
|   zext   |              zext_ln15_1_fu_271              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_278 |    0    |    0    |    0    |
|          |               zext_ln662_fu_302              |    0    |    0    |    0    |
|          |               zext_ln24_fu_362               |    0    |    0    |    0    |
|          |              zext_ln24_1_fu_372              |    0    |    0    |    0    |
|          |              zext_ln24_2_fu_381              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               trunc_ln11_fu_160              |    0    |    0    |    0    |
|   trunc  |                 tmp_2_fu_222                 |    0    |    0    |    0    |
|          |               trunc_ln21_fu_348              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln22_fu_197               |    0    |    0    |    0    |
|   sext   |              sext_ln1311_fu_250              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_cast_cast_cast_fu_275   |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|partselect|                 tmp_1_fu_212                 |    0    |    0    |    0    |
|          |                 tmp_4_fu_306                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 isNeg_fu_236                 |    0    |    0    |    0    |
| bitselect|                  tmp_fu_294                  |    0    |    0    |    0    |
|          |               p_Result_s_fu_323              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_fu_262               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    2    |   2169  |   2531  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln20_1_reg_406 |   64   |
|  add_ln20_reg_396  |   33   |
|  add_ln22_reg_426  |   64   |
|bitcast_ln23_reg_446|   32   |
|   data_V_reg_456   |   32   |
|     dc_reg_451     |   32   |
|    isNeg_reg_466   |    1   |
|  p_7_addr_reg_436  |    6   |
|  p_7_load_reg_441  |   32   |
|   p_read_reg_385   |   32   |
|  sext_ln22_reg_431 |   64   |
|  sub_ln21_reg_421  |   33   |
|  sub_ln24_reg_487  |   64   |
|    tmp_2_reg_461   |   23   |
|  udiv_ln19_reg_401 |   33   |
|  urem_ln21_reg_482 |   16   |
|     ush_reg_471    |    9   |
|     v_9_reg_416    |   32   |
|     val_reg_476    |   64   |
|  zext_ln10_reg_390 |   33   |
|  zext_ln15_reg_411 |   64   |
+--------------------+--------+
|        Total       |   763  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_116    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_131    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_131    |  p1  |   2  |  33  |   66   ||    9    |
|     grp_fu_155    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_200    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   398  ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  2169  |  2531  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   763  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |  2932  |  2585  |
+-----------+--------+--------+--------+--------+
