<stg><name>correlation_accel_v4_midEnd.1</name>


<trans_list>

<trans id="387" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="2" to="3">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="3" to="4">
<condition id="63">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="5">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="5" to="6">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="6" to="47">
<condition id="129">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="6" to="7">
<condition id="170">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="7" to="8">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="8" to="9">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="9" to="10">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="10" to="11">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="11" to="12">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="12" to="13">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="13" to="14">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="14" to="15">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="15" to="16">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="16" to="17">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="17" to="18">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="18" to="19">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="19" to="20">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="20" to="21">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="21" to="22">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="22" to="23">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="23" to="24">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="24" to="25">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="25" to="26">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="26" to="27">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="27" to="28">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="28" to="29">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="29" to="30">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="30" to="31">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="31" to="32">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="32" to="33">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="33" to="34">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="34" to="35">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="35" to="36">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="36" to="37">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="37" to="38">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="38" to="39">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="39" to="40">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="40" to="41">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="41" to="42">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="42" to="43">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="43" to="44">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="44" to="45">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="45" to="46">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="46" to="6">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="47" to="57">
<condition id="171">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="47" to="48">
<condition id="181">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="48" to="49">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="49" to="50">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="50" to="51">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="51" to="52">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="52" to="53">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="53" to="54">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="54" to="55">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="55" to="56">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="56" to="47">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="57" to="3">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:2  %acc_returnA = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_returnA"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:3  %acc_weight_returnSquareA = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:4  %acc_weight_returnA = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:5  %acc_returnB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_returnB"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:6  %acc_weight_returnSquareB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:7  %acc_weight_returnB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnB"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:8  %acc_weight_returnA_returnB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %NUMBER_OF_INDICES_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %NUMBER_OF_INDICES)

]]></node>
<StgValue><ssdm name="NUMBER_OF_INDICES_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10  %NUMBER_OF_DAYS_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %NUMBER_OF_DAYS)

]]></node>
<StgValue><ssdm name="NUMBER_OF_DAYS_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES, [8 x i8]* @str198, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str198, [8 x i8]* @str198, [8 x i8]* @str198)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS, [8 x i8]* @str197, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str197, [8 x i8]* @str197, [8 x i8]* @str197)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnA_out_V, [8 x i8]* @str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str112, [1 x i8]* @str112, [8 x i8]* @str111)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnSquareA_out_V, [8 x i8]* @str107, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str108, [1 x i8]* @str108, [8 x i8]* @str107)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecInterface(float* %sum_returnA_out_V, [8 x i8]* @str103, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str104, [1 x i8]* @str104, [8 x i8]* @str103)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnA_returnB_out, [8 x i8]* @str99, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str100, [1 x i8]* @str100, [8 x i8]* @str99)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_return_out_V, [8 x i8]* @str95, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str96, [1 x i8]* @str96, [8 x i8]* @str95)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnSquare_out_V, [8 x i8]* @str91, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str92, [1 x i8]* @str92, [8 x i8]* @str91)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(float* %sum_return_out_V, [8 x i8]* @str87, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str88, [1 x i8]* @str88, [8 x i8]* @str87)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_out_V, [8 x i8]* @str83, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str84, [1 x i8]* @str84, [8 x i8]* @str83)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnA_returnB_in_V, [8 x i8]* @str59, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str60, [1 x i8]* @str60, [8 x i8]* @str59)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnB_in_V, [8 x i8]* @str55, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str56, [1 x i8]* @str56, [8 x i8]* @str55)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnSquareB_in_V, [8 x i8]* @str51, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str52, [1 x i8]* @str52, [8 x i8]* @str51)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* %ln_returnB_in_V, [8 x i8]* @str47, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str48, [1 x i8]* @str48, [8 x i8]* @str47)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_in_V, [8 x i8]* @str43, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str44, [1 x i8]* @str44, [8 x i8]* @str43)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnA_in_V, [8 x i8]* @str27, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str28, [1 x i8]* @str28, [8 x i8]* @str27)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* %weight_returnSquareA_in_V, [8 x i8]* @str23, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str24, [1 x i8]* @str24, [8 x i8]* @str23)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(float* %ln_returnA_in_V, [8 x i8]* @str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str20, [1 x i8]* @str20, [8 x i8]* @str19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  %tmp_i = add nsw i32 %NUMBER_OF_INDICES_read, -1

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:28  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_i, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29  %p_neg_i = sub i32 1, %NUMBER_OF_INDICES_read

]]></node>
<StgValue><ssdm name="p_neg_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30  %p_lshr_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg_i, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="31">
<![CDATA[
entry:31  %tmp_s = zext i31 %p_lshr_i to i32

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32  %p_neg_t_i = sub i32 0, %tmp_s

]]></node>
<StgValue><ssdm name="p_neg_t_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33  %p_lshr_f_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_i, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr_f_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="31">
<![CDATA[
entry:34  %tmp_9 = zext i31 %p_lshr_f_i to i32

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35  %upper_bound = select i1 %tmp, i32 %p_neg_t_i, i32 %tmp_9

]]></node>
<StgValue><ssdm name="upper_bound"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36  %tmp_i_9 = add nsw i32 %NUMBER_OF_DAYS_read, -1

]]></node>
<StgValue><ssdm name="tmp_i_9"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37  %acc_returnB_addr = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_returnB_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38  %acc_weight_returnSquareB_addr = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39  %acc_weight_returnB_addr = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40  %acc_weight_returnA_returnB_add = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41  %acc_returnA_addr = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_returnA_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42  %acc_weight_returnSquareA_addr = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43  %acc_weight_returnA_addr = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44  %acc_returnB_addr_8 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_returnB_addr_8"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45  %acc_weight_returnSquareB_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_8"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46  %acc_weight_returnB_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_8"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47  %acc_weight_returnA_returnB_add_8 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_8"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48  %acc_returnA_addr_8 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_returnA_addr_8"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49  %acc_weight_returnSquareA_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_8"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50  %acc_weight_returnA_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_8"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51  %acc_returnB_addr_9 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_returnB_addr_9"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52  %acc_weight_returnSquareB_addr_9 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_9"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53  %acc_weight_returnB_addr_9 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_9"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54  %acc_weight_returnA_returnB_add_9 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_9"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55  %acc_returnA_addr_9 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_returnA_addr_9"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56  %acc_weight_returnSquareA_addr_9 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_9"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57  %acc_weight_returnA_addr_9 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_9"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58  %acc_returnB_addr_10 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_returnB_addr_10"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59  %acc_weight_returnSquareB_addr_10 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_10"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60  %acc_weight_returnB_addr_10 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_10"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61  %acc_weight_returnA_returnB_add_10 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_10"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62  %acc_returnA_addr_10 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_returnA_addr_10"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63  %acc_weight_returnSquareA_addr_10 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_10"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64  %acc_weight_returnA_addr_10 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_10"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65  %acc_returnB_addr_11 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_returnB_addr_11"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66  %acc_weight_returnSquareB_addr_11 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_11"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67  %acc_weight_returnB_addr_11 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_11"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68  %acc_weight_returnA_returnB_add_11 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_11"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69  %acc_returnA_addr_11 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_returnA_addr_11"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70  %acc_weight_returnSquareA_addr_11 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_11"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71  %acc_weight_returnA_addr_11 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_11"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72  %acc_returnB_addr_12 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_returnB_addr_12"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73  %acc_weight_returnSquareB_addr_12 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_12"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74  %acc_weight_returnB_addr_12 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_12"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75  %acc_weight_returnA_returnB_add_12 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_12"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76  %acc_returnA_addr_12 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_returnA_addr_12"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77  %acc_weight_returnSquareA_addr_12 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_12"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78  %acc_weight_returnA_addr_12 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_12"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
entry:79  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %column_index_i = phi i32 [ 1, %entry ], [ %column_index, %3 ]

]]></node>
<StgValue><ssdm name="column_index_i"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_1_i = icmp sgt i32 %column_index_i, %upper_bound

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_1_i, label %midEnd.2.exit, label %.preheader34.0.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:0  store float 0.000000e+00, float* %acc_returnB_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:1  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:2  store float 0.000000e+00, float* %acc_weight_returnB_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:3  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:4  store float 0.000000e+00, float* %acc_returnA_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:5  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:6  store float 0.000000e+00, float* %acc_weight_returnA_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:7  store float 0.000000e+00, float* %acc_returnB_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:8  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:9  store float 0.000000e+00, float* %acc_weight_returnB_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:10  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:11  store float 0.000000e+00, float* %acc_returnA_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:12  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:13  store float 0.000000e+00, float* %acc_weight_returnA_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0">
<![CDATA[
midEnd.2.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:14  store float 0.000000e+00, float* %acc_returnB_addr_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:15  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:16  store float 0.000000e+00, float* %acc_weight_returnB_addr_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:17  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:18  store float 0.000000e+00, float* %acc_returnA_addr_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:19  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:20  store float 0.000000e+00, float* %acc_weight_returnA_addr_9, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:21  store float 0.000000e+00, float* %acc_returnB_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:22  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:23  store float 0.000000e+00, float* %acc_weight_returnB_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:24  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:25  store float 0.000000e+00, float* %acc_returnA_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:26  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:27  store float 0.000000e+00, float* %acc_weight_returnA_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="170" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:28  store float 0.000000e+00, float* %acc_returnB_addr_11, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:29  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_11, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:30  store float 0.000000e+00, float* %acc_weight_returnB_addr_11, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:31  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_11, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:32  store float 0.000000e+00, float* %acc_returnA_addr_11, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:33  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_11, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:34  store float 0.000000e+00, float* %acc_weight_returnA_addr_11, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:35  store float 0.000000e+00, float* %acc_returnB_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:36  store float 0.000000e+00, float* %acc_weight_returnSquareB_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:37  store float 0.000000e+00, float* %acc_weight_returnB_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:38  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:39  store float 0.000000e+00, float* %acc_returnA_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:40  store float 0.000000e+00, float* %acc_weight_returnSquareA_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader34.0.i:41  store float 0.000000e+00, float* %acc_weight_returnA_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader34.0.i:42  br label %.preheader33.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader33.i:0  %tmp_10 = phi float [ %tmp_34, %1 ], [ 0.000000e+00, %.preheader34.0.i ]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader33.i:1  %i1_i = phi i32 [ %i, %1 ], [ 1, %.preheader34.0.i ]

]]></node>
<StgValue><ssdm name="i1_i"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader33.i:2  %tmp_9_i = icmp sgt i32 %i1_i, %tmp_i_9

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader33.i:3  br i1 %tmp_9_i, label %.preheader.i, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="6" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %i = add nsw i32 %i1_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="191" st_id="7" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="192" st_id="8" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="193" st_id="9" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="194" st_id="10" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="195" st_id="11" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="196" st_id="12" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="197" st_id="13" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="198" st_id="14" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="199" st_id="15" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="200" st_id="16" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="201" st_id="17" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="202" st_id="18" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="203" st_id="19" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="204" st_id="20" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="205" st_id="21" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="206" st_id="22" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="207" st_id="23" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="208" st_id="24" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="209" st_id="25" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="210" st_id="26" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="211" st_id="27" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="212" st_id="28" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="213" st_id="29" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="214" st_id="30" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="215" st_id="31" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="216" st_id="32" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="217" st_id="33" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="218" st_id="34" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="219" st_id="35" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="220" st_id="36" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="221" st_id="37" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="222" st_id="38" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="223" st_id="39" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="224" st_id="40" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="225" st_id="41" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %channel_id = srem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel_id"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %sum_weight_in_V)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="227" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_35 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %ln_returnA_in_V)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="228" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_36 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %weight_returnA_in_V)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="229" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_37 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %weight_returnSquareA_in_V)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="230" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_38 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %ln_returnB_in_V)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="231" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_39 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %weight_returnB_in_V)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="232" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_40 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %weight_returnSquareB_in_V)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="233" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_41 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %weight_returnA_returnB_in_V)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="234" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_26_i = zext i32 %channel_id to i64

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="235" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %acc_returnA_addr_13 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 %tmp_26_i

]]></node>
<StgValue><ssdm name="acc_returnA_addr_13"/></StgValue>
</operation>

<operation id="236" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="3">
<![CDATA[
:14  %acc_returnA_load = load float* %acc_returnA_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_returnA_load"/></StgValue>
</operation>

<operation id="237" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %acc_weight_returnSquareA_addr_13 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 %tmp_26_i

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_13"/></StgValue>
</operation>

<operation id="238" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="3">
<![CDATA[
:18  %acc_weight_returnSquareA_load = load float* %acc_weight_returnSquareA_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_load"/></StgValue>
</operation>

<operation id="239" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %acc_weight_returnA_addr_13 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 %tmp_26_i

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_13"/></StgValue>
</operation>

<operation id="240" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="3">
<![CDATA[
:22  %acc_weight_returnA_load = load float* %acc_weight_returnA_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_load"/></StgValue>
</operation>

<operation id="241" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %acc_returnB_addr_13 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 %tmp_26_i

]]></node>
<StgValue><ssdm name="acc_returnB_addr_13"/></StgValue>
</operation>

<operation id="242" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="3">
<![CDATA[
:26  %acc_returnB_load = load float* %acc_returnB_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_returnB_load"/></StgValue>
</operation>

<operation id="243" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %acc_weight_returnSquareB_addr_13 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 %tmp_26_i

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_13"/></StgValue>
</operation>

<operation id="244" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="3">
<![CDATA[
:30  %acc_weight_returnSquareB_load = load float* %acc_weight_returnSquareB_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_load"/></StgValue>
</operation>

<operation id="245" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %acc_weight_returnB_addr_13 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 %tmp_26_i

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_13"/></StgValue>
</operation>

<operation id="246" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="3">
<![CDATA[
:34  %acc_weight_returnB_load = load float* %acc_weight_returnB_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_load"/></StgValue>
</operation>

<operation id="247" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %acc_weight_returnA_returnB_add_13 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_26_i

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_13"/></StgValue>
</operation>

<operation id="248" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="3">
<![CDATA[
:38  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="249" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="3">
<![CDATA[
:14  %acc_returnA_load = load float* %acc_returnA_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_returnA_load"/></StgValue>
</operation>

<operation id="250" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_27_i = fadd float %acc_returnA_load, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="251" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="3">
<![CDATA[
:18  %acc_weight_returnSquareA_load = load float* %acc_weight_returnSquareA_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_load"/></StgValue>
</operation>

<operation id="252" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_28_i = fadd float %acc_weight_returnSquareA_load, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="253" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="3">
<![CDATA[
:22  %acc_weight_returnA_load = load float* %acc_weight_returnA_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_load"/></StgValue>
</operation>

<operation id="254" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_29_i = fadd float %acc_weight_returnA_load, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="3">
<![CDATA[
:26  %acc_returnB_load = load float* %acc_returnB_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_returnB_load"/></StgValue>
</operation>

<operation id="256" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_30_i = fadd float %acc_returnB_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="257" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="3">
<![CDATA[
:30  %acc_weight_returnSquareB_load = load float* %acc_weight_returnSquareB_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_load"/></StgValue>
</operation>

<operation id="258" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fadd float %acc_weight_returnSquareB_load, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="259" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="3">
<![CDATA[
:34  %acc_weight_returnB_load = load float* %acc_weight_returnB_addr_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_load"/></StgValue>
</operation>

<operation id="260" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_32_i = fadd float %acc_weight_returnB_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="261" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="3">
<![CDATA[
:38  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_13, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa"/></StgValue>
</operation>

<operation id="262" st_id="42" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_33_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="263" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_27_i = fadd float %acc_returnA_load, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="264" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_28_i = fadd float %acc_weight_returnSquareA_load, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="265" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_29_i = fadd float %acc_weight_returnA_load, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="266" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_30_i = fadd float %acc_returnB_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="267" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fadd float %acc_weight_returnSquareB_load, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="268" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_32_i = fadd float %acc_weight_returnB_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="269" st_id="43" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_33_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="270" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_27_i = fadd float %acc_returnA_load, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="271" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_28_i = fadd float %acc_weight_returnSquareA_load, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="272" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_29_i = fadd float %acc_weight_returnA_load, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="273" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_30_i = fadd float %acc_returnB_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="274" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fadd float %acc_weight_returnSquareB_load, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="275" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_32_i = fadd float %acc_weight_returnB_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="276" st_id="44" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_33_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="277" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_27_i = fadd float %acc_returnA_load, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="278" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_28_i = fadd float %acc_weight_returnSquareA_load, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="279" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_29_i = fadd float %acc_weight_returnA_load, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="280" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_30_i = fadd float %acc_returnB_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="281" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fadd float %acc_weight_returnSquareB_load, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="282" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_32_i = fadd float %acc_weight_returnB_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="283" st_id="45" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_33_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="284" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="286" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_27_i = fadd float %acc_returnA_load, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="288" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:16  store float %tmp_27_i, float* %acc_returnA_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_28_i = fadd float %acc_weight_returnSquareA_load, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="290" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:20  store float %tmp_28_i, float* %acc_weight_returnSquareA_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_29_i = fadd float %acc_weight_returnA_load, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="292" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:24  store float %tmp_29_i, float* %acc_weight_returnA_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_30_i = fadd float %acc_returnB_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="294" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:28  store float %tmp_30_i, float* %acc_returnB_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_31_i = fadd float %acc_weight_returnSquareB_load, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="296" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:32  store float %tmp_31_i, float* %acc_weight_returnSquareB_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_32_i = fadd float %acc_weight_returnB_load, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="298" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:36  store float %tmp_32_i, float* %acc_weight_returnB_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="46" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_33_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_33_i"/></StgValue>
</operation>

<operation id="300" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:40  store float %tmp_33_i, float* %acc_weight_returnA_returnB_add_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:41  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_17_i)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="302" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %.preheader33.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="303" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %tmp_11 = phi float [ %sum_weight_returnA_returnB, %2 ], [ 0.000000e+00, %.preheader33.i ]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="304" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:1  %tmp_12 = phi float [ %sum_weight_returnB, %2 ], [ 0.000000e+00, %.preheader33.i ]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="305" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:2  %tmp_13 = phi float [ %sum_weight_returnSquareB, %2 ], [ 0.000000e+00, %.preheader33.i ]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="306" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:3  %tmp_14 = phi float [ %sum_returnB, %2 ], [ 0.000000e+00, %.preheader33.i ]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:4  %tmp_15 = phi float [ %sum_weight_returnA, %2 ], [ 0.000000e+00, %.preheader33.i ]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:5  %tmp_16 = phi float [ %sum_weight_returnSquareA, %2 ], [ 0.000000e+00, %.preheader33.i ]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="309" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:6  %tmp_17 = phi float [ %sum_returnA, %2 ], [ 0.000000e+00, %.preheader33.i ]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="310" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i:7  %i2_i = phi i3 [ %i_2, %2 ], [ 0, %.preheader33.i ]

]]></node>
<StgValue><ssdm name="i2_i"/></StgValue>
</operation>

<operation id="311" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:8  %exitcond_i = icmp eq i3 %i2_i, -2

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="312" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:9  %i_2 = add i3 %i2_i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="313" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:10  br i1 %exitcond_i, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp_43_i = zext i3 %i2_i to i64

]]></node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="315" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %acc_returnA_addr_14 = getelementptr inbounds [6 x float]* %acc_returnA, i64 0, i64 %tmp_43_i

]]></node>
<StgValue><ssdm name="acc_returnA_addr_14"/></StgValue>
</operation>

<operation id="316" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_returnA_load_2 = load float* %acc_returnA_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_returnA_load_2"/></StgValue>
</operation>

<operation id="317" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %acc_weight_returnSquareA_addr_14 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareA, i64 0, i64 %tmp_43_i

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_addr_14"/></StgValue>
</operation>

<operation id="318" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_weight_returnSquareA_load_2 = load float* %acc_weight_returnSquareA_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_load_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="319" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_returnA_load_2 = load float* %acc_returnA_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_returnA_load_2"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_weight_returnSquareA_load_2 = load float* %acc_weight_returnSquareA_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareA_load_2"/></StgValue>
</operation>

<operation id="321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %acc_weight_returnA_addr_14 = getelementptr inbounds [6 x float]* %acc_weight_returnA, i64 0, i64 %tmp_43_i

]]></node>
<StgValue><ssdm name="acc_weight_returnA_addr_14"/></StgValue>
</operation>

<operation id="322" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_returnA_load_2 = load float* %acc_weight_returnA_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_load_2"/></StgValue>
</operation>

<operation id="323" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %acc_returnB_addr_14 = getelementptr inbounds [6 x float]* %acc_returnB, i64 0, i64 %tmp_43_i

]]></node>
<StgValue><ssdm name="acc_returnB_addr_14"/></StgValue>
</operation>

<operation id="324" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="3">
<![CDATA[
:15  %acc_returnB_load_2 = load float* %acc_returnB_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_returnB_load_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="325" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_17, %acc_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="326" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_16, %acc_weight_returnSquareA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="327" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_returnA_load_2 = load float* %acc_weight_returnA_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_load_2"/></StgValue>
</operation>

<operation id="328" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="3">
<![CDATA[
:15  %acc_returnB_load_2 = load float* %acc_returnB_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_returnB_load_2"/></StgValue>
</operation>

<operation id="329" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %acc_weight_returnSquareB_addr_14 = getelementptr inbounds [6 x float]* %acc_weight_returnSquareB, i64 0, i64 %tmp_43_i

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_addr_14"/></StgValue>
</operation>

<operation id="330" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="3">
<![CDATA[
:18  %acc_weight_returnSquareB_load_2 = load float* %acc_weight_returnSquareB_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_load_2"/></StgValue>
</operation>

<operation id="331" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %acc_weight_returnB_addr_14 = getelementptr inbounds [6 x float]* %acc_weight_returnB, i64 0, i64 %tmp_43_i

]]></node>
<StgValue><ssdm name="acc_weight_returnB_addr_14"/></StgValue>
</operation>

<operation id="332" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="3">
<![CDATA[
:21  %acc_weight_returnB_load_2 = load float* %acc_weight_returnB_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_load_2"/></StgValue>
</operation>

<operation id="333" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %acc_weight_returnA_returnB_add_14 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_43_i

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_14"/></StgValue>
</operation>

<operation id="334" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="3">
<![CDATA[
:24  %acc_weight_returnA_returnB_loa_2 = load float* %acc_weight_returnA_returnB_add_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="335" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_17, %acc_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="336" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_16, %acc_weight_returnSquareA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="337" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_15, %acc_weight_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>

<operation id="338" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_returnB = fadd float %tmp_14, %acc_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_returnB"/></StgValue>
</operation>

<operation id="339" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="3">
<![CDATA[
:18  %acc_weight_returnSquareB_load_2 = load float* %acc_weight_returnSquareB_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquareB_load_2"/></StgValue>
</operation>

<operation id="340" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="3">
<![CDATA[
:21  %acc_weight_returnB_load_2 = load float* %acc_weight_returnB_addr_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnB_load_2"/></StgValue>
</operation>

<operation id="341" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="3">
<![CDATA[
:24  %acc_weight_returnA_returnB_loa_2 = load float* %acc_weight_returnA_returnB_add_14, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="342" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_17, %acc_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_16, %acc_weight_returnSquareA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_15, %acc_weight_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_returnB = fadd float %tmp_14, %acc_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_returnB"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB = fadd float %tmp_13, %acc_weight_returnSquareB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB = fadd float %tmp_12, %acc_weight_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnB"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="348" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_17, %acc_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="349" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_16, %acc_weight_returnSquareA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="350" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_15, %acc_weight_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_returnB = fadd float %tmp_14, %acc_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_returnB"/></StgValue>
</operation>

<operation id="352" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB = fadd float %tmp_13, %acc_weight_returnSquareB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB"/></StgValue>
</operation>

<operation id="353" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB = fadd float %tmp_12, %acc_weight_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnB"/></StgValue>
</operation>

<operation id="354" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB = fadd float %tmp_11, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="355" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_17, %acc_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_16, %acc_weight_returnSquareA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="357" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_15, %acc_weight_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>

<operation id="358" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_returnB = fadd float %tmp_14, %acc_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_returnB"/></StgValue>
</operation>

<operation id="359" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB = fadd float %tmp_13, %acc_weight_returnSquareB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB"/></StgValue>
</operation>

<operation id="360" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB = fadd float %tmp_12, %acc_weight_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnB"/></StgValue>
</operation>

<operation id="361" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB = fadd float %tmp_11, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="362" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_15, %acc_weight_returnA_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>

<operation id="363" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_returnB = fadd float %tmp_14, %acc_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_returnB"/></StgValue>
</operation>

<operation id="364" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB = fadd float %tmp_13, %acc_weight_returnSquareB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB"/></StgValue>
</operation>

<operation id="365" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB = fadd float %tmp_12, %acc_weight_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnB"/></StgValue>
</operation>

<operation id="366" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB = fadd float %tmp_11, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="367" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sum_weight_returnSquareB = fadd float %tmp_13, %acc_weight_returnSquareB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareB"/></StgValue>
</operation>

<operation id="368" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_weight_returnB = fadd float %tmp_12, %acc_weight_returnB_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnB"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB = fadd float %tmp_11, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="370" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="371" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_42_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="373" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %sum_weight_returnA_returnB = fadd float %tmp_11, %acc_weight_returnA_returnB_loa_2

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>

<operation id="375" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:26  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str8, i32 %tmp_42_i)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="376" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="377" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_out_V, float %tmp_10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_return_out_V, float %tmp_14)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnSquare_out_V, float %tmp_13)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_return_out_V, float %tmp_12)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnA_returnB_out, float %tmp_11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_returnA_out_V, float %tmp_17)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnSquareA_out_V, float %tmp_16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnA_out_V, float %tmp_15)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %column_index = add nsw i32 %column_index_i, 1

]]></node>
<StgValue><ssdm name="column_index"/></StgValue>
</operation>

<operation id="386" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
