<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <description preferredWidth="240" />
   <name preferredWidth="192" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/Serial,Library/Basic Functions/Bridges and Adaptors,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Project,Library/Basic Functions,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Interface Protocols,Library" />
 <window width="2473" height="1456" x="-8" y="-8" />
 <generation synthesis="VHDL" />
</preferences>
