arch_1st_multicycle_cpu_0_0.v,verilog,xil_defaultlib,../../../bd/arch_1st/ip/arch_1st_multicycle_cpu_0_0/sim/arch_1st_multicycle_cpu_0_0.v,
arch_1st_sim_clk_gen_0_0.v,verilog,xil_defaultlib,../../../bd/arch_1st/ip/arch_1st_sim_clk_gen_0_0/sim/arch_1st_sim_clk_gen_0_0.v,
arch_1st_sim_clk_gen_1_0.v,verilog,xil_defaultlib,../../../bd/arch_1st/ip/arch_1st_sim_clk_gen_1_0/sim/arch_1st_sim_clk_gen_1_0.v,
arch_1st_send_reset_0_0.v,verilog,xil_defaultlib,../../../bd/arch_1st/ip/arch_1st_send_reset_0_0/sim/arch_1st_send_reset_0_0.v,
arch_1st_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/arch_1st/ip/arch_1st_util_vector_logic_0_0/sim/arch_1st_util_vector_logic_0_0.v,
arch_1st.v,verilog,xil_defaultlib,../../../bd/arch_1st/sim/arch_1st.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
