
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.098954                       # Number of seconds simulated
sim_ticks                                1098953976000                       # Number of ticks simulated
final_tick                               1098953976000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 707765                       # Simulator instruction rate (inst/s)
host_op_rate                                  1147734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1542984438                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672596                       # Number of bytes of host memory used
host_seconds                                   712.23                       # Real time elapsed on the host
sim_insts                                   504088774                       # Number of instructions simulated
sim_ops                                     817446129                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19863552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19885632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18442496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18442496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           310368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              310713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        288164                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             288164                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           18074963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18095054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16781864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16781864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16781864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          18074963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             34876918                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245989                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374667                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335211                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2197907952                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088774                       # Number of instructions committed
system.cpu.committedOps                     817446129                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812630010                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565890                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812630010                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855649                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741308                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557775                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904588                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620652                       # number of memory refs
system.cpu.num_load_insts                   238245986                       # Number of load instructions
system.cpu.num_store_insts                   64374666                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2197907952                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772146                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014358     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446129                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.822541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620656                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.434664                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.822541                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923759                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630018                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64118656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64118656                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301748674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301748674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301748674                       # number of overall hits
system.cpu.dcache.overall_hits::total       301748674                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615971                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615971                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       256011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       256011                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       871982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         871982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       871982                       # number of overall misses
system.cpu.dcache.overall_misses::total        871982                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  93157442000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  93157442000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  26654908000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26654908000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 119812350000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 119812350000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 119812350000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 119812350000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620656                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620656                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620656                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620656                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003977                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002881                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002881                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002881                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 151236.733548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 151236.733548                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 104116.260629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104116.260629                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 137402.320231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 137402.320231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 137402.320231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 137402.320231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657020                       # number of writebacks
system.cpu.dcache.writebacks::total            657020                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615971                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       256011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       256011                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       871982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       871982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       871982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       871982                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  92541471000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  92541471000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  26398897000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26398897000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 118940368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 118940368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 118940368000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 118940368000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002881                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 150236.733548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 150236.733548                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 103116.260629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103116.260629                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 136402.320231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 136402.320231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 136402.320231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 136402.320231                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681935                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           272.723160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1963290.466667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   272.723160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.532662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.532662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.580078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670767                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334866                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334866                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334866                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334866                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334866                       # number of overall hits
system.cpu.icache.overall_hits::total       677334866                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           345                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          345                       # number of overall misses
system.cpu.icache.overall_misses::total           345                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     58090000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58090000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     58090000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58090000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     58090000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58090000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335211                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 168376.811594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 168376.811594                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 168376.811594                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 168376.811594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 168376.811594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 168376.811594                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           48                       # number of writebacks
system.cpu.icache.writebacks::total                48                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57745000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57745000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57745000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57745000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 167376.811594                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 167376.811594                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 167376.811594                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 167376.811594                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 167376.811594                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 167376.811594                       # average overall mshr miss latency
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.571284                       # Cycle average of tags in use
system.l2.tags.total_refs                     1554310                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.995816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.012595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.919756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.638933                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998814                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1525                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12953307                       # Number of tag accesses
system.l2.tags.data_accesses                 12953307                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657020                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657020                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            189535                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               189535                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3040                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161027                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164067                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164067                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164067                       # number of overall hits
system.l2.overall_hits::total                  164067                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              345                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454944                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 345                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518380                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518725                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                345                       # number of overall misses
system.l2.overall_misses::cpu.data             518380                       # number of overall misses
system.l2.overall_misses::total                518725                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  23992842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23992842500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     57227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57227000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  89926729500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89926729500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      57227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  113919572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     113976799000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     57227000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 113919572000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    113976799000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657020                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        189535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           189535                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               345                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682792                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              345                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682792                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954269                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738580                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759590                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759712                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759590                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759712                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 378221.238729                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 378221.238729                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 165875.362319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 165875.362319                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 197665.491797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 197665.491797                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 165875.362319                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 219760.739226                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 219724.900477                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 165875.362319                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 219760.739226                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 219724.900477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               507658                       # number of writebacks
system.l2.writebacks::total                    507658                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          345                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454944                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518725                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23358482500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23358482500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  85377289500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  85377289500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 108735772000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 108789549000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 108735772000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 108789549000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738580                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759712                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759712                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 368221.238729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 368221.238729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 155875.362319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 155875.362319                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 187665.491797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 187665.491797                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 155875.362319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 209760.739226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 209724.900477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 155875.362319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 209760.739226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 209724.900477                       # average overall mshr miss latency
system.l2.replacements                         516779                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14798.619309                       # Cycle average of tags in use
system.l3.tags.total_refs                     1031565                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    515852                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.999731                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     2062.770475                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          7.997592                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      12727.851242                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.125902                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000488                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.776846                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.903236                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16323                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  17078060                       # Number of tag accesses
system.l3.tags.data_accesses                 17078060                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       507657                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           507657                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                764                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   764                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         207248                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            207248                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                208012                       # number of demand (read+write) hits
system.l3.demand_hits::total                   208012                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               208012                       # number of overall hits
system.l3.overall_hits::total                  208012                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62672                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62672                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          345                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       247696                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          248041                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 345                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              310368                       # number of demand (read+write) misses
system.l3.demand_misses::total                 310713                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                345                       # number of overall misses
system.l3.overall_misses::cpu.data             310368                       # number of overall misses
system.l3.overall_misses::total                310713                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  22648080500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   22648080500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     49982000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  76944149499                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  76994131499                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      49982000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   99592229999                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      99642211999                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     49982000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  99592229999                       # number of overall miss cycles
system.l3.overall_miss_latency::total     99642211999                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       507657                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       507657                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454944                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455289                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               345                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518380                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518725                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              345                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518380                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518725                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.987956                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.987956                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.544454                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.544799                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.598727                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.598994                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.598727                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.598994                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 361374.784593                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 361374.784593                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 144875.362319                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 310639.451178                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 310408.890058                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 144875.362319                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 320884.337300                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 320688.905836                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 144875.362319                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 320884.337300                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 320688.905836                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               288164                       # number of writebacks
system.l3.writebacks::total                    288164                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         3573                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          3573                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62672                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62672                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          345                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       247696                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       248041                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            345                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         310368                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            310713                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           345                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        310368                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           310713                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  21645328500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  21645328500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     44462000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  72981013499                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  73025475499                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     44462000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  94626341999                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  94670803999                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     44462000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  94626341999                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  94670803999                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.987956                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.987956                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.544454                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.544799                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.598727                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.598994                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.598727                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.598994                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 345374.784593                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 345374.784593                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 128875.362319                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 294639.451178                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 294408.890058                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 128875.362319                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 304884.337300                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 304688.905836                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 128875.362319                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 304884.337300                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 304688.905836                       # average overall mshr miss latency
system.l3.replacements                         499468                       # number of replacements
system.membus.snoop_filter.tot_requests        624477                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       313764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             248041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       288164                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5892                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62672                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62672                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        248041                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       915482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       915482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 915482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     38328128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     38328128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                38328128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            310713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  310713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              310713                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1777146500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1553568500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1554310                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       871518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5614                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5614                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1164678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           48                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          243021                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          189535                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         189535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66476                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           345                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615971                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2425899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2426637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85725888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85751040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          725764                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32490112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1598091                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003513                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059166                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1592477     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5614      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1598091                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1434223000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            517500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1118438000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035155                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         208985                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       208985                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1098953976000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455289                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       795821                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          220060                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455289                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553863                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65688448                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          499468                       # Total snoops (count)
system.tol3bus.snoopTraffic                  18442496                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1018210                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.205247                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.403883                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 809225     79.48%     79.48% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 208985     20.52%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1018210                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1025242983                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778087516                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
