

================================================================
== Vitis HLS Report for 'axi_polar_translate'
================================================================
* Date:           Fri May 31 11:23:25 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_polar_translate
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.795 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1087|     1087|  10.870 us|  10.870 us|  1088|  1088|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atan2_cordic_float_s_fu_60  |atan2_cordic_float_s  |       62|       62|  0.620 us|  0.620 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|   15298|  21801|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|  24567|    -|
|Register         |        -|    -|    3168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|   18466|  46376|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      17|     87|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |grp_atan2_cordic_float_s_fu_60      |atan2_cordic_float_s            |        0|   4|  14807|  20769|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U21  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|    321|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U24  |fsqrt_32ns_32ns_32_16_no_dsp_1  |        0|   0|      0|      0|    0|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                               |                                |        0|  12|  15298|  21801|    0|
    +------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state100      |        or|   0|  0|   2|           1|           1|
    |ap_block_state1000_io  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1088     |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|   8|           4|           4|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+------+-----------+-----+-----------+
    |                 Name                |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                            |  2693|       1089|    1|       1089|
    |grp_atan2_cordic_float_s_fu_60_x_in  |  2693|       1025|   32|      32800|
    |grp_atan2_cordic_float_s_fu_60_y_in  |  2693|       1025|   32|      32800|
    |grp_fu_66_p0                         |    31|          6|   32|        192|
    |grp_fu_66_p1                         |    31|          6|   32|        192|
    |grp_fu_70_p0                         |  2693|       1025|   32|      32800|
    |grp_fu_70_p1                         |  2693|       1025|   32|      32800|
    |grp_fu_74_p0                         |  2693|       1025|   32|      32800|
    |grp_fu_74_p1                         |  2693|       1025|   32|      32800|
    |grp_fu_78_p1                         |   241|         56|   32|       1792|
    |in_data_V_TDATA_blk_n                |     9|          2|    1|          2|
    |out_modulus_V_TDATA_blk_n            |     9|          2|    1|          2|
    |out_modulus_V_TDATA_int_regslice     |  2693|       1025|   32|      32800|
    |out_phase_V_TDATA_blk_n              |     9|          2|    1|          2|
    |out_phase_V_TDATA_int_regslice       |  2693|       1025|   32|      32800|
    +-------------------------------------+------+-----------+-----+-----------+
    |Total                                | 24567|       9363|  356|     265671|
    +-------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------+------+----+------+-----------+
    |    Name   |  FF  | LUT| Bits | Const Bits|
    +-----------+------+----+------+-----------+
    |ap_CS_fsm  |  1088|   0|  1088|          0|
    |reg_103    |    32|   0|    32|          0|
    |reg_108    |    32|   0|    32|          0|
    |reg_113    |    32|   0|    32|          0|
    |reg_118    |    32|   0|    32|          0|
    |reg_123    |    32|   0|    32|          0|
    |reg_128    |    32|   0|    32|          0|
    |reg_133    |    32|   0|    32|          0|
    |reg_138    |    32|   0|    32|          0|
    |reg_143    |    32|   0|    32|          0|
    |reg_148    |    32|   0|    32|          0|
    |reg_153    |    32|   0|    32|          0|
    |reg_158    |    32|   0|    32|          0|
    |reg_163    |    32|   0|    32|          0|
    |reg_168    |    32|   0|    32|          0|
    |reg_173    |    32|   0|    32|          0|
    |reg_178    |    32|   0|    32|          0|
    |reg_183    |    32|   0|    32|          0|
    |reg_188    |    32|   0|    32|          0|
    |reg_193    |    32|   0|    32|          0|
    |reg_198    |    32|   0|    32|          0|
    |reg_203    |    32|   0|    32|          0|
    |reg_208    |    32|   0|    32|          0|
    |reg_213    |    32|   0|    32|          0|
    |reg_218    |    32|   0|    32|          0|
    |reg_223    |    32|   0|    32|          0|
    |reg_228    |    32|   0|    32|          0|
    |reg_233    |    32|   0|    32|          0|
    |reg_238    |    32|   0|    32|          0|
    |reg_243    |    32|   0|    32|          0|
    |reg_248    |    32|   0|    32|          0|
    |reg_253    |    32|   0|    32|          0|
    |reg_258    |    32|   0|    32|          0|
    |reg_263    |    32|   0|    32|          0|
    |reg_268    |    32|   0|    32|          0|
    |reg_273    |    32|   0|    32|          0|
    |reg_278    |    32|   0|    32|          0|
    |reg_283    |    32|   0|    32|          0|
    |reg_288    |    32|   0|    32|          0|
    |reg_293    |    32|   0|    32|          0|
    |reg_298    |    32|   0|    32|          0|
    |reg_303    |    32|   0|    32|          0|
    |reg_308    |    32|   0|    32|          0|
    |reg_313    |    32|   0|    32|          0|
    |reg_318    |    32|   0|    32|          0|
    |reg_323    |    32|   0|    32|          0|
    |reg_328    |    32|   0|    32|          0|
    |reg_333    |    32|   0|    32|          0|
    |reg_338    |    32|   0|    32|          0|
    |reg_343    |    32|   0|    32|          0|
    |reg_348    |    32|   0|    32|          0|
    |reg_353    |    32|   0|    32|          0|
    |reg_358    |    32|   0|    32|          0|
    |reg_363    |    32|   0|    32|          0|
    |reg_368    |    32|   0|    32|          0|
    |reg_373    |    32|   0|    32|          0|
    |reg_378    |    32|   0|    32|          0|
    |reg_383    |    32|   0|    32|          0|
    |reg_388    |    32|   0|    32|          0|
    |reg_393    |    32|   0|    32|          0|
    |reg_398    |    32|   0|    32|          0|
    |reg_403    |    32|   0|    32|          0|
    |reg_408    |    32|   0|    32|          0|
    |reg_413    |    32|   0|    32|          0|
    |reg_93     |    32|   0|    32|          0|
    |reg_98     |    32|   0|    32|          0|
    +-----------+------+----+------+-----------+
    |Total      |  3168|   0|  3168|          0|
    +-----------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  axi_polar_translate|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|  axi_polar_translate|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  axi_polar_translate|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  axi_polar_translate|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  axi_polar_translate|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  axi_polar_translate|  return value|
|in_data_V_TDATA       |   in|   64|        axis|            in_data_V|       pointer|
|in_data_V_TVALID      |   in|    1|        axis|            in_data_V|       pointer|
|in_data_V_TREADY      |  out|    1|        axis|            in_data_V|       pointer|
|out_modulus_V_TDATA   |  out|   32|        axis|        out_modulus_V|       pointer|
|out_modulus_V_TVALID  |  out|    1|        axis|        out_modulus_V|       pointer|
|out_modulus_V_TREADY  |   in|    1|        axis|        out_modulus_V|       pointer|
|out_phase_V_TDATA     |  out|   32|        axis|          out_phase_V|       pointer|
|out_phase_V_TVALID    |  out|    1|        axis|          out_phase_V|       pointer|
|out_phase_V_TREADY    |   in|    1|        axis|          out_phase_V|       pointer|
+----------------------+-----+-----+------------+---------------------+--------------+

