#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jan 26 10:11:30 2018
# Process ID: 18905
# Current directory: /tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1/design_1_wrapper.vdi
# Journal file: /tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'mire/ck'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/blk_mem_mire/blk_mem_mire.dcp' for cell 'mire/mem_input'
INFO: [Project 1-454] Reading design checkpoint '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/blk_mem_mire_out/blk_mem_mire_out.dcp' for cell 'mire/mem_output'
INFO: [Netlist 29-17] Analyzing 149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mire/ck/inst'
Finished Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mire/ck/inst'
Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mire/ck/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1984.980 ; gain = 523.527 ; free physical = 10845 ; free virtual = 22314
Finished Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mire/ck/inst'
Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]
Finished Parsing XDC File [/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.srcs/constrs_1/imports/constraints/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1984.980 ; gain = 881.637 ; free physical = 10850 ; free virtual = 22314
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2049.012 ; gain = 64.031 ; free physical = 10839 ; free virtual = 22303

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c08bad8d

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2049.012 ; gain = 0.000 ; free physical = 10840 ; free virtual = 22304
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 51 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a40124bd

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2049.012 ; gain = 0.000 ; free physical = 10840 ; free virtual = 22304
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 15 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11b424007

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2049.012 ; gain = 0.000 ; free physical = 10840 ; free virtual = 22304
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 112 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11b424007

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2049.012 ; gain = 0.000 ; free physical = 10840 ; free virtual = 22304
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11b424007

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2049.012 ; gain = 0.000 ; free physical = 10840 ; free virtual = 22304
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.012 ; gain = 0.000 ; free physical = 10840 ; free virtual = 22304
Ending Logic Optimization Task | Checksum: 11b424007

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2049.012 ; gain = 0.000 ; free physical = 10840 ; free virtual = 22304
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2049.012 ; gain = 0.000 ; free physical = 10838 ; free virtual = 22304
INFO: [Common 17-1381] The checkpoint '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.020 ; gain = 0.000 ; free physical = 10824 ; free virtual = 22289
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f016434

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2070.020 ; gain = 0.000 ; free physical = 10824 ; free virtual = 22289
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.020 ; gain = 0.000 ; free physical = 10826 ; free virtual = 22291

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f21b6f5

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2070.020 ; gain = 0.000 ; free physical = 10825 ; free virtual = 22290

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13ed4823a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2077.035 ; gain = 7.016 ; free physical = 10820 ; free virtual = 22285

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13ed4823a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2077.035 ; gain = 7.016 ; free physical = 10820 ; free virtual = 22285
Phase 1 Placer Initialization | Checksum: 13ed4823a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2077.035 ; gain = 7.016 ; free physical = 10820 ; free virtual = 22285

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e328f8e0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10814 ; free virtual = 22279

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e328f8e0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10814 ; free virtual = 22279

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1788922e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10813 ; free virtual = 22278

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 100f40d66

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10813 ; free virtual = 22278

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 100f40d66

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10813 ; free virtual = 22278

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f993e324

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10813 ; free virtual = 22278

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d0c1a1d9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10812 ; free virtual = 22277

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1707a15b9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10812 ; free virtual = 22277

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1707a15b9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10812 ; free virtual = 22277
Phase 3 Detail Placement | Checksum: 1707a15b9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10812 ; free virtual = 22277

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27ae9a7cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 27ae9a7cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10811 ; free virtual = 22276
INFO: [Place 30-746] Post Placement Timing Summary WNS=26.503. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 27b0d36a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10811 ; free virtual = 22276
Phase 4.1 Post Commit Optimization | Checksum: 27b0d36a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10811 ; free virtual = 22276

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27b0d36a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10811 ; free virtual = 22276

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 27b0d36a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10812 ; free virtual = 22277

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 181d88d28

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10812 ; free virtual = 22277
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181d88d28

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10812 ; free virtual = 22277
Ending Placer Task | Checksum: f55f6259

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.062 ; gain = 63.043 ; free physical = 10815 ; free virtual = 22280
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10811 ; free virtual = 22280
INFO: [Common 17-1381] The checkpoint '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10804 ; free virtual = 22270
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10811 ; free virtual = 22278
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10811 ; free virtual = 22277
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f2eb58b3 ConstDB: 0 ShapeSum: 27409a6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b21de4e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10730 ; free virtual = 22196

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b21de4e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10730 ; free virtual = 22196

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b21de4e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10700 ; free virtual = 22166

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b21de4e1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10700 ; free virtual = 22166
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e93a90f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10694 ; free virtual = 22160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.594 | TNS=0.000  | WHS=-0.312 | THS=-44.477|

Phase 2 Router Initialization | Checksum: 1bfba5cde

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15f29ca42

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.709 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1562496d8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.709 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d6a0e877

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159
Phase 4 Rip-up And Reroute | Checksum: d6a0e877

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d6a0e877

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d6a0e877

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159
Phase 5 Delay and Skew Optimization | Checksum: d6a0e877

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b6c994b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.748 | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 193923e5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159
Phase 6 Post Hold Fix | Checksum: 193923e5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32151 %
  Global Horizontal Routing Utilization  = 1.63787 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12df135f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12df135f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10692 ; free virtual = 22158

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d639f32d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=24.748 | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d639f32d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10693 ; free virtual = 22159
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10724 ; free virtual = 22190

Routing Is Done.
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.062 ; gain = 0.000 ; free physical = 10724 ; free virtual = 22190
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2154.207 ; gain = 0.000 ; free physical = 10720 ; free virtual = 22191
INFO: [Common 17-1381] The checkpoint '/tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tp/xph3sei/xph3sei702/Documents/cnn-accelerator/fpga/vga/Zynq/Zybo/ZyboTest/ZyboVGARAMProc/ZyboVGARAMProc.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 10:12:10 2018...
