CAPI=1
[main]
description = Pipelined Wishbone to AXI converter

[fileset rtl]
files =
  rtl/wbscope.v
  rtl/wbscopc.v
file_type = verilogSource

[provider]
name=github
user=ZipCPU
repo=wbscope
version = master
