// Seed: 746475704
module module_0 #(
    parameter id_4 = 32'd19,
    parameter id_7 = 32'd80,
    parameter id_8 = 32'd41
) (
    output tri1 id_0,
    input  tri  id_1
    , _id_4,
    output wand id_2
);
  assign id_0 = id_4;
  wire id_5;
  wire id_6, _id_7, _id_8, id_9;
  wire id_10;
  assign id_0 = -1;
  assign id_8 = id_5;
  logic id_11;
  logic [id_4 : id_7] id_12[(  ~  id_8  )  &  -1 : -1];
  logic id_13 = 1;
  assign id_11 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3
);
  supply0 id_5;
  wire id_6;
  assign id_3 = id_0;
  assign id_5 = id_5 == -1'b0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3
  );
endmodule
