ðŸ”Ÿ Äá» bÃ i thiáº¿t káº¿ low-level cho ngÆ°á»i má»›i:
1. Thiáº¿t káº¿ máº¡ch Half Adder
Váº½ sÆ¡ Ä‘á»“ cá»•ng logic vÃ  biá»ƒu diá»…n báº£ng chÃ¢n lÃ½ cho máº¡ch cá»™ng 1 bit khÃ´ng nhá»› (half adder). Sau Ä‘Ã³ viáº¿t RTL (Verilog) tÆ°Æ¡ng á»©ng.

2. Thiáº¿t káº¿ Full Adder tá»« 2 Half Adder
Váº½ low-level diagram (cá»•ng AND, OR, XOR) cho Full Adder sá»­ dá»¥ng 2 Half Adder. Viáº¿t mÃ´ táº£ logic cá»•ng vÃ  kiá»ƒm tra báº±ng báº£ng chÃ¢n lÃ½.

3. Thiáº¿t káº¿ máº¡ch 4-bit Ripple Carry Adder
Thiáº¿t káº¿ sÆ¡ Ä‘á»“ cÃ¡c khá»‘i Full Adder ná»‘i tiáº¿p nhau Ä‘á»ƒ táº¡o thÃ nh má»™t bá»™ cá»™ng 4 bit. Ghi rÃµ káº¿t ná»‘i tÃ­n hiá»‡u Carry giá»¯a cÃ¡c khá»‘i.

4. Thiáº¿t káº¿ MUX 4:1 báº±ng cá»•ng logic cÆ¡ báº£n
DÃ¹ng AND, OR, NOT Ä‘á»ƒ thiáº¿t káº¿ má»™t bá»™ chá»n 4:1. Váº½ sÆ¡ Ä‘á»“ cá»•ng chi tiáº¿t vÃ  viáº¿t mÃ´ táº£ chá»©c nÄƒng.

5. Thiáº¿t káº¿ D Flip-Flop tá»« cá»•ng NAND
Váº½ sÆ¡ Ä‘á»“ cá»•ng NAND Ä‘á»ƒ táº¡o ra máº¡ch D Flip-Flop (Edge-triggered), phÃ¢n tÃ­ch hoáº¡t Ä‘á»™ng tá»«ng pha xung clock.

6. Thiáº¿t káº¿ máº¡ch Ä‘á»“ng há»“ chia táº§n sá»‘
DÃ¹ng T Flip-Flop hoáº·c D Flip-Flop Ä‘á»ƒ táº¡o máº¡ch chia táº§n sá»‘ xung clock ban Ä‘áº§u thÃ nh 1/2, 1/4, 1/8,...

7. Thiáº¿t káº¿ máº¡ch phÃ¡t hiá»‡n sá»‘ cháºµn (Even Detector)
Nháº­n vÃ o 4 bit, Ä‘áº§u ra lÃ  1 náº¿u sá»‘ Ä‘áº§u vÃ o lÃ  cháºµn. DÃ¹ng cÃ¡c cá»•ng XOR, AND Ä‘á»ƒ phÃ¡t hiá»‡n bit cuá»‘i.

8. Thiáº¿t káº¿ Comparator 2-bit
So sÃ¡nh 2 sá»‘ 2 bit (A vÃ  B). Äáº§u ra cÃ³ 3 tÃ­n hiá»‡u: A > B, A = B, A < B. Thiáº¿t káº¿ báº±ng cá»•ng logic.

9. Thiáº¿t káº¿ bá»™ mÃ£ hÃ³a (Encoder) 8:3
Nháº­n vÃ o má»™t trong 8 tÃ­n hiá»‡u (1-hot), xuáº¥t ra mÃ£ nhá»‹ phÃ¢n 3 bit. Váº½ sÆ¡ Ä‘á»“ logic.

10. Thiáº¿t káº¿ Finite State Machine (FSM) Ä‘Æ¡n giáº£n
VÃ­ dá»¥: Thiáº¿t káº¿ FSM nháº­n chuá»—i nhá»‹ phÃ¢n vÃ  phÃ¡t hiá»‡n chuá»—i â€œ1011â€. Váº½ sÆ¡ Ä‘á»“ tráº¡ng thÃ¡i vÃ  biá»ƒu diá»…n tá»«ng pháº§n báº±ng cá»•ng logic.

