
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'yz2797' on host 'en-ec-ecelinux-08.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.92.1.el7.x86_64) on Sun Nov 26 01:56:24 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/yz2797/ECE-6775-Final/block_systolic'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/yz2797/ECE-6775-Final/block_systolic/mm.prj'.
INFO: [HLS 200-10] Adding design file 'block_mmult.cc' to the project
INFO: [HLS 200-10] Adding test bench file 'block_mmult_testbench.cc' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/yz2797/ECE-6775-Final/block_systolic/mm.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../block_mmult_testbench.cc in release mode
   Compiling ../../../../block_mmult.cc in release mode
   Generating csim.exe
0, 0, -28371, -28371
0, 1, -10735, -10735
0, 2, -17970, -17970
0, 3, -29382, -29382
0, 4, -6073, -6073
0, 5, -23527, -23527
0, 6, 25601, 25601
0, 7, -7512, -7512
0, 8, 13223, 13223
0, 9, 13130, 13130
0, 10, 32509, 32509
0, 11, -22660, -22660
1, 0, -11094, -11094
1, 1, 7270, 7270
1, 2, 14533, 14533
1, 3, -4911, -4911
1, 4, -4602, -4602
1, 5, -3819, -3819
1, 6, -15650, -15650
1, 7, 13154, 13154
1, 8, -28856, -28856
1, 9, -2331, -2331
1, 10, -6832, -6832
1, 11, 3531, 3531
2, 0, 13059, 13059
2, 1, -18727, -18727
2, 2, -12356, -12356
2, 3, 5266, 5266
2, 4, 16763, 16763
2, 5, 20793, 20793
2, 6, -7849, -7849
2, 7, -25902, -25902
2, 8, 29333, 29333
2, 9, -13612, -13612
2, 10, 14257, 14257
2, 11, -10744, -10744
3, 0, -25361, -25361
3, 1, 10103, 10103
3, 2, 21087, 21087
3, 3, -29569, -29569
3, 4, -16199, -16199
3, 5, 5634, 5634
3, 6, 17743, 17743
3, 7, 17294, 17294
3, 8, -29369, -29369
3, 9, 2551, 2551
3, 10, 23193, 23193
3, 11, -18309, -18309
4, 0, -10168, -10168
4, 1, -32387, -32387
4, 2, -6384, -6384
4, 3, -2551, -2551
4, 4, -4869, -4869
4, 5, -26810, -26810
4, 6, 24212, 24212
4, 7, 27305, 27305
4, 8, -16152, -16152
4, 9, 24816, 24816
4, 10, 6159, 6159
4, 11, -26245, -26245
5, 0, -2162, -2162
5, 1, 17225, 17225
5, 2, -3026, -3026
5, 3, -27723, -27723
5, 4, -15637, -15637
5, 5, -22018, -22018
5, 6, 30794, 30794
5, 7, -3017, -3017
5, 8, 30534, 30534
5, 9, 2314, 2314
5, 10, -30769, -30769
5, 11, 13155, 13155
6, 0, -17773, -17773
6, 1, 3034, 3034
6, 2, 12695, 12695
6, 3, 6530, 6530
6, 4, -25286, -25286
6, 5, -28664, -28664
6, 6, -21297, -21297
6, 7, 18797, 18797
6, 8, -20389, -20389
6, 9, -20901, -20901
6, 10, -28634, -28634
6, 11, -26844, -26844
7, 0, 1394, 1394
7, 1, -33, -33
7, 2, 29074, 29074
7, 3, -8189, -8189
7, 4, 26759, 26759
7, 5, -25306, -25306
7, 6, -22398, -22398
7, 7, -9761, -9761
7, 8, 24014, 24014
7, 9, 1856, 1856
7, 10, 1471, 1471
7, 11, 12153, 12153
8, 0, -972, -972
8, 1, -28657, -28657
8, 2, 11975, 11975
8, 3, 29902, 29902
8, 4, 17829, 17829
8, 5, -22621, -22621
8, 6, 7884, 7884
8, 7, 12785, 12785
8, 8, -24830, -24830
8, 9, -29289, -29289
8, 10, -22485, -22485
8, 11, 26502, 26502
9, 0, -29260, -29260
9, 1, 19037, 19037
9, 2, 26755, 26755
9, 3, 5624, 5624
9, 4, -27890, -27890
9, 5, 10041, 10041
9, 6, 806, 806
9, 7, -1820, -1820
9, 8, 10296, 10296
9, 9, -11246, -11246
9, 10, 24526, 24526
9, 11, -14046, -14046
10, 0, 7542, 7542
10, 1, -29497, -29497
10, 2, 6783, 6783
10, 3, 17380, 17380
10, 4, 18749, 18749
10, 5, -12043, -12043
10, 6, -1298, -1298
10, 7, -19665, -19665
10, 8, 22624, 22624
10, 9, 199, 199
10, 10, 25503, 25503
10, 11, -2108, -2108
11, 0, -15295, -15295
11, 1, 12811, 12811
11, 2, -6792, -6792
11, 3, 28834, 28834
11, 4, 28489, 28489
11, 5, 13727, 13727
11, 6, 3293, 3293
11, 7, 6350, 6350
11, 8, 1279, 1279
11, 9, 17256, 17256
11, 10, 8611, 8611
11, 11, 16684, 16684
12, 0, 12824, 12824
12, 1, -804, -804
12, 2, -19847, -19847
12, 3, 23645, 23645
12, 4, -10460, -10460
12, 5, -32493, -32493
12, 6, 2492, 2492
12, 7, 5646, 5646
12, 8, 23642, 23642
12, 9, 31333, 31333
12, 10, -13494, -13494
12, 11, -28661, -28661
13, 0, 28312, 28312
13, 1, -32615, -32615
13, 2, -9667, -9667
13, 3, 16098, 16098
13, 4, -2261, -2261
13, 5, 1285, 1285
13, 6, -8640, -8640
13, 7, 25995, 25995
13, 8, -13046, -13046
13, 9, -5051, -5051
13, 10, 16693, 16693
13, 11, -3598, -3598
14, 0, -8708, -8708
14, 1, 10182, 10182
14, 2, -15004, -15004
14, 3, 28046, 28046
14, 4, -21437, -21437
14, 5, 11534, 11534
14, 6, -9582, -9582
14, 7, -20539, -20539
14, 8, 22894, 22894
14, 9, -17035, -17035
14, 10, -12287, -12287
14, 11, 16020, 16020
15, 0, -9944, -9944
15, 1, -18123, -18123
15, 2, -16879, -16879
15, 3, -24558, -24558
15, 4, 19627, 19627
15, 5, 13969, 13969
15, 6, 12856, 12856
15, 7, 24323, 24323
15, 8, 2714, 2714
15, 9, 17381, 17381
15, 10, -21595, -21595
15, 11, -12566, -12566
passed
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'block_mmult.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1395 ; free virtual = 24865
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1396 ; free virtual = 24865
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1390 ; free virtual = 24860
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1389 ; free virtual = 24860
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (block_mmult.cc:10) in function 'block_mmul_helper' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (block_mmult.cc:12) in function 'block_mmul_helper' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (block_mmult.cc:13) in function 'block_mmul_helper' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (block_mmult.cc:10:32) to (block_mmult.cc:10:27) in function 'block_mmul_helper'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1366 ; free virtual = 24838
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1363 ; free virtual = 24835
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mmul' ...
WARNING: [SYN 201-107] Renaming port name 'block_mmul/out' to 'block_mmul/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul_helper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'block_mmul_helper' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('out_addr_write_ln18', block_mmult.cc:18) of variable 'add_ln17', block_mmult.cc:17 on array 'out_r' and 'load' operation ('out_load', block_mmult.cc:14) on array 'out_r'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('out_load_4', block_mmult.cc:14) on array 'out_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20 seconds; current allocated memory: 135.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 136.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 136.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 136.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul_helper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'block_mmul_mac_muladd_16s_16s_16ns_16_1_1' to 'block_mmul_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'block_mmul_mac_mubkb': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mmul_helper'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 137.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mmul/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mmul'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 141.048 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1347 ; free virtual = 24821
INFO: [VHDL 208-304] Generating VHDL RTL for block_mmul.
INFO: [VLOG 209-307] Generating Verilog RTL for block_mmul.
INFO: [HLS 200-112] Total elapsed time: 23.7 seconds; peak allocated memory: 141.048 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Nov 26 01:56:47 2023...
