m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/16.1
vALU_ABC
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 DXx4 work 14 definitionsABC 0 22 ILMNGF`Q0l^JgS3z81cHD2
DXx4 work 15 ALU_ABC_sv_unit 0 22 MlnnL;7CQ7`3<UP?7ADIL1
Z2 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 0<FGH:9LdNaI`F>>GDUin1
I7RXEnj1E6ONTZ_WQQMEUZ2
!s105 ALU_ABC_sv_unit
S1
Z3 dC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign
Z4 w1496345396
Z5 8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/ALU_ABC.sv
Z6 FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/ALU_ABC.sv
Z7 L0 19
Z8 OV;L;10.5b;63
Z9 !s108 1496350687.000000
Z10 !s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/ALU_ABC.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/ALU_ABC.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
n@a@l@u_@a@b@c
XALU_ABC_sv_unit
R0
R1
VMlnnL;7CQ7`3<UP?7ADIL1
r1
!s85 0
31
!i10b 1
!s100 ]egaHUj019MhT:_RSkOoc0
IMlnnL;7CQ7`3<UP?7ADIL1
!i103 1
S1
R3
R4
R5
R6
L0 18
R8
R9
R10
R11
!i113 1
R12
R13
n@a@l@u_@a@b@c_sv_unit
vControl
R0
R1
DXx4 work 15 Control_sv_unit 0 22 `<C>`OVD7612nEj7n]D8U2
R2
r1
!s85 0
31
!i10b 1
!s100 A@dFRIiQPM@z:=>FhT=Od2
IGVA]:joaGe<z?mK;oA7nb1
!s105 Control_sv_unit
S1
R3
Z14 w1496348531
Z15 8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Control.sv
Z16 FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Control.sv
L0 2
R8
R9
Z17 !s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Control.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Control.sv|
!i113 1
R12
R13
n@control
XControl_sv_unit
R0
R1
V`<C>`OVD7612nEj7n]D8U2
r1
!s85 0
31
!i10b 1
!s100 0Nkf<BSo^UJhm@U910zZ`0
I`<C>`OVD7612nEj7n]D8U2
!i103 1
S1
R3
R14
R15
R16
L0 1
R8
R9
R17
R18
!i113 1
R12
R13
n@control_sv_unit
vdata_mem
R0
Z19 !s110 1496350687
!i10b 1
!s100 VJfm^n0ei5SSIjmQAWzPS1
IDn@bi77PYOfCclPOA9R@e3
R2
!s105 data_mem_sv_unit
S1
R3
R4
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv
L0 5
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/data_mem.sv|
!i113 1
R12
R13
XdefinitionsABC
R0
R19
!i10b 1
!s100 2TflA_2J64_naUDFZFci_1
IILMNGF`Q0l^JgS3z81cHD2
VILMNGF`Q0l^JgS3z81cHD2
S1
R3
R4
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/definitionsABC.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/definitionsABC.sv
L0 2
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/definitionsABC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/definitionsABC.sv|
!i113 1
R12
R13
ndefinitions@a@b@c
vIF
R0
R19
!i10b 1
!s100 8KlnCiXEBBloeV]?i<;LF3
I_EeLboVU42EBF3@kLYOIF0
R2
!s105 IF_sv_unit
S1
R3
R4
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/IF.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/IF.sv
L0 13
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/IF.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/IF.sv|
!i113 1
R12
R13
n@i@f
vInstROM
R0
R19
!i10b 1
!s100 ]J>6f^[daPQ0NPVoT3Zfg1
I98^U`2b>WfoR@LYQzkKlP2
R2
!s105 InstROM_sv_unit
S1
R3
w1496347951
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv
R7
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/InstROM.sv|
!i113 1
R12
R13
n@inst@r@o@m
vMux2
R0
R19
!i10b 1
!s100 ?FTn;kK5KFR4f5kIRl@jM3
I]42VcSQ6ZIJ>H_bIUQVV81
R2
!s105 Mux2_sv_unit
S1
R3
w1496348550
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2.sv
L0 1
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2.sv|
!i113 1
R12
R13
n@mux2
vMux2_4bit
R0
R19
!i10b 1
!s100 T>QZ?;[l8MZXml6:_YH1c3
IOoCak@BGk[Kbi=@jegkzL1
R2
!s105 Mux2_4bit_sv_unit
S1
R3
w1496348561
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2_4bit.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2_4bit.sv
L0 1
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2_4bit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux2_4bit.sv|
!i113 1
R12
R13
n@mux2_4bit
vMux3
R0
R19
!i10b 1
!s100 Q[6PFBZ<SP=kfcNE1WSij2
Imi39>YA1SHfnWe]fn=MzD2
R2
!s105 Mux3_sv_unit
S1
R3
w1496348575
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv
L0 1
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/Mux3.sv|
!i113 1
R12
R13
n@mux3
vreg_file_ABC
R0
R19
!i10b 1
!s100 ?0c:A88@D=KT2XUYQzji41
I[USbojzEQZ;CiUcz`kon^0
R2
!s105 reg_file_ABC_sv_unit
S1
R3
R4
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/reg_file_ABC.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/reg_file_ABC.sv
L0 7
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/reg_file_ABC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/reg_file_ABC.sv|
!i113 1
R12
R13
nreg_file_@a@b@c
vstringsearch
R0
Z20 !s110 1496350688
!i10b 1
!s100 d<h?;l@>5X0`N_LWOn1d41
IBgFL`3FF5@EMJYD0CbB2f1
R2
!s105 stringsearch_sv_unit
S1
R3
w1496349758
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/stringsearch.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/stringsearch.sv
L0 1
R8
r1
!s85 0
31
!s108 1496350688.000000
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/stringsearch.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/stringsearch.sv|
!i113 1
R12
R13
vstringsearch_tb
R0
R19
!i10b 1
!s100 UNDjSFFMjcJQiB:GgMi_10
IMLk2@;z9^Y58<?a[6aeH[3
R2
!s105 stringsearch_tb_sv_unit
S1
R3
w1496350601
8C:\intelFPGA_lite\16.1\CSE141L\Lab3_compiledsuccessfully\TopLevelDesign\stringsearch_tb.sv
FC:\intelFPGA_lite\16.1\CSE141L\Lab3_compiledsuccessfully\TopLevelDesign\stringsearch_tb.sv
L0 1
R8
r1
!s85 0
31
R9
!s107 C:\intelFPGA_lite\16.1\CSE141L\Lab3_compiledsuccessfully\TopLevelDesign\stringsearch_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\intelFPGA_lite\16.1\CSE141L\Lab3_compiledsuccessfully\TopLevelDesign\stringsearch_tb.sv|
!i113 1
R12
R13
vtarget_LUT
R0
R20
!i10b 1
!s100 gLS_JebQ50kicJhN>?Y2=0
ICP08o0fijf_koV8RoK7F[1
R2
!s105 target_LUT_sv_unit
S1
R3
R4
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv
L0 1
R8
r1
!s85 0
31
R9
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/target_LUT.sv|
!i113 1
R12
R13
ntarget_@l@u@t
vTopLevel
R0
R19
!i10b 1
!s100 OEa@cadc5;QQGl5WP8La]3
IAZ89=;0Q3CPHgQRA`GQB<3
R2
!s105 TopLevel_sv_unit
S1
R3
w1496350462
8C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv
FC:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv
L0 17
R8
r1
!s85 0
31
!s108 1496350686.000000
!s107 C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/CSE141L/Lab3_compiledsuccessfully/TopLevelDesign/TopLevel.sv|
!i113 1
R12
R13
n@top@level
