["Hardware Security and Trust", "University of California", "Indian Institute of Technology", "Kharagpur", "Jadavpur University", "IEEE", "TC", "Scalable TestGeneration", "Side Channel Analysis", "IEEE Transactions on Information Forensics & Security", "TIFS", "MarkTehranipoor", "IEEE Transactions onComputer-Aided Design of Integrated Circuits and Systems", "TCAD", "IEEETransactions on Computer-Aided Design of Integrated Circuits", "IEEE Transactions", "EmergingTopics", "Computing", "TETC", "SoC Trust Verification", "VLSI", "UmitOgras", "ACM Transactions", "TECS", "IEEE Transactions", "VeryLarge Scale Integration", "VLSI", "TVLSI", "the SoC Era", "IEEE Design & Test(D&T", "Parallel Structure-AwarePruning Techniques", "IEEE Transactions on Computers", "TC", "Sudhi Proch", "IEEE Transactions", "VeryLarge Scale Integration", "VLSI", "TVLSI", "Awards & Distinctions UF Term Professorship", "ACM", "ACM", "IBM", "NSF", "EDAA", "Contact Information Telephone", "Embedded Systems Lab Office", "CSE Lab Room", "CSE", "P.O. Box 116120"]