# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_axi_gpio_0_0/sim/MainDesign_axi_gpio_0_0.vhd" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/sim/MainDesign_axi_vdma_0_0.vhd" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_rst_ps7_0_100M_0/sim/MainDesign_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
