// Seed: 857722652
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = 1;
  type_5(
      1, 1
  );
  always @(posedge id_2);
  assign id_3 = 1;
endmodule
