\subsection{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl Entity Reference}
\label{classFPGA__LED1__cntrl}\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}


Collaboration diagram for F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=178pt]{de/d2e/classFPGA__LED1__cntrl__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf pll1\+\_\+locked}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll2\+\_\+locked}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf alive}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+g}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+r}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.



\subsubsection{Member Data Documentation}
\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!alive@{alive}}
\index{alive@{alive}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{alive}]{\setlength{\rightskip}{0pt plus 5cm}{\bf alive} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED1__cntrl_a9991a0ccf63744ec740c39f5622c0615}


Definition at line {\bf 20} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!ieee@{ieee}}
\index{ieee@{ieee}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classFPGA__LED1__cntrl_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!led\+\_\+ctrl@{led\+\_\+ctrl}}
\index{led\+\_\+ctrl@{led\+\_\+ctrl}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{led\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED1__cntrl_afb8f083527df47ba32da992d217d29a8}


Definition at line {\bf 21} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!led\+\_\+g@{led\+\_\+g}}
\index{led\+\_\+g@{led\+\_\+g}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{led\+\_\+g}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+g} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED1__cntrl_ab8f5e7a6a9555084a3a97c6688c7d8ed}


Definition at line {\bf 23} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!led\+\_\+r@{led\+\_\+r}}
\index{led\+\_\+r@{led\+\_\+r}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{led\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+r} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED1__cntrl_a1256b296b1f35bba67272588ba2f3421}


Definition at line {\bf 26} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classFPGA__LED1__cntrl_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!pll1\+\_\+locked@{pll1\+\_\+locked}}
\index{pll1\+\_\+locked@{pll1\+\_\+locked}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{pll1\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll1\+\_\+locked} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED1__cntrl_a4142c7790600038f799cc128469786d8}


Definition at line {\bf 18} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!pll2\+\_\+locked@{pll2\+\_\+locked}}
\index{pll2\+\_\+locked@{pll2\+\_\+locked}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{pll2\+\_\+locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll2\+\_\+locked} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classFPGA__LED1__cntrl_a4fa3184ec04a5923723b3e4168ac57a6}


Definition at line {\bf 19} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl@{F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classFPGA__LED1__cntrl_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf F\+P\+G\+A\+\_\+\+L\+E\+D1\+\_\+cntrl.\+vhd}\end{DoxyCompactItemize}
