{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539291686214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 18:01:25 2018 " "Processing started: Thu Oct 11 18:01:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539291686215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1539291686215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ULA_Mips -c ULA_Mips --vector_source=/home/bruna/QuartusProject/Aula_14/Waveform1.vwf --testbench_file=/home/bruna/QuartusProject/Aula_14/simulation/modelsim/Waveform1.vwf.vht " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ULA_Mips -c ULA_Mips --vector_source=/home/bruna/QuartusProject/Aula_14/Waveform1.vwf --testbench_file=/home/bruna/QuartusProject/Aula_14/simulation/modelsim/Waveform1.vwf.vht" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1539291686216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA_Mips EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ULA_Mips\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1539291686313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1539291686478 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R " "Ignoring output pin \"R\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686488 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[31\] " "Ignoring output pin \"R\[31\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686488 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[30\] " "Ignoring output pin \"R\[30\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686488 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[29\] " "Ignoring output pin \"R\[29\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686488 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[28\] " "Ignoring output pin \"R\[28\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686488 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[27\] " "Ignoring output pin \"R\[27\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[26\] " "Ignoring output pin \"R\[26\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[25\] " "Ignoring output pin \"R\[25\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[24\] " "Ignoring output pin \"R\[24\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[23\] " "Ignoring output pin \"R\[23\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[22\] " "Ignoring output pin \"R\[22\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[21\] " "Ignoring output pin \"R\[21\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[20\] " "Ignoring output pin \"R\[20\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[19\] " "Ignoring output pin \"R\[19\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[18\] " "Ignoring output pin \"R\[18\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[17\] " "Ignoring output pin \"R\[17\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[16\] " "Ignoring output pin \"R\[16\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[15\] " "Ignoring output pin \"R\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[14\] " "Ignoring output pin \"R\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[13\] " "Ignoring output pin \"R\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[12\] " "Ignoring output pin \"R\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[11\] " "Ignoring output pin \"R\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[10\] " "Ignoring output pin \"R\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[9\] " "Ignoring output pin \"R\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[8\] " "Ignoring output pin \"R\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[7\] " "Ignoring output pin \"R\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[6\] " "Ignoring output pin \"R\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[5\] " "Ignoring output pin \"R\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[4\] " "Ignoring output pin \"R\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[3\] " "Ignoring output pin \"R\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[2\] " "Ignoring output pin \"R\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[1\] " "Ignoring output pin \"R\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "R\[0\] " "Ignoring output pin \"R\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ZERO " "Ignoring output pin \"ZERO\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Info" "ITBO_DONE_VHT_GENERATION" "/home/bruna/QuartusProject/Aula_14/simulation/modelsim/Waveform1.vwf.vht " "Generated VHDL Test Bench File /home/bruna/QuartusProject/Aula_14/simulation/modelsim/Waveform1.vwf.vht for simulation" {  } {  } 0 201002 "Generated VHDL Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1539291686489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 35 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539291686514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 18:01:26 2018 " "Processing ended: Thu Oct 11 18:01:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539291686514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539291686514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539291686514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1539291686514 ""}
