<!-- This file defines the zrf8_48dr HDL platform -->
<HdlPlatform Language="VHDL" Spec='platform-spec'>
  <specproperty name='platform' value='zrf8_48dr'/>
  <!-- All platform workers must provide these two ports -->
  <metadata master="true"/>
  <timebase master="true"/>
  <!-- This platform worker provides a control plane -->
  <cpmaster master='true'/>
  <!-- Set your time server frequency -->
  <device worker='time_server'>
    <property name='frequency' value='100e6'/>
  </device>
  <specproperty name='sdp_width' value='2'/>
  <sdp name='zynq_ultra' master='true' count='4'/>
  <Property name='axi_error' type='bool' arraylength='4' volatile='true'/>
  <Property name='sdpDropCount' type='uchar' volatile='true'/>

  <!-- debug stuff -->
  <!--Property name="debug_state" type="Ulonglong" arraylength='4' volatile='true' debug='false'/-->
  <!--Property name="debug_state1" type="Ulonglong" arraylength='4' volatile='true' debug='false'/-->
  <!--Property name="debug_state2" type="Ulonglong" arraylength='4' volatile='true' debug='false'/-->
</HdlPlatform>
