# 7400 Series IC And Transistor Digital Circuits
![74xx Series DIP Chips](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/blob/main/Images/74x00_package-and-pinout.png)

By Adam Pietrewicz

This repo holds:
- Logic gate circuits built using [NPN BJTs](https://www.electronics-tutorials.ws/transistor/tran_2.html) (Transistors)
- Digital circuits built using [7400 Series IC chips](https://en.wikipedia.org/wiki/7400-series_integrated_circuits)

The [7400 Series IC chips](https://en.wikipedia.org/wiki/7400-series_integrated_circuits) were originally a transistor-transistor logic ([TTL](https://en.wikipedia.org/wiki/Transistor%E2%80%93transistor_logic)) chip family created by Texas Instruments (74LS Series) and later updated to [CMOS](https://en.wikipedia.org/wiki/CMOS) technology (74HC Series).

<p align="center">
  <img src="https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/blob/main/Images/ttl_vs_cmos.png" />
</p>
<em>
<p align="center">
TTL circuits use BJTs while CMOS circuits use MOSFETs (different type of transistors)
</p>
</em>

All these digital circuit use the original TTL 7400 DIP ICs. The are usually cheaper however consume more power than CMOS. But the main reason was because I wanted to first build the basic digital logic gates using purely NPN BJTs and resistors to really start from the ground up. I chose to use [P2N2222A](https://www.onsemi.com/pdf/datasheet/p2n2222a-d.pdf) NPN BJTs.

## [0: Transistor Logic Gate Circuits](https://github.com/pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits/tree/main/0%20Transistor%20Logic%20Gates)




![Or Gate Example Circuit](https://github.com/pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits/blob/main/0%20Transistor%20Logic%20Gates/d%20OR/OR.png)
*Example OR logic gate built using transistors.*

## [1: SR Latch](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/tree/main/1%20SR%20Latch)
![SR Latch Schematic](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/blob/main/1%20SR%20Latch/SR%20Latch.png)

## [2: Gated D Latch](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/tree/main/2%20Gated%20D%20Latch)
![Gated D Latch Schematic](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/blob/main/2%20Gated%20D%20Latch/Gated%20D%20Latch.png)

## [3: Master Slave D Flip Flop](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/tree/main/3%20Master%20Slave%20D%20Flip%20Flop)
![D Flip Flop Schematic](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/blob/main/3%20Master%20Slave%20D%20Flip%20Flop/Master%20Slave%20D%20Flip%20Flop.png)

## [4: Four-Bit D-Type Register (FF)](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/tree/main/4%20Four%20Bit%20D-Type%20Register)
![4-Bit D-Type FF](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/blob/main/4%20Four%20Bit%20D-Type%20Register/4%20Bit%20D%20Type%20Register.png)

## [5: Binary Adder Module](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/tree/main/5%20Binary%20Adder%20Module)
![Binary Adder Module Schematic](https://github.com/pietrea2/7400-Series-IC-Digital-Circuits/blob/main/5%20Binary%20Adder%20Module/4%20Bit%20Binary%20Adder%20Module.png)
