m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Ealu
Z1 w1513070784
Z2 DPx8 lib_core 17 riscv_core_config 0 22 XaaH60KeAhg6P`5f3QB>C3
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z9 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5c;63
33
Z11 !s110 1513342141
!i10b 1
Z12 !s108 1513342141.000000
Z13 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z14 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Vbez]S@0fbleJfKej4`BeA1
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecore
Z17 w1513347997
R2
R3
R4
R5
R6
R7
R0
Z18 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
Z19 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
l0
L9
V[JMzZhM>P80DGm78?P9PE2
!s100 DRbcD<zQ_?;6E88X2m4C?0
R10
33
Z20 !s110 1513348002
!i10b 1
Z21 !s108 1513348002.000000
Z22 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
Z23 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
!i113 1
R15
R16
Acore_arch
R2
R3
R4
R5
R6
R7
DEx4 work 4 core 0 22 [JMzZhM>P80DGm78?P9PE2
l176
L20
V3kX_OK4NG0^me>I5_l5_J3
!s100 PPchY[GT0DoDW306Tj6o33
R10
33
R20
!i10b 1
R21
R22
R23
!i113 1
R15
R16
Ecounter_calculation
Z24 w1513348487
R2
R3
R4
R5
R6
R7
R0
Z25 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z26 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
VM;>bcd7b[Ca>1?F=ZQ0>R1
!s100 1ATz03nI4FeoU0045a<k41
R10
33
Z27 !s110 1513348499
!i10b 1
Z28 !s108 1513348499.000000
Z29 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z30 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
Z31 DEx4 work 19 counter_calculation 0 22 M;>bcd7b[Ca>1?F=ZQ0>R1
l23
L18
Ve^fhP3f=cMI[KQ`7:@X_K2
!s100 Fh9QbXFel=]DTC?Y`m[CO1
R10
33
R27
!i10b 1
R28
R29
R30
!i113 1
R15
R16
Edecode
Z32 w1513341913
R2
R3
R4
R5
R6
R7
R0
Z33 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z34 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VHFX[[]ac<J_;io]^?F]463
!s100 CS6`DaeeAlQAF1;oRYO3L2
R10
33
R11
!i10b 1
R12
Z35 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z36 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 HFX[[]ac<J_;io]^?F]463
l49
L33
VokQNhYSo]4K?Nf7>@OLce3
!s100 jEHZS]zIDheUfJDV^g@UH1
R10
33
R11
!i10b 1
R12
R35
R36
!i113 1
R15
R16
Eexecute
Z37 w1513344297
R2
R3
R4
R5
R6
R7
R0
Z38 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z39 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
VfXHii:B`cO>GVC8WGV@ik3
!s100 LfRVFB?faUVBP?9>hW48L1
R10
33
Z40 !s110 1513344301
!i10b 1
Z41 !s108 1513344301.000000
Z42 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z43 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 fXHii:B`cO>GVC8WGV@ik3
l61
L32
V]b_0P>WMj]iVGM3ZFJ2E10
!s100 >OlQ0^[H0h;iQ@i;BV^kE3
R10
33
R40
!i10b 1
R41
R42
R43
!i113 1
R15
R16
Efetch
Z44 w1513342886
R2
R3
R4
R5
R6
R7
R0
Z45 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z46 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
VU1jlf_TKXc96`[^?aG^:92
!s100 gWPV>Wj9jmz9RzUN<IRjN2
R10
33
Z47 !s110 1513343618
!i10b 1
Z48 !s108 1513343618.000000
Z49 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z50 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 U1jlf_TKXc96`[^?aG^:92
l23
L21
VDVo4bIkG[B1hJc[;859;H1
!s100 jQFEz;XRX[PHcMiaH3?jb2
R10
33
R47
!i10b 1
R48
R49
R50
!i113 1
R15
R16
Ememory_access
Z51 w1513344548
R2
R3
R4
R5
R6
R7
R0
Z52 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z53 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
V3CjXePIemY`e:^KMOz@Z21
!s100 JO5Q<eORFT1lanY`fc:KC3
R10
33
Z54 !s110 1513345040
!i10b 1
Z55 !s108 1513345040.000000
Z56 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z57 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 3CjXePIemY`e:^KMOz@Z21
l33
L27
V7:MoOO@3B2HhLzUXd3n]=2
!s100 lV`RL1>]c_LAV_>[CSeGJ2
R10
33
R54
!i10b 1
R55
R56
R57
!i113 1
R15
R16
Eregisterfile
Z58 w1512977061
R2
R3
R4
R5
R6
R7
R0
Z59 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z60 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R11
!i10b 1
R12
Z61 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z62 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VaOO`aoh8M5Sb:fdilH5VY3
!s100 k`9TomQ1;7FBO]8hHYznP0
R10
33
R11
!i10b 1
R12
R61
R62
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
w1513086513
R0
8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VXaaH60KeAhg6P`5f3QB>C3
!s100 f6Fa?E58RWzX3BfXmfSg[3
R10
33
R11
!i10b 1
R12
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
Z63 w1513344967
R2
R3
R4
R5
R6
R7
R0
Z64 8/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z65 F/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VSl1g8eTgcehHHj[W`9`aY3
!s100 6_?_ZECBDg>M1c5aC`?_F1
R10
33
R54
!i10b 1
R55
Z66 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z67 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 Sl1g8eTgcehHHj[W`9`aY3
l25
L22
Vi@>M@Z>eS@Fc;leTJ8`Bo1
!s100 ;iVR5ok5aT5KhO<E5e2T>0
R10
33
R54
!i10b 1
R55
R66
R67
!i113 1
R15
R16
