#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27d2300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27a1320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27a86b0 .functor NOT 1, L_0x27fe580, C4<0>, C4<0>, C4<0>;
L_0x27fe360 .functor XOR 2, L_0x27fe200, L_0x27fe2c0, C4<00>, C4<00>;
L_0x27fe470 .functor XOR 2, L_0x27fe360, L_0x27fe3d0, C4<00>, C4<00>;
v0x27fac60_0 .net *"_ivl_10", 1 0, L_0x27fe3d0;  1 drivers
v0x27fad60_0 .net *"_ivl_12", 1 0, L_0x27fe470;  1 drivers
v0x27fae40_0 .net *"_ivl_2", 1 0, L_0x27fe140;  1 drivers
v0x27faf00_0 .net *"_ivl_4", 1 0, L_0x27fe200;  1 drivers
v0x27fafe0_0 .net *"_ivl_6", 1 0, L_0x27fe2c0;  1 drivers
v0x27fb110_0 .net *"_ivl_8", 1 0, L_0x27fe360;  1 drivers
v0x27fb1f0_0 .net "a", 0 0, v0x27f8b60_0;  1 drivers
v0x27fb290_0 .net "b", 0 0, v0x27f8c00_0;  1 drivers
v0x27fb330_0 .net "c", 0 0, v0x27f8ca0_0;  1 drivers
v0x27fb3d0_0 .var "clk", 0 0;
v0x27fb470_0 .net "d", 0 0, v0x27f8de0_0;  1 drivers
v0x27fb510_0 .net "out_pos_dut", 0 0, L_0x27fdfb0;  1 drivers
v0x27fb5b0_0 .net "out_pos_ref", 0 0, L_0x27fcbf0;  1 drivers
v0x27fb650_0 .net "out_sop_dut", 0 0, L_0x27fd460;  1 drivers
v0x27fb6f0_0 .net "out_sop_ref", 0 0, L_0x27d3810;  1 drivers
v0x27fb790_0 .var/2u "stats1", 223 0;
v0x27fb830_0 .var/2u "strobe", 0 0;
v0x27fb9e0_0 .net "tb_match", 0 0, L_0x27fe580;  1 drivers
v0x27fbab0_0 .net "tb_mismatch", 0 0, L_0x27a86b0;  1 drivers
v0x27fbb50_0 .net "wavedrom_enable", 0 0, v0x27f90b0_0;  1 drivers
v0x27fbc20_0 .net "wavedrom_title", 511 0, v0x27f9150_0;  1 drivers
L_0x27fe140 .concat [ 1 1 0 0], L_0x27fcbf0, L_0x27d3810;
L_0x27fe200 .concat [ 1 1 0 0], L_0x27fcbf0, L_0x27d3810;
L_0x27fe2c0 .concat [ 1 1 0 0], L_0x27fdfb0, L_0x27fd460;
L_0x27fe3d0 .concat [ 1 1 0 0], L_0x27fcbf0, L_0x27d3810;
L_0x27fe580 .cmp/eeq 2, L_0x27fe140, L_0x27fe470;
S_0x27a53e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27a1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27a8a90 .functor AND 1, v0x27f8ca0_0, v0x27f8de0_0, C4<1>, C4<1>;
L_0x27a8e70 .functor NOT 1, v0x27f8b60_0, C4<0>, C4<0>, C4<0>;
L_0x27a9250 .functor NOT 1, v0x27f8c00_0, C4<0>, C4<0>, C4<0>;
L_0x27a94d0 .functor AND 1, L_0x27a8e70, L_0x27a9250, C4<1>, C4<1>;
L_0x27c0240 .functor AND 1, L_0x27a94d0, v0x27f8ca0_0, C4<1>, C4<1>;
L_0x27d3810 .functor OR 1, L_0x27a8a90, L_0x27c0240, C4<0>, C4<0>;
L_0x27fc070 .functor NOT 1, v0x27f8c00_0, C4<0>, C4<0>, C4<0>;
L_0x27fc0e0 .functor OR 1, L_0x27fc070, v0x27f8de0_0, C4<0>, C4<0>;
L_0x27fc1f0 .functor AND 1, v0x27f8ca0_0, L_0x27fc0e0, C4<1>, C4<1>;
L_0x27fc2b0 .functor NOT 1, v0x27f8b60_0, C4<0>, C4<0>, C4<0>;
L_0x27fc380 .functor OR 1, L_0x27fc2b0, v0x27f8c00_0, C4<0>, C4<0>;
L_0x27fc3f0 .functor AND 1, L_0x27fc1f0, L_0x27fc380, C4<1>, C4<1>;
L_0x27fc570 .functor NOT 1, v0x27f8c00_0, C4<0>, C4<0>, C4<0>;
L_0x27fc5e0 .functor OR 1, L_0x27fc570, v0x27f8de0_0, C4<0>, C4<0>;
L_0x27fc500 .functor AND 1, v0x27f8ca0_0, L_0x27fc5e0, C4<1>, C4<1>;
L_0x27fc770 .functor NOT 1, v0x27f8b60_0, C4<0>, C4<0>, C4<0>;
L_0x27fc870 .functor OR 1, L_0x27fc770, v0x27f8de0_0, C4<0>, C4<0>;
L_0x27fc930 .functor AND 1, L_0x27fc500, L_0x27fc870, C4<1>, C4<1>;
L_0x27fcae0 .functor XNOR 1, L_0x27fc3f0, L_0x27fc930, C4<0>, C4<0>;
v0x27a7fe0_0 .net *"_ivl_0", 0 0, L_0x27a8a90;  1 drivers
v0x27a83e0_0 .net *"_ivl_12", 0 0, L_0x27fc070;  1 drivers
v0x27a87c0_0 .net *"_ivl_14", 0 0, L_0x27fc0e0;  1 drivers
v0x27a8ba0_0 .net *"_ivl_16", 0 0, L_0x27fc1f0;  1 drivers
v0x27a8f80_0 .net *"_ivl_18", 0 0, L_0x27fc2b0;  1 drivers
v0x27a9360_0 .net *"_ivl_2", 0 0, L_0x27a8e70;  1 drivers
v0x27a95e0_0 .net *"_ivl_20", 0 0, L_0x27fc380;  1 drivers
v0x27f70d0_0 .net *"_ivl_24", 0 0, L_0x27fc570;  1 drivers
v0x27f71b0_0 .net *"_ivl_26", 0 0, L_0x27fc5e0;  1 drivers
v0x27f7290_0 .net *"_ivl_28", 0 0, L_0x27fc500;  1 drivers
v0x27f7370_0 .net *"_ivl_30", 0 0, L_0x27fc770;  1 drivers
v0x27f7450_0 .net *"_ivl_32", 0 0, L_0x27fc870;  1 drivers
v0x27f7530_0 .net *"_ivl_36", 0 0, L_0x27fcae0;  1 drivers
L_0x7fefb6036018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27f75f0_0 .net *"_ivl_38", 0 0, L_0x7fefb6036018;  1 drivers
v0x27f76d0_0 .net *"_ivl_4", 0 0, L_0x27a9250;  1 drivers
v0x27f77b0_0 .net *"_ivl_6", 0 0, L_0x27a94d0;  1 drivers
v0x27f7890_0 .net *"_ivl_8", 0 0, L_0x27c0240;  1 drivers
v0x27f7970_0 .net "a", 0 0, v0x27f8b60_0;  alias, 1 drivers
v0x27f7a30_0 .net "b", 0 0, v0x27f8c00_0;  alias, 1 drivers
v0x27f7af0_0 .net "c", 0 0, v0x27f8ca0_0;  alias, 1 drivers
v0x27f7bb0_0 .net "d", 0 0, v0x27f8de0_0;  alias, 1 drivers
v0x27f7c70_0 .net "out_pos", 0 0, L_0x27fcbf0;  alias, 1 drivers
v0x27f7d30_0 .net "out_sop", 0 0, L_0x27d3810;  alias, 1 drivers
v0x27f7df0_0 .net "pos0", 0 0, L_0x27fc3f0;  1 drivers
v0x27f7eb0_0 .net "pos1", 0 0, L_0x27fc930;  1 drivers
L_0x27fcbf0 .functor MUXZ 1, L_0x7fefb6036018, L_0x27fc3f0, L_0x27fcae0, C4<>;
S_0x27f8030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27a1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27f8b60_0 .var "a", 0 0;
v0x27f8c00_0 .var "b", 0 0;
v0x27f8ca0_0 .var "c", 0 0;
v0x27f8d40_0 .net "clk", 0 0, v0x27fb3d0_0;  1 drivers
v0x27f8de0_0 .var "d", 0 0;
v0x27f8ed0_0 .var/2u "fail", 0 0;
v0x27f8f70_0 .var/2u "fail1", 0 0;
v0x27f9010_0 .net "tb_match", 0 0, L_0x27fe580;  alias, 1 drivers
v0x27f90b0_0 .var "wavedrom_enable", 0 0;
v0x27f9150_0 .var "wavedrom_title", 511 0;
E_0x27b3d40/0 .event negedge, v0x27f8d40_0;
E_0x27b3d40/1 .event posedge, v0x27f8d40_0;
E_0x27b3d40 .event/or E_0x27b3d40/0, E_0x27b3d40/1;
S_0x27f8360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27f8030;
 .timescale -12 -12;
v0x27f85a0_0 .var/2s "i", 31 0;
E_0x27b3be0 .event posedge, v0x27f8d40_0;
S_0x27f86a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27f8030;
 .timescale -12 -12;
v0x27f88a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27f8980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27f8030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27f9330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27a1320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27fcda0 .functor AND 1, v0x27f8ca0_0, v0x27f8de0_0, C4<1>, C4<1>;
L_0x27fd050 .functor NOT 1, v0x27f8b60_0, C4<0>, C4<0>, C4<0>;
L_0x27fd0e0 .functor NOT 1, v0x27f8c00_0, C4<0>, C4<0>, C4<0>;
L_0x27fd260 .functor AND 1, L_0x27fd050, L_0x27fd0e0, C4<1>, C4<1>;
L_0x27fd3a0 .functor AND 1, L_0x27fd260, v0x27f8ca0_0, C4<1>, C4<1>;
L_0x27fd460 .functor OR 1, L_0x27fcda0, L_0x27fd3a0, C4<0>, C4<0>;
L_0x27fd600 .functor NOT 1, v0x27f8c00_0, C4<0>, C4<0>, C4<0>;
L_0x27fd670 .functor OR 1, L_0x27fd600, v0x27f8de0_0, C4<0>, C4<0>;
L_0x27fd780 .functor AND 1, v0x27f8ca0_0, L_0x27fd670, C4<1>, C4<1>;
L_0x27fd840 .functor NOT 1, v0x27f8b60_0, C4<0>, C4<0>, C4<0>;
L_0x27fda20 .functor OR 1, L_0x27fd840, v0x27f8c00_0, C4<0>, C4<0>;
L_0x27fda90 .functor AND 1, L_0x27fd780, L_0x27fda20, C4<1>, C4<1>;
L_0x27fdc10 .functor NOT 1, v0x27f8b60_0, C4<0>, C4<0>, C4<0>;
L_0x27fdc80 .functor OR 1, L_0x27fdc10, v0x27f8de0_0, C4<0>, C4<0>;
L_0x27fdba0 .functor AND 1, v0x27f8ca0_0, L_0x27fdc80, C4<1>, C4<1>;
L_0x27fde10 .functor XNOR 1, L_0x27fda90, L_0x27fdba0, C4<0>, C4<0>;
v0x27f94f0_0 .net *"_ivl_0", 0 0, L_0x27fcda0;  1 drivers
v0x27f95d0_0 .net *"_ivl_12", 0 0, L_0x27fd600;  1 drivers
v0x27f96b0_0 .net *"_ivl_14", 0 0, L_0x27fd670;  1 drivers
v0x27f97a0_0 .net *"_ivl_16", 0 0, L_0x27fd780;  1 drivers
v0x27f9880_0 .net *"_ivl_18", 0 0, L_0x27fd840;  1 drivers
v0x27f99b0_0 .net *"_ivl_2", 0 0, L_0x27fd050;  1 drivers
v0x27f9a90_0 .net *"_ivl_20", 0 0, L_0x27fda20;  1 drivers
v0x27f9b70_0 .net *"_ivl_24", 0 0, L_0x27fdc10;  1 drivers
v0x27f9c50_0 .net *"_ivl_26", 0 0, L_0x27fdc80;  1 drivers
v0x27f9dc0_0 .net *"_ivl_30", 0 0, L_0x27fde10;  1 drivers
L_0x7fefb6036060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27f9e80_0 .net *"_ivl_32", 0 0, L_0x7fefb6036060;  1 drivers
v0x27f9f60_0 .net *"_ivl_4", 0 0, L_0x27fd0e0;  1 drivers
v0x27fa040_0 .net *"_ivl_6", 0 0, L_0x27fd260;  1 drivers
v0x27fa120_0 .net *"_ivl_8", 0 0, L_0x27fd3a0;  1 drivers
v0x27fa200_0 .net "a", 0 0, v0x27f8b60_0;  alias, 1 drivers
v0x27fa2a0_0 .net "b", 0 0, v0x27f8c00_0;  alias, 1 drivers
v0x27fa390_0 .net "c", 0 0, v0x27f8ca0_0;  alias, 1 drivers
v0x27fa590_0 .net "d", 0 0, v0x27f8de0_0;  alias, 1 drivers
v0x27fa680_0 .net "out_pos", 0 0, L_0x27fdfb0;  alias, 1 drivers
v0x27fa740_0 .net "out_sop", 0 0, L_0x27fd460;  alias, 1 drivers
v0x27fa800_0 .net "pos0", 0 0, L_0x27fda90;  1 drivers
v0x27fa8c0_0 .net "pos1", 0 0, L_0x27fdba0;  1 drivers
L_0x27fdfb0 .functor MUXZ 1, L_0x7fefb6036060, L_0x27fda90, L_0x27fde10, C4<>;
S_0x27faa40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27a1320;
 .timescale -12 -12;
E_0x279d9f0 .event anyedge, v0x27fb830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27fb830_0;
    %nor/r;
    %assign/vec4 v0x27fb830_0, 0;
    %wait E_0x279d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27f8030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f8ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f8f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27f8030;
T_4 ;
    %wait E_0x27b3d40;
    %load/vec4 v0x27f9010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f8ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27f8030;
T_5 ;
    %wait E_0x27b3be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %wait E_0x27b3be0;
    %load/vec4 v0x27f8ed0_0;
    %store/vec4 v0x27f8f70_0, 0, 1;
    %fork t_1, S_0x27f8360;
    %jmp t_0;
    .scope S_0x27f8360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f85a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27f85a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x27b3be0;
    %load/vec4 v0x27f85a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f85a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27f85a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27f8030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b3d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8c00_0, 0;
    %assign/vec4 v0x27f8b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27f8ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27f8f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27a1320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fb830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27a1320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27fb3d0_0;
    %inv;
    %store/vec4 v0x27fb3d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27a1320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27f8d40_0, v0x27fbab0_0, v0x27fb1f0_0, v0x27fb290_0, v0x27fb330_0, v0x27fb470_0, v0x27fb6f0_0, v0x27fb650_0, v0x27fb5b0_0, v0x27fb510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27a1320;
T_9 ;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27a1320;
T_10 ;
    %wait E_0x27b3d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fb790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fb790_0, 4, 32;
    %load/vec4 v0x27fb9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fb790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fb790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fb790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27fb6f0_0;
    %load/vec4 v0x27fb6f0_0;
    %load/vec4 v0x27fb650_0;
    %xor;
    %load/vec4 v0x27fb6f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fb790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fb790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27fb5b0_0;
    %load/vec4 v0x27fb5b0_0;
    %load/vec4 v0x27fb510_0;
    %xor;
    %load/vec4 v0x27fb5b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fb790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27fb790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fb790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/ece241_2013_q2/iter0/response21/top_module.sv";
