

================================================================
== Vivado HLS Report for 'clone_stream_array_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_292_s'
================================================================
* Date:           Fri May 19 03:38:33 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.916 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75| 0.300 us | 0.300 us |   75|   75|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CloneLoop  |       73|       73|         2|          1|          1|    73|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      28|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     171|    -|
|Register             |        -|      -|       15|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       15|     199|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_169_p2                       |     +    |      0|  0|   7|           7|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_163_p2               |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  28|          20|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |data_0_V_V_blk_n         |   9|          2|    1|          2|
    |data_1_V_V_blk_n         |   9|          2|    1|          2|
    |data_2_V_V_blk_n         |   9|          2|    1|          2|
    |data_3_V_V_blk_n         |   9|          2|    1|          2|
    |i_0_reg_152              |   9|          2|    7|         14|
    |real_start               |   9|          2|    1|          2|
    |res1_0_V_V_blk_n         |   9|          2|    1|          2|
    |res1_1_V_V_blk_n         |   9|          2|    1|          2|
    |res1_2_V_V_blk_n         |   9|          2|    1|          2|
    |res1_3_V_V_blk_n         |   9|          2|    1|          2|
    |res2_0_V_V_blk_n         |   9|          2|    1|          2|
    |res2_1_V_V_blk_n         |   9|          2|    1|          2|
    |res2_2_V_V_blk_n         |   9|          2|    1|          2|
    |res2_3_V_V_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 171|         37|   23|         49|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_0_reg_152              |  7|   0|    7|          0|
    |icmp_ln84_reg_175        |  1|   0|    1|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|ap_done             | out |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|start_out           | out |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|start_write         | out |    1| ap_ctrl_hs | clone_stream_array<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, 292> | return value |
|data_0_V_V_dout     |  in |    8|   ap_fifo  |                                 data_0_V_V                                |    pointer   |
|data_0_V_V_empty_n  |  in |    1|   ap_fifo  |                                 data_0_V_V                                |    pointer   |
|data_0_V_V_read     | out |    1|   ap_fifo  |                                 data_0_V_V                                |    pointer   |
|data_1_V_V_dout     |  in |    8|   ap_fifo  |                                 data_1_V_V                                |    pointer   |
|data_1_V_V_empty_n  |  in |    1|   ap_fifo  |                                 data_1_V_V                                |    pointer   |
|data_1_V_V_read     | out |    1|   ap_fifo  |                                 data_1_V_V                                |    pointer   |
|data_2_V_V_dout     |  in |    8|   ap_fifo  |                                 data_2_V_V                                |    pointer   |
|data_2_V_V_empty_n  |  in |    1|   ap_fifo  |                                 data_2_V_V                                |    pointer   |
|data_2_V_V_read     | out |    1|   ap_fifo  |                                 data_2_V_V                                |    pointer   |
|data_3_V_V_dout     |  in |    8|   ap_fifo  |                                 data_3_V_V                                |    pointer   |
|data_3_V_V_empty_n  |  in |    1|   ap_fifo  |                                 data_3_V_V                                |    pointer   |
|data_3_V_V_read     | out |    1|   ap_fifo  |                                 data_3_V_V                                |    pointer   |
|res1_0_V_V_din      | out |    8|   ap_fifo  |                                 res1_0_V_V                                |    pointer   |
|res1_0_V_V_full_n   |  in |    1|   ap_fifo  |                                 res1_0_V_V                                |    pointer   |
|res1_0_V_V_write    | out |    1|   ap_fifo  |                                 res1_0_V_V                                |    pointer   |
|res1_1_V_V_din      | out |    8|   ap_fifo  |                                 res1_1_V_V                                |    pointer   |
|res1_1_V_V_full_n   |  in |    1|   ap_fifo  |                                 res1_1_V_V                                |    pointer   |
|res1_1_V_V_write    | out |    1|   ap_fifo  |                                 res1_1_V_V                                |    pointer   |
|res1_2_V_V_din      | out |    8|   ap_fifo  |                                 res1_2_V_V                                |    pointer   |
|res1_2_V_V_full_n   |  in |    1|   ap_fifo  |                                 res1_2_V_V                                |    pointer   |
|res1_2_V_V_write    | out |    1|   ap_fifo  |                                 res1_2_V_V                                |    pointer   |
|res1_3_V_V_din      | out |    8|   ap_fifo  |                                 res1_3_V_V                                |    pointer   |
|res1_3_V_V_full_n   |  in |    1|   ap_fifo  |                                 res1_3_V_V                                |    pointer   |
|res1_3_V_V_write    | out |    1|   ap_fifo  |                                 res1_3_V_V                                |    pointer   |
|res2_0_V_V_din      | out |    8|   ap_fifo  |                                 res2_0_V_V                                |    pointer   |
|res2_0_V_V_full_n   |  in |    1|   ap_fifo  |                                 res2_0_V_V                                |    pointer   |
|res2_0_V_V_write    | out |    1|   ap_fifo  |                                 res2_0_V_V                                |    pointer   |
|res2_1_V_V_din      | out |    8|   ap_fifo  |                                 res2_1_V_V                                |    pointer   |
|res2_1_V_V_full_n   |  in |    1|   ap_fifo  |                                 res2_1_V_V                                |    pointer   |
|res2_1_V_V_write    | out |    1|   ap_fifo  |                                 res2_1_V_V                                |    pointer   |
|res2_2_V_V_din      | out |    8|   ap_fifo  |                                 res2_2_V_V                                |    pointer   |
|res2_2_V_V_full_n   |  in |    1|   ap_fifo  |                                 res2_2_V_V                                |    pointer   |
|res2_2_V_V_write    | out |    1|   ap_fifo  |                                 res2_2_V_V                                |    pointer   |
|res2_3_V_V_din      | out |    8|   ap_fifo  |                                 res2_3_V_V                                |    pointer   |
|res2_3_V_V_full_n   |  in |    1|   ap_fifo  |                                 res2_3_V_V                                |    pointer   |
|res2_3_V_V_write    | out |    1|   ap_fifo  |                                 res2_3_V_V                                |    pointer   |
+--------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

