1c4995b0a576 ("drm/i915: Only enable DFP 4:4:4->4:2:0 conversion when outputting YCbCr 4:4:4")
0e634efd858e ("drm/i915: s/intel_dp_sink_dpms/intel_dp_set_power/")
a621860a5eb8 ("drm/i915: Plumb crtc_state to link training")
6a41121f0550 ("drm/i915: Split TGL DKL PHY buf trans per output type")
4669f5c2b7ed ("drm/i915: Split TGL combo PHY buf trans per output type")
ba30075d8d84 ("drm/i915: Split EHL combo PHY buf trans per output type")
5ee3e1daa816 ("drm/i915: Split ICL MG PHY buf trans per output type")
6ed9aefa69fc ("drm/i915: Split ICL combo PHY buf trans per output type")
193af12cd681 ("drm/i915: Shove the PHY test into the hotplug work")
7ac469a0f7c6 ("drm/i915: Make intel_dp_process_phy_request() static")
945b18fb4803 ("drm/i915: Fix TGL DKL PHY DP vswing handling")
181567aa9f0d ("drm/i915: Do YCbCr 444->420 conversion via DP protocol converters")
bc7ca6a647bf ("drm/i915: DP->HDMI TMDS clock limits vs. deep color")
b7feffd584ba ("drm/i915: Configure DP 1.3+ protocol converted HDMI mode")
3977cd1c1dcb ("drm/i915: Deal with TMDS DFP clock limits")
fe7cf496e500 ("drm/i915: Reworkd DP DFP clock handling")
b770e8431145 ("drm/dp: Redo drm_dp_downstream_max_clock() as drm_dp_downstream_max_dotclock()")
38784f6f8805 ("drm/dp: Add helpers to identify downstream facing port types")
530df3c031a6 ("drm/i915: Reworkd DFP max bpc handling")
03c7e4f1190e ("drm/i915: Move hpd_pin setup to encoder init")
0ea8a56de21b ("Merge drm/drm-next into drm-intel-next-queued")
