
STM32F4_Balancing_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005778  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08005918  08005918  00015918  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d0c  08005d0c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08005d0c  08005d0c  00015d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d14  08005d14  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d14  08005d14  00015d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d18  08005d18  00015d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  200001dc  08005ef8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  08005ef8  00020214  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006c7b  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c09  00000000  00000000  00026e87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  00028a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000690  00000000  00000000  00029218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183d6  00000000  00000000  000298a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000089a7  00000000  00000000  00041c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e25e  00000000  00000000  0004a625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d8883  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d24  00000000  00000000  000d88d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005900 	.word	0x08005900

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08005900 	.word	0x08005900

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	041a      	lsls	r2, r3, #16
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	619a      	str	r2, [r3, #24]
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000f84:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f88:	4907      	ldr	r1, [pc, #28]	; (8000fa8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000f90:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4013      	ands	r3, r2
 8000f98:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
}
 8000f9c:	bf00      	nop
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	40023800 	.word	0x40023800

08000fac <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb2:	463b      	mov	r3, r7
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
 8000fc0:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000fc2:	2004      	movs	r0, #4
 8000fc4:	f7ff ffda 	bl	8000f7c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000fc8:	2001      	movs	r0, #1
 8000fca:	f7ff ffd7 	bl	8000f7c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8000fce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fd2:	480b      	ldr	r0, [pc, #44]	; (8001000 <MX_GPIO_Init+0x54>)
 8000fd4:	f7ff ffc2 	bl	8000f5c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8000fd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fdc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fee:	463b      	mov	r3, r7
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4803      	ldr	r0, [pc, #12]	; (8001000 <MX_GPIO_Init+0x54>)
 8000ff4:	f001 faab 	bl	800254e <LL_GPIO_Init>

}
 8000ff8:	bf00      	nop
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40020800 	.word	0x40020800

08001004 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001014:	2b80      	cmp	r3, #128	; 0x80
 8001016:	bf0c      	ite	eq
 8001018:	2301      	moveq	r3, #1
 800101a:	2300      	movne	r3, #0
 800101c:	b2db      	uxtb	r3, r3
}
 800101e:	4618      	mov	r0, r3
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800102a:	b480      	push	{r7}
 800102c:	b089      	sub	sp, #36	; 0x24
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	330c      	adds	r3, #12
 8001036:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	e853 3f00 	ldrex	r3, [r3]
 800103e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	f043 0320 	orr.w	r3, r3, #32
 8001046:	61fb      	str	r3, [r7, #28]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	330c      	adds	r3, #12
 800104c:	69fa      	ldr	r2, [r7, #28]
 800104e:	61ba      	str	r2, [r7, #24]
 8001050:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001052:	6979      	ldr	r1, [r7, #20]
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	e841 2300 	strex	r3, r2, [r1]
 800105a:	613b      	str	r3, [r7, #16]
   return(result);
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1e7      	bne.n	8001032 <LL_USART_EnableIT_RXNE+0x8>
}
 8001062:	bf00      	nop
 8001064:	bf00      	nop
 8001066:	3724      	adds	r7, #36	; 0x24
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr

08001070 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800107c:	78fa      	ldrb	r2, [r7, #3]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	605a      	str	r2, [r3, #4]
}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
	...

08001090 <_write>:
#include <stdio.h>
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len){
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len ; i++){
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
 80010a0:	e011      	b.n	80010c6 <_write+0x36>
		while(!LL_USART_IsActiveFlag_TXE(USART6));
 80010a2:	bf00      	nop
 80010a4:	480c      	ldr	r0, [pc, #48]	; (80010d8 <_write+0x48>)
 80010a6:	f7ff ffad 	bl	8001004 <LL_USART_IsActiveFlag_TXE>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d0f9      	beq.n	80010a4 <_write+0x14>
		LL_USART_TransmitData8(USART6, *(p+i));
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	68ba      	ldr	r2, [r7, #8]
 80010b4:	4413      	add	r3, r2
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	4619      	mov	r1, r3
 80010ba:	4807      	ldr	r0, [pc, #28]	; (80010d8 <_write+0x48>)
 80010bc:	f7ff ffd8 	bl	8001070 <LL_USART_TransmitData8>
	for (int i = 0; i < len ; i++){
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	3301      	adds	r3, #1
 80010c4:	617b      	str	r3, [r7, #20]
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	dbe9      	blt.n	80010a2 <_write+0x12>
	}
	return len;
 80010ce:	687b      	ldr	r3, [r7, #4]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3718      	adds	r7, #24
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40011400 	.word	0x40011400
 80010dc:	00000000 	.word	0x00000000

080010e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e6:	f000 fb73 	bl	80017d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ea:	f000 f847 	bl	800117c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ee:	f7ff ff5d 	bl	8000fac <MX_GPIO_Init>
  MX_USART6_UART_Init();
 80010f2:	f000 fae3 	bl	80016bc <MX_USART6_UART_Init>
  LL_USART_EnableIT_RXNE(USART6);
 80010f6:	481c      	ldr	r0, [pc, #112]	; (8001168 <main+0x88>)
 80010f8:	f7ff ff97 	bl	800102a <LL_USART_EnableIT_RXNE>

  float count = 0.0;
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (uart_rx_flag){
 8001102:	4b1a      	ldr	r3, [pc, #104]	; (800116c <main+0x8c>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d00b      	beq.n	8001122 <main+0x42>
		  uart_rx_flag = 0;
 800110a:	4b18      	ldr	r3, [pc, #96]	; (800116c <main+0x8c>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
		  if (uart_rx_data == '1') HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001110:	4b17      	ldr	r3, [pc, #92]	; (8001170 <main+0x90>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b31      	cmp	r3, #49	; 0x31
 8001116:	d104      	bne.n	8001122 <main+0x42>
 8001118:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800111c:	4815      	ldr	r0, [pc, #84]	; (8001174 <main+0x94>)
 800111e:	f000 fcd2 	bl	8001ac6 <HAL_GPIO_TogglePin>
	  }

	  printf("%f\n", count+= 0.01);
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff fa18 	bl	8000558 <__aeabi_f2d>
 8001128:	a30d      	add	r3, pc, #52	; (adr r3, 8001160 <main+0x80>)
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	f7ff f8b5 	bl	800029c <__adddf3>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	f7ff fd3d 	bl	8000bb8 <__aeabi_d2f>
 800113e:	4603      	mov	r3, r0
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff fa08 	bl	8000558 <__aeabi_f2d>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	480a      	ldr	r0, [pc, #40]	; (8001178 <main+0x98>)
 800114e:	f002 fb11 	bl	8003774 <iprintf>
	  HAL_Delay(100);
 8001152:	2064      	movs	r0, #100	; 0x64
 8001154:	f000 fbae 	bl	80018b4 <HAL_Delay>
	  if (uart_rx_flag){
 8001158:	e7d3      	b.n	8001102 <main+0x22>
 800115a:	bf00      	nop
 800115c:	f3af 8000 	nop.w
 8001160:	47ae147b 	.word	0x47ae147b
 8001164:	3f847ae1 	.word	0x3f847ae1
 8001168:	40011400 	.word	0x40011400
 800116c:	200001f8 	.word	0x200001f8
 8001170:	200001f9 	.word	0x200001f9
 8001174:	40020800 	.word	0x40020800
 8001178:	08005918 	.word	0x08005918

0800117c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b094      	sub	sp, #80	; 0x50
 8001180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001182:	f107 0320 	add.w	r3, r7, #32
 8001186:	2230      	movs	r2, #48	; 0x30
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f001 fe80 	bl	8002e90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a0:	2300      	movs	r3, #0
 80011a2:	60bb      	str	r3, [r7, #8]
 80011a4:	4b23      	ldr	r3, [pc, #140]	; (8001234 <SystemClock_Config+0xb8>)
 80011a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a8:	4a22      	ldr	r2, [pc, #136]	; (8001234 <SystemClock_Config+0xb8>)
 80011aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ae:	6413      	str	r3, [r2, #64]	; 0x40
 80011b0:	4b20      	ldr	r3, [pc, #128]	; (8001234 <SystemClock_Config+0xb8>)
 80011b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80011bc:	2300      	movs	r3, #0
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	4b1d      	ldr	r3, [pc, #116]	; (8001238 <SystemClock_Config+0xbc>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011c8:	4a1b      	ldr	r2, [pc, #108]	; (8001238 <SystemClock_Config+0xbc>)
 80011ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	4b19      	ldr	r3, [pc, #100]	; (8001238 <SystemClock_Config+0xbc>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011dc:	2302      	movs	r3, #2
 80011de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e0:	2301      	movs	r3, #1
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e4:	2310      	movs	r3, #16
 80011e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ec:	f107 0320 	add.w	r3, r7, #32
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 fc83 	bl	8001afc <HAL_RCC_OscConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011fc:	f000 f81e 	bl	800123c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001200:	230f      	movs	r3, #15
 8001202:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001204:	2300      	movs	r3, #0
 8001206:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800120c:	2300      	movs	r3, #0
 800120e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001210:	2300      	movs	r3, #0
 8001212:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001214:	f107 030c 	add.w	r3, r7, #12
 8001218:	2100      	movs	r1, #0
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fee6 	bl	8001fec <HAL_RCC_ClockConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001226:	f000 f809 	bl	800123c <Error_Handler>
  }
}
 800122a:	bf00      	nop
 800122c:	3750      	adds	r7, #80	; 0x50
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40023800 	.word	0x40023800
 8001238:	40007000 	.word	0x40007000

0800123c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001240:	b672      	cpsid	i
}
 8001242:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001244:	e7fe      	b.n	8001244 <Error_Handler+0x8>
	...

08001248 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	4b10      	ldr	r3, [pc, #64]	; (8001294 <HAL_MspInit+0x4c>)
 8001254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001256:	4a0f      	ldr	r2, [pc, #60]	; (8001294 <HAL_MspInit+0x4c>)
 8001258:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800125c:	6453      	str	r3, [r2, #68]	; 0x44
 800125e:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <HAL_MspInit+0x4c>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001262:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	603b      	str	r3, [r7, #0]
 800126e:	4b09      	ldr	r3, [pc, #36]	; (8001294 <HAL_MspInit+0x4c>)
 8001270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001272:	4a08      	ldr	r2, [pc, #32]	; (8001294 <HAL_MspInit+0x4c>)
 8001274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001278:	6413      	str	r3, [r2, #64]	; 0x40
 800127a:	4b06      	ldr	r3, [pc, #24]	; (8001294 <HAL_MspInit+0x4c>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001282:	603b      	str	r3, [r7, #0]
 8001284:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40023800 	.word	0x40023800

08001298 <LL_USART_IsActiveFlag_RXNE>:
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0320 	and.w	r3, r3, #32
 80012a8:	2b20      	cmp	r3, #32
 80012aa:	bf0c      	ite	eq
 80012ac:	2301      	moveq	r3, #1
 80012ae:	2300      	movne	r3, #0
 80012b0:	b2db      	uxtb	r3, r3
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <LL_USART_ClearFlag_RXNE>:
{
 80012be:	b480      	push	{r7}
 80012c0:	b083      	sub	sp, #12
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f06f 0220 	mvn.w	r2, #32
 80012cc:	601a      	str	r2, [r3, #0]
}
 80012ce:	bf00      	nop
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <LL_USART_ReceiveData8>:
{
 80012da:	b480      	push	{r7}
 80012dc:	b083      	sub	sp, #12
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	b2db      	uxtb	r3, r3
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012f8:	e7fe      	b.n	80012f8 <NMI_Handler+0x4>

080012fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012fe:	e7fe      	b.n	80012fe <HardFault_Handler+0x4>

08001300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001304:	e7fe      	b.n	8001304 <MemManage_Handler+0x4>

08001306 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800130a:	e7fe      	b.n	800130a <BusFault_Handler+0x4>

0800130c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001310:	e7fe      	b.n	8001310 <UsageFault_Handler+0x4>

08001312 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001312:	b480      	push	{r7}
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr

0800132e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001340:	f000 fa98 	bl	8001874 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001344:	bf00      	nop
 8001346:	bd80      	pop	{r7, pc}

08001348 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if (LL_USART_IsActiveFlag_RXNE(USART6)){
 800134c:	480a      	ldr	r0, [pc, #40]	; (8001378 <USART6_IRQHandler+0x30>)
 800134e:	f7ff ffa3 	bl	8001298 <LL_USART_IsActiveFlag_RXNE>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d00c      	beq.n	8001372 <USART6_IRQHandler+0x2a>
	  LL_USART_ClearFlag_RXNE(USART6);
 8001358:	4807      	ldr	r0, [pc, #28]	; (8001378 <USART6_IRQHandler+0x30>)
 800135a:	f7ff ffb0 	bl	80012be <LL_USART_ClearFlag_RXNE>
	  uart_rx_data = LL_USART_ReceiveData8(USART6);
 800135e:	4806      	ldr	r0, [pc, #24]	; (8001378 <USART6_IRQHandler+0x30>)
 8001360:	f7ff ffbb 	bl	80012da <LL_USART_ReceiveData8>
 8001364:	4603      	mov	r3, r0
 8001366:	461a      	mov	r2, r3
 8001368:	4b04      	ldr	r3, [pc, #16]	; (800137c <USART6_IRQHandler+0x34>)
 800136a:	701a      	strb	r2, [r3, #0]
	  uart_rx_flag = 1;
 800136c:	4b04      	ldr	r3, [pc, #16]	; (8001380 <USART6_IRQHandler+0x38>)
 800136e:	2201      	movs	r2, #1
 8001370:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40011400 	.word	0x40011400
 800137c:	200001f9 	.word	0x200001f9
 8001380:	200001f8 	.word	0x200001f8

08001384 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return 1;
 8001388:	2301      	movs	r3, #1
}
 800138a:	4618      	mov	r0, r3
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <_kill>:

int _kill(int pid, int sig)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800139e:	f001 fd4d 	bl	8002e3c <__errno>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2216      	movs	r2, #22
 80013a6:	601a      	str	r2, [r3, #0]
  return -1;
 80013a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <_exit>:

void _exit (int status)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013bc:	f04f 31ff 	mov.w	r1, #4294967295
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff ffe7 	bl	8001394 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013c6:	e7fe      	b.n	80013c6 <_exit+0x12>

080013c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
 80013d8:	e00a      	b.n	80013f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013da:	f3af 8000 	nop.w
 80013de:	4601      	mov	r1, r0
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	1c5a      	adds	r2, r3, #1
 80013e4:	60ba      	str	r2, [r7, #8]
 80013e6:	b2ca      	uxtb	r2, r1
 80013e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	3301      	adds	r3, #1
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	697a      	ldr	r2, [r7, #20]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	dbf0      	blt.n	80013da <_read+0x12>
  }

  return len;
 80013f8:	687b      	ldr	r3, [r7, #4]
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3718      	adds	r7, #24
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800140e:	4618      	mov	r0, r3
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800141a:	b480      	push	{r7}
 800141c:	b083      	sub	sp, #12
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
 8001422:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800142a:	605a      	str	r2, [r3, #4]
  return 0;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <_isatty>:

int _isatty(int file)
{
 800143a:	b480      	push	{r7}
 800143c:	b083      	sub	sp, #12
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001442:	2301      	movs	r3, #1
}
 8001444:	4618      	mov	r0, r3
 8001446:	370c      	adds	r7, #12
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
	...

0800146c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001474:	4a14      	ldr	r2, [pc, #80]	; (80014c8 <_sbrk+0x5c>)
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <_sbrk+0x60>)
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001480:	4b13      	ldr	r3, [pc, #76]	; (80014d0 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d102      	bne.n	800148e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001488:	4b11      	ldr	r3, [pc, #68]	; (80014d0 <_sbrk+0x64>)
 800148a:	4a12      	ldr	r2, [pc, #72]	; (80014d4 <_sbrk+0x68>)
 800148c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800148e:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <_sbrk+0x64>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	429a      	cmp	r2, r3
 800149a:	d207      	bcs.n	80014ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800149c:	f001 fcce 	bl	8002e3c <__errno>
 80014a0:	4603      	mov	r3, r0
 80014a2:	220c      	movs	r2, #12
 80014a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295
 80014aa:	e009      	b.n	80014c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <_sbrk+0x64>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014b2:	4b07      	ldr	r3, [pc, #28]	; (80014d0 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <_sbrk+0x64>)
 80014bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014be:	68fb      	ldr	r3, [r7, #12]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20010000 	.word	0x20010000
 80014cc:	00000400 	.word	0x00000400
 80014d0:	200001fc 	.word	0x200001fc
 80014d4:	20000218 	.word	0x20000218

080014d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <SystemInit+0x20>)
 80014de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014e2:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <SystemInit+0x20>)
 80014e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001500:	4b04      	ldr	r3, [pc, #16]	; (8001514 <__NVIC_GetPriorityGrouping+0x18>)
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	0a1b      	lsrs	r3, r3, #8
 8001506:	f003 0307 	and.w	r3, r3, #7
}
 800150a:	4618      	mov	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	4603      	mov	r3, r0
 8001520:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	2b00      	cmp	r3, #0
 8001528:	db0b      	blt.n	8001542 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	f003 021f 	and.w	r2, r3, #31
 8001530:	4907      	ldr	r1, [pc, #28]	; (8001550 <__NVIC_EnableIRQ+0x38>)
 8001532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001536:	095b      	lsrs	r3, r3, #5
 8001538:	2001      	movs	r0, #1
 800153a:	fa00 f202 	lsl.w	r2, r0, r2
 800153e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000e100 	.word	0xe000e100

08001554 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001564:	2b00      	cmp	r3, #0
 8001566:	db0a      	blt.n	800157e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	b2da      	uxtb	r2, r3
 800156c:	490c      	ldr	r1, [pc, #48]	; (80015a0 <__NVIC_SetPriority+0x4c>)
 800156e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001572:	0112      	lsls	r2, r2, #4
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	440b      	add	r3, r1
 8001578:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800157c:	e00a      	b.n	8001594 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	b2da      	uxtb	r2, r3
 8001582:	4908      	ldr	r1, [pc, #32]	; (80015a4 <__NVIC_SetPriority+0x50>)
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	f003 030f 	and.w	r3, r3, #15
 800158a:	3b04      	subs	r3, #4
 800158c:	0112      	lsls	r2, r2, #4
 800158e:	b2d2      	uxtb	r2, r2
 8001590:	440b      	add	r3, r1
 8001592:	761a      	strb	r2, [r3, #24]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	e000e100 	.word	0xe000e100
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b089      	sub	sp, #36	; 0x24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	f1c3 0307 	rsb	r3, r3, #7
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	bf28      	it	cs
 80015c6:	2304      	movcs	r3, #4
 80015c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	3304      	adds	r3, #4
 80015ce:	2b06      	cmp	r3, #6
 80015d0:	d902      	bls.n	80015d8 <NVIC_EncodePriority+0x30>
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	3b03      	subs	r3, #3
 80015d6:	e000      	b.n	80015da <NVIC_EncodePriority+0x32>
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015dc:	f04f 32ff 	mov.w	r2, #4294967295
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	43da      	mvns	r2, r3
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	401a      	ands	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015f0:	f04f 31ff 	mov.w	r1, #4294967295
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	fa01 f303 	lsl.w	r3, r1, r3
 80015fa:	43d9      	mvns	r1, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001600:	4313      	orrs	r3, r2
         );
}
 8001602:	4618      	mov	r0, r3
 8001604:	3724      	adds	r7, #36	; 0x24
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <LL_USART_Enable>:
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	60da      	str	r2, [r3, #12]
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <LL_USART_ConfigAsyncMode>:
{
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	691b      	ldr	r3, [r3, #16]
 800163a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	695b      	ldr	r3, [r3, #20]
 8001646:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	615a      	str	r2, [r3, #20]
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
	...

0800165c <LL_AHB1_GRP1_EnableClock>:
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001664:	4b08      	ldr	r3, [pc, #32]	; (8001688 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001666:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001668:	4907      	ldr	r1, [pc, #28]	; (8001688 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4313      	orrs	r3, r2
 800166e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001670:	4b05      	ldr	r3, [pc, #20]	; (8001688 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001672:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4013      	ands	r3, r2
 8001678:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800167a:	68fb      	ldr	r3, [r7, #12]
}
 800167c:	bf00      	nop
 800167e:	3714      	adds	r7, #20
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	40023800 	.word	0x40023800

0800168c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001694:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001696:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001698:	4907      	ldr	r1, [pc, #28]	; (80016b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	4313      	orrs	r3, r2
 800169e:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80016a0:	4b05      	ldr	r3, [pc, #20]	; (80016b8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4013      	ands	r3, r2
 80016a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016aa:	68fb      	ldr	r3, [r7, #12]
}
 80016ac:	bf00      	nop
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	40023800 	.word	0x40023800

080016bc <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08e      	sub	sp, #56	; 0x38
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80016c2:	f107 031c 	add.w	r3, r7, #28
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	611a      	str	r2, [r3, #16]
 80016d2:	615a      	str	r2, [r3, #20]
 80016d4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
 80016e4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 80016e6:	2020      	movs	r0, #32
 80016e8:	f7ff ffd0 	bl	800168c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7ff ffb5 	bl	800165c <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PA11   ------> USART6_TX
  PA12   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 80016f2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80016f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80016f8:	2302      	movs	r3, #2
 80016fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80016fc:	2303      	movs	r3, #3
 80016fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001708:	2308      	movs	r3, #8
 800170a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	1d3b      	adds	r3, r7, #4
 800170e:	4619      	mov	r1, r3
 8001710:	4818      	ldr	r0, [pc, #96]	; (8001774 <MX_USART6_UART_Init+0xb8>)
 8001712:	f000 ff1c 	bl	800254e <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001716:	f7ff fef1 	bl	80014fc <__NVIC_GetPriorityGrouping>
 800171a:	4603      	mov	r3, r0
 800171c:	2200      	movs	r2, #0
 800171e:	2100      	movs	r1, #0
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ff41 	bl	80015a8 <NVIC_EncodePriority>
 8001726:	4603      	mov	r3, r0
 8001728:	4619      	mov	r1, r3
 800172a:	2047      	movs	r0, #71	; 0x47
 800172c:	f7ff ff12 	bl	8001554 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8001730:	2047      	movs	r0, #71	; 0x47
 8001732:	f7ff fef1 	bl	8001518 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001736:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800173a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800173c:	2300      	movs	r3, #0
 800173e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001740:	2300      	movs	r3, #0
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001744:	2300      	movs	r3, #0
 8001746:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001748:	230c      	movs	r3, #12
 800174a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800174c:	2300      	movs	r3, #0
 800174e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001750:	2300      	movs	r3, #0
 8001752:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8001754:	f107 031c 	add.w	r3, r7, #28
 8001758:	4619      	mov	r1, r3
 800175a:	4807      	ldr	r0, [pc, #28]	; (8001778 <MX_USART6_UART_Init+0xbc>)
 800175c:	f001 fb0a 	bl	8002d74 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8001760:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_USART6_UART_Init+0xbc>)
 8001762:	f7ff ff64 	bl	800162e <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8001766:	4804      	ldr	r0, [pc, #16]	; (8001778 <MX_USART6_UART_Init+0xbc>)
 8001768:	f7ff ff51 	bl	800160e <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800176c:	bf00      	nop
 800176e:	3738      	adds	r7, #56	; 0x38
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40020000 	.word	0x40020000
 8001778:	40011400 	.word	0x40011400

0800177c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800177c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001780:	480d      	ldr	r0, [pc, #52]	; (80017b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001782:	490e      	ldr	r1, [pc, #56]	; (80017bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001784:	4a0e      	ldr	r2, [pc, #56]	; (80017c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001788:	e002      	b.n	8001790 <LoopCopyDataInit>

0800178a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800178c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178e:	3304      	adds	r3, #4

08001790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001794:	d3f9      	bcc.n	800178a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001796:	4a0b      	ldr	r2, [pc, #44]	; (80017c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001798:	4c0b      	ldr	r4, [pc, #44]	; (80017c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800179a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800179c:	e001      	b.n	80017a2 <LoopFillZerobss>

0800179e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a0:	3204      	adds	r2, #4

080017a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a4:	d3fb      	bcc.n	800179e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017a6:	f7ff fe97 	bl	80014d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017aa:	f001 fb4d 	bl	8002e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ae:	f7ff fc97 	bl	80010e0 <main>
  bx  lr    
 80017b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017b4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017bc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80017c0:	08005d1c 	.word	0x08005d1c
  ldr r2, =_sbss
 80017c4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80017c8:	20000214 	.word	0x20000214

080017cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017cc:	e7fe      	b.n	80017cc <ADC_IRQHandler>
	...

080017d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017d4:	4b0e      	ldr	r3, [pc, #56]	; (8001810 <HAL_Init+0x40>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a0d      	ldr	r2, [pc, #52]	; (8001810 <HAL_Init+0x40>)
 80017da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017e0:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <HAL_Init+0x40>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0a      	ldr	r2, [pc, #40]	; (8001810 <HAL_Init+0x40>)
 80017e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ec:	4b08      	ldr	r3, [pc, #32]	; (8001810 <HAL_Init+0x40>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a07      	ldr	r2, [pc, #28]	; (8001810 <HAL_Init+0x40>)
 80017f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f8:	2003      	movs	r0, #3
 80017fa:	f000 f931 	bl	8001a60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017fe:	200f      	movs	r0, #15
 8001800:	f000 f808 	bl	8001814 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001804:	f7ff fd20 	bl	8001248 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40023c00 	.word	0x40023c00

08001814 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800181c:	4b12      	ldr	r3, [pc, #72]	; (8001868 <HAL_InitTick+0x54>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b12      	ldr	r3, [pc, #72]	; (800186c <HAL_InitTick+0x58>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4619      	mov	r1, r3
 8001826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182a:	fbb3 f3f1 	udiv	r3, r3, r1
 800182e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001832:	4618      	mov	r0, r3
 8001834:	f000 f93b 	bl	8001aae <HAL_SYSTICK_Config>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e00e      	b.n	8001860 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b0f      	cmp	r3, #15
 8001846:	d80a      	bhi.n	800185e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001848:	2200      	movs	r2, #0
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	f04f 30ff 	mov.w	r0, #4294967295
 8001850:	f000 f911 	bl	8001a76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001854:	4a06      	ldr	r2, [pc, #24]	; (8001870 <HAL_InitTick+0x5c>)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185a:	2300      	movs	r3, #0
 800185c:	e000      	b.n	8001860 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
}
 8001860:	4618      	mov	r0, r3
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000000 	.word	0x20000000
 800186c:	20000008 	.word	0x20000008
 8001870:	20000004 	.word	0x20000004

08001874 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <HAL_IncTick+0x20>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	461a      	mov	r2, r3
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <HAL_IncTick+0x24>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4413      	add	r3, r2
 8001884:	4a04      	ldr	r2, [pc, #16]	; (8001898 <HAL_IncTick+0x24>)
 8001886:	6013      	str	r3, [r2, #0]
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	20000008 	.word	0x20000008
 8001898:	20000200 	.word	0x20000200

0800189c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return uwTick;
 80018a0:	4b03      	ldr	r3, [pc, #12]	; (80018b0 <HAL_GetTick+0x14>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	20000200 	.word	0x20000200

080018b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018bc:	f7ff ffee 	bl	800189c <HAL_GetTick>
 80018c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018cc:	d005      	beq.n	80018da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <HAL_Delay+0x44>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4413      	add	r3, r2
 80018d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018da:	bf00      	nop
 80018dc:	f7ff ffde 	bl	800189c <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	68fa      	ldr	r2, [r7, #12]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d8f7      	bhi.n	80018dc <HAL_Delay+0x28>
  {
  }
}
 80018ec:	bf00      	nop
 80018ee:	bf00      	nop
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000008 	.word	0x20000008

080018fc <__NVIC_SetPriorityGrouping>:
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001918:	4013      	ands	r3, r2
 800191a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001924:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800192c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192e:	4a04      	ldr	r2, [pc, #16]	; (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	60d3      	str	r3, [r2, #12]
}
 8001934:	bf00      	nop
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <__NVIC_GetPriorityGrouping>:
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001948:	4b04      	ldr	r3, [pc, #16]	; (800195c <__NVIC_GetPriorityGrouping+0x18>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0307 	and.w	r3, r3, #7
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_SetPriority>:
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	6039      	str	r1, [r7, #0]
 800196a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	2b00      	cmp	r3, #0
 8001972:	db0a      	blt.n	800198a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	b2da      	uxtb	r2, r3
 8001978:	490c      	ldr	r1, [pc, #48]	; (80019ac <__NVIC_SetPriority+0x4c>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	0112      	lsls	r2, r2, #4
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	440b      	add	r3, r1
 8001984:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001988:	e00a      	b.n	80019a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	b2da      	uxtb	r2, r3
 800198e:	4908      	ldr	r1, [pc, #32]	; (80019b0 <__NVIC_SetPriority+0x50>)
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	f003 030f 	and.w	r3, r3, #15
 8001996:	3b04      	subs	r3, #4
 8001998:	0112      	lsls	r2, r2, #4
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	440b      	add	r3, r1
 800199e:	761a      	strb	r2, [r3, #24]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000e100 	.word	0xe000e100
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <NVIC_EncodePriority>:
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	; 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f1c3 0307 	rsb	r3, r3, #7
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	bf28      	it	cs
 80019d2:	2304      	movcs	r3, #4
 80019d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3304      	adds	r3, #4
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d902      	bls.n	80019e4 <NVIC_EncodePriority+0x30>
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3b03      	subs	r3, #3
 80019e2:	e000      	b.n	80019e6 <NVIC_EncodePriority+0x32>
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	f04f 32ff 	mov.w	r2, #4294967295
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	43da      	mvns	r2, r3
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	401a      	ands	r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa01 f303 	lsl.w	r3, r1, r3
 8001a06:	43d9      	mvns	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	4313      	orrs	r3, r2
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3724      	adds	r7, #36	; 0x24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
	...

08001a1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3b01      	subs	r3, #1
 8001a28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a2c:	d301      	bcc.n	8001a32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e00f      	b.n	8001a52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a32:	4a0a      	ldr	r2, [pc, #40]	; (8001a5c <SysTick_Config+0x40>)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a3a:	210f      	movs	r1, #15
 8001a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a40:	f7ff ff8e 	bl	8001960 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a44:	4b05      	ldr	r3, [pc, #20]	; (8001a5c <SysTick_Config+0x40>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a4a:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <SysTick_Config+0x40>)
 8001a4c:	2207      	movs	r2, #7
 8001a4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	e000e010 	.word	0xe000e010

08001a60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f7ff ff47 	bl	80018fc <__NVIC_SetPriorityGrouping>
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b086      	sub	sp, #24
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	60b9      	str	r1, [r7, #8]
 8001a80:	607a      	str	r2, [r7, #4]
 8001a82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a88:	f7ff ff5c 	bl	8001944 <__NVIC_GetPriorityGrouping>
 8001a8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	68b9      	ldr	r1, [r7, #8]
 8001a92:	6978      	ldr	r0, [r7, #20]
 8001a94:	f7ff ff8e 	bl	80019b4 <NVIC_EncodePriority>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9e:	4611      	mov	r1, r2
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff5d 	bl	8001960 <__NVIC_SetPriority>
}
 8001aa6:	bf00      	nop
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7ff ffb0 	bl	8001a1c <SysTick_Config>
 8001abc:	4603      	mov	r3, r0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b085      	sub	sp, #20
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
 8001ace:	460b      	mov	r3, r1
 8001ad0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ad8:	887a      	ldrh	r2, [r7, #2]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4013      	ands	r3, r2
 8001ade:	041a      	lsls	r2, r3, #16
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	400b      	ands	r3, r1
 8001ae8:	431a      	orrs	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	619a      	str	r2, [r3, #24]
}
 8001aee:	bf00      	nop
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
	...

08001afc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e267      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d075      	beq.n	8001c06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b1a:	4b88      	ldr	r3, [pc, #544]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 030c 	and.w	r3, r3, #12
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d00c      	beq.n	8001b40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b26:	4b85      	ldr	r3, [pc, #532]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d112      	bne.n	8001b58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b32:	4b82      	ldr	r3, [pc, #520]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b3e:	d10b      	bne.n	8001b58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b40:	4b7e      	ldr	r3, [pc, #504]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d05b      	beq.n	8001c04 <HAL_RCC_OscConfig+0x108>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d157      	bne.n	8001c04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e242      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b60:	d106      	bne.n	8001b70 <HAL_RCC_OscConfig+0x74>
 8001b62:	4b76      	ldr	r3, [pc, #472]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a75      	ldr	r2, [pc, #468]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b6c:	6013      	str	r3, [r2, #0]
 8001b6e:	e01d      	b.n	8001bac <HAL_RCC_OscConfig+0xb0>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b78:	d10c      	bne.n	8001b94 <HAL_RCC_OscConfig+0x98>
 8001b7a:	4b70      	ldr	r3, [pc, #448]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a6f      	ldr	r2, [pc, #444]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	4b6d      	ldr	r3, [pc, #436]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a6c      	ldr	r2, [pc, #432]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	e00b      	b.n	8001bac <HAL_RCC_OscConfig+0xb0>
 8001b94:	4b69      	ldr	r3, [pc, #420]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a68      	ldr	r2, [pc, #416]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	4b66      	ldr	r3, [pc, #408]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a65      	ldr	r2, [pc, #404]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001baa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d013      	beq.n	8001bdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fe72 	bl	800189c <HAL_GetTick>
 8001bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bbc:	f7ff fe6e 	bl	800189c <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b64      	cmp	r3, #100	; 0x64
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e207      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bce:	4b5b      	ldr	r3, [pc, #364]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0f0      	beq.n	8001bbc <HAL_RCC_OscConfig+0xc0>
 8001bda:	e014      	b.n	8001c06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fe5e 	bl	800189c <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001be4:	f7ff fe5a 	bl	800189c <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b64      	cmp	r3, #100	; 0x64
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e1f3      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf6:	4b51      	ldr	r3, [pc, #324]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f0      	bne.n	8001be4 <HAL_RCC_OscConfig+0xe8>
 8001c02:	e000      	b.n	8001c06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d063      	beq.n	8001cda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c12:	4b4a      	ldr	r3, [pc, #296]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00b      	beq.n	8001c36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c1e:	4b47      	ldr	r3, [pc, #284]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c26:	2b08      	cmp	r3, #8
 8001c28:	d11c      	bne.n	8001c64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c2a:	4b44      	ldr	r3, [pc, #272]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d116      	bne.n	8001c64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c36:	4b41      	ldr	r3, [pc, #260]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d005      	beq.n	8001c4e <HAL_RCC_OscConfig+0x152>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d001      	beq.n	8001c4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e1c7      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c4e:	4b3b      	ldr	r3, [pc, #236]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	4937      	ldr	r1, [pc, #220]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c62:	e03a      	b.n	8001cda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d020      	beq.n	8001cae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c6c:	4b34      	ldr	r3, [pc, #208]	; (8001d40 <HAL_RCC_OscConfig+0x244>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c72:	f7ff fe13 	bl	800189c <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c7a:	f7ff fe0f 	bl	800189c <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e1a8      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0f0      	beq.n	8001c7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c98:	4b28      	ldr	r3, [pc, #160]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	4925      	ldr	r1, [pc, #148]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	600b      	str	r3, [r1, #0]
 8001cac:	e015      	b.n	8001cda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cae:	4b24      	ldr	r3, [pc, #144]	; (8001d40 <HAL_RCC_OscConfig+0x244>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb4:	f7ff fdf2 	bl	800189c <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cbc:	f7ff fdee 	bl	800189c <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e187      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cce:	4b1b      	ldr	r3, [pc, #108]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f0      	bne.n	8001cbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d036      	beq.n	8001d54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d016      	beq.n	8001d1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cee:	4b15      	ldr	r3, [pc, #84]	; (8001d44 <HAL_RCC_OscConfig+0x248>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf4:	f7ff fdd2 	bl	800189c <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cfc:	f7ff fdce 	bl	800189c <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e167      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001d10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f0      	beq.n	8001cfc <HAL_RCC_OscConfig+0x200>
 8001d1a:	e01b      	b.n	8001d54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d1c:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <HAL_RCC_OscConfig+0x248>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d22:	f7ff fdbb 	bl	800189c <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d28:	e00e      	b.n	8001d48 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d2a:	f7ff fdb7 	bl	800189c <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d907      	bls.n	8001d48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e150      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	42470000 	.word	0x42470000
 8001d44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d48:	4b88      	ldr	r3, [pc, #544]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1ea      	bne.n	8001d2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 8097 	beq.w	8001e90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d62:	2300      	movs	r3, #0
 8001d64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d66:	4b81      	ldr	r3, [pc, #516]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10f      	bne.n	8001d92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	4b7d      	ldr	r3, [pc, #500]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	4a7c      	ldr	r2, [pc, #496]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d80:	6413      	str	r3, [r2, #64]	; 0x40
 8001d82:	4b7a      	ldr	r3, [pc, #488]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d92:	4b77      	ldr	r3, [pc, #476]	; (8001f70 <HAL_RCC_OscConfig+0x474>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d118      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d9e:	4b74      	ldr	r3, [pc, #464]	; (8001f70 <HAL_RCC_OscConfig+0x474>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a73      	ldr	r2, [pc, #460]	; (8001f70 <HAL_RCC_OscConfig+0x474>)
 8001da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001daa:	f7ff fd77 	bl	800189c <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001db2:	f7ff fd73 	bl	800189c <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e10c      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc4:	4b6a      	ldr	r3, [pc, #424]	; (8001f70 <HAL_RCC_OscConfig+0x474>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0f0      	beq.n	8001db2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d106      	bne.n	8001de6 <HAL_RCC_OscConfig+0x2ea>
 8001dd8:	4b64      	ldr	r3, [pc, #400]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ddc:	4a63      	ldr	r2, [pc, #396]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	6713      	str	r3, [r2, #112]	; 0x70
 8001de4:	e01c      	b.n	8001e20 <HAL_RCC_OscConfig+0x324>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	2b05      	cmp	r3, #5
 8001dec:	d10c      	bne.n	8001e08 <HAL_RCC_OscConfig+0x30c>
 8001dee:	4b5f      	ldr	r3, [pc, #380]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df2:	4a5e      	ldr	r2, [pc, #376]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001df4:	f043 0304 	orr.w	r3, r3, #4
 8001df8:	6713      	str	r3, [r2, #112]	; 0x70
 8001dfa:	4b5c      	ldr	r3, [pc, #368]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dfe:	4a5b      	ldr	r2, [pc, #364]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6713      	str	r3, [r2, #112]	; 0x70
 8001e06:	e00b      	b.n	8001e20 <HAL_RCC_OscConfig+0x324>
 8001e08:	4b58      	ldr	r3, [pc, #352]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0c:	4a57      	ldr	r2, [pc, #348]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e0e:	f023 0301 	bic.w	r3, r3, #1
 8001e12:	6713      	str	r3, [r2, #112]	; 0x70
 8001e14:	4b55      	ldr	r3, [pc, #340]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e18:	4a54      	ldr	r2, [pc, #336]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e1a:	f023 0304 	bic.w	r3, r3, #4
 8001e1e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d015      	beq.n	8001e54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e28:	f7ff fd38 	bl	800189c <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2e:	e00a      	b.n	8001e46 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e30:	f7ff fd34 	bl	800189c <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e0cb      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e46:	4b49      	ldr	r3, [pc, #292]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d0ee      	beq.n	8001e30 <HAL_RCC_OscConfig+0x334>
 8001e52:	e014      	b.n	8001e7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e54:	f7ff fd22 	bl	800189c <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e5a:	e00a      	b.n	8001e72 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e5c:	f7ff fd1e 	bl	800189c <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e0b5      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e72:	4b3e      	ldr	r3, [pc, #248]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1ee      	bne.n	8001e5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e7e:	7dfb      	ldrb	r3, [r7, #23]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d105      	bne.n	8001e90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e84:	4b39      	ldr	r3, [pc, #228]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	4a38      	ldr	r2, [pc, #224]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e8e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 80a1 	beq.w	8001fdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e9a:	4b34      	ldr	r3, [pc, #208]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f003 030c 	and.w	r3, r3, #12
 8001ea2:	2b08      	cmp	r3, #8
 8001ea4:	d05c      	beq.n	8001f60 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d141      	bne.n	8001f32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eae:	4b31      	ldr	r3, [pc, #196]	; (8001f74 <HAL_RCC_OscConfig+0x478>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7ff fcf2 	bl	800189c <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ebc:	f7ff fcee 	bl	800189c <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e087      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ece:	4b27      	ldr	r3, [pc, #156]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69da      	ldr	r2, [r3, #28]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a1b      	ldr	r3, [r3, #32]
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee8:	019b      	lsls	r3, r3, #6
 8001eea:	431a      	orrs	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef0:	085b      	lsrs	r3, r3, #1
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	041b      	lsls	r3, r3, #16
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001efc:	061b      	lsls	r3, r3, #24
 8001efe:	491b      	ldr	r1, [pc, #108]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f04:	4b1b      	ldr	r3, [pc, #108]	; (8001f74 <HAL_RCC_OscConfig+0x478>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0a:	f7ff fcc7 	bl	800189c <HAL_GetTick>
 8001f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f12:	f7ff fcc3 	bl	800189c <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e05c      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d0f0      	beq.n	8001f12 <HAL_RCC_OscConfig+0x416>
 8001f30:	e054      	b.n	8001fdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f32:	4b10      	ldr	r3, [pc, #64]	; (8001f74 <HAL_RCC_OscConfig+0x478>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f38:	f7ff fcb0 	bl	800189c <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f40:	f7ff fcac 	bl	800189c <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e045      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f52:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f0      	bne.n	8001f40 <HAL_RCC_OscConfig+0x444>
 8001f5e:	e03d      	b.n	8001fdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d107      	bne.n	8001f78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e038      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
 8001f6c:	40023800 	.word	0x40023800
 8001f70:	40007000 	.word	0x40007000
 8001f74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f78:	4b1b      	ldr	r3, [pc, #108]	; (8001fe8 <HAL_RCC_OscConfig+0x4ec>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d028      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d121      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d11a      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fa8:	4013      	ands	r3, r2
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d111      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fbe:	085b      	lsrs	r3, r3, #1
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d107      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d001      	beq.n	8001fdc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40023800 	.word	0x40023800

08001fec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0cc      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002000:	4b68      	ldr	r3, [pc, #416]	; (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0307 	and.w	r3, r3, #7
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d90c      	bls.n	8002028 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200e:	4b65      	ldr	r3, [pc, #404]	; (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002016:	4b63      	ldr	r3, [pc, #396]	; (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	429a      	cmp	r2, r3
 8002022:	d001      	beq.n	8002028 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0b8      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d020      	beq.n	8002076 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002040:	4b59      	ldr	r3, [pc, #356]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	4a58      	ldr	r2, [pc, #352]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002046:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800204a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0308 	and.w	r3, r3, #8
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002058:	4b53      	ldr	r3, [pc, #332]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	4a52      	ldr	r2, [pc, #328]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800205e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002062:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002064:	4b50      	ldr	r3, [pc, #320]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	494d      	ldr	r1, [pc, #308]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	4313      	orrs	r3, r2
 8002074:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b00      	cmp	r3, #0
 8002080:	d044      	beq.n	800210c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d107      	bne.n	800209a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208a:	4b47      	ldr	r3, [pc, #284]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d119      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e07f      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d003      	beq.n	80020aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	d107      	bne.n	80020ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020aa:	4b3f      	ldr	r3, [pc, #252]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d109      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e06f      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ba:	4b3b      	ldr	r3, [pc, #236]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e067      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ca:	4b37      	ldr	r3, [pc, #220]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f023 0203 	bic.w	r2, r3, #3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4934      	ldr	r1, [pc, #208]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020dc:	f7ff fbde 	bl	800189c <HAL_GetTick>
 80020e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e2:	e00a      	b.n	80020fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e4:	f7ff fbda 	bl	800189c <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e04f      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fa:	4b2b      	ldr	r3, [pc, #172]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f003 020c 	and.w	r2, r3, #12
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	429a      	cmp	r2, r3
 800210a:	d1eb      	bne.n	80020e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800210c:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0307 	and.w	r3, r3, #7
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d20c      	bcs.n	8002134 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211a:	4b22      	ldr	r3, [pc, #136]	; (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002122:	4b20      	ldr	r3, [pc, #128]	; (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	429a      	cmp	r2, r3
 800212e:	d001      	beq.n	8002134 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e032      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	d008      	beq.n	8002152 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002140:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	4916      	ldr	r1, [pc, #88]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	4313      	orrs	r3, r2
 8002150:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0308 	and.w	r3, r3, #8
 800215a:	2b00      	cmp	r3, #0
 800215c:	d009      	beq.n	8002172 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800215e:	4b12      	ldr	r3, [pc, #72]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	490e      	ldr	r1, [pc, #56]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800216e:	4313      	orrs	r3, r2
 8002170:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002172:	f000 f821 	bl	80021b8 <HAL_RCC_GetSysClockFreq>
 8002176:	4602      	mov	r2, r0
 8002178:	4b0b      	ldr	r3, [pc, #44]	; (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	091b      	lsrs	r3, r3, #4
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	490a      	ldr	r1, [pc, #40]	; (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002184:	5ccb      	ldrb	r3, [r1, r3]
 8002186:	fa22 f303 	lsr.w	r3, r2, r3
 800218a:	4a09      	ldr	r2, [pc, #36]	; (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800218e:	4b09      	ldr	r3, [pc, #36]	; (80021b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff fb3e 	bl	8001814 <HAL_InitTick>

  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40023c00 	.word	0x40023c00
 80021a8:	40023800 	.word	0x40023800
 80021ac:	0800591c 	.word	0x0800591c
 80021b0:	20000000 	.word	0x20000000
 80021b4:	20000004 	.word	0x20000004

080021b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021bc:	b090      	sub	sp, #64	; 0x40
 80021be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	637b      	str	r3, [r7, #52]	; 0x34
 80021c4:	2300      	movs	r3, #0
 80021c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021c8:	2300      	movs	r3, #0
 80021ca:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021d0:	4b59      	ldr	r3, [pc, #356]	; (8002338 <HAL_RCC_GetSysClockFreq+0x180>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f003 030c 	and.w	r3, r3, #12
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d00d      	beq.n	80021f8 <HAL_RCC_GetSysClockFreq+0x40>
 80021dc:	2b08      	cmp	r3, #8
 80021de:	f200 80a1 	bhi.w	8002324 <HAL_RCC_GetSysClockFreq+0x16c>
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d002      	beq.n	80021ec <HAL_RCC_GetSysClockFreq+0x34>
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d003      	beq.n	80021f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80021ea:	e09b      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021ec:	4b53      	ldr	r3, [pc, #332]	; (800233c <HAL_RCC_GetSysClockFreq+0x184>)
 80021ee:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80021f0:	e09b      	b.n	800232a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021f2:	4b53      	ldr	r3, [pc, #332]	; (8002340 <HAL_RCC_GetSysClockFreq+0x188>)
 80021f4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80021f6:	e098      	b.n	800232a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021f8:	4b4f      	ldr	r3, [pc, #316]	; (8002338 <HAL_RCC_GetSysClockFreq+0x180>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002200:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002202:	4b4d      	ldr	r3, [pc, #308]	; (8002338 <HAL_RCC_GetSysClockFreq+0x180>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d028      	beq.n	8002260 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800220e:	4b4a      	ldr	r3, [pc, #296]	; (8002338 <HAL_RCC_GetSysClockFreq+0x180>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	099b      	lsrs	r3, r3, #6
 8002214:	2200      	movs	r2, #0
 8002216:	623b      	str	r3, [r7, #32]
 8002218:	627a      	str	r2, [r7, #36]	; 0x24
 800221a:	6a3b      	ldr	r3, [r7, #32]
 800221c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002220:	2100      	movs	r1, #0
 8002222:	4b47      	ldr	r3, [pc, #284]	; (8002340 <HAL_RCC_GetSysClockFreq+0x188>)
 8002224:	fb03 f201 	mul.w	r2, r3, r1
 8002228:	2300      	movs	r3, #0
 800222a:	fb00 f303 	mul.w	r3, r0, r3
 800222e:	4413      	add	r3, r2
 8002230:	4a43      	ldr	r2, [pc, #268]	; (8002340 <HAL_RCC_GetSysClockFreq+0x188>)
 8002232:	fba0 1202 	umull	r1, r2, r0, r2
 8002236:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002238:	460a      	mov	r2, r1
 800223a:	62ba      	str	r2, [r7, #40]	; 0x28
 800223c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800223e:	4413      	add	r3, r2
 8002240:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002244:	2200      	movs	r2, #0
 8002246:	61bb      	str	r3, [r7, #24]
 8002248:	61fa      	str	r2, [r7, #28]
 800224a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800224e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002252:	f7fe fd01 	bl	8000c58 <__aeabi_uldivmod>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4613      	mov	r3, r2
 800225c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800225e:	e053      	b.n	8002308 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002260:	4b35      	ldr	r3, [pc, #212]	; (8002338 <HAL_RCC_GetSysClockFreq+0x180>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	099b      	lsrs	r3, r3, #6
 8002266:	2200      	movs	r2, #0
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	617a      	str	r2, [r7, #20]
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002272:	f04f 0b00 	mov.w	fp, #0
 8002276:	4652      	mov	r2, sl
 8002278:	465b      	mov	r3, fp
 800227a:	f04f 0000 	mov.w	r0, #0
 800227e:	f04f 0100 	mov.w	r1, #0
 8002282:	0159      	lsls	r1, r3, #5
 8002284:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002288:	0150      	lsls	r0, r2, #5
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	ebb2 080a 	subs.w	r8, r2, sl
 8002292:	eb63 090b 	sbc.w	r9, r3, fp
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	f04f 0300 	mov.w	r3, #0
 800229e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80022a2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80022a6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80022aa:	ebb2 0408 	subs.w	r4, r2, r8
 80022ae:	eb63 0509 	sbc.w	r5, r3, r9
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	00eb      	lsls	r3, r5, #3
 80022bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022c0:	00e2      	lsls	r2, r4, #3
 80022c2:	4614      	mov	r4, r2
 80022c4:	461d      	mov	r5, r3
 80022c6:	eb14 030a 	adds.w	r3, r4, sl
 80022ca:	603b      	str	r3, [r7, #0]
 80022cc:	eb45 030b 	adc.w	r3, r5, fp
 80022d0:	607b      	str	r3, [r7, #4]
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	f04f 0300 	mov.w	r3, #0
 80022da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022de:	4629      	mov	r1, r5
 80022e0:	028b      	lsls	r3, r1, #10
 80022e2:	4621      	mov	r1, r4
 80022e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022e8:	4621      	mov	r1, r4
 80022ea:	028a      	lsls	r2, r1, #10
 80022ec:	4610      	mov	r0, r2
 80022ee:	4619      	mov	r1, r3
 80022f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022f2:	2200      	movs	r2, #0
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	60fa      	str	r2, [r7, #12]
 80022f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022fc:	f7fe fcac 	bl	8000c58 <__aeabi_uldivmod>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4613      	mov	r3, r2
 8002306:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <HAL_RCC_GetSysClockFreq+0x180>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	0c1b      	lsrs	r3, r3, #16
 800230e:	f003 0303 	and.w	r3, r3, #3
 8002312:	3301      	adds	r3, #1
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002318:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800231a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002320:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002322:	e002      	b.n	800232a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002324:	4b05      	ldr	r3, [pc, #20]	; (800233c <HAL_RCC_GetSysClockFreq+0x184>)
 8002326:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002328:	bf00      	nop
    }
  }
  return sysclockfreq;
 800232a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800232c:	4618      	mov	r0, r3
 800232e:	3740      	adds	r7, #64	; 0x40
 8002330:	46bd      	mov	sp, r7
 8002332:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002336:	bf00      	nop
 8002338:	40023800 	.word	0x40023800
 800233c:	00f42400 	.word	0x00f42400
 8002340:	017d7840 	.word	0x017d7840

08002344 <LL_GPIO_SetPinMode>:
{
 8002344:	b480      	push	{r7}
 8002346:	b089      	sub	sp, #36	; 0x24
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	fa93 f3a3 	rbit	r3, r3
 800235e:	613b      	str	r3, [r7, #16]
  return result;
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	fab3 f383 	clz	r3, r3
 8002366:	b2db      	uxtb	r3, r3
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	2103      	movs	r1, #3
 800236c:	fa01 f303 	lsl.w	r3, r1, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	401a      	ands	r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	fa93 f3a3 	rbit	r3, r3
 800237e:	61bb      	str	r3, [r7, #24]
  return result;
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	fab3 f383 	clz	r3, r3
 8002386:	b2db      	uxtb	r3, r3
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	fa01 f303 	lsl.w	r3, r1, r3
 8002390:	431a      	orrs	r2, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	601a      	str	r2, [r3, #0]
}
 8002396:	bf00      	nop
 8002398:	3724      	adds	r7, #36	; 0x24
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <LL_GPIO_SetPinOutputType>:
{
 80023a2:	b480      	push	{r7}
 80023a4:	b085      	sub	sp, #20
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	60f8      	str	r0, [r7, #12]
 80023aa:	60b9      	str	r1, [r7, #8]
 80023ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	43db      	mvns	r3, r3
 80023b6:	401a      	ands	r2, r3
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	fb01 f303 	mul.w	r3, r1, r3
 80023c0:	431a      	orrs	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	605a      	str	r2, [r3, #4]
}
 80023c6:	bf00      	nop
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <LL_GPIO_SetPinSpeed>:
{
 80023d2:	b480      	push	{r7}
 80023d4:	b089      	sub	sp, #36	; 0x24
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	60b9      	str	r1, [r7, #8]
 80023dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	fa93 f3a3 	rbit	r3, r3
 80023ec:	613b      	str	r3, [r7, #16]
  return result;
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	fab3 f383 	clz	r3, r3
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	2103      	movs	r1, #3
 80023fa:	fa01 f303 	lsl.w	r3, r1, r3
 80023fe:	43db      	mvns	r3, r3
 8002400:	401a      	ands	r2, r3
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	fa93 f3a3 	rbit	r3, r3
 800240c:	61bb      	str	r3, [r7, #24]
  return result;
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	fab3 f383 	clz	r3, r3
 8002414:	b2db      	uxtb	r3, r3
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	6879      	ldr	r1, [r7, #4]
 800241a:	fa01 f303 	lsl.w	r3, r1, r3
 800241e:	431a      	orrs	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	609a      	str	r2, [r3, #8]
}
 8002424:	bf00      	nop
 8002426:	3724      	adds	r7, #36	; 0x24
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <LL_GPIO_SetPinPull>:
{
 8002430:	b480      	push	{r7}
 8002432:	b089      	sub	sp, #36	; 0x24
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	fa93 f3a3 	rbit	r3, r3
 800244a:	613b      	str	r3, [r7, #16]
  return result;
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	fab3 f383 	clz	r3, r3
 8002452:	b2db      	uxtb	r3, r3
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	2103      	movs	r1, #3
 8002458:	fa01 f303 	lsl.w	r3, r1, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	401a      	ands	r2, r3
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	fa93 f3a3 	rbit	r3, r3
 800246a:	61bb      	str	r3, [r7, #24]
  return result;
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	fab3 f383 	clz	r3, r3
 8002472:	b2db      	uxtb	r3, r3
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	fa01 f303 	lsl.w	r3, r1, r3
 800247c:	431a      	orrs	r2, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	60da      	str	r2, [r3, #12]
}
 8002482:	bf00      	nop
 8002484:	3724      	adds	r7, #36	; 0x24
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <LL_GPIO_SetAFPin_0_7>:
{
 800248e:	b480      	push	{r7}
 8002490:	b089      	sub	sp, #36	; 0x24
 8002492:	af00      	add	r7, sp, #0
 8002494:	60f8      	str	r0, [r7, #12]
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6a1a      	ldr	r2, [r3, #32]
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	fa93 f3a3 	rbit	r3, r3
 80024a8:	613b      	str	r3, [r7, #16]
  return result;
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	fab3 f383 	clz	r3, r3
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	210f      	movs	r1, #15
 80024b6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ba:	43db      	mvns	r3, r3
 80024bc:	401a      	ands	r2, r3
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	fa93 f3a3 	rbit	r3, r3
 80024c8:	61bb      	str	r3, [r7, #24]
  return result;
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	fab3 f383 	clz	r3, r3
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	6879      	ldr	r1, [r7, #4]
 80024d6:	fa01 f303 	lsl.w	r3, r1, r3
 80024da:	431a      	orrs	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	621a      	str	r2, [r3, #32]
}
 80024e0:	bf00      	nop
 80024e2:	3724      	adds	r7, #36	; 0x24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <LL_GPIO_SetAFPin_8_15>:
{
 80024ec:	b480      	push	{r7}
 80024ee:	b089      	sub	sp, #36	; 0x24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	0a1b      	lsrs	r3, r3, #8
 8002500:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	fa93 f3a3 	rbit	r3, r3
 8002508:	613b      	str	r3, [r7, #16]
  return result;
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	fab3 f383 	clz	r3, r3
 8002510:	b2db      	uxtb	r3, r3
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	210f      	movs	r1, #15
 8002516:	fa01 f303 	lsl.w	r3, r1, r3
 800251a:	43db      	mvns	r3, r3
 800251c:	401a      	ands	r2, r3
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	0a1b      	lsrs	r3, r3, #8
 8002522:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	fa93 f3a3 	rbit	r3, r3
 800252a:	61bb      	str	r3, [r7, #24]
  return result;
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	fab3 f383 	clz	r3, r3
 8002532:	b2db      	uxtb	r3, r3
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	fa01 f303 	lsl.w	r3, r1, r3
 800253c:	431a      	orrs	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002542:	bf00      	nop
 8002544:	3724      	adds	r7, #36	; 0x24
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr

0800254e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b088      	sub	sp, #32
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
 8002556:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002558:	2300      	movs	r3, #0
 800255a:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800255c:	2300      	movs	r3, #0
 800255e:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	fa93 f3a3 	rbit	r3, r3
 800256c:	613b      	str	r3, [r7, #16]
  return result;
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	fab3 f383 	clz	r3, r3
 8002574:	b2db      	uxtb	r3, r3
 8002576:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002578:	e050      	b.n	800261c <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	2101      	movs	r1, #1
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	fa01 f303 	lsl.w	r3, r1, r3
 8002586:	4013      	ands	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d042      	beq.n	8002616 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d003      	beq.n	80025a0 <LL_GPIO_Init+0x52>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b02      	cmp	r3, #2
 800259e:	d10d      	bne.n	80025bc <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	461a      	mov	r2, r3
 80025a6:	69b9      	ldr	r1, [r7, #24]
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f7ff ff12 	bl	80023d2 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	461a      	mov	r2, r3
 80025b4:	69b9      	ldr	r1, [r7, #24]
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff fef3 	bl	80023a2 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	461a      	mov	r2, r3
 80025c2:	69b9      	ldr	r1, [r7, #24]
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7ff ff33 	bl	8002430 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d11a      	bne.n	8002608 <LL_GPIO_Init+0xba>
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	fa93 f3a3 	rbit	r3, r3
 80025dc:	60bb      	str	r3, [r7, #8]
  return result;
 80025de:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80025e0:	fab3 f383 	clz	r3, r3
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b07      	cmp	r3, #7
 80025e8:	d807      	bhi.n	80025fa <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	461a      	mov	r2, r3
 80025f0:	69b9      	ldr	r1, [r7, #24]
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f7ff ff4b 	bl	800248e <LL_GPIO_SetAFPin_0_7>
 80025f8:	e006      	b.n	8002608 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	461a      	mov	r2, r3
 8002600:	69b9      	ldr	r1, [r7, #24]
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff ff72 	bl	80024ec <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	461a      	mov	r2, r3
 800260e:	69b9      	ldr	r1, [r7, #24]
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7ff fe97 	bl	8002344 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3301      	adds	r3, #1
 800261a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	fa22 f303 	lsr.w	r3, r2, r3
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1a7      	bne.n	800257a <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3720      	adds	r7, #32
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002638:	4b04      	ldr	r3, [pc, #16]	; (800264c <LL_RCC_GetSysClkSource+0x18>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f003 030c 	and.w	r3, r3, #12
}
 8002640:	4618      	mov	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40023800 	.word	0x40023800

08002650 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002654:	4b04      	ldr	r3, [pc, #16]	; (8002668 <LL_RCC_GetAHBPrescaler+0x18>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800265c:	4618      	mov	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	40023800 	.word	0x40023800

0800266c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002670:	4b04      	ldr	r3, [pc, #16]	; (8002684 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002678:	4618      	mov	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	40023800 	.word	0x40023800

08002688 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800268c:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <LL_RCC_GetAPB2Prescaler+0x18>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002694:	4618      	mov	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40023800 	.word	0x40023800

080026a4 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80026a8:	4b04      	ldr	r3, [pc, #16]	; (80026bc <LL_RCC_PLL_GetMainSource+0x18>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	40023800 	.word	0x40023800

080026c0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80026c4:	4b04      	ldr	r3, [pc, #16]	; (80026d8 <LL_RCC_PLL_GetN+0x18>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	099b      	lsrs	r3, r3, #6
 80026ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	40023800 	.word	0x40023800

080026dc <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80026e0:	4b04      	ldr	r3, [pc, #16]	; (80026f4 <LL_RCC_PLL_GetP+0x18>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	40023800 	.word	0x40023800

080026f8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80026fc:	4b04      	ldr	r3, [pc, #16]	; (8002710 <LL_RCC_PLL_GetDivider+0x18>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002704:	4618      	mov	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40023800 	.word	0x40023800

08002714 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800271c:	f000 f820 	bl	8002760 <RCC_GetSystemClockFreq>
 8002720:	4602      	mov	r2, r0
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f000 f840 	bl	80027b0 <RCC_GetHCLKClockFreq>
 8002730:	4602      	mov	r2, r0
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	4618      	mov	r0, r3
 800273c:	f000 f84e 	bl	80027dc <RCC_GetPCLK1ClockFreq>
 8002740:	4602      	mov	r2, r0
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f85a 	bl	8002804 <RCC_GetPCLK2ClockFreq>
 8002750:	4602      	mov	r2, r0
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	60da      	str	r2, [r3, #12]
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
	...

08002760 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002766:	2300      	movs	r3, #0
 8002768:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800276a:	f7ff ff63 	bl	8002634 <LL_RCC_GetSysClkSource>
 800276e:	4603      	mov	r3, r0
 8002770:	2b08      	cmp	r3, #8
 8002772:	d00c      	beq.n	800278e <RCC_GetSystemClockFreq+0x2e>
 8002774:	2b08      	cmp	r3, #8
 8002776:	d80f      	bhi.n	8002798 <RCC_GetSystemClockFreq+0x38>
 8002778:	2b00      	cmp	r3, #0
 800277a:	d002      	beq.n	8002782 <RCC_GetSystemClockFreq+0x22>
 800277c:	2b04      	cmp	r3, #4
 800277e:	d003      	beq.n	8002788 <RCC_GetSystemClockFreq+0x28>
 8002780:	e00a      	b.n	8002798 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002782:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <RCC_GetSystemClockFreq+0x48>)
 8002784:	607b      	str	r3, [r7, #4]
      break;
 8002786:	e00a      	b.n	800279e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002788:	4b08      	ldr	r3, [pc, #32]	; (80027ac <RCC_GetSystemClockFreq+0x4c>)
 800278a:	607b      	str	r3, [r7, #4]
      break;
 800278c:	e007      	b.n	800279e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800278e:	2008      	movs	r0, #8
 8002790:	f000 f84c 	bl	800282c <RCC_PLL_GetFreqDomain_SYS>
 8002794:	6078      	str	r0, [r7, #4]
      break;
 8002796:	e002      	b.n	800279e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002798:	4b03      	ldr	r3, [pc, #12]	; (80027a8 <RCC_GetSystemClockFreq+0x48>)
 800279a:	607b      	str	r3, [r7, #4]
      break;
 800279c:	bf00      	nop
  }

  return frequency;
 800279e:	687b      	ldr	r3, [r7, #4]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	00f42400 	.word	0x00f42400
 80027ac:	017d7840 	.word	0x017d7840

080027b0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80027b8:	f7ff ff4a 	bl	8002650 <LL_RCC_GetAHBPrescaler>
 80027bc:	4603      	mov	r3, r0
 80027be:	091b      	lsrs	r3, r3, #4
 80027c0:	f003 030f 	and.w	r3, r3, #15
 80027c4:	4a04      	ldr	r2, [pc, #16]	; (80027d8 <RCC_GetHCLKClockFreq+0x28>)
 80027c6:	5cd3      	ldrb	r3, [r2, r3]
 80027c8:	461a      	mov	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	40d3      	lsrs	r3, r2
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	0800591c 	.word	0x0800591c

080027dc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80027e4:	f7ff ff42 	bl	800266c <LL_RCC_GetAPB1Prescaler>
 80027e8:	4603      	mov	r3, r0
 80027ea:	0a9b      	lsrs	r3, r3, #10
 80027ec:	4a04      	ldr	r2, [pc, #16]	; (8002800 <RCC_GetPCLK1ClockFreq+0x24>)
 80027ee:	5cd3      	ldrb	r3, [r2, r3]
 80027f0:	461a      	mov	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	40d3      	lsrs	r3, r2
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	0800592c 	.word	0x0800592c

08002804 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800280c:	f7ff ff3c 	bl	8002688 <LL_RCC_GetAPB2Prescaler>
 8002810:	4603      	mov	r3, r0
 8002812:	0b5b      	lsrs	r3, r3, #13
 8002814:	4a04      	ldr	r2, [pc, #16]	; (8002828 <RCC_GetPCLK2ClockFreq+0x24>)
 8002816:	5cd3      	ldrb	r3, [r2, r3]
 8002818:	461a      	mov	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	40d3      	lsrs	r3, r2
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	0800592c 	.word	0x0800592c

0800282c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b087      	sub	sp, #28
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002834:	2300      	movs	r3, #0
 8002836:	617b      	str	r3, [r7, #20]
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	2300      	movs	r3, #0
 800283e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002840:	f7ff ff30 	bl	80026a4 <LL_RCC_PLL_GetMainSource>
 8002844:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d004      	beq.n	8002856 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002852:	d003      	beq.n	800285c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002854:	e005      	b.n	8002862 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002856:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002858:	617b      	str	r3, [r7, #20]
      break;
 800285a:	e005      	b.n	8002868 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800285c:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800285e:	617b      	str	r3, [r7, #20]
      break;
 8002860:	e002      	b.n	8002868 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002862:	4b0f      	ldr	r3, [pc, #60]	; (80028a0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002864:	617b      	str	r3, [r7, #20]
      break;
 8002866:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2b08      	cmp	r3, #8
 800286c:	d113      	bne.n	8002896 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800286e:	f7ff ff43 	bl	80026f8 <LL_RCC_PLL_GetDivider>
 8002872:	4602      	mov	r2, r0
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	fbb3 f4f2 	udiv	r4, r3, r2
 800287a:	f7ff ff21 	bl	80026c0 <LL_RCC_PLL_GetN>
 800287e:	4603      	mov	r3, r0
 8002880:	fb03 f404 	mul.w	r4, r3, r4
 8002884:	f7ff ff2a 	bl	80026dc <LL_RCC_PLL_GetP>
 8002888:	4603      	mov	r3, r0
 800288a:	0c1b      	lsrs	r3, r3, #16
 800288c:	3301      	adds	r3, #1
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fbb4 f3f3 	udiv	r3, r4, r3
 8002894:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002896:	693b      	ldr	r3, [r7, #16]
}
 8002898:	4618      	mov	r0, r3
 800289a:	371c      	adds	r7, #28
 800289c:	46bd      	mov	sp, r7
 800289e:	bd90      	pop	{r4, r7, pc}
 80028a0:	00f42400 	.word	0x00f42400
 80028a4:	017d7840 	.word	0x017d7840

080028a8 <LL_USART_IsEnabled>:
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028bc:	bf0c      	ite	eq
 80028be:	2301      	moveq	r3, #1
 80028c0:	2300      	movne	r3, #0
 80028c2:	b2db      	uxtb	r3, r3
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_USART_SetStopBitsLength>:
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	611a      	str	r2, [r3, #16]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_USART_SetHWFlowCtrl>:
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
 80028fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	615a      	str	r2, [r3, #20]
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <LL_USART_SetBaudRate>:
{
 800291c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002920:	b0c0      	sub	sp, #256	; 0x100
 8002922:	af00      	add	r7, sp, #0
 8002924:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002928:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800292c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8002930:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002938:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800293c:	f040 810c 	bne.w	8002b58 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002940:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002944:	2200      	movs	r2, #0
 8002946:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800294a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800294e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002952:	4622      	mov	r2, r4
 8002954:	462b      	mov	r3, r5
 8002956:	1891      	adds	r1, r2, r2
 8002958:	6639      	str	r1, [r7, #96]	; 0x60
 800295a:	415b      	adcs	r3, r3
 800295c:	667b      	str	r3, [r7, #100]	; 0x64
 800295e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002962:	4621      	mov	r1, r4
 8002964:	eb12 0801 	adds.w	r8, r2, r1
 8002968:	4629      	mov	r1, r5
 800296a:	eb43 0901 	adc.w	r9, r3, r1
 800296e:	f04f 0200 	mov.w	r2, #0
 8002972:	f04f 0300 	mov.w	r3, #0
 8002976:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800297a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800297e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002982:	4690      	mov	r8, r2
 8002984:	4699      	mov	r9, r3
 8002986:	4623      	mov	r3, r4
 8002988:	eb18 0303 	adds.w	r3, r8, r3
 800298c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002990:	462b      	mov	r3, r5
 8002992:	eb49 0303 	adc.w	r3, r9, r3
 8002996:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800299a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800299e:	2200      	movs	r2, #0
 80029a0:	469a      	mov	sl, r3
 80029a2:	4693      	mov	fp, r2
 80029a4:	eb1a 030a 	adds.w	r3, sl, sl
 80029a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80029aa:	eb4b 030b 	adc.w	r3, fp, fp
 80029ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80029b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80029b8:	f7fe f94e 	bl	8000c58 <__aeabi_uldivmod>
 80029bc:	4602      	mov	r2, r0
 80029be:	460b      	mov	r3, r1
 80029c0:	4b64      	ldr	r3, [pc, #400]	; (8002b54 <LL_USART_SetBaudRate+0x238>)
 80029c2:	fba3 2302 	umull	r2, r3, r3, r2
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	b29c      	uxth	r4, r3
 80029ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80029d2:	2200      	movs	r2, #0
 80029d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80029d8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80029dc:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80029e0:	4642      	mov	r2, r8
 80029e2:	464b      	mov	r3, r9
 80029e4:	1891      	adds	r1, r2, r2
 80029e6:	6539      	str	r1, [r7, #80]	; 0x50
 80029e8:	415b      	adcs	r3, r3
 80029ea:	657b      	str	r3, [r7, #84]	; 0x54
 80029ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80029f0:	4641      	mov	r1, r8
 80029f2:	1851      	adds	r1, r2, r1
 80029f4:	64b9      	str	r1, [r7, #72]	; 0x48
 80029f6:	4649      	mov	r1, r9
 80029f8:	414b      	adcs	r3, r1
 80029fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029fc:	f04f 0200 	mov.w	r2, #0
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8002a08:	4659      	mov	r1, fp
 8002a0a:	00cb      	lsls	r3, r1, #3
 8002a0c:	4651      	mov	r1, sl
 8002a0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a12:	4651      	mov	r1, sl
 8002a14:	00ca      	lsls	r2, r1, #3
 8002a16:	4610      	mov	r0, r2
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	4642      	mov	r2, r8
 8002a1e:	189b      	adds	r3, r3, r2
 8002a20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a24:	464b      	mov	r3, r9
 8002a26:	460a      	mov	r2, r1
 8002a28:	eb42 0303 	adc.w	r3, r2, r3
 8002a2c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002a30:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002a34:	2200      	movs	r2, #0
 8002a36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002a3a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8002a3e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002a42:	460b      	mov	r3, r1
 8002a44:	18db      	adds	r3, r3, r3
 8002a46:	643b      	str	r3, [r7, #64]	; 0x40
 8002a48:	4613      	mov	r3, r2
 8002a4a:	eb42 0303 	adc.w	r3, r2, r3
 8002a4e:	647b      	str	r3, [r7, #68]	; 0x44
 8002a50:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002a54:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002a58:	f7fe f8fe 	bl	8000c58 <__aeabi_uldivmod>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4611      	mov	r1, r2
 8002a62:	4b3c      	ldr	r3, [pc, #240]	; (8002b54 <LL_USART_SetBaudRate+0x238>)
 8002a64:	fba3 2301 	umull	r2, r3, r3, r1
 8002a68:	095b      	lsrs	r3, r3, #5
 8002a6a:	2264      	movs	r2, #100	; 0x64
 8002a6c:	fb02 f303 	mul.w	r3, r2, r3
 8002a70:	1acb      	subs	r3, r1, r3
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002a78:	4b36      	ldr	r3, [pc, #216]	; (8002b54 <LL_USART_SetBaudRate+0x238>)
 8002a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a7e:	095b      	lsrs	r3, r3, #5
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	4423      	add	r3, r4
 8002a8e:	b29c      	uxth	r4, r3
 8002a90:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002a94:	2200      	movs	r2, #0
 8002a96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002a9a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002a9e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8002aa2:	4642      	mov	r2, r8
 8002aa4:	464b      	mov	r3, r9
 8002aa6:	1891      	adds	r1, r2, r2
 8002aa8:	63b9      	str	r1, [r7, #56]	; 0x38
 8002aaa:	415b      	adcs	r3, r3
 8002aac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002aae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ab2:	4641      	mov	r1, r8
 8002ab4:	1851      	adds	r1, r2, r1
 8002ab6:	6339      	str	r1, [r7, #48]	; 0x30
 8002ab8:	4649      	mov	r1, r9
 8002aba:	414b      	adcs	r3, r1
 8002abc:	637b      	str	r3, [r7, #52]	; 0x34
 8002abe:	f04f 0200 	mov.w	r2, #0
 8002ac2:	f04f 0300 	mov.w	r3, #0
 8002ac6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002aca:	4659      	mov	r1, fp
 8002acc:	00cb      	lsls	r3, r1, #3
 8002ace:	4651      	mov	r1, sl
 8002ad0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ad4:	4651      	mov	r1, sl
 8002ad6:	00ca      	lsls	r2, r1, #3
 8002ad8:	4610      	mov	r0, r2
 8002ada:	4619      	mov	r1, r3
 8002adc:	4603      	mov	r3, r0
 8002ade:	4642      	mov	r2, r8
 8002ae0:	189b      	adds	r3, r3, r2
 8002ae2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002ae6:	464b      	mov	r3, r9
 8002ae8:	460a      	mov	r2, r1
 8002aea:	eb42 0303 	adc.w	r3, r2, r3
 8002aee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002af2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002af6:	2200      	movs	r2, #0
 8002af8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002afc:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8002b00:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8002b04:	460b      	mov	r3, r1
 8002b06:	18db      	adds	r3, r3, r3
 8002b08:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	eb42 0303 	adc.w	r3, r2, r3
 8002b10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b16:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002b1a:	f7fe f89d 	bl	8000c58 <__aeabi_uldivmod>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	460b      	mov	r3, r1
 8002b22:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <LL_USART_SetBaudRate+0x238>)
 8002b24:	fba3 1302 	umull	r1, r3, r3, r2
 8002b28:	095b      	lsrs	r3, r3, #5
 8002b2a:	2164      	movs	r1, #100	; 0x64
 8002b2c:	fb01 f303 	mul.w	r3, r1, r3
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	3332      	adds	r3, #50	; 0x32
 8002b36:	4a07      	ldr	r2, [pc, #28]	; (8002b54 <LL_USART_SetBaudRate+0x238>)
 8002b38:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3c:	095b      	lsrs	r3, r3, #5
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	4423      	add	r3, r4
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b50:	609a      	str	r2, [r3, #8]
}
 8002b52:	e107      	b.n	8002d64 <LL_USART_SetBaudRate+0x448>
 8002b54:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002b58:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002b62:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002b66:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8002b6a:	4642      	mov	r2, r8
 8002b6c:	464b      	mov	r3, r9
 8002b6e:	1891      	adds	r1, r2, r2
 8002b70:	6239      	str	r1, [r7, #32]
 8002b72:	415b      	adcs	r3, r3
 8002b74:	627b      	str	r3, [r7, #36]	; 0x24
 8002b76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b7a:	4641      	mov	r1, r8
 8002b7c:	1854      	adds	r4, r2, r1
 8002b7e:	4649      	mov	r1, r9
 8002b80:	eb43 0501 	adc.w	r5, r3, r1
 8002b84:	f04f 0200 	mov.w	r2, #0
 8002b88:	f04f 0300 	mov.w	r3, #0
 8002b8c:	00eb      	lsls	r3, r5, #3
 8002b8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b92:	00e2      	lsls	r2, r4, #3
 8002b94:	4614      	mov	r4, r2
 8002b96:	461d      	mov	r5, r3
 8002b98:	4643      	mov	r3, r8
 8002b9a:	18e3      	adds	r3, r4, r3
 8002b9c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002ba0:	464b      	mov	r3, r9
 8002ba2:	eb45 0303 	adc.w	r3, r5, r3
 8002ba6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002baa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002bb4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8002bc4:	4629      	mov	r1, r5
 8002bc6:	008b      	lsls	r3, r1, #2
 8002bc8:	4621      	mov	r1, r4
 8002bca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bce:	4621      	mov	r1, r4
 8002bd0:	008a      	lsls	r2, r1, #2
 8002bd2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002bd6:	f7fe f83f 	bl	8000c58 <__aeabi_uldivmod>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4b64      	ldr	r3, [pc, #400]	; (8002d70 <LL_USART_SetBaudRate+0x454>)
 8002be0:	fba3 2302 	umull	r2, r3, r3, r2
 8002be4:	095b      	lsrs	r3, r3, #5
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	b29c      	uxth	r4, r3
 8002bec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002bf6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002bfa:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8002bfe:	4642      	mov	r2, r8
 8002c00:	464b      	mov	r3, r9
 8002c02:	1891      	adds	r1, r2, r2
 8002c04:	61b9      	str	r1, [r7, #24]
 8002c06:	415b      	adcs	r3, r3
 8002c08:	61fb      	str	r3, [r7, #28]
 8002c0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c0e:	4641      	mov	r1, r8
 8002c10:	1851      	adds	r1, r2, r1
 8002c12:	6139      	str	r1, [r7, #16]
 8002c14:	4649      	mov	r1, r9
 8002c16:	414b      	adcs	r3, r1
 8002c18:	617b      	str	r3, [r7, #20]
 8002c1a:	f04f 0200 	mov.w	r2, #0
 8002c1e:	f04f 0300 	mov.w	r3, #0
 8002c22:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c26:	4659      	mov	r1, fp
 8002c28:	00cb      	lsls	r3, r1, #3
 8002c2a:	4651      	mov	r1, sl
 8002c2c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c30:	4651      	mov	r1, sl
 8002c32:	00ca      	lsls	r2, r1, #3
 8002c34:	4610      	mov	r0, r2
 8002c36:	4619      	mov	r1, r3
 8002c38:	4603      	mov	r3, r0
 8002c3a:	4642      	mov	r2, r8
 8002c3c:	189b      	adds	r3, r3, r2
 8002c3e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002c42:	464b      	mov	r3, r9
 8002c44:	460a      	mov	r2, r1
 8002c46:	eb42 0303 	adc.w	r3, r2, r3
 8002c4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002c4e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002c52:	2200      	movs	r2, #0
 8002c54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002c58:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002c5c:	f04f 0200 	mov.w	r2, #0
 8002c60:	f04f 0300 	mov.w	r3, #0
 8002c64:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8002c68:	4649      	mov	r1, r9
 8002c6a:	008b      	lsls	r3, r1, #2
 8002c6c:	4641      	mov	r1, r8
 8002c6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c72:	4641      	mov	r1, r8
 8002c74:	008a      	lsls	r2, r1, #2
 8002c76:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002c7a:	f7fd ffed 	bl	8000c58 <__aeabi_uldivmod>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	460b      	mov	r3, r1
 8002c82:	4b3b      	ldr	r3, [pc, #236]	; (8002d70 <LL_USART_SetBaudRate+0x454>)
 8002c84:	fba3 1302 	umull	r1, r3, r3, r2
 8002c88:	095b      	lsrs	r3, r3, #5
 8002c8a:	2164      	movs	r1, #100	; 0x64
 8002c8c:	fb01 f303 	mul.w	r3, r1, r3
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	3332      	adds	r3, #50	; 0x32
 8002c96:	4a36      	ldr	r2, [pc, #216]	; (8002d70 <LL_USART_SetBaudRate+0x454>)
 8002c98:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9c:	095b      	lsrs	r3, r3, #5
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	4423      	add	r3, r4
 8002ca8:	b29c      	uxth	r4, r3
 8002caa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002cae:	2200      	movs	r2, #0
 8002cb0:	67bb      	str	r3, [r7, #120]	; 0x78
 8002cb2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002cb4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002cb8:	4642      	mov	r2, r8
 8002cba:	464b      	mov	r3, r9
 8002cbc:	1891      	adds	r1, r2, r2
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	415b      	adcs	r3, r3
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002cc8:	4641      	mov	r1, r8
 8002cca:	1851      	adds	r1, r2, r1
 8002ccc:	6039      	str	r1, [r7, #0]
 8002cce:	4649      	mov	r1, r9
 8002cd0:	414b      	adcs	r3, r1
 8002cd2:	607b      	str	r3, [r7, #4]
 8002cd4:	f04f 0200 	mov.w	r2, #0
 8002cd8:	f04f 0300 	mov.w	r3, #0
 8002cdc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002ce0:	4659      	mov	r1, fp
 8002ce2:	00cb      	lsls	r3, r1, #3
 8002ce4:	4651      	mov	r1, sl
 8002ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cea:	4651      	mov	r1, sl
 8002cec:	00ca      	lsls	r2, r1, #3
 8002cee:	4610      	mov	r0, r2
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	4642      	mov	r2, r8
 8002cf6:	189b      	adds	r3, r3, r2
 8002cf8:	673b      	str	r3, [r7, #112]	; 0x70
 8002cfa:	464b      	mov	r3, r9
 8002cfc:	460a      	mov	r2, r1
 8002cfe:	eb42 0303 	adc.w	r3, r2, r3
 8002d02:	677b      	str	r3, [r7, #116]	; 0x74
 8002d04:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002d08:	2200      	movs	r2, #0
 8002d0a:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d0c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002d0e:	f04f 0200 	mov.w	r2, #0
 8002d12:	f04f 0300 	mov.w	r3, #0
 8002d16:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8002d1a:	4649      	mov	r1, r9
 8002d1c:	008b      	lsls	r3, r1, #2
 8002d1e:	4641      	mov	r1, r8
 8002d20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d24:	4641      	mov	r1, r8
 8002d26:	008a      	lsls	r2, r1, #2
 8002d28:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002d2c:	f7fd ff94 	bl	8000c58 <__aeabi_uldivmod>
 8002d30:	4602      	mov	r2, r0
 8002d32:	460b      	mov	r3, r1
 8002d34:	4b0e      	ldr	r3, [pc, #56]	; (8002d70 <LL_USART_SetBaudRate+0x454>)
 8002d36:	fba3 1302 	umull	r1, r3, r3, r2
 8002d3a:	095b      	lsrs	r3, r3, #5
 8002d3c:	2164      	movs	r1, #100	; 0x64
 8002d3e:	fb01 f303 	mul.w	r3, r1, r3
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	011b      	lsls	r3, r3, #4
 8002d46:	3332      	adds	r3, #50	; 0x32
 8002d48:	4a09      	ldr	r2, [pc, #36]	; (8002d70 <LL_USART_SetBaudRate+0x454>)
 8002d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d4e:	095b      	lsrs	r3, r3, #5
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	f003 030f 	and.w	r3, r3, #15
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	4423      	add	r3, r4
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d62:	609a      	str	r2, [r3, #8]
}
 8002d64:	bf00      	nop
 8002d66:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d70:	51eb851f 	.word	0x51eb851f

08002d74 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b088      	sub	sp, #32
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002d82:	2300      	movs	r3, #0
 8002d84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f7ff fd8e 	bl	80028a8 <LL_USART_IsEnabled>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d149      	bne.n	8002e26 <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002d9a:	f023 030c 	bic.w	r3, r3, #12
 8002d9e:	683a      	ldr	r2, [r7, #0]
 8002da0:	6851      	ldr	r1, [r2, #4]
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	68d2      	ldr	r2, [r2, #12]
 8002da6:	4311      	orrs	r1, r2
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	6912      	ldr	r2, [r2, #16]
 8002dac:	4311      	orrs	r1, r2
 8002dae:	683a      	ldr	r2, [r7, #0]
 8002db0:	6992      	ldr	r2, [r2, #24]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f7ff fd85 	bl	80028d0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	695b      	ldr	r3, [r3, #20]
 8002dca:	4619      	mov	r1, r3
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f7ff fd92 	bl	80028f6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002dd2:	f107 0308 	add.w	r3, r7, #8
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff fc9c 	bl	8002714 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a14      	ldr	r2, [pc, #80]	; (8002e30 <LL_USART_Init+0xbc>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d102      	bne.n	8002dea <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	61bb      	str	r3, [r7, #24]
 8002de8:	e00c      	b.n	8002e04 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a11      	ldr	r2, [pc, #68]	; (8002e34 <LL_USART_Init+0xc0>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d102      	bne.n	8002df8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	61bb      	str	r3, [r7, #24]
 8002df6:	e005      	b.n	8002e04 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a0f      	ldr	r2, [pc, #60]	; (8002e38 <LL_USART_Init+0xc4>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d101      	bne.n	8002e04 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00d      	beq.n	8002e26 <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d009      	beq.n	8002e26 <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8002e12:	2300      	movs	r3, #0
 8002e14:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	699a      	ldr	r2, [r3, #24]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	69b9      	ldr	r1, [r7, #24]
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f7ff fd7b 	bl	800291c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002e26:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3720      	adds	r7, #32
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	40011000 	.word	0x40011000
 8002e34:	40004400 	.word	0x40004400
 8002e38:	40011400 	.word	0x40011400

08002e3c <__errno>:
 8002e3c:	4b01      	ldr	r3, [pc, #4]	; (8002e44 <__errno+0x8>)
 8002e3e:	6818      	ldr	r0, [r3, #0]
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	2000000c 	.word	0x2000000c

08002e48 <__libc_init_array>:
 8002e48:	b570      	push	{r4, r5, r6, lr}
 8002e4a:	4d0d      	ldr	r5, [pc, #52]	; (8002e80 <__libc_init_array+0x38>)
 8002e4c:	4c0d      	ldr	r4, [pc, #52]	; (8002e84 <__libc_init_array+0x3c>)
 8002e4e:	1b64      	subs	r4, r4, r5
 8002e50:	10a4      	asrs	r4, r4, #2
 8002e52:	2600      	movs	r6, #0
 8002e54:	42a6      	cmp	r6, r4
 8002e56:	d109      	bne.n	8002e6c <__libc_init_array+0x24>
 8002e58:	4d0b      	ldr	r5, [pc, #44]	; (8002e88 <__libc_init_array+0x40>)
 8002e5a:	4c0c      	ldr	r4, [pc, #48]	; (8002e8c <__libc_init_array+0x44>)
 8002e5c:	f002 fd50 	bl	8005900 <_init>
 8002e60:	1b64      	subs	r4, r4, r5
 8002e62:	10a4      	asrs	r4, r4, #2
 8002e64:	2600      	movs	r6, #0
 8002e66:	42a6      	cmp	r6, r4
 8002e68:	d105      	bne.n	8002e76 <__libc_init_array+0x2e>
 8002e6a:	bd70      	pop	{r4, r5, r6, pc}
 8002e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e70:	4798      	blx	r3
 8002e72:	3601      	adds	r6, #1
 8002e74:	e7ee      	b.n	8002e54 <__libc_init_array+0xc>
 8002e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e7a:	4798      	blx	r3
 8002e7c:	3601      	adds	r6, #1
 8002e7e:	e7f2      	b.n	8002e66 <__libc_init_array+0x1e>
 8002e80:	08005d14 	.word	0x08005d14
 8002e84:	08005d14 	.word	0x08005d14
 8002e88:	08005d14 	.word	0x08005d14
 8002e8c:	08005d18 	.word	0x08005d18

08002e90 <memset>:
 8002e90:	4402      	add	r2, r0
 8002e92:	4603      	mov	r3, r0
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d100      	bne.n	8002e9a <memset+0xa>
 8002e98:	4770      	bx	lr
 8002e9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002e9e:	e7f9      	b.n	8002e94 <memset+0x4>

08002ea0 <__cvt>:
 8002ea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ea4:	ec55 4b10 	vmov	r4, r5, d0
 8002ea8:	2d00      	cmp	r5, #0
 8002eaa:	460e      	mov	r6, r1
 8002eac:	4619      	mov	r1, r3
 8002eae:	462b      	mov	r3, r5
 8002eb0:	bfbb      	ittet	lt
 8002eb2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002eb6:	461d      	movlt	r5, r3
 8002eb8:	2300      	movge	r3, #0
 8002eba:	232d      	movlt	r3, #45	; 0x2d
 8002ebc:	700b      	strb	r3, [r1, #0]
 8002ebe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002ec0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002ec4:	4691      	mov	r9, r2
 8002ec6:	f023 0820 	bic.w	r8, r3, #32
 8002eca:	bfbc      	itt	lt
 8002ecc:	4622      	movlt	r2, r4
 8002ece:	4614      	movlt	r4, r2
 8002ed0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002ed4:	d005      	beq.n	8002ee2 <__cvt+0x42>
 8002ed6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002eda:	d100      	bne.n	8002ede <__cvt+0x3e>
 8002edc:	3601      	adds	r6, #1
 8002ede:	2102      	movs	r1, #2
 8002ee0:	e000      	b.n	8002ee4 <__cvt+0x44>
 8002ee2:	2103      	movs	r1, #3
 8002ee4:	ab03      	add	r3, sp, #12
 8002ee6:	9301      	str	r3, [sp, #4]
 8002ee8:	ab02      	add	r3, sp, #8
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	ec45 4b10 	vmov	d0, r4, r5
 8002ef0:	4653      	mov	r3, sl
 8002ef2:	4632      	mov	r2, r6
 8002ef4:	f000 fce4 	bl	80038c0 <_dtoa_r>
 8002ef8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002efc:	4607      	mov	r7, r0
 8002efe:	d102      	bne.n	8002f06 <__cvt+0x66>
 8002f00:	f019 0f01 	tst.w	r9, #1
 8002f04:	d022      	beq.n	8002f4c <__cvt+0xac>
 8002f06:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002f0a:	eb07 0906 	add.w	r9, r7, r6
 8002f0e:	d110      	bne.n	8002f32 <__cvt+0x92>
 8002f10:	783b      	ldrb	r3, [r7, #0]
 8002f12:	2b30      	cmp	r3, #48	; 0x30
 8002f14:	d10a      	bne.n	8002f2c <__cvt+0x8c>
 8002f16:	2200      	movs	r2, #0
 8002f18:	2300      	movs	r3, #0
 8002f1a:	4620      	mov	r0, r4
 8002f1c:	4629      	mov	r1, r5
 8002f1e:	f7fd fddb 	bl	8000ad8 <__aeabi_dcmpeq>
 8002f22:	b918      	cbnz	r0, 8002f2c <__cvt+0x8c>
 8002f24:	f1c6 0601 	rsb	r6, r6, #1
 8002f28:	f8ca 6000 	str.w	r6, [sl]
 8002f2c:	f8da 3000 	ldr.w	r3, [sl]
 8002f30:	4499      	add	r9, r3
 8002f32:	2200      	movs	r2, #0
 8002f34:	2300      	movs	r3, #0
 8002f36:	4620      	mov	r0, r4
 8002f38:	4629      	mov	r1, r5
 8002f3a:	f7fd fdcd 	bl	8000ad8 <__aeabi_dcmpeq>
 8002f3e:	b108      	cbz	r0, 8002f44 <__cvt+0xa4>
 8002f40:	f8cd 900c 	str.w	r9, [sp, #12]
 8002f44:	2230      	movs	r2, #48	; 0x30
 8002f46:	9b03      	ldr	r3, [sp, #12]
 8002f48:	454b      	cmp	r3, r9
 8002f4a:	d307      	bcc.n	8002f5c <__cvt+0xbc>
 8002f4c:	9b03      	ldr	r3, [sp, #12]
 8002f4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f50:	1bdb      	subs	r3, r3, r7
 8002f52:	4638      	mov	r0, r7
 8002f54:	6013      	str	r3, [r2, #0]
 8002f56:	b004      	add	sp, #16
 8002f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f5c:	1c59      	adds	r1, r3, #1
 8002f5e:	9103      	str	r1, [sp, #12]
 8002f60:	701a      	strb	r2, [r3, #0]
 8002f62:	e7f0      	b.n	8002f46 <__cvt+0xa6>

08002f64 <__exponent>:
 8002f64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f66:	4603      	mov	r3, r0
 8002f68:	2900      	cmp	r1, #0
 8002f6a:	bfb8      	it	lt
 8002f6c:	4249      	neglt	r1, r1
 8002f6e:	f803 2b02 	strb.w	r2, [r3], #2
 8002f72:	bfb4      	ite	lt
 8002f74:	222d      	movlt	r2, #45	; 0x2d
 8002f76:	222b      	movge	r2, #43	; 0x2b
 8002f78:	2909      	cmp	r1, #9
 8002f7a:	7042      	strb	r2, [r0, #1]
 8002f7c:	dd2a      	ble.n	8002fd4 <__exponent+0x70>
 8002f7e:	f10d 0407 	add.w	r4, sp, #7
 8002f82:	46a4      	mov	ip, r4
 8002f84:	270a      	movs	r7, #10
 8002f86:	46a6      	mov	lr, r4
 8002f88:	460a      	mov	r2, r1
 8002f8a:	fb91 f6f7 	sdiv	r6, r1, r7
 8002f8e:	fb07 1516 	mls	r5, r7, r6, r1
 8002f92:	3530      	adds	r5, #48	; 0x30
 8002f94:	2a63      	cmp	r2, #99	; 0x63
 8002f96:	f104 34ff 	add.w	r4, r4, #4294967295
 8002f9a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002f9e:	4631      	mov	r1, r6
 8002fa0:	dcf1      	bgt.n	8002f86 <__exponent+0x22>
 8002fa2:	3130      	adds	r1, #48	; 0x30
 8002fa4:	f1ae 0502 	sub.w	r5, lr, #2
 8002fa8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002fac:	1c44      	adds	r4, r0, #1
 8002fae:	4629      	mov	r1, r5
 8002fb0:	4561      	cmp	r1, ip
 8002fb2:	d30a      	bcc.n	8002fca <__exponent+0x66>
 8002fb4:	f10d 0209 	add.w	r2, sp, #9
 8002fb8:	eba2 020e 	sub.w	r2, r2, lr
 8002fbc:	4565      	cmp	r5, ip
 8002fbe:	bf88      	it	hi
 8002fc0:	2200      	movhi	r2, #0
 8002fc2:	4413      	add	r3, r2
 8002fc4:	1a18      	subs	r0, r3, r0
 8002fc6:	b003      	add	sp, #12
 8002fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002fce:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002fd2:	e7ed      	b.n	8002fb0 <__exponent+0x4c>
 8002fd4:	2330      	movs	r3, #48	; 0x30
 8002fd6:	3130      	adds	r1, #48	; 0x30
 8002fd8:	7083      	strb	r3, [r0, #2]
 8002fda:	70c1      	strb	r1, [r0, #3]
 8002fdc:	1d03      	adds	r3, r0, #4
 8002fde:	e7f1      	b.n	8002fc4 <__exponent+0x60>

08002fe0 <_printf_float>:
 8002fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fe4:	ed2d 8b02 	vpush	{d8}
 8002fe8:	b08d      	sub	sp, #52	; 0x34
 8002fea:	460c      	mov	r4, r1
 8002fec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002ff0:	4616      	mov	r6, r2
 8002ff2:	461f      	mov	r7, r3
 8002ff4:	4605      	mov	r5, r0
 8002ff6:	f001 fb47 	bl	8004688 <_localeconv_r>
 8002ffa:	f8d0 a000 	ldr.w	sl, [r0]
 8002ffe:	4650      	mov	r0, sl
 8003000:	f7fd f8ee 	bl	80001e0 <strlen>
 8003004:	2300      	movs	r3, #0
 8003006:	930a      	str	r3, [sp, #40]	; 0x28
 8003008:	6823      	ldr	r3, [r4, #0]
 800300a:	9305      	str	r3, [sp, #20]
 800300c:	f8d8 3000 	ldr.w	r3, [r8]
 8003010:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003014:	3307      	adds	r3, #7
 8003016:	f023 0307 	bic.w	r3, r3, #7
 800301a:	f103 0208 	add.w	r2, r3, #8
 800301e:	f8c8 2000 	str.w	r2, [r8]
 8003022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003026:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800302a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800302e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003032:	9307      	str	r3, [sp, #28]
 8003034:	f8cd 8018 	str.w	r8, [sp, #24]
 8003038:	ee08 0a10 	vmov	s16, r0
 800303c:	4b9f      	ldr	r3, [pc, #636]	; (80032bc <_printf_float+0x2dc>)
 800303e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003042:	f04f 32ff 	mov.w	r2, #4294967295
 8003046:	f7fd fd79 	bl	8000b3c <__aeabi_dcmpun>
 800304a:	bb88      	cbnz	r0, 80030b0 <_printf_float+0xd0>
 800304c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003050:	4b9a      	ldr	r3, [pc, #616]	; (80032bc <_printf_float+0x2dc>)
 8003052:	f04f 32ff 	mov.w	r2, #4294967295
 8003056:	f7fd fd53 	bl	8000b00 <__aeabi_dcmple>
 800305a:	bb48      	cbnz	r0, 80030b0 <_printf_float+0xd0>
 800305c:	2200      	movs	r2, #0
 800305e:	2300      	movs	r3, #0
 8003060:	4640      	mov	r0, r8
 8003062:	4649      	mov	r1, r9
 8003064:	f7fd fd42 	bl	8000aec <__aeabi_dcmplt>
 8003068:	b110      	cbz	r0, 8003070 <_printf_float+0x90>
 800306a:	232d      	movs	r3, #45	; 0x2d
 800306c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003070:	4b93      	ldr	r3, [pc, #588]	; (80032c0 <_printf_float+0x2e0>)
 8003072:	4894      	ldr	r0, [pc, #592]	; (80032c4 <_printf_float+0x2e4>)
 8003074:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003078:	bf94      	ite	ls
 800307a:	4698      	movls	r8, r3
 800307c:	4680      	movhi	r8, r0
 800307e:	2303      	movs	r3, #3
 8003080:	6123      	str	r3, [r4, #16]
 8003082:	9b05      	ldr	r3, [sp, #20]
 8003084:	f023 0204 	bic.w	r2, r3, #4
 8003088:	6022      	str	r2, [r4, #0]
 800308a:	f04f 0900 	mov.w	r9, #0
 800308e:	9700      	str	r7, [sp, #0]
 8003090:	4633      	mov	r3, r6
 8003092:	aa0b      	add	r2, sp, #44	; 0x2c
 8003094:	4621      	mov	r1, r4
 8003096:	4628      	mov	r0, r5
 8003098:	f000 f9d8 	bl	800344c <_printf_common>
 800309c:	3001      	adds	r0, #1
 800309e:	f040 8090 	bne.w	80031c2 <_printf_float+0x1e2>
 80030a2:	f04f 30ff 	mov.w	r0, #4294967295
 80030a6:	b00d      	add	sp, #52	; 0x34
 80030a8:	ecbd 8b02 	vpop	{d8}
 80030ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030b0:	4642      	mov	r2, r8
 80030b2:	464b      	mov	r3, r9
 80030b4:	4640      	mov	r0, r8
 80030b6:	4649      	mov	r1, r9
 80030b8:	f7fd fd40 	bl	8000b3c <__aeabi_dcmpun>
 80030bc:	b140      	cbz	r0, 80030d0 <_printf_float+0xf0>
 80030be:	464b      	mov	r3, r9
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	bfbc      	itt	lt
 80030c4:	232d      	movlt	r3, #45	; 0x2d
 80030c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80030ca:	487f      	ldr	r0, [pc, #508]	; (80032c8 <_printf_float+0x2e8>)
 80030cc:	4b7f      	ldr	r3, [pc, #508]	; (80032cc <_printf_float+0x2ec>)
 80030ce:	e7d1      	b.n	8003074 <_printf_float+0x94>
 80030d0:	6863      	ldr	r3, [r4, #4]
 80030d2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80030d6:	9206      	str	r2, [sp, #24]
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	d13f      	bne.n	800315c <_printf_float+0x17c>
 80030dc:	2306      	movs	r3, #6
 80030de:	6063      	str	r3, [r4, #4]
 80030e0:	9b05      	ldr	r3, [sp, #20]
 80030e2:	6861      	ldr	r1, [r4, #4]
 80030e4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80030e8:	2300      	movs	r3, #0
 80030ea:	9303      	str	r3, [sp, #12]
 80030ec:	ab0a      	add	r3, sp, #40	; 0x28
 80030ee:	e9cd b301 	strd	fp, r3, [sp, #4]
 80030f2:	ab09      	add	r3, sp, #36	; 0x24
 80030f4:	ec49 8b10 	vmov	d0, r8, r9
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	6022      	str	r2, [r4, #0]
 80030fc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003100:	4628      	mov	r0, r5
 8003102:	f7ff fecd 	bl	8002ea0 <__cvt>
 8003106:	9b06      	ldr	r3, [sp, #24]
 8003108:	9909      	ldr	r1, [sp, #36]	; 0x24
 800310a:	2b47      	cmp	r3, #71	; 0x47
 800310c:	4680      	mov	r8, r0
 800310e:	d108      	bne.n	8003122 <_printf_float+0x142>
 8003110:	1cc8      	adds	r0, r1, #3
 8003112:	db02      	blt.n	800311a <_printf_float+0x13a>
 8003114:	6863      	ldr	r3, [r4, #4]
 8003116:	4299      	cmp	r1, r3
 8003118:	dd41      	ble.n	800319e <_printf_float+0x1be>
 800311a:	f1ab 0b02 	sub.w	fp, fp, #2
 800311e:	fa5f fb8b 	uxtb.w	fp, fp
 8003122:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003126:	d820      	bhi.n	800316a <_printf_float+0x18a>
 8003128:	3901      	subs	r1, #1
 800312a:	465a      	mov	r2, fp
 800312c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003130:	9109      	str	r1, [sp, #36]	; 0x24
 8003132:	f7ff ff17 	bl	8002f64 <__exponent>
 8003136:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003138:	1813      	adds	r3, r2, r0
 800313a:	2a01      	cmp	r2, #1
 800313c:	4681      	mov	r9, r0
 800313e:	6123      	str	r3, [r4, #16]
 8003140:	dc02      	bgt.n	8003148 <_printf_float+0x168>
 8003142:	6822      	ldr	r2, [r4, #0]
 8003144:	07d2      	lsls	r2, r2, #31
 8003146:	d501      	bpl.n	800314c <_printf_float+0x16c>
 8003148:	3301      	adds	r3, #1
 800314a:	6123      	str	r3, [r4, #16]
 800314c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003150:	2b00      	cmp	r3, #0
 8003152:	d09c      	beq.n	800308e <_printf_float+0xae>
 8003154:	232d      	movs	r3, #45	; 0x2d
 8003156:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800315a:	e798      	b.n	800308e <_printf_float+0xae>
 800315c:	9a06      	ldr	r2, [sp, #24]
 800315e:	2a47      	cmp	r2, #71	; 0x47
 8003160:	d1be      	bne.n	80030e0 <_printf_float+0x100>
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1bc      	bne.n	80030e0 <_printf_float+0x100>
 8003166:	2301      	movs	r3, #1
 8003168:	e7b9      	b.n	80030de <_printf_float+0xfe>
 800316a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800316e:	d118      	bne.n	80031a2 <_printf_float+0x1c2>
 8003170:	2900      	cmp	r1, #0
 8003172:	6863      	ldr	r3, [r4, #4]
 8003174:	dd0b      	ble.n	800318e <_printf_float+0x1ae>
 8003176:	6121      	str	r1, [r4, #16]
 8003178:	b913      	cbnz	r3, 8003180 <_printf_float+0x1a0>
 800317a:	6822      	ldr	r2, [r4, #0]
 800317c:	07d0      	lsls	r0, r2, #31
 800317e:	d502      	bpl.n	8003186 <_printf_float+0x1a6>
 8003180:	3301      	adds	r3, #1
 8003182:	440b      	add	r3, r1
 8003184:	6123      	str	r3, [r4, #16]
 8003186:	65a1      	str	r1, [r4, #88]	; 0x58
 8003188:	f04f 0900 	mov.w	r9, #0
 800318c:	e7de      	b.n	800314c <_printf_float+0x16c>
 800318e:	b913      	cbnz	r3, 8003196 <_printf_float+0x1b6>
 8003190:	6822      	ldr	r2, [r4, #0]
 8003192:	07d2      	lsls	r2, r2, #31
 8003194:	d501      	bpl.n	800319a <_printf_float+0x1ba>
 8003196:	3302      	adds	r3, #2
 8003198:	e7f4      	b.n	8003184 <_printf_float+0x1a4>
 800319a:	2301      	movs	r3, #1
 800319c:	e7f2      	b.n	8003184 <_printf_float+0x1a4>
 800319e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80031a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031a4:	4299      	cmp	r1, r3
 80031a6:	db05      	blt.n	80031b4 <_printf_float+0x1d4>
 80031a8:	6823      	ldr	r3, [r4, #0]
 80031aa:	6121      	str	r1, [r4, #16]
 80031ac:	07d8      	lsls	r0, r3, #31
 80031ae:	d5ea      	bpl.n	8003186 <_printf_float+0x1a6>
 80031b0:	1c4b      	adds	r3, r1, #1
 80031b2:	e7e7      	b.n	8003184 <_printf_float+0x1a4>
 80031b4:	2900      	cmp	r1, #0
 80031b6:	bfd4      	ite	le
 80031b8:	f1c1 0202 	rsble	r2, r1, #2
 80031bc:	2201      	movgt	r2, #1
 80031be:	4413      	add	r3, r2
 80031c0:	e7e0      	b.n	8003184 <_printf_float+0x1a4>
 80031c2:	6823      	ldr	r3, [r4, #0]
 80031c4:	055a      	lsls	r2, r3, #21
 80031c6:	d407      	bmi.n	80031d8 <_printf_float+0x1f8>
 80031c8:	6923      	ldr	r3, [r4, #16]
 80031ca:	4642      	mov	r2, r8
 80031cc:	4631      	mov	r1, r6
 80031ce:	4628      	mov	r0, r5
 80031d0:	47b8      	blx	r7
 80031d2:	3001      	adds	r0, #1
 80031d4:	d12c      	bne.n	8003230 <_printf_float+0x250>
 80031d6:	e764      	b.n	80030a2 <_printf_float+0xc2>
 80031d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80031dc:	f240 80e0 	bls.w	80033a0 <_printf_float+0x3c0>
 80031e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80031e4:	2200      	movs	r2, #0
 80031e6:	2300      	movs	r3, #0
 80031e8:	f7fd fc76 	bl	8000ad8 <__aeabi_dcmpeq>
 80031ec:	2800      	cmp	r0, #0
 80031ee:	d034      	beq.n	800325a <_printf_float+0x27a>
 80031f0:	4a37      	ldr	r2, [pc, #220]	; (80032d0 <_printf_float+0x2f0>)
 80031f2:	2301      	movs	r3, #1
 80031f4:	4631      	mov	r1, r6
 80031f6:	4628      	mov	r0, r5
 80031f8:	47b8      	blx	r7
 80031fa:	3001      	adds	r0, #1
 80031fc:	f43f af51 	beq.w	80030a2 <_printf_float+0xc2>
 8003200:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003204:	429a      	cmp	r2, r3
 8003206:	db02      	blt.n	800320e <_printf_float+0x22e>
 8003208:	6823      	ldr	r3, [r4, #0]
 800320a:	07d8      	lsls	r0, r3, #31
 800320c:	d510      	bpl.n	8003230 <_printf_float+0x250>
 800320e:	ee18 3a10 	vmov	r3, s16
 8003212:	4652      	mov	r2, sl
 8003214:	4631      	mov	r1, r6
 8003216:	4628      	mov	r0, r5
 8003218:	47b8      	blx	r7
 800321a:	3001      	adds	r0, #1
 800321c:	f43f af41 	beq.w	80030a2 <_printf_float+0xc2>
 8003220:	f04f 0800 	mov.w	r8, #0
 8003224:	f104 091a 	add.w	r9, r4, #26
 8003228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800322a:	3b01      	subs	r3, #1
 800322c:	4543      	cmp	r3, r8
 800322e:	dc09      	bgt.n	8003244 <_printf_float+0x264>
 8003230:	6823      	ldr	r3, [r4, #0]
 8003232:	079b      	lsls	r3, r3, #30
 8003234:	f100 8105 	bmi.w	8003442 <_printf_float+0x462>
 8003238:	68e0      	ldr	r0, [r4, #12]
 800323a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800323c:	4298      	cmp	r0, r3
 800323e:	bfb8      	it	lt
 8003240:	4618      	movlt	r0, r3
 8003242:	e730      	b.n	80030a6 <_printf_float+0xc6>
 8003244:	2301      	movs	r3, #1
 8003246:	464a      	mov	r2, r9
 8003248:	4631      	mov	r1, r6
 800324a:	4628      	mov	r0, r5
 800324c:	47b8      	blx	r7
 800324e:	3001      	adds	r0, #1
 8003250:	f43f af27 	beq.w	80030a2 <_printf_float+0xc2>
 8003254:	f108 0801 	add.w	r8, r8, #1
 8003258:	e7e6      	b.n	8003228 <_printf_float+0x248>
 800325a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800325c:	2b00      	cmp	r3, #0
 800325e:	dc39      	bgt.n	80032d4 <_printf_float+0x2f4>
 8003260:	4a1b      	ldr	r2, [pc, #108]	; (80032d0 <_printf_float+0x2f0>)
 8003262:	2301      	movs	r3, #1
 8003264:	4631      	mov	r1, r6
 8003266:	4628      	mov	r0, r5
 8003268:	47b8      	blx	r7
 800326a:	3001      	adds	r0, #1
 800326c:	f43f af19 	beq.w	80030a2 <_printf_float+0xc2>
 8003270:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003274:	4313      	orrs	r3, r2
 8003276:	d102      	bne.n	800327e <_printf_float+0x29e>
 8003278:	6823      	ldr	r3, [r4, #0]
 800327a:	07d9      	lsls	r1, r3, #31
 800327c:	d5d8      	bpl.n	8003230 <_printf_float+0x250>
 800327e:	ee18 3a10 	vmov	r3, s16
 8003282:	4652      	mov	r2, sl
 8003284:	4631      	mov	r1, r6
 8003286:	4628      	mov	r0, r5
 8003288:	47b8      	blx	r7
 800328a:	3001      	adds	r0, #1
 800328c:	f43f af09 	beq.w	80030a2 <_printf_float+0xc2>
 8003290:	f04f 0900 	mov.w	r9, #0
 8003294:	f104 0a1a 	add.w	sl, r4, #26
 8003298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800329a:	425b      	negs	r3, r3
 800329c:	454b      	cmp	r3, r9
 800329e:	dc01      	bgt.n	80032a4 <_printf_float+0x2c4>
 80032a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032a2:	e792      	b.n	80031ca <_printf_float+0x1ea>
 80032a4:	2301      	movs	r3, #1
 80032a6:	4652      	mov	r2, sl
 80032a8:	4631      	mov	r1, r6
 80032aa:	4628      	mov	r0, r5
 80032ac:	47b8      	blx	r7
 80032ae:	3001      	adds	r0, #1
 80032b0:	f43f aef7 	beq.w	80030a2 <_printf_float+0xc2>
 80032b4:	f109 0901 	add.w	r9, r9, #1
 80032b8:	e7ee      	b.n	8003298 <_printf_float+0x2b8>
 80032ba:	bf00      	nop
 80032bc:	7fefffff 	.word	0x7fefffff
 80032c0:	08005938 	.word	0x08005938
 80032c4:	0800593c 	.word	0x0800593c
 80032c8:	08005944 	.word	0x08005944
 80032cc:	08005940 	.word	0x08005940
 80032d0:	08005948 	.word	0x08005948
 80032d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80032d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80032d8:	429a      	cmp	r2, r3
 80032da:	bfa8      	it	ge
 80032dc:	461a      	movge	r2, r3
 80032de:	2a00      	cmp	r2, #0
 80032e0:	4691      	mov	r9, r2
 80032e2:	dc37      	bgt.n	8003354 <_printf_float+0x374>
 80032e4:	f04f 0b00 	mov.w	fp, #0
 80032e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80032ec:	f104 021a 	add.w	r2, r4, #26
 80032f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80032f2:	9305      	str	r3, [sp, #20]
 80032f4:	eba3 0309 	sub.w	r3, r3, r9
 80032f8:	455b      	cmp	r3, fp
 80032fa:	dc33      	bgt.n	8003364 <_printf_float+0x384>
 80032fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003300:	429a      	cmp	r2, r3
 8003302:	db3b      	blt.n	800337c <_printf_float+0x39c>
 8003304:	6823      	ldr	r3, [r4, #0]
 8003306:	07da      	lsls	r2, r3, #31
 8003308:	d438      	bmi.n	800337c <_printf_float+0x39c>
 800330a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800330c:	9a05      	ldr	r2, [sp, #20]
 800330e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003310:	1a9a      	subs	r2, r3, r2
 8003312:	eba3 0901 	sub.w	r9, r3, r1
 8003316:	4591      	cmp	r9, r2
 8003318:	bfa8      	it	ge
 800331a:	4691      	movge	r9, r2
 800331c:	f1b9 0f00 	cmp.w	r9, #0
 8003320:	dc35      	bgt.n	800338e <_printf_float+0x3ae>
 8003322:	f04f 0800 	mov.w	r8, #0
 8003326:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800332a:	f104 0a1a 	add.w	sl, r4, #26
 800332e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003332:	1a9b      	subs	r3, r3, r2
 8003334:	eba3 0309 	sub.w	r3, r3, r9
 8003338:	4543      	cmp	r3, r8
 800333a:	f77f af79 	ble.w	8003230 <_printf_float+0x250>
 800333e:	2301      	movs	r3, #1
 8003340:	4652      	mov	r2, sl
 8003342:	4631      	mov	r1, r6
 8003344:	4628      	mov	r0, r5
 8003346:	47b8      	blx	r7
 8003348:	3001      	adds	r0, #1
 800334a:	f43f aeaa 	beq.w	80030a2 <_printf_float+0xc2>
 800334e:	f108 0801 	add.w	r8, r8, #1
 8003352:	e7ec      	b.n	800332e <_printf_float+0x34e>
 8003354:	4613      	mov	r3, r2
 8003356:	4631      	mov	r1, r6
 8003358:	4642      	mov	r2, r8
 800335a:	4628      	mov	r0, r5
 800335c:	47b8      	blx	r7
 800335e:	3001      	adds	r0, #1
 8003360:	d1c0      	bne.n	80032e4 <_printf_float+0x304>
 8003362:	e69e      	b.n	80030a2 <_printf_float+0xc2>
 8003364:	2301      	movs	r3, #1
 8003366:	4631      	mov	r1, r6
 8003368:	4628      	mov	r0, r5
 800336a:	9205      	str	r2, [sp, #20]
 800336c:	47b8      	blx	r7
 800336e:	3001      	adds	r0, #1
 8003370:	f43f ae97 	beq.w	80030a2 <_printf_float+0xc2>
 8003374:	9a05      	ldr	r2, [sp, #20]
 8003376:	f10b 0b01 	add.w	fp, fp, #1
 800337a:	e7b9      	b.n	80032f0 <_printf_float+0x310>
 800337c:	ee18 3a10 	vmov	r3, s16
 8003380:	4652      	mov	r2, sl
 8003382:	4631      	mov	r1, r6
 8003384:	4628      	mov	r0, r5
 8003386:	47b8      	blx	r7
 8003388:	3001      	adds	r0, #1
 800338a:	d1be      	bne.n	800330a <_printf_float+0x32a>
 800338c:	e689      	b.n	80030a2 <_printf_float+0xc2>
 800338e:	9a05      	ldr	r2, [sp, #20]
 8003390:	464b      	mov	r3, r9
 8003392:	4442      	add	r2, r8
 8003394:	4631      	mov	r1, r6
 8003396:	4628      	mov	r0, r5
 8003398:	47b8      	blx	r7
 800339a:	3001      	adds	r0, #1
 800339c:	d1c1      	bne.n	8003322 <_printf_float+0x342>
 800339e:	e680      	b.n	80030a2 <_printf_float+0xc2>
 80033a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80033a2:	2a01      	cmp	r2, #1
 80033a4:	dc01      	bgt.n	80033aa <_printf_float+0x3ca>
 80033a6:	07db      	lsls	r3, r3, #31
 80033a8:	d538      	bpl.n	800341c <_printf_float+0x43c>
 80033aa:	2301      	movs	r3, #1
 80033ac:	4642      	mov	r2, r8
 80033ae:	4631      	mov	r1, r6
 80033b0:	4628      	mov	r0, r5
 80033b2:	47b8      	blx	r7
 80033b4:	3001      	adds	r0, #1
 80033b6:	f43f ae74 	beq.w	80030a2 <_printf_float+0xc2>
 80033ba:	ee18 3a10 	vmov	r3, s16
 80033be:	4652      	mov	r2, sl
 80033c0:	4631      	mov	r1, r6
 80033c2:	4628      	mov	r0, r5
 80033c4:	47b8      	blx	r7
 80033c6:	3001      	adds	r0, #1
 80033c8:	f43f ae6b 	beq.w	80030a2 <_printf_float+0xc2>
 80033cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80033d0:	2200      	movs	r2, #0
 80033d2:	2300      	movs	r3, #0
 80033d4:	f7fd fb80 	bl	8000ad8 <__aeabi_dcmpeq>
 80033d8:	b9d8      	cbnz	r0, 8003412 <_printf_float+0x432>
 80033da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033dc:	f108 0201 	add.w	r2, r8, #1
 80033e0:	3b01      	subs	r3, #1
 80033e2:	4631      	mov	r1, r6
 80033e4:	4628      	mov	r0, r5
 80033e6:	47b8      	blx	r7
 80033e8:	3001      	adds	r0, #1
 80033ea:	d10e      	bne.n	800340a <_printf_float+0x42a>
 80033ec:	e659      	b.n	80030a2 <_printf_float+0xc2>
 80033ee:	2301      	movs	r3, #1
 80033f0:	4652      	mov	r2, sl
 80033f2:	4631      	mov	r1, r6
 80033f4:	4628      	mov	r0, r5
 80033f6:	47b8      	blx	r7
 80033f8:	3001      	adds	r0, #1
 80033fa:	f43f ae52 	beq.w	80030a2 <_printf_float+0xc2>
 80033fe:	f108 0801 	add.w	r8, r8, #1
 8003402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003404:	3b01      	subs	r3, #1
 8003406:	4543      	cmp	r3, r8
 8003408:	dcf1      	bgt.n	80033ee <_printf_float+0x40e>
 800340a:	464b      	mov	r3, r9
 800340c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003410:	e6dc      	b.n	80031cc <_printf_float+0x1ec>
 8003412:	f04f 0800 	mov.w	r8, #0
 8003416:	f104 0a1a 	add.w	sl, r4, #26
 800341a:	e7f2      	b.n	8003402 <_printf_float+0x422>
 800341c:	2301      	movs	r3, #1
 800341e:	4642      	mov	r2, r8
 8003420:	e7df      	b.n	80033e2 <_printf_float+0x402>
 8003422:	2301      	movs	r3, #1
 8003424:	464a      	mov	r2, r9
 8003426:	4631      	mov	r1, r6
 8003428:	4628      	mov	r0, r5
 800342a:	47b8      	blx	r7
 800342c:	3001      	adds	r0, #1
 800342e:	f43f ae38 	beq.w	80030a2 <_printf_float+0xc2>
 8003432:	f108 0801 	add.w	r8, r8, #1
 8003436:	68e3      	ldr	r3, [r4, #12]
 8003438:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800343a:	1a5b      	subs	r3, r3, r1
 800343c:	4543      	cmp	r3, r8
 800343e:	dcf0      	bgt.n	8003422 <_printf_float+0x442>
 8003440:	e6fa      	b.n	8003238 <_printf_float+0x258>
 8003442:	f04f 0800 	mov.w	r8, #0
 8003446:	f104 0919 	add.w	r9, r4, #25
 800344a:	e7f4      	b.n	8003436 <_printf_float+0x456>

0800344c <_printf_common>:
 800344c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003450:	4616      	mov	r6, r2
 8003452:	4699      	mov	r9, r3
 8003454:	688a      	ldr	r2, [r1, #8]
 8003456:	690b      	ldr	r3, [r1, #16]
 8003458:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800345c:	4293      	cmp	r3, r2
 800345e:	bfb8      	it	lt
 8003460:	4613      	movlt	r3, r2
 8003462:	6033      	str	r3, [r6, #0]
 8003464:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003468:	4607      	mov	r7, r0
 800346a:	460c      	mov	r4, r1
 800346c:	b10a      	cbz	r2, 8003472 <_printf_common+0x26>
 800346e:	3301      	adds	r3, #1
 8003470:	6033      	str	r3, [r6, #0]
 8003472:	6823      	ldr	r3, [r4, #0]
 8003474:	0699      	lsls	r1, r3, #26
 8003476:	bf42      	ittt	mi
 8003478:	6833      	ldrmi	r3, [r6, #0]
 800347a:	3302      	addmi	r3, #2
 800347c:	6033      	strmi	r3, [r6, #0]
 800347e:	6825      	ldr	r5, [r4, #0]
 8003480:	f015 0506 	ands.w	r5, r5, #6
 8003484:	d106      	bne.n	8003494 <_printf_common+0x48>
 8003486:	f104 0a19 	add.w	sl, r4, #25
 800348a:	68e3      	ldr	r3, [r4, #12]
 800348c:	6832      	ldr	r2, [r6, #0]
 800348e:	1a9b      	subs	r3, r3, r2
 8003490:	42ab      	cmp	r3, r5
 8003492:	dc26      	bgt.n	80034e2 <_printf_common+0x96>
 8003494:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003498:	1e13      	subs	r3, r2, #0
 800349a:	6822      	ldr	r2, [r4, #0]
 800349c:	bf18      	it	ne
 800349e:	2301      	movne	r3, #1
 80034a0:	0692      	lsls	r2, r2, #26
 80034a2:	d42b      	bmi.n	80034fc <_printf_common+0xb0>
 80034a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80034a8:	4649      	mov	r1, r9
 80034aa:	4638      	mov	r0, r7
 80034ac:	47c0      	blx	r8
 80034ae:	3001      	adds	r0, #1
 80034b0:	d01e      	beq.n	80034f0 <_printf_common+0xa4>
 80034b2:	6823      	ldr	r3, [r4, #0]
 80034b4:	68e5      	ldr	r5, [r4, #12]
 80034b6:	6832      	ldr	r2, [r6, #0]
 80034b8:	f003 0306 	and.w	r3, r3, #6
 80034bc:	2b04      	cmp	r3, #4
 80034be:	bf08      	it	eq
 80034c0:	1aad      	subeq	r5, r5, r2
 80034c2:	68a3      	ldr	r3, [r4, #8]
 80034c4:	6922      	ldr	r2, [r4, #16]
 80034c6:	bf0c      	ite	eq
 80034c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034cc:	2500      	movne	r5, #0
 80034ce:	4293      	cmp	r3, r2
 80034d0:	bfc4      	itt	gt
 80034d2:	1a9b      	subgt	r3, r3, r2
 80034d4:	18ed      	addgt	r5, r5, r3
 80034d6:	2600      	movs	r6, #0
 80034d8:	341a      	adds	r4, #26
 80034da:	42b5      	cmp	r5, r6
 80034dc:	d11a      	bne.n	8003514 <_printf_common+0xc8>
 80034de:	2000      	movs	r0, #0
 80034e0:	e008      	b.n	80034f4 <_printf_common+0xa8>
 80034e2:	2301      	movs	r3, #1
 80034e4:	4652      	mov	r2, sl
 80034e6:	4649      	mov	r1, r9
 80034e8:	4638      	mov	r0, r7
 80034ea:	47c0      	blx	r8
 80034ec:	3001      	adds	r0, #1
 80034ee:	d103      	bne.n	80034f8 <_printf_common+0xac>
 80034f0:	f04f 30ff 	mov.w	r0, #4294967295
 80034f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034f8:	3501      	adds	r5, #1
 80034fa:	e7c6      	b.n	800348a <_printf_common+0x3e>
 80034fc:	18e1      	adds	r1, r4, r3
 80034fe:	1c5a      	adds	r2, r3, #1
 8003500:	2030      	movs	r0, #48	; 0x30
 8003502:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003506:	4422      	add	r2, r4
 8003508:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800350c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003510:	3302      	adds	r3, #2
 8003512:	e7c7      	b.n	80034a4 <_printf_common+0x58>
 8003514:	2301      	movs	r3, #1
 8003516:	4622      	mov	r2, r4
 8003518:	4649      	mov	r1, r9
 800351a:	4638      	mov	r0, r7
 800351c:	47c0      	blx	r8
 800351e:	3001      	adds	r0, #1
 8003520:	d0e6      	beq.n	80034f0 <_printf_common+0xa4>
 8003522:	3601      	adds	r6, #1
 8003524:	e7d9      	b.n	80034da <_printf_common+0x8e>
	...

08003528 <_printf_i>:
 8003528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800352c:	7e0f      	ldrb	r7, [r1, #24]
 800352e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003530:	2f78      	cmp	r7, #120	; 0x78
 8003532:	4691      	mov	r9, r2
 8003534:	4680      	mov	r8, r0
 8003536:	460c      	mov	r4, r1
 8003538:	469a      	mov	sl, r3
 800353a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800353e:	d807      	bhi.n	8003550 <_printf_i+0x28>
 8003540:	2f62      	cmp	r7, #98	; 0x62
 8003542:	d80a      	bhi.n	800355a <_printf_i+0x32>
 8003544:	2f00      	cmp	r7, #0
 8003546:	f000 80d8 	beq.w	80036fa <_printf_i+0x1d2>
 800354a:	2f58      	cmp	r7, #88	; 0x58
 800354c:	f000 80a3 	beq.w	8003696 <_printf_i+0x16e>
 8003550:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003554:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003558:	e03a      	b.n	80035d0 <_printf_i+0xa8>
 800355a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800355e:	2b15      	cmp	r3, #21
 8003560:	d8f6      	bhi.n	8003550 <_printf_i+0x28>
 8003562:	a101      	add	r1, pc, #4	; (adr r1, 8003568 <_printf_i+0x40>)
 8003564:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003568:	080035c1 	.word	0x080035c1
 800356c:	080035d5 	.word	0x080035d5
 8003570:	08003551 	.word	0x08003551
 8003574:	08003551 	.word	0x08003551
 8003578:	08003551 	.word	0x08003551
 800357c:	08003551 	.word	0x08003551
 8003580:	080035d5 	.word	0x080035d5
 8003584:	08003551 	.word	0x08003551
 8003588:	08003551 	.word	0x08003551
 800358c:	08003551 	.word	0x08003551
 8003590:	08003551 	.word	0x08003551
 8003594:	080036e1 	.word	0x080036e1
 8003598:	08003605 	.word	0x08003605
 800359c:	080036c3 	.word	0x080036c3
 80035a0:	08003551 	.word	0x08003551
 80035a4:	08003551 	.word	0x08003551
 80035a8:	08003703 	.word	0x08003703
 80035ac:	08003551 	.word	0x08003551
 80035b0:	08003605 	.word	0x08003605
 80035b4:	08003551 	.word	0x08003551
 80035b8:	08003551 	.word	0x08003551
 80035bc:	080036cb 	.word	0x080036cb
 80035c0:	682b      	ldr	r3, [r5, #0]
 80035c2:	1d1a      	adds	r2, r3, #4
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	602a      	str	r2, [r5, #0]
 80035c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0a3      	b.n	800371c <_printf_i+0x1f4>
 80035d4:	6820      	ldr	r0, [r4, #0]
 80035d6:	6829      	ldr	r1, [r5, #0]
 80035d8:	0606      	lsls	r6, r0, #24
 80035da:	f101 0304 	add.w	r3, r1, #4
 80035de:	d50a      	bpl.n	80035f6 <_printf_i+0xce>
 80035e0:	680e      	ldr	r6, [r1, #0]
 80035e2:	602b      	str	r3, [r5, #0]
 80035e4:	2e00      	cmp	r6, #0
 80035e6:	da03      	bge.n	80035f0 <_printf_i+0xc8>
 80035e8:	232d      	movs	r3, #45	; 0x2d
 80035ea:	4276      	negs	r6, r6
 80035ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035f0:	485e      	ldr	r0, [pc, #376]	; (800376c <_printf_i+0x244>)
 80035f2:	230a      	movs	r3, #10
 80035f4:	e019      	b.n	800362a <_printf_i+0x102>
 80035f6:	680e      	ldr	r6, [r1, #0]
 80035f8:	602b      	str	r3, [r5, #0]
 80035fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80035fe:	bf18      	it	ne
 8003600:	b236      	sxthne	r6, r6
 8003602:	e7ef      	b.n	80035e4 <_printf_i+0xbc>
 8003604:	682b      	ldr	r3, [r5, #0]
 8003606:	6820      	ldr	r0, [r4, #0]
 8003608:	1d19      	adds	r1, r3, #4
 800360a:	6029      	str	r1, [r5, #0]
 800360c:	0601      	lsls	r1, r0, #24
 800360e:	d501      	bpl.n	8003614 <_printf_i+0xec>
 8003610:	681e      	ldr	r6, [r3, #0]
 8003612:	e002      	b.n	800361a <_printf_i+0xf2>
 8003614:	0646      	lsls	r6, r0, #25
 8003616:	d5fb      	bpl.n	8003610 <_printf_i+0xe8>
 8003618:	881e      	ldrh	r6, [r3, #0]
 800361a:	4854      	ldr	r0, [pc, #336]	; (800376c <_printf_i+0x244>)
 800361c:	2f6f      	cmp	r7, #111	; 0x6f
 800361e:	bf0c      	ite	eq
 8003620:	2308      	moveq	r3, #8
 8003622:	230a      	movne	r3, #10
 8003624:	2100      	movs	r1, #0
 8003626:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800362a:	6865      	ldr	r5, [r4, #4]
 800362c:	60a5      	str	r5, [r4, #8]
 800362e:	2d00      	cmp	r5, #0
 8003630:	bfa2      	ittt	ge
 8003632:	6821      	ldrge	r1, [r4, #0]
 8003634:	f021 0104 	bicge.w	r1, r1, #4
 8003638:	6021      	strge	r1, [r4, #0]
 800363a:	b90e      	cbnz	r6, 8003640 <_printf_i+0x118>
 800363c:	2d00      	cmp	r5, #0
 800363e:	d04d      	beq.n	80036dc <_printf_i+0x1b4>
 8003640:	4615      	mov	r5, r2
 8003642:	fbb6 f1f3 	udiv	r1, r6, r3
 8003646:	fb03 6711 	mls	r7, r3, r1, r6
 800364a:	5dc7      	ldrb	r7, [r0, r7]
 800364c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003650:	4637      	mov	r7, r6
 8003652:	42bb      	cmp	r3, r7
 8003654:	460e      	mov	r6, r1
 8003656:	d9f4      	bls.n	8003642 <_printf_i+0x11a>
 8003658:	2b08      	cmp	r3, #8
 800365a:	d10b      	bne.n	8003674 <_printf_i+0x14c>
 800365c:	6823      	ldr	r3, [r4, #0]
 800365e:	07de      	lsls	r6, r3, #31
 8003660:	d508      	bpl.n	8003674 <_printf_i+0x14c>
 8003662:	6923      	ldr	r3, [r4, #16]
 8003664:	6861      	ldr	r1, [r4, #4]
 8003666:	4299      	cmp	r1, r3
 8003668:	bfde      	ittt	le
 800366a:	2330      	movle	r3, #48	; 0x30
 800366c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003670:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003674:	1b52      	subs	r2, r2, r5
 8003676:	6122      	str	r2, [r4, #16]
 8003678:	f8cd a000 	str.w	sl, [sp]
 800367c:	464b      	mov	r3, r9
 800367e:	aa03      	add	r2, sp, #12
 8003680:	4621      	mov	r1, r4
 8003682:	4640      	mov	r0, r8
 8003684:	f7ff fee2 	bl	800344c <_printf_common>
 8003688:	3001      	adds	r0, #1
 800368a:	d14c      	bne.n	8003726 <_printf_i+0x1fe>
 800368c:	f04f 30ff 	mov.w	r0, #4294967295
 8003690:	b004      	add	sp, #16
 8003692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003696:	4835      	ldr	r0, [pc, #212]	; (800376c <_printf_i+0x244>)
 8003698:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800369c:	6829      	ldr	r1, [r5, #0]
 800369e:	6823      	ldr	r3, [r4, #0]
 80036a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80036a4:	6029      	str	r1, [r5, #0]
 80036a6:	061d      	lsls	r5, r3, #24
 80036a8:	d514      	bpl.n	80036d4 <_printf_i+0x1ac>
 80036aa:	07df      	lsls	r7, r3, #31
 80036ac:	bf44      	itt	mi
 80036ae:	f043 0320 	orrmi.w	r3, r3, #32
 80036b2:	6023      	strmi	r3, [r4, #0]
 80036b4:	b91e      	cbnz	r6, 80036be <_printf_i+0x196>
 80036b6:	6823      	ldr	r3, [r4, #0]
 80036b8:	f023 0320 	bic.w	r3, r3, #32
 80036bc:	6023      	str	r3, [r4, #0]
 80036be:	2310      	movs	r3, #16
 80036c0:	e7b0      	b.n	8003624 <_printf_i+0xfc>
 80036c2:	6823      	ldr	r3, [r4, #0]
 80036c4:	f043 0320 	orr.w	r3, r3, #32
 80036c8:	6023      	str	r3, [r4, #0]
 80036ca:	2378      	movs	r3, #120	; 0x78
 80036cc:	4828      	ldr	r0, [pc, #160]	; (8003770 <_printf_i+0x248>)
 80036ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80036d2:	e7e3      	b.n	800369c <_printf_i+0x174>
 80036d4:	0659      	lsls	r1, r3, #25
 80036d6:	bf48      	it	mi
 80036d8:	b2b6      	uxthmi	r6, r6
 80036da:	e7e6      	b.n	80036aa <_printf_i+0x182>
 80036dc:	4615      	mov	r5, r2
 80036de:	e7bb      	b.n	8003658 <_printf_i+0x130>
 80036e0:	682b      	ldr	r3, [r5, #0]
 80036e2:	6826      	ldr	r6, [r4, #0]
 80036e4:	6961      	ldr	r1, [r4, #20]
 80036e6:	1d18      	adds	r0, r3, #4
 80036e8:	6028      	str	r0, [r5, #0]
 80036ea:	0635      	lsls	r5, r6, #24
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	d501      	bpl.n	80036f4 <_printf_i+0x1cc>
 80036f0:	6019      	str	r1, [r3, #0]
 80036f2:	e002      	b.n	80036fa <_printf_i+0x1d2>
 80036f4:	0670      	lsls	r0, r6, #25
 80036f6:	d5fb      	bpl.n	80036f0 <_printf_i+0x1c8>
 80036f8:	8019      	strh	r1, [r3, #0]
 80036fa:	2300      	movs	r3, #0
 80036fc:	6123      	str	r3, [r4, #16]
 80036fe:	4615      	mov	r5, r2
 8003700:	e7ba      	b.n	8003678 <_printf_i+0x150>
 8003702:	682b      	ldr	r3, [r5, #0]
 8003704:	1d1a      	adds	r2, r3, #4
 8003706:	602a      	str	r2, [r5, #0]
 8003708:	681d      	ldr	r5, [r3, #0]
 800370a:	6862      	ldr	r2, [r4, #4]
 800370c:	2100      	movs	r1, #0
 800370e:	4628      	mov	r0, r5
 8003710:	f7fc fd6e 	bl	80001f0 <memchr>
 8003714:	b108      	cbz	r0, 800371a <_printf_i+0x1f2>
 8003716:	1b40      	subs	r0, r0, r5
 8003718:	6060      	str	r0, [r4, #4]
 800371a:	6863      	ldr	r3, [r4, #4]
 800371c:	6123      	str	r3, [r4, #16]
 800371e:	2300      	movs	r3, #0
 8003720:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003724:	e7a8      	b.n	8003678 <_printf_i+0x150>
 8003726:	6923      	ldr	r3, [r4, #16]
 8003728:	462a      	mov	r2, r5
 800372a:	4649      	mov	r1, r9
 800372c:	4640      	mov	r0, r8
 800372e:	47d0      	blx	sl
 8003730:	3001      	adds	r0, #1
 8003732:	d0ab      	beq.n	800368c <_printf_i+0x164>
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	079b      	lsls	r3, r3, #30
 8003738:	d413      	bmi.n	8003762 <_printf_i+0x23a>
 800373a:	68e0      	ldr	r0, [r4, #12]
 800373c:	9b03      	ldr	r3, [sp, #12]
 800373e:	4298      	cmp	r0, r3
 8003740:	bfb8      	it	lt
 8003742:	4618      	movlt	r0, r3
 8003744:	e7a4      	b.n	8003690 <_printf_i+0x168>
 8003746:	2301      	movs	r3, #1
 8003748:	4632      	mov	r2, r6
 800374a:	4649      	mov	r1, r9
 800374c:	4640      	mov	r0, r8
 800374e:	47d0      	blx	sl
 8003750:	3001      	adds	r0, #1
 8003752:	d09b      	beq.n	800368c <_printf_i+0x164>
 8003754:	3501      	adds	r5, #1
 8003756:	68e3      	ldr	r3, [r4, #12]
 8003758:	9903      	ldr	r1, [sp, #12]
 800375a:	1a5b      	subs	r3, r3, r1
 800375c:	42ab      	cmp	r3, r5
 800375e:	dcf2      	bgt.n	8003746 <_printf_i+0x21e>
 8003760:	e7eb      	b.n	800373a <_printf_i+0x212>
 8003762:	2500      	movs	r5, #0
 8003764:	f104 0619 	add.w	r6, r4, #25
 8003768:	e7f5      	b.n	8003756 <_printf_i+0x22e>
 800376a:	bf00      	nop
 800376c:	0800594a 	.word	0x0800594a
 8003770:	0800595b 	.word	0x0800595b

08003774 <iprintf>:
 8003774:	b40f      	push	{r0, r1, r2, r3}
 8003776:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <iprintf+0x2c>)
 8003778:	b513      	push	{r0, r1, r4, lr}
 800377a:	681c      	ldr	r4, [r3, #0]
 800377c:	b124      	cbz	r4, 8003788 <iprintf+0x14>
 800377e:	69a3      	ldr	r3, [r4, #24]
 8003780:	b913      	cbnz	r3, 8003788 <iprintf+0x14>
 8003782:	4620      	mov	r0, r4
 8003784:	f000 fee2 	bl	800454c <__sinit>
 8003788:	ab05      	add	r3, sp, #20
 800378a:	9a04      	ldr	r2, [sp, #16]
 800378c:	68a1      	ldr	r1, [r4, #8]
 800378e:	9301      	str	r3, [sp, #4]
 8003790:	4620      	mov	r0, r4
 8003792:	f001 fc3b 	bl	800500c <_vfiprintf_r>
 8003796:	b002      	add	sp, #8
 8003798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800379c:	b004      	add	sp, #16
 800379e:	4770      	bx	lr
 80037a0:	2000000c 	.word	0x2000000c

080037a4 <quorem>:
 80037a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037a8:	6903      	ldr	r3, [r0, #16]
 80037aa:	690c      	ldr	r4, [r1, #16]
 80037ac:	42a3      	cmp	r3, r4
 80037ae:	4607      	mov	r7, r0
 80037b0:	f2c0 8081 	blt.w	80038b6 <quorem+0x112>
 80037b4:	3c01      	subs	r4, #1
 80037b6:	f101 0814 	add.w	r8, r1, #20
 80037ba:	f100 0514 	add.w	r5, r0, #20
 80037be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80037c2:	9301      	str	r3, [sp, #4]
 80037c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80037c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80037cc:	3301      	adds	r3, #1
 80037ce:	429a      	cmp	r2, r3
 80037d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80037d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80037d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80037dc:	d331      	bcc.n	8003842 <quorem+0x9e>
 80037de:	f04f 0e00 	mov.w	lr, #0
 80037e2:	4640      	mov	r0, r8
 80037e4:	46ac      	mov	ip, r5
 80037e6:	46f2      	mov	sl, lr
 80037e8:	f850 2b04 	ldr.w	r2, [r0], #4
 80037ec:	b293      	uxth	r3, r2
 80037ee:	fb06 e303 	mla	r3, r6, r3, lr
 80037f2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	ebaa 0303 	sub.w	r3, sl, r3
 80037fc:	f8dc a000 	ldr.w	sl, [ip]
 8003800:	0c12      	lsrs	r2, r2, #16
 8003802:	fa13 f38a 	uxtah	r3, r3, sl
 8003806:	fb06 e202 	mla	r2, r6, r2, lr
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	9b00      	ldr	r3, [sp, #0]
 800380e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003812:	b292      	uxth	r2, r2
 8003814:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003818:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800381c:	f8bd 3000 	ldrh.w	r3, [sp]
 8003820:	4581      	cmp	r9, r0
 8003822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003826:	f84c 3b04 	str.w	r3, [ip], #4
 800382a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800382e:	d2db      	bcs.n	80037e8 <quorem+0x44>
 8003830:	f855 300b 	ldr.w	r3, [r5, fp]
 8003834:	b92b      	cbnz	r3, 8003842 <quorem+0x9e>
 8003836:	9b01      	ldr	r3, [sp, #4]
 8003838:	3b04      	subs	r3, #4
 800383a:	429d      	cmp	r5, r3
 800383c:	461a      	mov	r2, r3
 800383e:	d32e      	bcc.n	800389e <quorem+0xfa>
 8003840:	613c      	str	r4, [r7, #16]
 8003842:	4638      	mov	r0, r7
 8003844:	f001 f9c0 	bl	8004bc8 <__mcmp>
 8003848:	2800      	cmp	r0, #0
 800384a:	db24      	blt.n	8003896 <quorem+0xf2>
 800384c:	3601      	adds	r6, #1
 800384e:	4628      	mov	r0, r5
 8003850:	f04f 0c00 	mov.w	ip, #0
 8003854:	f858 2b04 	ldr.w	r2, [r8], #4
 8003858:	f8d0 e000 	ldr.w	lr, [r0]
 800385c:	b293      	uxth	r3, r2
 800385e:	ebac 0303 	sub.w	r3, ip, r3
 8003862:	0c12      	lsrs	r2, r2, #16
 8003864:	fa13 f38e 	uxtah	r3, r3, lr
 8003868:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800386c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003870:	b29b      	uxth	r3, r3
 8003872:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003876:	45c1      	cmp	r9, r8
 8003878:	f840 3b04 	str.w	r3, [r0], #4
 800387c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003880:	d2e8      	bcs.n	8003854 <quorem+0xb0>
 8003882:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003886:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800388a:	b922      	cbnz	r2, 8003896 <quorem+0xf2>
 800388c:	3b04      	subs	r3, #4
 800388e:	429d      	cmp	r5, r3
 8003890:	461a      	mov	r2, r3
 8003892:	d30a      	bcc.n	80038aa <quorem+0x106>
 8003894:	613c      	str	r4, [r7, #16]
 8003896:	4630      	mov	r0, r6
 8003898:	b003      	add	sp, #12
 800389a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800389e:	6812      	ldr	r2, [r2, #0]
 80038a0:	3b04      	subs	r3, #4
 80038a2:	2a00      	cmp	r2, #0
 80038a4:	d1cc      	bne.n	8003840 <quorem+0x9c>
 80038a6:	3c01      	subs	r4, #1
 80038a8:	e7c7      	b.n	800383a <quorem+0x96>
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	3b04      	subs	r3, #4
 80038ae:	2a00      	cmp	r2, #0
 80038b0:	d1f0      	bne.n	8003894 <quorem+0xf0>
 80038b2:	3c01      	subs	r4, #1
 80038b4:	e7eb      	b.n	800388e <quorem+0xea>
 80038b6:	2000      	movs	r0, #0
 80038b8:	e7ee      	b.n	8003898 <quorem+0xf4>
 80038ba:	0000      	movs	r0, r0
 80038bc:	0000      	movs	r0, r0
	...

080038c0 <_dtoa_r>:
 80038c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038c4:	ed2d 8b04 	vpush	{d8-d9}
 80038c8:	ec57 6b10 	vmov	r6, r7, d0
 80038cc:	b093      	sub	sp, #76	; 0x4c
 80038ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80038d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80038d4:	9106      	str	r1, [sp, #24]
 80038d6:	ee10 aa10 	vmov	sl, s0
 80038da:	4604      	mov	r4, r0
 80038dc:	9209      	str	r2, [sp, #36]	; 0x24
 80038de:	930c      	str	r3, [sp, #48]	; 0x30
 80038e0:	46bb      	mov	fp, r7
 80038e2:	b975      	cbnz	r5, 8003902 <_dtoa_r+0x42>
 80038e4:	2010      	movs	r0, #16
 80038e6:	f000 fed7 	bl	8004698 <malloc>
 80038ea:	4602      	mov	r2, r0
 80038ec:	6260      	str	r0, [r4, #36]	; 0x24
 80038ee:	b920      	cbnz	r0, 80038fa <_dtoa_r+0x3a>
 80038f0:	4ba7      	ldr	r3, [pc, #668]	; (8003b90 <_dtoa_r+0x2d0>)
 80038f2:	21ea      	movs	r1, #234	; 0xea
 80038f4:	48a7      	ldr	r0, [pc, #668]	; (8003b94 <_dtoa_r+0x2d4>)
 80038f6:	f001 fddf 	bl	80054b8 <__assert_func>
 80038fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80038fe:	6005      	str	r5, [r0, #0]
 8003900:	60c5      	str	r5, [r0, #12]
 8003902:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003904:	6819      	ldr	r1, [r3, #0]
 8003906:	b151      	cbz	r1, 800391e <_dtoa_r+0x5e>
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	604a      	str	r2, [r1, #4]
 800390c:	2301      	movs	r3, #1
 800390e:	4093      	lsls	r3, r2
 8003910:	608b      	str	r3, [r1, #8]
 8003912:	4620      	mov	r0, r4
 8003914:	f000 ff16 	bl	8004744 <_Bfree>
 8003918:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800391a:	2200      	movs	r2, #0
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	1e3b      	subs	r3, r7, #0
 8003920:	bfaa      	itet	ge
 8003922:	2300      	movge	r3, #0
 8003924:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003928:	f8c8 3000 	strge.w	r3, [r8]
 800392c:	4b9a      	ldr	r3, [pc, #616]	; (8003b98 <_dtoa_r+0x2d8>)
 800392e:	bfbc      	itt	lt
 8003930:	2201      	movlt	r2, #1
 8003932:	f8c8 2000 	strlt.w	r2, [r8]
 8003936:	ea33 030b 	bics.w	r3, r3, fp
 800393a:	d11b      	bne.n	8003974 <_dtoa_r+0xb4>
 800393c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800393e:	f242 730f 	movw	r3, #9999	; 0x270f
 8003942:	6013      	str	r3, [r2, #0]
 8003944:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003948:	4333      	orrs	r3, r6
 800394a:	f000 8592 	beq.w	8004472 <_dtoa_r+0xbb2>
 800394e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003950:	b963      	cbnz	r3, 800396c <_dtoa_r+0xac>
 8003952:	4b92      	ldr	r3, [pc, #584]	; (8003b9c <_dtoa_r+0x2dc>)
 8003954:	e022      	b.n	800399c <_dtoa_r+0xdc>
 8003956:	4b92      	ldr	r3, [pc, #584]	; (8003ba0 <_dtoa_r+0x2e0>)
 8003958:	9301      	str	r3, [sp, #4]
 800395a:	3308      	adds	r3, #8
 800395c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800395e:	6013      	str	r3, [r2, #0]
 8003960:	9801      	ldr	r0, [sp, #4]
 8003962:	b013      	add	sp, #76	; 0x4c
 8003964:	ecbd 8b04 	vpop	{d8-d9}
 8003968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800396c:	4b8b      	ldr	r3, [pc, #556]	; (8003b9c <_dtoa_r+0x2dc>)
 800396e:	9301      	str	r3, [sp, #4]
 8003970:	3303      	adds	r3, #3
 8003972:	e7f3      	b.n	800395c <_dtoa_r+0x9c>
 8003974:	2200      	movs	r2, #0
 8003976:	2300      	movs	r3, #0
 8003978:	4650      	mov	r0, sl
 800397a:	4659      	mov	r1, fp
 800397c:	f7fd f8ac 	bl	8000ad8 <__aeabi_dcmpeq>
 8003980:	ec4b ab19 	vmov	d9, sl, fp
 8003984:	4680      	mov	r8, r0
 8003986:	b158      	cbz	r0, 80039a0 <_dtoa_r+0xe0>
 8003988:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800398a:	2301      	movs	r3, #1
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 856b 	beq.w	800446c <_dtoa_r+0xbac>
 8003996:	4883      	ldr	r0, [pc, #524]	; (8003ba4 <_dtoa_r+0x2e4>)
 8003998:	6018      	str	r0, [r3, #0]
 800399a:	1e43      	subs	r3, r0, #1
 800399c:	9301      	str	r3, [sp, #4]
 800399e:	e7df      	b.n	8003960 <_dtoa_r+0xa0>
 80039a0:	ec4b ab10 	vmov	d0, sl, fp
 80039a4:	aa10      	add	r2, sp, #64	; 0x40
 80039a6:	a911      	add	r1, sp, #68	; 0x44
 80039a8:	4620      	mov	r0, r4
 80039aa:	f001 f9b3 	bl	8004d14 <__d2b>
 80039ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80039b2:	ee08 0a10 	vmov	s16, r0
 80039b6:	2d00      	cmp	r5, #0
 80039b8:	f000 8084 	beq.w	8003ac4 <_dtoa_r+0x204>
 80039bc:	ee19 3a90 	vmov	r3, s19
 80039c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80039c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80039c8:	4656      	mov	r6, sl
 80039ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80039ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80039d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80039d6:	4b74      	ldr	r3, [pc, #464]	; (8003ba8 <_dtoa_r+0x2e8>)
 80039d8:	2200      	movs	r2, #0
 80039da:	4630      	mov	r0, r6
 80039dc:	4639      	mov	r1, r7
 80039de:	f7fc fc5b 	bl	8000298 <__aeabi_dsub>
 80039e2:	a365      	add	r3, pc, #404	; (adr r3, 8003b78 <_dtoa_r+0x2b8>)
 80039e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e8:	f7fc fe0e 	bl	8000608 <__aeabi_dmul>
 80039ec:	a364      	add	r3, pc, #400	; (adr r3, 8003b80 <_dtoa_r+0x2c0>)
 80039ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f2:	f7fc fc53 	bl	800029c <__adddf3>
 80039f6:	4606      	mov	r6, r0
 80039f8:	4628      	mov	r0, r5
 80039fa:	460f      	mov	r7, r1
 80039fc:	f7fc fd9a 	bl	8000534 <__aeabi_i2d>
 8003a00:	a361      	add	r3, pc, #388	; (adr r3, 8003b88 <_dtoa_r+0x2c8>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f7fc fdff 	bl	8000608 <__aeabi_dmul>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4630      	mov	r0, r6
 8003a10:	4639      	mov	r1, r7
 8003a12:	f7fc fc43 	bl	800029c <__adddf3>
 8003a16:	4606      	mov	r6, r0
 8003a18:	460f      	mov	r7, r1
 8003a1a:	f7fd f8a5 	bl	8000b68 <__aeabi_d2iz>
 8003a1e:	2200      	movs	r2, #0
 8003a20:	9000      	str	r0, [sp, #0]
 8003a22:	2300      	movs	r3, #0
 8003a24:	4630      	mov	r0, r6
 8003a26:	4639      	mov	r1, r7
 8003a28:	f7fd f860 	bl	8000aec <__aeabi_dcmplt>
 8003a2c:	b150      	cbz	r0, 8003a44 <_dtoa_r+0x184>
 8003a2e:	9800      	ldr	r0, [sp, #0]
 8003a30:	f7fc fd80 	bl	8000534 <__aeabi_i2d>
 8003a34:	4632      	mov	r2, r6
 8003a36:	463b      	mov	r3, r7
 8003a38:	f7fd f84e 	bl	8000ad8 <__aeabi_dcmpeq>
 8003a3c:	b910      	cbnz	r0, 8003a44 <_dtoa_r+0x184>
 8003a3e:	9b00      	ldr	r3, [sp, #0]
 8003a40:	3b01      	subs	r3, #1
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	9b00      	ldr	r3, [sp, #0]
 8003a46:	2b16      	cmp	r3, #22
 8003a48:	d85a      	bhi.n	8003b00 <_dtoa_r+0x240>
 8003a4a:	9a00      	ldr	r2, [sp, #0]
 8003a4c:	4b57      	ldr	r3, [pc, #348]	; (8003bac <_dtoa_r+0x2ec>)
 8003a4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a56:	ec51 0b19 	vmov	r0, r1, d9
 8003a5a:	f7fd f847 	bl	8000aec <__aeabi_dcmplt>
 8003a5e:	2800      	cmp	r0, #0
 8003a60:	d050      	beq.n	8003b04 <_dtoa_r+0x244>
 8003a62:	9b00      	ldr	r3, [sp, #0]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8003a6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003a6e:	1b5d      	subs	r5, r3, r5
 8003a70:	1e6b      	subs	r3, r5, #1
 8003a72:	9305      	str	r3, [sp, #20]
 8003a74:	bf45      	ittet	mi
 8003a76:	f1c5 0301 	rsbmi	r3, r5, #1
 8003a7a:	9304      	strmi	r3, [sp, #16]
 8003a7c:	2300      	movpl	r3, #0
 8003a7e:	2300      	movmi	r3, #0
 8003a80:	bf4c      	ite	mi
 8003a82:	9305      	strmi	r3, [sp, #20]
 8003a84:	9304      	strpl	r3, [sp, #16]
 8003a86:	9b00      	ldr	r3, [sp, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	db3d      	blt.n	8003b08 <_dtoa_r+0x248>
 8003a8c:	9b05      	ldr	r3, [sp, #20]
 8003a8e:	9a00      	ldr	r2, [sp, #0]
 8003a90:	920a      	str	r2, [sp, #40]	; 0x28
 8003a92:	4413      	add	r3, r2
 8003a94:	9305      	str	r3, [sp, #20]
 8003a96:	2300      	movs	r3, #0
 8003a98:	9307      	str	r3, [sp, #28]
 8003a9a:	9b06      	ldr	r3, [sp, #24]
 8003a9c:	2b09      	cmp	r3, #9
 8003a9e:	f200 8089 	bhi.w	8003bb4 <_dtoa_r+0x2f4>
 8003aa2:	2b05      	cmp	r3, #5
 8003aa4:	bfc4      	itt	gt
 8003aa6:	3b04      	subgt	r3, #4
 8003aa8:	9306      	strgt	r3, [sp, #24]
 8003aaa:	9b06      	ldr	r3, [sp, #24]
 8003aac:	f1a3 0302 	sub.w	r3, r3, #2
 8003ab0:	bfcc      	ite	gt
 8003ab2:	2500      	movgt	r5, #0
 8003ab4:	2501      	movle	r5, #1
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	f200 8087 	bhi.w	8003bca <_dtoa_r+0x30a>
 8003abc:	e8df f003 	tbb	[pc, r3]
 8003ac0:	59383a2d 	.word	0x59383a2d
 8003ac4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8003ac8:	441d      	add	r5, r3
 8003aca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003ace:	2b20      	cmp	r3, #32
 8003ad0:	bfc1      	itttt	gt
 8003ad2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003ad6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003ada:	fa0b f303 	lslgt.w	r3, fp, r3
 8003ade:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003ae2:	bfda      	itte	le
 8003ae4:	f1c3 0320 	rsble	r3, r3, #32
 8003ae8:	fa06 f003 	lslle.w	r0, r6, r3
 8003aec:	4318      	orrgt	r0, r3
 8003aee:	f7fc fd11 	bl	8000514 <__aeabi_ui2d>
 8003af2:	2301      	movs	r3, #1
 8003af4:	4606      	mov	r6, r0
 8003af6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003afa:	3d01      	subs	r5, #1
 8003afc:	930e      	str	r3, [sp, #56]	; 0x38
 8003afe:	e76a      	b.n	80039d6 <_dtoa_r+0x116>
 8003b00:	2301      	movs	r3, #1
 8003b02:	e7b2      	b.n	8003a6a <_dtoa_r+0x1aa>
 8003b04:	900b      	str	r0, [sp, #44]	; 0x2c
 8003b06:	e7b1      	b.n	8003a6c <_dtoa_r+0x1ac>
 8003b08:	9b04      	ldr	r3, [sp, #16]
 8003b0a:	9a00      	ldr	r2, [sp, #0]
 8003b0c:	1a9b      	subs	r3, r3, r2
 8003b0e:	9304      	str	r3, [sp, #16]
 8003b10:	4253      	negs	r3, r2
 8003b12:	9307      	str	r3, [sp, #28]
 8003b14:	2300      	movs	r3, #0
 8003b16:	930a      	str	r3, [sp, #40]	; 0x28
 8003b18:	e7bf      	b.n	8003a9a <_dtoa_r+0x1da>
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	9308      	str	r3, [sp, #32]
 8003b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	dc55      	bgt.n	8003bd0 <_dtoa_r+0x310>
 8003b24:	2301      	movs	r3, #1
 8003b26:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	9209      	str	r2, [sp, #36]	; 0x24
 8003b2e:	e00c      	b.n	8003b4a <_dtoa_r+0x28a>
 8003b30:	2301      	movs	r3, #1
 8003b32:	e7f3      	b.n	8003b1c <_dtoa_r+0x25c>
 8003b34:	2300      	movs	r3, #0
 8003b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b38:	9308      	str	r3, [sp, #32]
 8003b3a:	9b00      	ldr	r3, [sp, #0]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	9302      	str	r3, [sp, #8]
 8003b40:	3301      	adds	r3, #1
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	9303      	str	r3, [sp, #12]
 8003b46:	bfb8      	it	lt
 8003b48:	2301      	movlt	r3, #1
 8003b4a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	6042      	str	r2, [r0, #4]
 8003b50:	2204      	movs	r2, #4
 8003b52:	f102 0614 	add.w	r6, r2, #20
 8003b56:	429e      	cmp	r6, r3
 8003b58:	6841      	ldr	r1, [r0, #4]
 8003b5a:	d93d      	bls.n	8003bd8 <_dtoa_r+0x318>
 8003b5c:	4620      	mov	r0, r4
 8003b5e:	f000 fdb1 	bl	80046c4 <_Balloc>
 8003b62:	9001      	str	r0, [sp, #4]
 8003b64:	2800      	cmp	r0, #0
 8003b66:	d13b      	bne.n	8003be0 <_dtoa_r+0x320>
 8003b68:	4b11      	ldr	r3, [pc, #68]	; (8003bb0 <_dtoa_r+0x2f0>)
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003b70:	e6c0      	b.n	80038f4 <_dtoa_r+0x34>
 8003b72:	2301      	movs	r3, #1
 8003b74:	e7df      	b.n	8003b36 <_dtoa_r+0x276>
 8003b76:	bf00      	nop
 8003b78:	636f4361 	.word	0x636f4361
 8003b7c:	3fd287a7 	.word	0x3fd287a7
 8003b80:	8b60c8b3 	.word	0x8b60c8b3
 8003b84:	3fc68a28 	.word	0x3fc68a28
 8003b88:	509f79fb 	.word	0x509f79fb
 8003b8c:	3fd34413 	.word	0x3fd34413
 8003b90:	08005979 	.word	0x08005979
 8003b94:	08005990 	.word	0x08005990
 8003b98:	7ff00000 	.word	0x7ff00000
 8003b9c:	08005975 	.word	0x08005975
 8003ba0:	0800596c 	.word	0x0800596c
 8003ba4:	08005949 	.word	0x08005949
 8003ba8:	3ff80000 	.word	0x3ff80000
 8003bac:	08005ae0 	.word	0x08005ae0
 8003bb0:	080059eb 	.word	0x080059eb
 8003bb4:	2501      	movs	r5, #1
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	9306      	str	r3, [sp, #24]
 8003bba:	9508      	str	r5, [sp, #32]
 8003bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	2312      	movs	r3, #18
 8003bc8:	e7b0      	b.n	8003b2c <_dtoa_r+0x26c>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	9308      	str	r3, [sp, #32]
 8003bce:	e7f5      	b.n	8003bbc <_dtoa_r+0x2fc>
 8003bd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bd2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003bd6:	e7b8      	b.n	8003b4a <_dtoa_r+0x28a>
 8003bd8:	3101      	adds	r1, #1
 8003bda:	6041      	str	r1, [r0, #4]
 8003bdc:	0052      	lsls	r2, r2, #1
 8003bde:	e7b8      	b.n	8003b52 <_dtoa_r+0x292>
 8003be0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003be2:	9a01      	ldr	r2, [sp, #4]
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	9b03      	ldr	r3, [sp, #12]
 8003be8:	2b0e      	cmp	r3, #14
 8003bea:	f200 809d 	bhi.w	8003d28 <_dtoa_r+0x468>
 8003bee:	2d00      	cmp	r5, #0
 8003bf0:	f000 809a 	beq.w	8003d28 <_dtoa_r+0x468>
 8003bf4:	9b00      	ldr	r3, [sp, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	dd32      	ble.n	8003c60 <_dtoa_r+0x3a0>
 8003bfa:	4ab7      	ldr	r2, [pc, #732]	; (8003ed8 <_dtoa_r+0x618>)
 8003bfc:	f003 030f 	and.w	r3, r3, #15
 8003c00:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003c04:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003c08:	9b00      	ldr	r3, [sp, #0]
 8003c0a:	05d8      	lsls	r0, r3, #23
 8003c0c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8003c10:	d516      	bpl.n	8003c40 <_dtoa_r+0x380>
 8003c12:	4bb2      	ldr	r3, [pc, #712]	; (8003edc <_dtoa_r+0x61c>)
 8003c14:	ec51 0b19 	vmov	r0, r1, d9
 8003c18:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003c1c:	f7fc fe1e 	bl	800085c <__aeabi_ddiv>
 8003c20:	f007 070f 	and.w	r7, r7, #15
 8003c24:	4682      	mov	sl, r0
 8003c26:	468b      	mov	fp, r1
 8003c28:	2503      	movs	r5, #3
 8003c2a:	4eac      	ldr	r6, [pc, #688]	; (8003edc <_dtoa_r+0x61c>)
 8003c2c:	b957      	cbnz	r7, 8003c44 <_dtoa_r+0x384>
 8003c2e:	4642      	mov	r2, r8
 8003c30:	464b      	mov	r3, r9
 8003c32:	4650      	mov	r0, sl
 8003c34:	4659      	mov	r1, fp
 8003c36:	f7fc fe11 	bl	800085c <__aeabi_ddiv>
 8003c3a:	4682      	mov	sl, r0
 8003c3c:	468b      	mov	fp, r1
 8003c3e:	e028      	b.n	8003c92 <_dtoa_r+0x3d2>
 8003c40:	2502      	movs	r5, #2
 8003c42:	e7f2      	b.n	8003c2a <_dtoa_r+0x36a>
 8003c44:	07f9      	lsls	r1, r7, #31
 8003c46:	d508      	bpl.n	8003c5a <_dtoa_r+0x39a>
 8003c48:	4640      	mov	r0, r8
 8003c4a:	4649      	mov	r1, r9
 8003c4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003c50:	f7fc fcda 	bl	8000608 <__aeabi_dmul>
 8003c54:	3501      	adds	r5, #1
 8003c56:	4680      	mov	r8, r0
 8003c58:	4689      	mov	r9, r1
 8003c5a:	107f      	asrs	r7, r7, #1
 8003c5c:	3608      	adds	r6, #8
 8003c5e:	e7e5      	b.n	8003c2c <_dtoa_r+0x36c>
 8003c60:	f000 809b 	beq.w	8003d9a <_dtoa_r+0x4da>
 8003c64:	9b00      	ldr	r3, [sp, #0]
 8003c66:	4f9d      	ldr	r7, [pc, #628]	; (8003edc <_dtoa_r+0x61c>)
 8003c68:	425e      	negs	r6, r3
 8003c6a:	4b9b      	ldr	r3, [pc, #620]	; (8003ed8 <_dtoa_r+0x618>)
 8003c6c:	f006 020f 	and.w	r2, r6, #15
 8003c70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c78:	ec51 0b19 	vmov	r0, r1, d9
 8003c7c:	f7fc fcc4 	bl	8000608 <__aeabi_dmul>
 8003c80:	1136      	asrs	r6, r6, #4
 8003c82:	4682      	mov	sl, r0
 8003c84:	468b      	mov	fp, r1
 8003c86:	2300      	movs	r3, #0
 8003c88:	2502      	movs	r5, #2
 8003c8a:	2e00      	cmp	r6, #0
 8003c8c:	d17a      	bne.n	8003d84 <_dtoa_r+0x4c4>
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1d3      	bne.n	8003c3a <_dtoa_r+0x37a>
 8003c92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	f000 8082 	beq.w	8003d9e <_dtoa_r+0x4de>
 8003c9a:	4b91      	ldr	r3, [pc, #580]	; (8003ee0 <_dtoa_r+0x620>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	4650      	mov	r0, sl
 8003ca0:	4659      	mov	r1, fp
 8003ca2:	f7fc ff23 	bl	8000aec <__aeabi_dcmplt>
 8003ca6:	2800      	cmp	r0, #0
 8003ca8:	d079      	beq.n	8003d9e <_dtoa_r+0x4de>
 8003caa:	9b03      	ldr	r3, [sp, #12]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d076      	beq.n	8003d9e <_dtoa_r+0x4de>
 8003cb0:	9b02      	ldr	r3, [sp, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	dd36      	ble.n	8003d24 <_dtoa_r+0x464>
 8003cb6:	9b00      	ldr	r3, [sp, #0]
 8003cb8:	4650      	mov	r0, sl
 8003cba:	4659      	mov	r1, fp
 8003cbc:	1e5f      	subs	r7, r3, #1
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	4b88      	ldr	r3, [pc, #544]	; (8003ee4 <_dtoa_r+0x624>)
 8003cc2:	f7fc fca1 	bl	8000608 <__aeabi_dmul>
 8003cc6:	9e02      	ldr	r6, [sp, #8]
 8003cc8:	4682      	mov	sl, r0
 8003cca:	468b      	mov	fp, r1
 8003ccc:	3501      	adds	r5, #1
 8003cce:	4628      	mov	r0, r5
 8003cd0:	f7fc fc30 	bl	8000534 <__aeabi_i2d>
 8003cd4:	4652      	mov	r2, sl
 8003cd6:	465b      	mov	r3, fp
 8003cd8:	f7fc fc96 	bl	8000608 <__aeabi_dmul>
 8003cdc:	4b82      	ldr	r3, [pc, #520]	; (8003ee8 <_dtoa_r+0x628>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f7fc fadc 	bl	800029c <__adddf3>
 8003ce4:	46d0      	mov	r8, sl
 8003ce6:	46d9      	mov	r9, fp
 8003ce8:	4682      	mov	sl, r0
 8003cea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8003cee:	2e00      	cmp	r6, #0
 8003cf0:	d158      	bne.n	8003da4 <_dtoa_r+0x4e4>
 8003cf2:	4b7e      	ldr	r3, [pc, #504]	; (8003eec <_dtoa_r+0x62c>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	4640      	mov	r0, r8
 8003cf8:	4649      	mov	r1, r9
 8003cfa:	f7fc facd 	bl	8000298 <__aeabi_dsub>
 8003cfe:	4652      	mov	r2, sl
 8003d00:	465b      	mov	r3, fp
 8003d02:	4680      	mov	r8, r0
 8003d04:	4689      	mov	r9, r1
 8003d06:	f7fc ff0f 	bl	8000b28 <__aeabi_dcmpgt>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	f040 8295 	bne.w	800423a <_dtoa_r+0x97a>
 8003d10:	4652      	mov	r2, sl
 8003d12:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8003d16:	4640      	mov	r0, r8
 8003d18:	4649      	mov	r1, r9
 8003d1a:	f7fc fee7 	bl	8000aec <__aeabi_dcmplt>
 8003d1e:	2800      	cmp	r0, #0
 8003d20:	f040 8289 	bne.w	8004236 <_dtoa_r+0x976>
 8003d24:	ec5b ab19 	vmov	sl, fp, d9
 8003d28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f2c0 8148 	blt.w	8003fc0 <_dtoa_r+0x700>
 8003d30:	9a00      	ldr	r2, [sp, #0]
 8003d32:	2a0e      	cmp	r2, #14
 8003d34:	f300 8144 	bgt.w	8003fc0 <_dtoa_r+0x700>
 8003d38:	4b67      	ldr	r3, [pc, #412]	; (8003ed8 <_dtoa_r+0x618>)
 8003d3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d3e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f280 80d5 	bge.w	8003ef4 <_dtoa_r+0x634>
 8003d4a:	9b03      	ldr	r3, [sp, #12]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f300 80d1 	bgt.w	8003ef4 <_dtoa_r+0x634>
 8003d52:	f040 826f 	bne.w	8004234 <_dtoa_r+0x974>
 8003d56:	4b65      	ldr	r3, [pc, #404]	; (8003eec <_dtoa_r+0x62c>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	4640      	mov	r0, r8
 8003d5c:	4649      	mov	r1, r9
 8003d5e:	f7fc fc53 	bl	8000608 <__aeabi_dmul>
 8003d62:	4652      	mov	r2, sl
 8003d64:	465b      	mov	r3, fp
 8003d66:	f7fc fed5 	bl	8000b14 <__aeabi_dcmpge>
 8003d6a:	9e03      	ldr	r6, [sp, #12]
 8003d6c:	4637      	mov	r7, r6
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	f040 8245 	bne.w	80041fe <_dtoa_r+0x93e>
 8003d74:	9d01      	ldr	r5, [sp, #4]
 8003d76:	2331      	movs	r3, #49	; 0x31
 8003d78:	f805 3b01 	strb.w	r3, [r5], #1
 8003d7c:	9b00      	ldr	r3, [sp, #0]
 8003d7e:	3301      	adds	r3, #1
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	e240      	b.n	8004206 <_dtoa_r+0x946>
 8003d84:	07f2      	lsls	r2, r6, #31
 8003d86:	d505      	bpl.n	8003d94 <_dtoa_r+0x4d4>
 8003d88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d8c:	f7fc fc3c 	bl	8000608 <__aeabi_dmul>
 8003d90:	3501      	adds	r5, #1
 8003d92:	2301      	movs	r3, #1
 8003d94:	1076      	asrs	r6, r6, #1
 8003d96:	3708      	adds	r7, #8
 8003d98:	e777      	b.n	8003c8a <_dtoa_r+0x3ca>
 8003d9a:	2502      	movs	r5, #2
 8003d9c:	e779      	b.n	8003c92 <_dtoa_r+0x3d2>
 8003d9e:	9f00      	ldr	r7, [sp, #0]
 8003da0:	9e03      	ldr	r6, [sp, #12]
 8003da2:	e794      	b.n	8003cce <_dtoa_r+0x40e>
 8003da4:	9901      	ldr	r1, [sp, #4]
 8003da6:	4b4c      	ldr	r3, [pc, #304]	; (8003ed8 <_dtoa_r+0x618>)
 8003da8:	4431      	add	r1, r6
 8003daa:	910d      	str	r1, [sp, #52]	; 0x34
 8003dac:	9908      	ldr	r1, [sp, #32]
 8003dae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003db2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003db6:	2900      	cmp	r1, #0
 8003db8:	d043      	beq.n	8003e42 <_dtoa_r+0x582>
 8003dba:	494d      	ldr	r1, [pc, #308]	; (8003ef0 <_dtoa_r+0x630>)
 8003dbc:	2000      	movs	r0, #0
 8003dbe:	f7fc fd4d 	bl	800085c <__aeabi_ddiv>
 8003dc2:	4652      	mov	r2, sl
 8003dc4:	465b      	mov	r3, fp
 8003dc6:	f7fc fa67 	bl	8000298 <__aeabi_dsub>
 8003dca:	9d01      	ldr	r5, [sp, #4]
 8003dcc:	4682      	mov	sl, r0
 8003dce:	468b      	mov	fp, r1
 8003dd0:	4649      	mov	r1, r9
 8003dd2:	4640      	mov	r0, r8
 8003dd4:	f7fc fec8 	bl	8000b68 <__aeabi_d2iz>
 8003dd8:	4606      	mov	r6, r0
 8003dda:	f7fc fbab 	bl	8000534 <__aeabi_i2d>
 8003dde:	4602      	mov	r2, r0
 8003de0:	460b      	mov	r3, r1
 8003de2:	4640      	mov	r0, r8
 8003de4:	4649      	mov	r1, r9
 8003de6:	f7fc fa57 	bl	8000298 <__aeabi_dsub>
 8003dea:	3630      	adds	r6, #48	; 0x30
 8003dec:	f805 6b01 	strb.w	r6, [r5], #1
 8003df0:	4652      	mov	r2, sl
 8003df2:	465b      	mov	r3, fp
 8003df4:	4680      	mov	r8, r0
 8003df6:	4689      	mov	r9, r1
 8003df8:	f7fc fe78 	bl	8000aec <__aeabi_dcmplt>
 8003dfc:	2800      	cmp	r0, #0
 8003dfe:	d163      	bne.n	8003ec8 <_dtoa_r+0x608>
 8003e00:	4642      	mov	r2, r8
 8003e02:	464b      	mov	r3, r9
 8003e04:	4936      	ldr	r1, [pc, #216]	; (8003ee0 <_dtoa_r+0x620>)
 8003e06:	2000      	movs	r0, #0
 8003e08:	f7fc fa46 	bl	8000298 <__aeabi_dsub>
 8003e0c:	4652      	mov	r2, sl
 8003e0e:	465b      	mov	r3, fp
 8003e10:	f7fc fe6c 	bl	8000aec <__aeabi_dcmplt>
 8003e14:	2800      	cmp	r0, #0
 8003e16:	f040 80b5 	bne.w	8003f84 <_dtoa_r+0x6c4>
 8003e1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e1c:	429d      	cmp	r5, r3
 8003e1e:	d081      	beq.n	8003d24 <_dtoa_r+0x464>
 8003e20:	4b30      	ldr	r3, [pc, #192]	; (8003ee4 <_dtoa_r+0x624>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	4650      	mov	r0, sl
 8003e26:	4659      	mov	r1, fp
 8003e28:	f7fc fbee 	bl	8000608 <__aeabi_dmul>
 8003e2c:	4b2d      	ldr	r3, [pc, #180]	; (8003ee4 <_dtoa_r+0x624>)
 8003e2e:	4682      	mov	sl, r0
 8003e30:	468b      	mov	fp, r1
 8003e32:	4640      	mov	r0, r8
 8003e34:	4649      	mov	r1, r9
 8003e36:	2200      	movs	r2, #0
 8003e38:	f7fc fbe6 	bl	8000608 <__aeabi_dmul>
 8003e3c:	4680      	mov	r8, r0
 8003e3e:	4689      	mov	r9, r1
 8003e40:	e7c6      	b.n	8003dd0 <_dtoa_r+0x510>
 8003e42:	4650      	mov	r0, sl
 8003e44:	4659      	mov	r1, fp
 8003e46:	f7fc fbdf 	bl	8000608 <__aeabi_dmul>
 8003e4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e4c:	9d01      	ldr	r5, [sp, #4]
 8003e4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003e50:	4682      	mov	sl, r0
 8003e52:	468b      	mov	fp, r1
 8003e54:	4649      	mov	r1, r9
 8003e56:	4640      	mov	r0, r8
 8003e58:	f7fc fe86 	bl	8000b68 <__aeabi_d2iz>
 8003e5c:	4606      	mov	r6, r0
 8003e5e:	f7fc fb69 	bl	8000534 <__aeabi_i2d>
 8003e62:	3630      	adds	r6, #48	; 0x30
 8003e64:	4602      	mov	r2, r0
 8003e66:	460b      	mov	r3, r1
 8003e68:	4640      	mov	r0, r8
 8003e6a:	4649      	mov	r1, r9
 8003e6c:	f7fc fa14 	bl	8000298 <__aeabi_dsub>
 8003e70:	f805 6b01 	strb.w	r6, [r5], #1
 8003e74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e76:	429d      	cmp	r5, r3
 8003e78:	4680      	mov	r8, r0
 8003e7a:	4689      	mov	r9, r1
 8003e7c:	f04f 0200 	mov.w	r2, #0
 8003e80:	d124      	bne.n	8003ecc <_dtoa_r+0x60c>
 8003e82:	4b1b      	ldr	r3, [pc, #108]	; (8003ef0 <_dtoa_r+0x630>)
 8003e84:	4650      	mov	r0, sl
 8003e86:	4659      	mov	r1, fp
 8003e88:	f7fc fa08 	bl	800029c <__adddf3>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	4640      	mov	r0, r8
 8003e92:	4649      	mov	r1, r9
 8003e94:	f7fc fe48 	bl	8000b28 <__aeabi_dcmpgt>
 8003e98:	2800      	cmp	r0, #0
 8003e9a:	d173      	bne.n	8003f84 <_dtoa_r+0x6c4>
 8003e9c:	4652      	mov	r2, sl
 8003e9e:	465b      	mov	r3, fp
 8003ea0:	4913      	ldr	r1, [pc, #76]	; (8003ef0 <_dtoa_r+0x630>)
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	f7fc f9f8 	bl	8000298 <__aeabi_dsub>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	460b      	mov	r3, r1
 8003eac:	4640      	mov	r0, r8
 8003eae:	4649      	mov	r1, r9
 8003eb0:	f7fc fe1c 	bl	8000aec <__aeabi_dcmplt>
 8003eb4:	2800      	cmp	r0, #0
 8003eb6:	f43f af35 	beq.w	8003d24 <_dtoa_r+0x464>
 8003eba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8003ebc:	1e6b      	subs	r3, r5, #1
 8003ebe:	930f      	str	r3, [sp, #60]	; 0x3c
 8003ec0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003ec4:	2b30      	cmp	r3, #48	; 0x30
 8003ec6:	d0f8      	beq.n	8003eba <_dtoa_r+0x5fa>
 8003ec8:	9700      	str	r7, [sp, #0]
 8003eca:	e049      	b.n	8003f60 <_dtoa_r+0x6a0>
 8003ecc:	4b05      	ldr	r3, [pc, #20]	; (8003ee4 <_dtoa_r+0x624>)
 8003ece:	f7fc fb9b 	bl	8000608 <__aeabi_dmul>
 8003ed2:	4680      	mov	r8, r0
 8003ed4:	4689      	mov	r9, r1
 8003ed6:	e7bd      	b.n	8003e54 <_dtoa_r+0x594>
 8003ed8:	08005ae0 	.word	0x08005ae0
 8003edc:	08005ab8 	.word	0x08005ab8
 8003ee0:	3ff00000 	.word	0x3ff00000
 8003ee4:	40240000 	.word	0x40240000
 8003ee8:	401c0000 	.word	0x401c0000
 8003eec:	40140000 	.word	0x40140000
 8003ef0:	3fe00000 	.word	0x3fe00000
 8003ef4:	9d01      	ldr	r5, [sp, #4]
 8003ef6:	4656      	mov	r6, sl
 8003ef8:	465f      	mov	r7, fp
 8003efa:	4642      	mov	r2, r8
 8003efc:	464b      	mov	r3, r9
 8003efe:	4630      	mov	r0, r6
 8003f00:	4639      	mov	r1, r7
 8003f02:	f7fc fcab 	bl	800085c <__aeabi_ddiv>
 8003f06:	f7fc fe2f 	bl	8000b68 <__aeabi_d2iz>
 8003f0a:	4682      	mov	sl, r0
 8003f0c:	f7fc fb12 	bl	8000534 <__aeabi_i2d>
 8003f10:	4642      	mov	r2, r8
 8003f12:	464b      	mov	r3, r9
 8003f14:	f7fc fb78 	bl	8000608 <__aeabi_dmul>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4630      	mov	r0, r6
 8003f1e:	4639      	mov	r1, r7
 8003f20:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8003f24:	f7fc f9b8 	bl	8000298 <__aeabi_dsub>
 8003f28:	f805 6b01 	strb.w	r6, [r5], #1
 8003f2c:	9e01      	ldr	r6, [sp, #4]
 8003f2e:	9f03      	ldr	r7, [sp, #12]
 8003f30:	1bae      	subs	r6, r5, r6
 8003f32:	42b7      	cmp	r7, r6
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	d135      	bne.n	8003fa6 <_dtoa_r+0x6e6>
 8003f3a:	f7fc f9af 	bl	800029c <__adddf3>
 8003f3e:	4642      	mov	r2, r8
 8003f40:	464b      	mov	r3, r9
 8003f42:	4606      	mov	r6, r0
 8003f44:	460f      	mov	r7, r1
 8003f46:	f7fc fdef 	bl	8000b28 <__aeabi_dcmpgt>
 8003f4a:	b9d0      	cbnz	r0, 8003f82 <_dtoa_r+0x6c2>
 8003f4c:	4642      	mov	r2, r8
 8003f4e:	464b      	mov	r3, r9
 8003f50:	4630      	mov	r0, r6
 8003f52:	4639      	mov	r1, r7
 8003f54:	f7fc fdc0 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f58:	b110      	cbz	r0, 8003f60 <_dtoa_r+0x6a0>
 8003f5a:	f01a 0f01 	tst.w	sl, #1
 8003f5e:	d110      	bne.n	8003f82 <_dtoa_r+0x6c2>
 8003f60:	4620      	mov	r0, r4
 8003f62:	ee18 1a10 	vmov	r1, s16
 8003f66:	f000 fbed 	bl	8004744 <_Bfree>
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	9800      	ldr	r0, [sp, #0]
 8003f6e:	702b      	strb	r3, [r5, #0]
 8003f70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003f72:	3001      	adds	r0, #1
 8003f74:	6018      	str	r0, [r3, #0]
 8003f76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f43f acf1 	beq.w	8003960 <_dtoa_r+0xa0>
 8003f7e:	601d      	str	r5, [r3, #0]
 8003f80:	e4ee      	b.n	8003960 <_dtoa_r+0xa0>
 8003f82:	9f00      	ldr	r7, [sp, #0]
 8003f84:	462b      	mov	r3, r5
 8003f86:	461d      	mov	r5, r3
 8003f88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003f8c:	2a39      	cmp	r2, #57	; 0x39
 8003f8e:	d106      	bne.n	8003f9e <_dtoa_r+0x6de>
 8003f90:	9a01      	ldr	r2, [sp, #4]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d1f7      	bne.n	8003f86 <_dtoa_r+0x6c6>
 8003f96:	9901      	ldr	r1, [sp, #4]
 8003f98:	2230      	movs	r2, #48	; 0x30
 8003f9a:	3701      	adds	r7, #1
 8003f9c:	700a      	strb	r2, [r1, #0]
 8003f9e:	781a      	ldrb	r2, [r3, #0]
 8003fa0:	3201      	adds	r2, #1
 8003fa2:	701a      	strb	r2, [r3, #0]
 8003fa4:	e790      	b.n	8003ec8 <_dtoa_r+0x608>
 8003fa6:	4ba6      	ldr	r3, [pc, #664]	; (8004240 <_dtoa_r+0x980>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f7fc fb2d 	bl	8000608 <__aeabi_dmul>
 8003fae:	2200      	movs	r2, #0
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	4606      	mov	r6, r0
 8003fb4:	460f      	mov	r7, r1
 8003fb6:	f7fc fd8f 	bl	8000ad8 <__aeabi_dcmpeq>
 8003fba:	2800      	cmp	r0, #0
 8003fbc:	d09d      	beq.n	8003efa <_dtoa_r+0x63a>
 8003fbe:	e7cf      	b.n	8003f60 <_dtoa_r+0x6a0>
 8003fc0:	9a08      	ldr	r2, [sp, #32]
 8003fc2:	2a00      	cmp	r2, #0
 8003fc4:	f000 80d7 	beq.w	8004176 <_dtoa_r+0x8b6>
 8003fc8:	9a06      	ldr	r2, [sp, #24]
 8003fca:	2a01      	cmp	r2, #1
 8003fcc:	f300 80ba 	bgt.w	8004144 <_dtoa_r+0x884>
 8003fd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003fd2:	2a00      	cmp	r2, #0
 8003fd4:	f000 80b2 	beq.w	800413c <_dtoa_r+0x87c>
 8003fd8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003fdc:	9e07      	ldr	r6, [sp, #28]
 8003fde:	9d04      	ldr	r5, [sp, #16]
 8003fe0:	9a04      	ldr	r2, [sp, #16]
 8003fe2:	441a      	add	r2, r3
 8003fe4:	9204      	str	r2, [sp, #16]
 8003fe6:	9a05      	ldr	r2, [sp, #20]
 8003fe8:	2101      	movs	r1, #1
 8003fea:	441a      	add	r2, r3
 8003fec:	4620      	mov	r0, r4
 8003fee:	9205      	str	r2, [sp, #20]
 8003ff0:	f000 fc60 	bl	80048b4 <__i2b>
 8003ff4:	4607      	mov	r7, r0
 8003ff6:	2d00      	cmp	r5, #0
 8003ff8:	dd0c      	ble.n	8004014 <_dtoa_r+0x754>
 8003ffa:	9b05      	ldr	r3, [sp, #20]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	dd09      	ble.n	8004014 <_dtoa_r+0x754>
 8004000:	42ab      	cmp	r3, r5
 8004002:	9a04      	ldr	r2, [sp, #16]
 8004004:	bfa8      	it	ge
 8004006:	462b      	movge	r3, r5
 8004008:	1ad2      	subs	r2, r2, r3
 800400a:	9204      	str	r2, [sp, #16]
 800400c:	9a05      	ldr	r2, [sp, #20]
 800400e:	1aed      	subs	r5, r5, r3
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	9305      	str	r3, [sp, #20]
 8004014:	9b07      	ldr	r3, [sp, #28]
 8004016:	b31b      	cbz	r3, 8004060 <_dtoa_r+0x7a0>
 8004018:	9b08      	ldr	r3, [sp, #32]
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 80af 	beq.w	800417e <_dtoa_r+0x8be>
 8004020:	2e00      	cmp	r6, #0
 8004022:	dd13      	ble.n	800404c <_dtoa_r+0x78c>
 8004024:	4639      	mov	r1, r7
 8004026:	4632      	mov	r2, r6
 8004028:	4620      	mov	r0, r4
 800402a:	f000 fd03 	bl	8004a34 <__pow5mult>
 800402e:	ee18 2a10 	vmov	r2, s16
 8004032:	4601      	mov	r1, r0
 8004034:	4607      	mov	r7, r0
 8004036:	4620      	mov	r0, r4
 8004038:	f000 fc52 	bl	80048e0 <__multiply>
 800403c:	ee18 1a10 	vmov	r1, s16
 8004040:	4680      	mov	r8, r0
 8004042:	4620      	mov	r0, r4
 8004044:	f000 fb7e 	bl	8004744 <_Bfree>
 8004048:	ee08 8a10 	vmov	s16, r8
 800404c:	9b07      	ldr	r3, [sp, #28]
 800404e:	1b9a      	subs	r2, r3, r6
 8004050:	d006      	beq.n	8004060 <_dtoa_r+0x7a0>
 8004052:	ee18 1a10 	vmov	r1, s16
 8004056:	4620      	mov	r0, r4
 8004058:	f000 fcec 	bl	8004a34 <__pow5mult>
 800405c:	ee08 0a10 	vmov	s16, r0
 8004060:	2101      	movs	r1, #1
 8004062:	4620      	mov	r0, r4
 8004064:	f000 fc26 	bl	80048b4 <__i2b>
 8004068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800406a:	2b00      	cmp	r3, #0
 800406c:	4606      	mov	r6, r0
 800406e:	f340 8088 	ble.w	8004182 <_dtoa_r+0x8c2>
 8004072:	461a      	mov	r2, r3
 8004074:	4601      	mov	r1, r0
 8004076:	4620      	mov	r0, r4
 8004078:	f000 fcdc 	bl	8004a34 <__pow5mult>
 800407c:	9b06      	ldr	r3, [sp, #24]
 800407e:	2b01      	cmp	r3, #1
 8004080:	4606      	mov	r6, r0
 8004082:	f340 8081 	ble.w	8004188 <_dtoa_r+0x8c8>
 8004086:	f04f 0800 	mov.w	r8, #0
 800408a:	6933      	ldr	r3, [r6, #16]
 800408c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004090:	6918      	ldr	r0, [r3, #16]
 8004092:	f000 fbbf 	bl	8004814 <__hi0bits>
 8004096:	f1c0 0020 	rsb	r0, r0, #32
 800409a:	9b05      	ldr	r3, [sp, #20]
 800409c:	4418      	add	r0, r3
 800409e:	f010 001f 	ands.w	r0, r0, #31
 80040a2:	f000 8092 	beq.w	80041ca <_dtoa_r+0x90a>
 80040a6:	f1c0 0320 	rsb	r3, r0, #32
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	f340 808a 	ble.w	80041c4 <_dtoa_r+0x904>
 80040b0:	f1c0 001c 	rsb	r0, r0, #28
 80040b4:	9b04      	ldr	r3, [sp, #16]
 80040b6:	4403      	add	r3, r0
 80040b8:	9304      	str	r3, [sp, #16]
 80040ba:	9b05      	ldr	r3, [sp, #20]
 80040bc:	4403      	add	r3, r0
 80040be:	4405      	add	r5, r0
 80040c0:	9305      	str	r3, [sp, #20]
 80040c2:	9b04      	ldr	r3, [sp, #16]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	dd07      	ble.n	80040d8 <_dtoa_r+0x818>
 80040c8:	ee18 1a10 	vmov	r1, s16
 80040cc:	461a      	mov	r2, r3
 80040ce:	4620      	mov	r0, r4
 80040d0:	f000 fd0a 	bl	8004ae8 <__lshift>
 80040d4:	ee08 0a10 	vmov	s16, r0
 80040d8:	9b05      	ldr	r3, [sp, #20]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	dd05      	ble.n	80040ea <_dtoa_r+0x82a>
 80040de:	4631      	mov	r1, r6
 80040e0:	461a      	mov	r2, r3
 80040e2:	4620      	mov	r0, r4
 80040e4:	f000 fd00 	bl	8004ae8 <__lshift>
 80040e8:	4606      	mov	r6, r0
 80040ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d06e      	beq.n	80041ce <_dtoa_r+0x90e>
 80040f0:	ee18 0a10 	vmov	r0, s16
 80040f4:	4631      	mov	r1, r6
 80040f6:	f000 fd67 	bl	8004bc8 <__mcmp>
 80040fa:	2800      	cmp	r0, #0
 80040fc:	da67      	bge.n	80041ce <_dtoa_r+0x90e>
 80040fe:	9b00      	ldr	r3, [sp, #0]
 8004100:	3b01      	subs	r3, #1
 8004102:	ee18 1a10 	vmov	r1, s16
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	220a      	movs	r2, #10
 800410a:	2300      	movs	r3, #0
 800410c:	4620      	mov	r0, r4
 800410e:	f000 fb3b 	bl	8004788 <__multadd>
 8004112:	9b08      	ldr	r3, [sp, #32]
 8004114:	ee08 0a10 	vmov	s16, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 81b1 	beq.w	8004480 <_dtoa_r+0xbc0>
 800411e:	2300      	movs	r3, #0
 8004120:	4639      	mov	r1, r7
 8004122:	220a      	movs	r2, #10
 8004124:	4620      	mov	r0, r4
 8004126:	f000 fb2f 	bl	8004788 <__multadd>
 800412a:	9b02      	ldr	r3, [sp, #8]
 800412c:	2b00      	cmp	r3, #0
 800412e:	4607      	mov	r7, r0
 8004130:	f300 808e 	bgt.w	8004250 <_dtoa_r+0x990>
 8004134:	9b06      	ldr	r3, [sp, #24]
 8004136:	2b02      	cmp	r3, #2
 8004138:	dc51      	bgt.n	80041de <_dtoa_r+0x91e>
 800413a:	e089      	b.n	8004250 <_dtoa_r+0x990>
 800413c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800413e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004142:	e74b      	b.n	8003fdc <_dtoa_r+0x71c>
 8004144:	9b03      	ldr	r3, [sp, #12]
 8004146:	1e5e      	subs	r6, r3, #1
 8004148:	9b07      	ldr	r3, [sp, #28]
 800414a:	42b3      	cmp	r3, r6
 800414c:	bfbf      	itttt	lt
 800414e:	9b07      	ldrlt	r3, [sp, #28]
 8004150:	9607      	strlt	r6, [sp, #28]
 8004152:	1af2      	sublt	r2, r6, r3
 8004154:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004156:	bfb6      	itet	lt
 8004158:	189b      	addlt	r3, r3, r2
 800415a:	1b9e      	subge	r6, r3, r6
 800415c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800415e:	9b03      	ldr	r3, [sp, #12]
 8004160:	bfb8      	it	lt
 8004162:	2600      	movlt	r6, #0
 8004164:	2b00      	cmp	r3, #0
 8004166:	bfb7      	itett	lt
 8004168:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800416c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8004170:	1a9d      	sublt	r5, r3, r2
 8004172:	2300      	movlt	r3, #0
 8004174:	e734      	b.n	8003fe0 <_dtoa_r+0x720>
 8004176:	9e07      	ldr	r6, [sp, #28]
 8004178:	9d04      	ldr	r5, [sp, #16]
 800417a:	9f08      	ldr	r7, [sp, #32]
 800417c:	e73b      	b.n	8003ff6 <_dtoa_r+0x736>
 800417e:	9a07      	ldr	r2, [sp, #28]
 8004180:	e767      	b.n	8004052 <_dtoa_r+0x792>
 8004182:	9b06      	ldr	r3, [sp, #24]
 8004184:	2b01      	cmp	r3, #1
 8004186:	dc18      	bgt.n	80041ba <_dtoa_r+0x8fa>
 8004188:	f1ba 0f00 	cmp.w	sl, #0
 800418c:	d115      	bne.n	80041ba <_dtoa_r+0x8fa>
 800418e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004192:	b993      	cbnz	r3, 80041ba <_dtoa_r+0x8fa>
 8004194:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004198:	0d1b      	lsrs	r3, r3, #20
 800419a:	051b      	lsls	r3, r3, #20
 800419c:	b183      	cbz	r3, 80041c0 <_dtoa_r+0x900>
 800419e:	9b04      	ldr	r3, [sp, #16]
 80041a0:	3301      	adds	r3, #1
 80041a2:	9304      	str	r3, [sp, #16]
 80041a4:	9b05      	ldr	r3, [sp, #20]
 80041a6:	3301      	adds	r3, #1
 80041a8:	9305      	str	r3, [sp, #20]
 80041aa:	f04f 0801 	mov.w	r8, #1
 80041ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f47f af6a 	bne.w	800408a <_dtoa_r+0x7ca>
 80041b6:	2001      	movs	r0, #1
 80041b8:	e76f      	b.n	800409a <_dtoa_r+0x7da>
 80041ba:	f04f 0800 	mov.w	r8, #0
 80041be:	e7f6      	b.n	80041ae <_dtoa_r+0x8ee>
 80041c0:	4698      	mov	r8, r3
 80041c2:	e7f4      	b.n	80041ae <_dtoa_r+0x8ee>
 80041c4:	f43f af7d 	beq.w	80040c2 <_dtoa_r+0x802>
 80041c8:	4618      	mov	r0, r3
 80041ca:	301c      	adds	r0, #28
 80041cc:	e772      	b.n	80040b4 <_dtoa_r+0x7f4>
 80041ce:	9b03      	ldr	r3, [sp, #12]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	dc37      	bgt.n	8004244 <_dtoa_r+0x984>
 80041d4:	9b06      	ldr	r3, [sp, #24]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	dd34      	ble.n	8004244 <_dtoa_r+0x984>
 80041da:	9b03      	ldr	r3, [sp, #12]
 80041dc:	9302      	str	r3, [sp, #8]
 80041de:	9b02      	ldr	r3, [sp, #8]
 80041e0:	b96b      	cbnz	r3, 80041fe <_dtoa_r+0x93e>
 80041e2:	4631      	mov	r1, r6
 80041e4:	2205      	movs	r2, #5
 80041e6:	4620      	mov	r0, r4
 80041e8:	f000 face 	bl	8004788 <__multadd>
 80041ec:	4601      	mov	r1, r0
 80041ee:	4606      	mov	r6, r0
 80041f0:	ee18 0a10 	vmov	r0, s16
 80041f4:	f000 fce8 	bl	8004bc8 <__mcmp>
 80041f8:	2800      	cmp	r0, #0
 80041fa:	f73f adbb 	bgt.w	8003d74 <_dtoa_r+0x4b4>
 80041fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004200:	9d01      	ldr	r5, [sp, #4]
 8004202:	43db      	mvns	r3, r3
 8004204:	9300      	str	r3, [sp, #0]
 8004206:	f04f 0800 	mov.w	r8, #0
 800420a:	4631      	mov	r1, r6
 800420c:	4620      	mov	r0, r4
 800420e:	f000 fa99 	bl	8004744 <_Bfree>
 8004212:	2f00      	cmp	r7, #0
 8004214:	f43f aea4 	beq.w	8003f60 <_dtoa_r+0x6a0>
 8004218:	f1b8 0f00 	cmp.w	r8, #0
 800421c:	d005      	beq.n	800422a <_dtoa_r+0x96a>
 800421e:	45b8      	cmp	r8, r7
 8004220:	d003      	beq.n	800422a <_dtoa_r+0x96a>
 8004222:	4641      	mov	r1, r8
 8004224:	4620      	mov	r0, r4
 8004226:	f000 fa8d 	bl	8004744 <_Bfree>
 800422a:	4639      	mov	r1, r7
 800422c:	4620      	mov	r0, r4
 800422e:	f000 fa89 	bl	8004744 <_Bfree>
 8004232:	e695      	b.n	8003f60 <_dtoa_r+0x6a0>
 8004234:	2600      	movs	r6, #0
 8004236:	4637      	mov	r7, r6
 8004238:	e7e1      	b.n	80041fe <_dtoa_r+0x93e>
 800423a:	9700      	str	r7, [sp, #0]
 800423c:	4637      	mov	r7, r6
 800423e:	e599      	b.n	8003d74 <_dtoa_r+0x4b4>
 8004240:	40240000 	.word	0x40240000
 8004244:	9b08      	ldr	r3, [sp, #32]
 8004246:	2b00      	cmp	r3, #0
 8004248:	f000 80ca 	beq.w	80043e0 <_dtoa_r+0xb20>
 800424c:	9b03      	ldr	r3, [sp, #12]
 800424e:	9302      	str	r3, [sp, #8]
 8004250:	2d00      	cmp	r5, #0
 8004252:	dd05      	ble.n	8004260 <_dtoa_r+0x9a0>
 8004254:	4639      	mov	r1, r7
 8004256:	462a      	mov	r2, r5
 8004258:	4620      	mov	r0, r4
 800425a:	f000 fc45 	bl	8004ae8 <__lshift>
 800425e:	4607      	mov	r7, r0
 8004260:	f1b8 0f00 	cmp.w	r8, #0
 8004264:	d05b      	beq.n	800431e <_dtoa_r+0xa5e>
 8004266:	6879      	ldr	r1, [r7, #4]
 8004268:	4620      	mov	r0, r4
 800426a:	f000 fa2b 	bl	80046c4 <_Balloc>
 800426e:	4605      	mov	r5, r0
 8004270:	b928      	cbnz	r0, 800427e <_dtoa_r+0x9be>
 8004272:	4b87      	ldr	r3, [pc, #540]	; (8004490 <_dtoa_r+0xbd0>)
 8004274:	4602      	mov	r2, r0
 8004276:	f240 21ea 	movw	r1, #746	; 0x2ea
 800427a:	f7ff bb3b 	b.w	80038f4 <_dtoa_r+0x34>
 800427e:	693a      	ldr	r2, [r7, #16]
 8004280:	3202      	adds	r2, #2
 8004282:	0092      	lsls	r2, r2, #2
 8004284:	f107 010c 	add.w	r1, r7, #12
 8004288:	300c      	adds	r0, #12
 800428a:	f000 fa0d 	bl	80046a8 <memcpy>
 800428e:	2201      	movs	r2, #1
 8004290:	4629      	mov	r1, r5
 8004292:	4620      	mov	r0, r4
 8004294:	f000 fc28 	bl	8004ae8 <__lshift>
 8004298:	9b01      	ldr	r3, [sp, #4]
 800429a:	f103 0901 	add.w	r9, r3, #1
 800429e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80042a2:	4413      	add	r3, r2
 80042a4:	9305      	str	r3, [sp, #20]
 80042a6:	f00a 0301 	and.w	r3, sl, #1
 80042aa:	46b8      	mov	r8, r7
 80042ac:	9304      	str	r3, [sp, #16]
 80042ae:	4607      	mov	r7, r0
 80042b0:	4631      	mov	r1, r6
 80042b2:	ee18 0a10 	vmov	r0, s16
 80042b6:	f7ff fa75 	bl	80037a4 <quorem>
 80042ba:	4641      	mov	r1, r8
 80042bc:	9002      	str	r0, [sp, #8]
 80042be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80042c2:	ee18 0a10 	vmov	r0, s16
 80042c6:	f000 fc7f 	bl	8004bc8 <__mcmp>
 80042ca:	463a      	mov	r2, r7
 80042cc:	9003      	str	r0, [sp, #12]
 80042ce:	4631      	mov	r1, r6
 80042d0:	4620      	mov	r0, r4
 80042d2:	f000 fc95 	bl	8004c00 <__mdiff>
 80042d6:	68c2      	ldr	r2, [r0, #12]
 80042d8:	f109 3bff 	add.w	fp, r9, #4294967295
 80042dc:	4605      	mov	r5, r0
 80042de:	bb02      	cbnz	r2, 8004322 <_dtoa_r+0xa62>
 80042e0:	4601      	mov	r1, r0
 80042e2:	ee18 0a10 	vmov	r0, s16
 80042e6:	f000 fc6f 	bl	8004bc8 <__mcmp>
 80042ea:	4602      	mov	r2, r0
 80042ec:	4629      	mov	r1, r5
 80042ee:	4620      	mov	r0, r4
 80042f0:	9207      	str	r2, [sp, #28]
 80042f2:	f000 fa27 	bl	8004744 <_Bfree>
 80042f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80042fa:	ea43 0102 	orr.w	r1, r3, r2
 80042fe:	9b04      	ldr	r3, [sp, #16]
 8004300:	430b      	orrs	r3, r1
 8004302:	464d      	mov	r5, r9
 8004304:	d10f      	bne.n	8004326 <_dtoa_r+0xa66>
 8004306:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800430a:	d02a      	beq.n	8004362 <_dtoa_r+0xaa2>
 800430c:	9b03      	ldr	r3, [sp, #12]
 800430e:	2b00      	cmp	r3, #0
 8004310:	dd02      	ble.n	8004318 <_dtoa_r+0xa58>
 8004312:	9b02      	ldr	r3, [sp, #8]
 8004314:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004318:	f88b a000 	strb.w	sl, [fp]
 800431c:	e775      	b.n	800420a <_dtoa_r+0x94a>
 800431e:	4638      	mov	r0, r7
 8004320:	e7ba      	b.n	8004298 <_dtoa_r+0x9d8>
 8004322:	2201      	movs	r2, #1
 8004324:	e7e2      	b.n	80042ec <_dtoa_r+0xa2c>
 8004326:	9b03      	ldr	r3, [sp, #12]
 8004328:	2b00      	cmp	r3, #0
 800432a:	db04      	blt.n	8004336 <_dtoa_r+0xa76>
 800432c:	9906      	ldr	r1, [sp, #24]
 800432e:	430b      	orrs	r3, r1
 8004330:	9904      	ldr	r1, [sp, #16]
 8004332:	430b      	orrs	r3, r1
 8004334:	d122      	bne.n	800437c <_dtoa_r+0xabc>
 8004336:	2a00      	cmp	r2, #0
 8004338:	ddee      	ble.n	8004318 <_dtoa_r+0xa58>
 800433a:	ee18 1a10 	vmov	r1, s16
 800433e:	2201      	movs	r2, #1
 8004340:	4620      	mov	r0, r4
 8004342:	f000 fbd1 	bl	8004ae8 <__lshift>
 8004346:	4631      	mov	r1, r6
 8004348:	ee08 0a10 	vmov	s16, r0
 800434c:	f000 fc3c 	bl	8004bc8 <__mcmp>
 8004350:	2800      	cmp	r0, #0
 8004352:	dc03      	bgt.n	800435c <_dtoa_r+0xa9c>
 8004354:	d1e0      	bne.n	8004318 <_dtoa_r+0xa58>
 8004356:	f01a 0f01 	tst.w	sl, #1
 800435a:	d0dd      	beq.n	8004318 <_dtoa_r+0xa58>
 800435c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004360:	d1d7      	bne.n	8004312 <_dtoa_r+0xa52>
 8004362:	2339      	movs	r3, #57	; 0x39
 8004364:	f88b 3000 	strb.w	r3, [fp]
 8004368:	462b      	mov	r3, r5
 800436a:	461d      	mov	r5, r3
 800436c:	3b01      	subs	r3, #1
 800436e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004372:	2a39      	cmp	r2, #57	; 0x39
 8004374:	d071      	beq.n	800445a <_dtoa_r+0xb9a>
 8004376:	3201      	adds	r2, #1
 8004378:	701a      	strb	r2, [r3, #0]
 800437a:	e746      	b.n	800420a <_dtoa_r+0x94a>
 800437c:	2a00      	cmp	r2, #0
 800437e:	dd07      	ble.n	8004390 <_dtoa_r+0xad0>
 8004380:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004384:	d0ed      	beq.n	8004362 <_dtoa_r+0xaa2>
 8004386:	f10a 0301 	add.w	r3, sl, #1
 800438a:	f88b 3000 	strb.w	r3, [fp]
 800438e:	e73c      	b.n	800420a <_dtoa_r+0x94a>
 8004390:	9b05      	ldr	r3, [sp, #20]
 8004392:	f809 ac01 	strb.w	sl, [r9, #-1]
 8004396:	4599      	cmp	r9, r3
 8004398:	d047      	beq.n	800442a <_dtoa_r+0xb6a>
 800439a:	ee18 1a10 	vmov	r1, s16
 800439e:	2300      	movs	r3, #0
 80043a0:	220a      	movs	r2, #10
 80043a2:	4620      	mov	r0, r4
 80043a4:	f000 f9f0 	bl	8004788 <__multadd>
 80043a8:	45b8      	cmp	r8, r7
 80043aa:	ee08 0a10 	vmov	s16, r0
 80043ae:	f04f 0300 	mov.w	r3, #0
 80043b2:	f04f 020a 	mov.w	r2, #10
 80043b6:	4641      	mov	r1, r8
 80043b8:	4620      	mov	r0, r4
 80043ba:	d106      	bne.n	80043ca <_dtoa_r+0xb0a>
 80043bc:	f000 f9e4 	bl	8004788 <__multadd>
 80043c0:	4680      	mov	r8, r0
 80043c2:	4607      	mov	r7, r0
 80043c4:	f109 0901 	add.w	r9, r9, #1
 80043c8:	e772      	b.n	80042b0 <_dtoa_r+0x9f0>
 80043ca:	f000 f9dd 	bl	8004788 <__multadd>
 80043ce:	4639      	mov	r1, r7
 80043d0:	4680      	mov	r8, r0
 80043d2:	2300      	movs	r3, #0
 80043d4:	220a      	movs	r2, #10
 80043d6:	4620      	mov	r0, r4
 80043d8:	f000 f9d6 	bl	8004788 <__multadd>
 80043dc:	4607      	mov	r7, r0
 80043de:	e7f1      	b.n	80043c4 <_dtoa_r+0xb04>
 80043e0:	9b03      	ldr	r3, [sp, #12]
 80043e2:	9302      	str	r3, [sp, #8]
 80043e4:	9d01      	ldr	r5, [sp, #4]
 80043e6:	ee18 0a10 	vmov	r0, s16
 80043ea:	4631      	mov	r1, r6
 80043ec:	f7ff f9da 	bl	80037a4 <quorem>
 80043f0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80043f4:	9b01      	ldr	r3, [sp, #4]
 80043f6:	f805 ab01 	strb.w	sl, [r5], #1
 80043fa:	1aea      	subs	r2, r5, r3
 80043fc:	9b02      	ldr	r3, [sp, #8]
 80043fe:	4293      	cmp	r3, r2
 8004400:	dd09      	ble.n	8004416 <_dtoa_r+0xb56>
 8004402:	ee18 1a10 	vmov	r1, s16
 8004406:	2300      	movs	r3, #0
 8004408:	220a      	movs	r2, #10
 800440a:	4620      	mov	r0, r4
 800440c:	f000 f9bc 	bl	8004788 <__multadd>
 8004410:	ee08 0a10 	vmov	s16, r0
 8004414:	e7e7      	b.n	80043e6 <_dtoa_r+0xb26>
 8004416:	9b02      	ldr	r3, [sp, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	bfc8      	it	gt
 800441c:	461d      	movgt	r5, r3
 800441e:	9b01      	ldr	r3, [sp, #4]
 8004420:	bfd8      	it	le
 8004422:	2501      	movle	r5, #1
 8004424:	441d      	add	r5, r3
 8004426:	f04f 0800 	mov.w	r8, #0
 800442a:	ee18 1a10 	vmov	r1, s16
 800442e:	2201      	movs	r2, #1
 8004430:	4620      	mov	r0, r4
 8004432:	f000 fb59 	bl	8004ae8 <__lshift>
 8004436:	4631      	mov	r1, r6
 8004438:	ee08 0a10 	vmov	s16, r0
 800443c:	f000 fbc4 	bl	8004bc8 <__mcmp>
 8004440:	2800      	cmp	r0, #0
 8004442:	dc91      	bgt.n	8004368 <_dtoa_r+0xaa8>
 8004444:	d102      	bne.n	800444c <_dtoa_r+0xb8c>
 8004446:	f01a 0f01 	tst.w	sl, #1
 800444a:	d18d      	bne.n	8004368 <_dtoa_r+0xaa8>
 800444c:	462b      	mov	r3, r5
 800444e:	461d      	mov	r5, r3
 8004450:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004454:	2a30      	cmp	r2, #48	; 0x30
 8004456:	d0fa      	beq.n	800444e <_dtoa_r+0xb8e>
 8004458:	e6d7      	b.n	800420a <_dtoa_r+0x94a>
 800445a:	9a01      	ldr	r2, [sp, #4]
 800445c:	429a      	cmp	r2, r3
 800445e:	d184      	bne.n	800436a <_dtoa_r+0xaaa>
 8004460:	9b00      	ldr	r3, [sp, #0]
 8004462:	3301      	adds	r3, #1
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	2331      	movs	r3, #49	; 0x31
 8004468:	7013      	strb	r3, [r2, #0]
 800446a:	e6ce      	b.n	800420a <_dtoa_r+0x94a>
 800446c:	4b09      	ldr	r3, [pc, #36]	; (8004494 <_dtoa_r+0xbd4>)
 800446e:	f7ff ba95 	b.w	800399c <_dtoa_r+0xdc>
 8004472:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004474:	2b00      	cmp	r3, #0
 8004476:	f47f aa6e 	bne.w	8003956 <_dtoa_r+0x96>
 800447a:	4b07      	ldr	r3, [pc, #28]	; (8004498 <_dtoa_r+0xbd8>)
 800447c:	f7ff ba8e 	b.w	800399c <_dtoa_r+0xdc>
 8004480:	9b02      	ldr	r3, [sp, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	dcae      	bgt.n	80043e4 <_dtoa_r+0xb24>
 8004486:	9b06      	ldr	r3, [sp, #24]
 8004488:	2b02      	cmp	r3, #2
 800448a:	f73f aea8 	bgt.w	80041de <_dtoa_r+0x91e>
 800448e:	e7a9      	b.n	80043e4 <_dtoa_r+0xb24>
 8004490:	080059eb 	.word	0x080059eb
 8004494:	08005948 	.word	0x08005948
 8004498:	0800596c 	.word	0x0800596c

0800449c <std>:
 800449c:	2300      	movs	r3, #0
 800449e:	b510      	push	{r4, lr}
 80044a0:	4604      	mov	r4, r0
 80044a2:	e9c0 3300 	strd	r3, r3, [r0]
 80044a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80044aa:	6083      	str	r3, [r0, #8]
 80044ac:	8181      	strh	r1, [r0, #12]
 80044ae:	6643      	str	r3, [r0, #100]	; 0x64
 80044b0:	81c2      	strh	r2, [r0, #14]
 80044b2:	6183      	str	r3, [r0, #24]
 80044b4:	4619      	mov	r1, r3
 80044b6:	2208      	movs	r2, #8
 80044b8:	305c      	adds	r0, #92	; 0x5c
 80044ba:	f7fe fce9 	bl	8002e90 <memset>
 80044be:	4b05      	ldr	r3, [pc, #20]	; (80044d4 <std+0x38>)
 80044c0:	6263      	str	r3, [r4, #36]	; 0x24
 80044c2:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <std+0x3c>)
 80044c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80044c6:	4b05      	ldr	r3, [pc, #20]	; (80044dc <std+0x40>)
 80044c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80044ca:	4b05      	ldr	r3, [pc, #20]	; (80044e0 <std+0x44>)
 80044cc:	6224      	str	r4, [r4, #32]
 80044ce:	6323      	str	r3, [r4, #48]	; 0x30
 80044d0:	bd10      	pop	{r4, pc}
 80044d2:	bf00      	nop
 80044d4:	0800528d 	.word	0x0800528d
 80044d8:	080052af 	.word	0x080052af
 80044dc:	080052e7 	.word	0x080052e7
 80044e0:	0800530b 	.word	0x0800530b

080044e4 <_cleanup_r>:
 80044e4:	4901      	ldr	r1, [pc, #4]	; (80044ec <_cleanup_r+0x8>)
 80044e6:	f000 b8af 	b.w	8004648 <_fwalk_reent>
 80044ea:	bf00      	nop
 80044ec:	08005621 	.word	0x08005621

080044f0 <__sfmoreglue>:
 80044f0:	b570      	push	{r4, r5, r6, lr}
 80044f2:	2268      	movs	r2, #104	; 0x68
 80044f4:	1e4d      	subs	r5, r1, #1
 80044f6:	4355      	muls	r5, r2
 80044f8:	460e      	mov	r6, r1
 80044fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80044fe:	f000 fce7 	bl	8004ed0 <_malloc_r>
 8004502:	4604      	mov	r4, r0
 8004504:	b140      	cbz	r0, 8004518 <__sfmoreglue+0x28>
 8004506:	2100      	movs	r1, #0
 8004508:	e9c0 1600 	strd	r1, r6, [r0]
 800450c:	300c      	adds	r0, #12
 800450e:	60a0      	str	r0, [r4, #8]
 8004510:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004514:	f7fe fcbc 	bl	8002e90 <memset>
 8004518:	4620      	mov	r0, r4
 800451a:	bd70      	pop	{r4, r5, r6, pc}

0800451c <__sfp_lock_acquire>:
 800451c:	4801      	ldr	r0, [pc, #4]	; (8004524 <__sfp_lock_acquire+0x8>)
 800451e:	f000 b8b8 	b.w	8004692 <__retarget_lock_acquire_recursive>
 8004522:	bf00      	nop
 8004524:	20000205 	.word	0x20000205

08004528 <__sfp_lock_release>:
 8004528:	4801      	ldr	r0, [pc, #4]	; (8004530 <__sfp_lock_release+0x8>)
 800452a:	f000 b8b3 	b.w	8004694 <__retarget_lock_release_recursive>
 800452e:	bf00      	nop
 8004530:	20000205 	.word	0x20000205

08004534 <__sinit_lock_acquire>:
 8004534:	4801      	ldr	r0, [pc, #4]	; (800453c <__sinit_lock_acquire+0x8>)
 8004536:	f000 b8ac 	b.w	8004692 <__retarget_lock_acquire_recursive>
 800453a:	bf00      	nop
 800453c:	20000206 	.word	0x20000206

08004540 <__sinit_lock_release>:
 8004540:	4801      	ldr	r0, [pc, #4]	; (8004548 <__sinit_lock_release+0x8>)
 8004542:	f000 b8a7 	b.w	8004694 <__retarget_lock_release_recursive>
 8004546:	bf00      	nop
 8004548:	20000206 	.word	0x20000206

0800454c <__sinit>:
 800454c:	b510      	push	{r4, lr}
 800454e:	4604      	mov	r4, r0
 8004550:	f7ff fff0 	bl	8004534 <__sinit_lock_acquire>
 8004554:	69a3      	ldr	r3, [r4, #24]
 8004556:	b11b      	cbz	r3, 8004560 <__sinit+0x14>
 8004558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800455c:	f7ff bff0 	b.w	8004540 <__sinit_lock_release>
 8004560:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004564:	6523      	str	r3, [r4, #80]	; 0x50
 8004566:	4b13      	ldr	r3, [pc, #76]	; (80045b4 <__sinit+0x68>)
 8004568:	4a13      	ldr	r2, [pc, #76]	; (80045b8 <__sinit+0x6c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	62a2      	str	r2, [r4, #40]	; 0x28
 800456e:	42a3      	cmp	r3, r4
 8004570:	bf04      	itt	eq
 8004572:	2301      	moveq	r3, #1
 8004574:	61a3      	streq	r3, [r4, #24]
 8004576:	4620      	mov	r0, r4
 8004578:	f000 f820 	bl	80045bc <__sfp>
 800457c:	6060      	str	r0, [r4, #4]
 800457e:	4620      	mov	r0, r4
 8004580:	f000 f81c 	bl	80045bc <__sfp>
 8004584:	60a0      	str	r0, [r4, #8]
 8004586:	4620      	mov	r0, r4
 8004588:	f000 f818 	bl	80045bc <__sfp>
 800458c:	2200      	movs	r2, #0
 800458e:	60e0      	str	r0, [r4, #12]
 8004590:	2104      	movs	r1, #4
 8004592:	6860      	ldr	r0, [r4, #4]
 8004594:	f7ff ff82 	bl	800449c <std>
 8004598:	68a0      	ldr	r0, [r4, #8]
 800459a:	2201      	movs	r2, #1
 800459c:	2109      	movs	r1, #9
 800459e:	f7ff ff7d 	bl	800449c <std>
 80045a2:	68e0      	ldr	r0, [r4, #12]
 80045a4:	2202      	movs	r2, #2
 80045a6:	2112      	movs	r1, #18
 80045a8:	f7ff ff78 	bl	800449c <std>
 80045ac:	2301      	movs	r3, #1
 80045ae:	61a3      	str	r3, [r4, #24]
 80045b0:	e7d2      	b.n	8004558 <__sinit+0xc>
 80045b2:	bf00      	nop
 80045b4:	08005934 	.word	0x08005934
 80045b8:	080044e5 	.word	0x080044e5

080045bc <__sfp>:
 80045bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045be:	4607      	mov	r7, r0
 80045c0:	f7ff ffac 	bl	800451c <__sfp_lock_acquire>
 80045c4:	4b1e      	ldr	r3, [pc, #120]	; (8004640 <__sfp+0x84>)
 80045c6:	681e      	ldr	r6, [r3, #0]
 80045c8:	69b3      	ldr	r3, [r6, #24]
 80045ca:	b913      	cbnz	r3, 80045d2 <__sfp+0x16>
 80045cc:	4630      	mov	r0, r6
 80045ce:	f7ff ffbd 	bl	800454c <__sinit>
 80045d2:	3648      	adds	r6, #72	; 0x48
 80045d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80045d8:	3b01      	subs	r3, #1
 80045da:	d503      	bpl.n	80045e4 <__sfp+0x28>
 80045dc:	6833      	ldr	r3, [r6, #0]
 80045de:	b30b      	cbz	r3, 8004624 <__sfp+0x68>
 80045e0:	6836      	ldr	r6, [r6, #0]
 80045e2:	e7f7      	b.n	80045d4 <__sfp+0x18>
 80045e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80045e8:	b9d5      	cbnz	r5, 8004620 <__sfp+0x64>
 80045ea:	4b16      	ldr	r3, [pc, #88]	; (8004644 <__sfp+0x88>)
 80045ec:	60e3      	str	r3, [r4, #12]
 80045ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80045f2:	6665      	str	r5, [r4, #100]	; 0x64
 80045f4:	f000 f84c 	bl	8004690 <__retarget_lock_init_recursive>
 80045f8:	f7ff ff96 	bl	8004528 <__sfp_lock_release>
 80045fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004600:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004604:	6025      	str	r5, [r4, #0]
 8004606:	61a5      	str	r5, [r4, #24]
 8004608:	2208      	movs	r2, #8
 800460a:	4629      	mov	r1, r5
 800460c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004610:	f7fe fc3e 	bl	8002e90 <memset>
 8004614:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004618:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800461c:	4620      	mov	r0, r4
 800461e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004620:	3468      	adds	r4, #104	; 0x68
 8004622:	e7d9      	b.n	80045d8 <__sfp+0x1c>
 8004624:	2104      	movs	r1, #4
 8004626:	4638      	mov	r0, r7
 8004628:	f7ff ff62 	bl	80044f0 <__sfmoreglue>
 800462c:	4604      	mov	r4, r0
 800462e:	6030      	str	r0, [r6, #0]
 8004630:	2800      	cmp	r0, #0
 8004632:	d1d5      	bne.n	80045e0 <__sfp+0x24>
 8004634:	f7ff ff78 	bl	8004528 <__sfp_lock_release>
 8004638:	230c      	movs	r3, #12
 800463a:	603b      	str	r3, [r7, #0]
 800463c:	e7ee      	b.n	800461c <__sfp+0x60>
 800463e:	bf00      	nop
 8004640:	08005934 	.word	0x08005934
 8004644:	ffff0001 	.word	0xffff0001

08004648 <_fwalk_reent>:
 8004648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800464c:	4606      	mov	r6, r0
 800464e:	4688      	mov	r8, r1
 8004650:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004654:	2700      	movs	r7, #0
 8004656:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800465a:	f1b9 0901 	subs.w	r9, r9, #1
 800465e:	d505      	bpl.n	800466c <_fwalk_reent+0x24>
 8004660:	6824      	ldr	r4, [r4, #0]
 8004662:	2c00      	cmp	r4, #0
 8004664:	d1f7      	bne.n	8004656 <_fwalk_reent+0xe>
 8004666:	4638      	mov	r0, r7
 8004668:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800466c:	89ab      	ldrh	r3, [r5, #12]
 800466e:	2b01      	cmp	r3, #1
 8004670:	d907      	bls.n	8004682 <_fwalk_reent+0x3a>
 8004672:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004676:	3301      	adds	r3, #1
 8004678:	d003      	beq.n	8004682 <_fwalk_reent+0x3a>
 800467a:	4629      	mov	r1, r5
 800467c:	4630      	mov	r0, r6
 800467e:	47c0      	blx	r8
 8004680:	4307      	orrs	r7, r0
 8004682:	3568      	adds	r5, #104	; 0x68
 8004684:	e7e9      	b.n	800465a <_fwalk_reent+0x12>
	...

08004688 <_localeconv_r>:
 8004688:	4800      	ldr	r0, [pc, #0]	; (800468c <_localeconv_r+0x4>)
 800468a:	4770      	bx	lr
 800468c:	20000160 	.word	0x20000160

08004690 <__retarget_lock_init_recursive>:
 8004690:	4770      	bx	lr

08004692 <__retarget_lock_acquire_recursive>:
 8004692:	4770      	bx	lr

08004694 <__retarget_lock_release_recursive>:
 8004694:	4770      	bx	lr
	...

08004698 <malloc>:
 8004698:	4b02      	ldr	r3, [pc, #8]	; (80046a4 <malloc+0xc>)
 800469a:	4601      	mov	r1, r0
 800469c:	6818      	ldr	r0, [r3, #0]
 800469e:	f000 bc17 	b.w	8004ed0 <_malloc_r>
 80046a2:	bf00      	nop
 80046a4:	2000000c 	.word	0x2000000c

080046a8 <memcpy>:
 80046a8:	440a      	add	r2, r1
 80046aa:	4291      	cmp	r1, r2
 80046ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80046b0:	d100      	bne.n	80046b4 <memcpy+0xc>
 80046b2:	4770      	bx	lr
 80046b4:	b510      	push	{r4, lr}
 80046b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80046be:	4291      	cmp	r1, r2
 80046c0:	d1f9      	bne.n	80046b6 <memcpy+0xe>
 80046c2:	bd10      	pop	{r4, pc}

080046c4 <_Balloc>:
 80046c4:	b570      	push	{r4, r5, r6, lr}
 80046c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80046c8:	4604      	mov	r4, r0
 80046ca:	460d      	mov	r5, r1
 80046cc:	b976      	cbnz	r6, 80046ec <_Balloc+0x28>
 80046ce:	2010      	movs	r0, #16
 80046d0:	f7ff ffe2 	bl	8004698 <malloc>
 80046d4:	4602      	mov	r2, r0
 80046d6:	6260      	str	r0, [r4, #36]	; 0x24
 80046d8:	b920      	cbnz	r0, 80046e4 <_Balloc+0x20>
 80046da:	4b18      	ldr	r3, [pc, #96]	; (800473c <_Balloc+0x78>)
 80046dc:	4818      	ldr	r0, [pc, #96]	; (8004740 <_Balloc+0x7c>)
 80046de:	2166      	movs	r1, #102	; 0x66
 80046e0:	f000 feea 	bl	80054b8 <__assert_func>
 80046e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80046e8:	6006      	str	r6, [r0, #0]
 80046ea:	60c6      	str	r6, [r0, #12]
 80046ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80046ee:	68f3      	ldr	r3, [r6, #12]
 80046f0:	b183      	cbz	r3, 8004714 <_Balloc+0x50>
 80046f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80046fa:	b9b8      	cbnz	r0, 800472c <_Balloc+0x68>
 80046fc:	2101      	movs	r1, #1
 80046fe:	fa01 f605 	lsl.w	r6, r1, r5
 8004702:	1d72      	adds	r2, r6, #5
 8004704:	0092      	lsls	r2, r2, #2
 8004706:	4620      	mov	r0, r4
 8004708:	f000 fb60 	bl	8004dcc <_calloc_r>
 800470c:	b160      	cbz	r0, 8004728 <_Balloc+0x64>
 800470e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004712:	e00e      	b.n	8004732 <_Balloc+0x6e>
 8004714:	2221      	movs	r2, #33	; 0x21
 8004716:	2104      	movs	r1, #4
 8004718:	4620      	mov	r0, r4
 800471a:	f000 fb57 	bl	8004dcc <_calloc_r>
 800471e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004720:	60f0      	str	r0, [r6, #12]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1e4      	bne.n	80046f2 <_Balloc+0x2e>
 8004728:	2000      	movs	r0, #0
 800472a:	bd70      	pop	{r4, r5, r6, pc}
 800472c:	6802      	ldr	r2, [r0, #0]
 800472e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004732:	2300      	movs	r3, #0
 8004734:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004738:	e7f7      	b.n	800472a <_Balloc+0x66>
 800473a:	bf00      	nop
 800473c:	08005979 	.word	0x08005979
 8004740:	08005a5c 	.word	0x08005a5c

08004744 <_Bfree>:
 8004744:	b570      	push	{r4, r5, r6, lr}
 8004746:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004748:	4605      	mov	r5, r0
 800474a:	460c      	mov	r4, r1
 800474c:	b976      	cbnz	r6, 800476c <_Bfree+0x28>
 800474e:	2010      	movs	r0, #16
 8004750:	f7ff ffa2 	bl	8004698 <malloc>
 8004754:	4602      	mov	r2, r0
 8004756:	6268      	str	r0, [r5, #36]	; 0x24
 8004758:	b920      	cbnz	r0, 8004764 <_Bfree+0x20>
 800475a:	4b09      	ldr	r3, [pc, #36]	; (8004780 <_Bfree+0x3c>)
 800475c:	4809      	ldr	r0, [pc, #36]	; (8004784 <_Bfree+0x40>)
 800475e:	218a      	movs	r1, #138	; 0x8a
 8004760:	f000 feaa 	bl	80054b8 <__assert_func>
 8004764:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004768:	6006      	str	r6, [r0, #0]
 800476a:	60c6      	str	r6, [r0, #12]
 800476c:	b13c      	cbz	r4, 800477e <_Bfree+0x3a>
 800476e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004770:	6862      	ldr	r2, [r4, #4]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004778:	6021      	str	r1, [r4, #0]
 800477a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800477e:	bd70      	pop	{r4, r5, r6, pc}
 8004780:	08005979 	.word	0x08005979
 8004784:	08005a5c 	.word	0x08005a5c

08004788 <__multadd>:
 8004788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800478c:	690d      	ldr	r5, [r1, #16]
 800478e:	4607      	mov	r7, r0
 8004790:	460c      	mov	r4, r1
 8004792:	461e      	mov	r6, r3
 8004794:	f101 0c14 	add.w	ip, r1, #20
 8004798:	2000      	movs	r0, #0
 800479a:	f8dc 3000 	ldr.w	r3, [ip]
 800479e:	b299      	uxth	r1, r3
 80047a0:	fb02 6101 	mla	r1, r2, r1, r6
 80047a4:	0c1e      	lsrs	r6, r3, #16
 80047a6:	0c0b      	lsrs	r3, r1, #16
 80047a8:	fb02 3306 	mla	r3, r2, r6, r3
 80047ac:	b289      	uxth	r1, r1
 80047ae:	3001      	adds	r0, #1
 80047b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80047b4:	4285      	cmp	r5, r0
 80047b6:	f84c 1b04 	str.w	r1, [ip], #4
 80047ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80047be:	dcec      	bgt.n	800479a <__multadd+0x12>
 80047c0:	b30e      	cbz	r6, 8004806 <__multadd+0x7e>
 80047c2:	68a3      	ldr	r3, [r4, #8]
 80047c4:	42ab      	cmp	r3, r5
 80047c6:	dc19      	bgt.n	80047fc <__multadd+0x74>
 80047c8:	6861      	ldr	r1, [r4, #4]
 80047ca:	4638      	mov	r0, r7
 80047cc:	3101      	adds	r1, #1
 80047ce:	f7ff ff79 	bl	80046c4 <_Balloc>
 80047d2:	4680      	mov	r8, r0
 80047d4:	b928      	cbnz	r0, 80047e2 <__multadd+0x5a>
 80047d6:	4602      	mov	r2, r0
 80047d8:	4b0c      	ldr	r3, [pc, #48]	; (800480c <__multadd+0x84>)
 80047da:	480d      	ldr	r0, [pc, #52]	; (8004810 <__multadd+0x88>)
 80047dc:	21b5      	movs	r1, #181	; 0xb5
 80047de:	f000 fe6b 	bl	80054b8 <__assert_func>
 80047e2:	6922      	ldr	r2, [r4, #16]
 80047e4:	3202      	adds	r2, #2
 80047e6:	f104 010c 	add.w	r1, r4, #12
 80047ea:	0092      	lsls	r2, r2, #2
 80047ec:	300c      	adds	r0, #12
 80047ee:	f7ff ff5b 	bl	80046a8 <memcpy>
 80047f2:	4621      	mov	r1, r4
 80047f4:	4638      	mov	r0, r7
 80047f6:	f7ff ffa5 	bl	8004744 <_Bfree>
 80047fa:	4644      	mov	r4, r8
 80047fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004800:	3501      	adds	r5, #1
 8004802:	615e      	str	r6, [r3, #20]
 8004804:	6125      	str	r5, [r4, #16]
 8004806:	4620      	mov	r0, r4
 8004808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800480c:	080059eb 	.word	0x080059eb
 8004810:	08005a5c 	.word	0x08005a5c

08004814 <__hi0bits>:
 8004814:	0c03      	lsrs	r3, r0, #16
 8004816:	041b      	lsls	r3, r3, #16
 8004818:	b9d3      	cbnz	r3, 8004850 <__hi0bits+0x3c>
 800481a:	0400      	lsls	r0, r0, #16
 800481c:	2310      	movs	r3, #16
 800481e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004822:	bf04      	itt	eq
 8004824:	0200      	lsleq	r0, r0, #8
 8004826:	3308      	addeq	r3, #8
 8004828:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800482c:	bf04      	itt	eq
 800482e:	0100      	lsleq	r0, r0, #4
 8004830:	3304      	addeq	r3, #4
 8004832:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004836:	bf04      	itt	eq
 8004838:	0080      	lsleq	r0, r0, #2
 800483a:	3302      	addeq	r3, #2
 800483c:	2800      	cmp	r0, #0
 800483e:	db05      	blt.n	800484c <__hi0bits+0x38>
 8004840:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004844:	f103 0301 	add.w	r3, r3, #1
 8004848:	bf08      	it	eq
 800484a:	2320      	moveq	r3, #32
 800484c:	4618      	mov	r0, r3
 800484e:	4770      	bx	lr
 8004850:	2300      	movs	r3, #0
 8004852:	e7e4      	b.n	800481e <__hi0bits+0xa>

08004854 <__lo0bits>:
 8004854:	6803      	ldr	r3, [r0, #0]
 8004856:	f013 0207 	ands.w	r2, r3, #7
 800485a:	4601      	mov	r1, r0
 800485c:	d00b      	beq.n	8004876 <__lo0bits+0x22>
 800485e:	07da      	lsls	r2, r3, #31
 8004860:	d423      	bmi.n	80048aa <__lo0bits+0x56>
 8004862:	0798      	lsls	r0, r3, #30
 8004864:	bf49      	itett	mi
 8004866:	085b      	lsrmi	r3, r3, #1
 8004868:	089b      	lsrpl	r3, r3, #2
 800486a:	2001      	movmi	r0, #1
 800486c:	600b      	strmi	r3, [r1, #0]
 800486e:	bf5c      	itt	pl
 8004870:	600b      	strpl	r3, [r1, #0]
 8004872:	2002      	movpl	r0, #2
 8004874:	4770      	bx	lr
 8004876:	b298      	uxth	r0, r3
 8004878:	b9a8      	cbnz	r0, 80048a6 <__lo0bits+0x52>
 800487a:	0c1b      	lsrs	r3, r3, #16
 800487c:	2010      	movs	r0, #16
 800487e:	b2da      	uxtb	r2, r3
 8004880:	b90a      	cbnz	r2, 8004886 <__lo0bits+0x32>
 8004882:	3008      	adds	r0, #8
 8004884:	0a1b      	lsrs	r3, r3, #8
 8004886:	071a      	lsls	r2, r3, #28
 8004888:	bf04      	itt	eq
 800488a:	091b      	lsreq	r3, r3, #4
 800488c:	3004      	addeq	r0, #4
 800488e:	079a      	lsls	r2, r3, #30
 8004890:	bf04      	itt	eq
 8004892:	089b      	lsreq	r3, r3, #2
 8004894:	3002      	addeq	r0, #2
 8004896:	07da      	lsls	r2, r3, #31
 8004898:	d403      	bmi.n	80048a2 <__lo0bits+0x4e>
 800489a:	085b      	lsrs	r3, r3, #1
 800489c:	f100 0001 	add.w	r0, r0, #1
 80048a0:	d005      	beq.n	80048ae <__lo0bits+0x5a>
 80048a2:	600b      	str	r3, [r1, #0]
 80048a4:	4770      	bx	lr
 80048a6:	4610      	mov	r0, r2
 80048a8:	e7e9      	b.n	800487e <__lo0bits+0x2a>
 80048aa:	2000      	movs	r0, #0
 80048ac:	4770      	bx	lr
 80048ae:	2020      	movs	r0, #32
 80048b0:	4770      	bx	lr
	...

080048b4 <__i2b>:
 80048b4:	b510      	push	{r4, lr}
 80048b6:	460c      	mov	r4, r1
 80048b8:	2101      	movs	r1, #1
 80048ba:	f7ff ff03 	bl	80046c4 <_Balloc>
 80048be:	4602      	mov	r2, r0
 80048c0:	b928      	cbnz	r0, 80048ce <__i2b+0x1a>
 80048c2:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <__i2b+0x24>)
 80048c4:	4805      	ldr	r0, [pc, #20]	; (80048dc <__i2b+0x28>)
 80048c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80048ca:	f000 fdf5 	bl	80054b8 <__assert_func>
 80048ce:	2301      	movs	r3, #1
 80048d0:	6144      	str	r4, [r0, #20]
 80048d2:	6103      	str	r3, [r0, #16]
 80048d4:	bd10      	pop	{r4, pc}
 80048d6:	bf00      	nop
 80048d8:	080059eb 	.word	0x080059eb
 80048dc:	08005a5c 	.word	0x08005a5c

080048e0 <__multiply>:
 80048e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048e4:	4691      	mov	r9, r2
 80048e6:	690a      	ldr	r2, [r1, #16]
 80048e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	bfb8      	it	lt
 80048f0:	460b      	movlt	r3, r1
 80048f2:	460c      	mov	r4, r1
 80048f4:	bfbc      	itt	lt
 80048f6:	464c      	movlt	r4, r9
 80048f8:	4699      	movlt	r9, r3
 80048fa:	6927      	ldr	r7, [r4, #16]
 80048fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004900:	68a3      	ldr	r3, [r4, #8]
 8004902:	6861      	ldr	r1, [r4, #4]
 8004904:	eb07 060a 	add.w	r6, r7, sl
 8004908:	42b3      	cmp	r3, r6
 800490a:	b085      	sub	sp, #20
 800490c:	bfb8      	it	lt
 800490e:	3101      	addlt	r1, #1
 8004910:	f7ff fed8 	bl	80046c4 <_Balloc>
 8004914:	b930      	cbnz	r0, 8004924 <__multiply+0x44>
 8004916:	4602      	mov	r2, r0
 8004918:	4b44      	ldr	r3, [pc, #272]	; (8004a2c <__multiply+0x14c>)
 800491a:	4845      	ldr	r0, [pc, #276]	; (8004a30 <__multiply+0x150>)
 800491c:	f240 115d 	movw	r1, #349	; 0x15d
 8004920:	f000 fdca 	bl	80054b8 <__assert_func>
 8004924:	f100 0514 	add.w	r5, r0, #20
 8004928:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800492c:	462b      	mov	r3, r5
 800492e:	2200      	movs	r2, #0
 8004930:	4543      	cmp	r3, r8
 8004932:	d321      	bcc.n	8004978 <__multiply+0x98>
 8004934:	f104 0314 	add.w	r3, r4, #20
 8004938:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800493c:	f109 0314 	add.w	r3, r9, #20
 8004940:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004944:	9202      	str	r2, [sp, #8]
 8004946:	1b3a      	subs	r2, r7, r4
 8004948:	3a15      	subs	r2, #21
 800494a:	f022 0203 	bic.w	r2, r2, #3
 800494e:	3204      	adds	r2, #4
 8004950:	f104 0115 	add.w	r1, r4, #21
 8004954:	428f      	cmp	r7, r1
 8004956:	bf38      	it	cc
 8004958:	2204      	movcc	r2, #4
 800495a:	9201      	str	r2, [sp, #4]
 800495c:	9a02      	ldr	r2, [sp, #8]
 800495e:	9303      	str	r3, [sp, #12]
 8004960:	429a      	cmp	r2, r3
 8004962:	d80c      	bhi.n	800497e <__multiply+0x9e>
 8004964:	2e00      	cmp	r6, #0
 8004966:	dd03      	ble.n	8004970 <__multiply+0x90>
 8004968:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800496c:	2b00      	cmp	r3, #0
 800496e:	d05a      	beq.n	8004a26 <__multiply+0x146>
 8004970:	6106      	str	r6, [r0, #16]
 8004972:	b005      	add	sp, #20
 8004974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004978:	f843 2b04 	str.w	r2, [r3], #4
 800497c:	e7d8      	b.n	8004930 <__multiply+0x50>
 800497e:	f8b3 a000 	ldrh.w	sl, [r3]
 8004982:	f1ba 0f00 	cmp.w	sl, #0
 8004986:	d024      	beq.n	80049d2 <__multiply+0xf2>
 8004988:	f104 0e14 	add.w	lr, r4, #20
 800498c:	46a9      	mov	r9, r5
 800498e:	f04f 0c00 	mov.w	ip, #0
 8004992:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004996:	f8d9 1000 	ldr.w	r1, [r9]
 800499a:	fa1f fb82 	uxth.w	fp, r2
 800499e:	b289      	uxth	r1, r1
 80049a0:	fb0a 110b 	mla	r1, sl, fp, r1
 80049a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80049a8:	f8d9 2000 	ldr.w	r2, [r9]
 80049ac:	4461      	add	r1, ip
 80049ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80049b2:	fb0a c20b 	mla	r2, sl, fp, ip
 80049b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80049ba:	b289      	uxth	r1, r1
 80049bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80049c0:	4577      	cmp	r7, lr
 80049c2:	f849 1b04 	str.w	r1, [r9], #4
 80049c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80049ca:	d8e2      	bhi.n	8004992 <__multiply+0xb2>
 80049cc:	9a01      	ldr	r2, [sp, #4]
 80049ce:	f845 c002 	str.w	ip, [r5, r2]
 80049d2:	9a03      	ldr	r2, [sp, #12]
 80049d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80049d8:	3304      	adds	r3, #4
 80049da:	f1b9 0f00 	cmp.w	r9, #0
 80049de:	d020      	beq.n	8004a22 <__multiply+0x142>
 80049e0:	6829      	ldr	r1, [r5, #0]
 80049e2:	f104 0c14 	add.w	ip, r4, #20
 80049e6:	46ae      	mov	lr, r5
 80049e8:	f04f 0a00 	mov.w	sl, #0
 80049ec:	f8bc b000 	ldrh.w	fp, [ip]
 80049f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80049f4:	fb09 220b 	mla	r2, r9, fp, r2
 80049f8:	4492      	add	sl, r2
 80049fa:	b289      	uxth	r1, r1
 80049fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004a00:	f84e 1b04 	str.w	r1, [lr], #4
 8004a04:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004a08:	f8be 1000 	ldrh.w	r1, [lr]
 8004a0c:	0c12      	lsrs	r2, r2, #16
 8004a0e:	fb09 1102 	mla	r1, r9, r2, r1
 8004a12:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8004a16:	4567      	cmp	r7, ip
 8004a18:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004a1c:	d8e6      	bhi.n	80049ec <__multiply+0x10c>
 8004a1e:	9a01      	ldr	r2, [sp, #4]
 8004a20:	50a9      	str	r1, [r5, r2]
 8004a22:	3504      	adds	r5, #4
 8004a24:	e79a      	b.n	800495c <__multiply+0x7c>
 8004a26:	3e01      	subs	r6, #1
 8004a28:	e79c      	b.n	8004964 <__multiply+0x84>
 8004a2a:	bf00      	nop
 8004a2c:	080059eb 	.word	0x080059eb
 8004a30:	08005a5c 	.word	0x08005a5c

08004a34 <__pow5mult>:
 8004a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a38:	4615      	mov	r5, r2
 8004a3a:	f012 0203 	ands.w	r2, r2, #3
 8004a3e:	4606      	mov	r6, r0
 8004a40:	460f      	mov	r7, r1
 8004a42:	d007      	beq.n	8004a54 <__pow5mult+0x20>
 8004a44:	4c25      	ldr	r4, [pc, #148]	; (8004adc <__pow5mult+0xa8>)
 8004a46:	3a01      	subs	r2, #1
 8004a48:	2300      	movs	r3, #0
 8004a4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004a4e:	f7ff fe9b 	bl	8004788 <__multadd>
 8004a52:	4607      	mov	r7, r0
 8004a54:	10ad      	asrs	r5, r5, #2
 8004a56:	d03d      	beq.n	8004ad4 <__pow5mult+0xa0>
 8004a58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004a5a:	b97c      	cbnz	r4, 8004a7c <__pow5mult+0x48>
 8004a5c:	2010      	movs	r0, #16
 8004a5e:	f7ff fe1b 	bl	8004698 <malloc>
 8004a62:	4602      	mov	r2, r0
 8004a64:	6270      	str	r0, [r6, #36]	; 0x24
 8004a66:	b928      	cbnz	r0, 8004a74 <__pow5mult+0x40>
 8004a68:	4b1d      	ldr	r3, [pc, #116]	; (8004ae0 <__pow5mult+0xac>)
 8004a6a:	481e      	ldr	r0, [pc, #120]	; (8004ae4 <__pow5mult+0xb0>)
 8004a6c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004a70:	f000 fd22 	bl	80054b8 <__assert_func>
 8004a74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004a78:	6004      	str	r4, [r0, #0]
 8004a7a:	60c4      	str	r4, [r0, #12]
 8004a7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004a80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004a84:	b94c      	cbnz	r4, 8004a9a <__pow5mult+0x66>
 8004a86:	f240 2171 	movw	r1, #625	; 0x271
 8004a8a:	4630      	mov	r0, r6
 8004a8c:	f7ff ff12 	bl	80048b4 <__i2b>
 8004a90:	2300      	movs	r3, #0
 8004a92:	f8c8 0008 	str.w	r0, [r8, #8]
 8004a96:	4604      	mov	r4, r0
 8004a98:	6003      	str	r3, [r0, #0]
 8004a9a:	f04f 0900 	mov.w	r9, #0
 8004a9e:	07eb      	lsls	r3, r5, #31
 8004aa0:	d50a      	bpl.n	8004ab8 <__pow5mult+0x84>
 8004aa2:	4639      	mov	r1, r7
 8004aa4:	4622      	mov	r2, r4
 8004aa6:	4630      	mov	r0, r6
 8004aa8:	f7ff ff1a 	bl	80048e0 <__multiply>
 8004aac:	4639      	mov	r1, r7
 8004aae:	4680      	mov	r8, r0
 8004ab0:	4630      	mov	r0, r6
 8004ab2:	f7ff fe47 	bl	8004744 <_Bfree>
 8004ab6:	4647      	mov	r7, r8
 8004ab8:	106d      	asrs	r5, r5, #1
 8004aba:	d00b      	beq.n	8004ad4 <__pow5mult+0xa0>
 8004abc:	6820      	ldr	r0, [r4, #0]
 8004abe:	b938      	cbnz	r0, 8004ad0 <__pow5mult+0x9c>
 8004ac0:	4622      	mov	r2, r4
 8004ac2:	4621      	mov	r1, r4
 8004ac4:	4630      	mov	r0, r6
 8004ac6:	f7ff ff0b 	bl	80048e0 <__multiply>
 8004aca:	6020      	str	r0, [r4, #0]
 8004acc:	f8c0 9000 	str.w	r9, [r0]
 8004ad0:	4604      	mov	r4, r0
 8004ad2:	e7e4      	b.n	8004a9e <__pow5mult+0x6a>
 8004ad4:	4638      	mov	r0, r7
 8004ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ada:	bf00      	nop
 8004adc:	08005ba8 	.word	0x08005ba8
 8004ae0:	08005979 	.word	0x08005979
 8004ae4:	08005a5c 	.word	0x08005a5c

08004ae8 <__lshift>:
 8004ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004aec:	460c      	mov	r4, r1
 8004aee:	6849      	ldr	r1, [r1, #4]
 8004af0:	6923      	ldr	r3, [r4, #16]
 8004af2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004af6:	68a3      	ldr	r3, [r4, #8]
 8004af8:	4607      	mov	r7, r0
 8004afa:	4691      	mov	r9, r2
 8004afc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004b00:	f108 0601 	add.w	r6, r8, #1
 8004b04:	42b3      	cmp	r3, r6
 8004b06:	db0b      	blt.n	8004b20 <__lshift+0x38>
 8004b08:	4638      	mov	r0, r7
 8004b0a:	f7ff fddb 	bl	80046c4 <_Balloc>
 8004b0e:	4605      	mov	r5, r0
 8004b10:	b948      	cbnz	r0, 8004b26 <__lshift+0x3e>
 8004b12:	4602      	mov	r2, r0
 8004b14:	4b2a      	ldr	r3, [pc, #168]	; (8004bc0 <__lshift+0xd8>)
 8004b16:	482b      	ldr	r0, [pc, #172]	; (8004bc4 <__lshift+0xdc>)
 8004b18:	f240 11d9 	movw	r1, #473	; 0x1d9
 8004b1c:	f000 fccc 	bl	80054b8 <__assert_func>
 8004b20:	3101      	adds	r1, #1
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	e7ee      	b.n	8004b04 <__lshift+0x1c>
 8004b26:	2300      	movs	r3, #0
 8004b28:	f100 0114 	add.w	r1, r0, #20
 8004b2c:	f100 0210 	add.w	r2, r0, #16
 8004b30:	4618      	mov	r0, r3
 8004b32:	4553      	cmp	r3, sl
 8004b34:	db37      	blt.n	8004ba6 <__lshift+0xbe>
 8004b36:	6920      	ldr	r0, [r4, #16]
 8004b38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004b3c:	f104 0314 	add.w	r3, r4, #20
 8004b40:	f019 091f 	ands.w	r9, r9, #31
 8004b44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004b48:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8004b4c:	d02f      	beq.n	8004bae <__lshift+0xc6>
 8004b4e:	f1c9 0e20 	rsb	lr, r9, #32
 8004b52:	468a      	mov	sl, r1
 8004b54:	f04f 0c00 	mov.w	ip, #0
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	fa02 f209 	lsl.w	r2, r2, r9
 8004b5e:	ea42 020c 	orr.w	r2, r2, ip
 8004b62:	f84a 2b04 	str.w	r2, [sl], #4
 8004b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b6a:	4298      	cmp	r0, r3
 8004b6c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004b70:	d8f2      	bhi.n	8004b58 <__lshift+0x70>
 8004b72:	1b03      	subs	r3, r0, r4
 8004b74:	3b15      	subs	r3, #21
 8004b76:	f023 0303 	bic.w	r3, r3, #3
 8004b7a:	3304      	adds	r3, #4
 8004b7c:	f104 0215 	add.w	r2, r4, #21
 8004b80:	4290      	cmp	r0, r2
 8004b82:	bf38      	it	cc
 8004b84:	2304      	movcc	r3, #4
 8004b86:	f841 c003 	str.w	ip, [r1, r3]
 8004b8a:	f1bc 0f00 	cmp.w	ip, #0
 8004b8e:	d001      	beq.n	8004b94 <__lshift+0xac>
 8004b90:	f108 0602 	add.w	r6, r8, #2
 8004b94:	3e01      	subs	r6, #1
 8004b96:	4638      	mov	r0, r7
 8004b98:	612e      	str	r6, [r5, #16]
 8004b9a:	4621      	mov	r1, r4
 8004b9c:	f7ff fdd2 	bl	8004744 <_Bfree>
 8004ba0:	4628      	mov	r0, r5
 8004ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ba6:	f842 0f04 	str.w	r0, [r2, #4]!
 8004baa:	3301      	adds	r3, #1
 8004bac:	e7c1      	b.n	8004b32 <__lshift+0x4a>
 8004bae:	3904      	subs	r1, #4
 8004bb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bb4:	f841 2f04 	str.w	r2, [r1, #4]!
 8004bb8:	4298      	cmp	r0, r3
 8004bba:	d8f9      	bhi.n	8004bb0 <__lshift+0xc8>
 8004bbc:	e7ea      	b.n	8004b94 <__lshift+0xac>
 8004bbe:	bf00      	nop
 8004bc0:	080059eb 	.word	0x080059eb
 8004bc4:	08005a5c 	.word	0x08005a5c

08004bc8 <__mcmp>:
 8004bc8:	b530      	push	{r4, r5, lr}
 8004bca:	6902      	ldr	r2, [r0, #16]
 8004bcc:	690c      	ldr	r4, [r1, #16]
 8004bce:	1b12      	subs	r2, r2, r4
 8004bd0:	d10e      	bne.n	8004bf0 <__mcmp+0x28>
 8004bd2:	f100 0314 	add.w	r3, r0, #20
 8004bd6:	3114      	adds	r1, #20
 8004bd8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004bdc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004be0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8004be4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004be8:	42a5      	cmp	r5, r4
 8004bea:	d003      	beq.n	8004bf4 <__mcmp+0x2c>
 8004bec:	d305      	bcc.n	8004bfa <__mcmp+0x32>
 8004bee:	2201      	movs	r2, #1
 8004bf0:	4610      	mov	r0, r2
 8004bf2:	bd30      	pop	{r4, r5, pc}
 8004bf4:	4283      	cmp	r3, r0
 8004bf6:	d3f3      	bcc.n	8004be0 <__mcmp+0x18>
 8004bf8:	e7fa      	b.n	8004bf0 <__mcmp+0x28>
 8004bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8004bfe:	e7f7      	b.n	8004bf0 <__mcmp+0x28>

08004c00 <__mdiff>:
 8004c00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c04:	460c      	mov	r4, r1
 8004c06:	4606      	mov	r6, r0
 8004c08:	4611      	mov	r1, r2
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	4690      	mov	r8, r2
 8004c0e:	f7ff ffdb 	bl	8004bc8 <__mcmp>
 8004c12:	1e05      	subs	r5, r0, #0
 8004c14:	d110      	bne.n	8004c38 <__mdiff+0x38>
 8004c16:	4629      	mov	r1, r5
 8004c18:	4630      	mov	r0, r6
 8004c1a:	f7ff fd53 	bl	80046c4 <_Balloc>
 8004c1e:	b930      	cbnz	r0, 8004c2e <__mdiff+0x2e>
 8004c20:	4b3a      	ldr	r3, [pc, #232]	; (8004d0c <__mdiff+0x10c>)
 8004c22:	4602      	mov	r2, r0
 8004c24:	f240 2132 	movw	r1, #562	; 0x232
 8004c28:	4839      	ldr	r0, [pc, #228]	; (8004d10 <__mdiff+0x110>)
 8004c2a:	f000 fc45 	bl	80054b8 <__assert_func>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004c34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c38:	bfa4      	itt	ge
 8004c3a:	4643      	movge	r3, r8
 8004c3c:	46a0      	movge	r8, r4
 8004c3e:	4630      	mov	r0, r6
 8004c40:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8004c44:	bfa6      	itte	ge
 8004c46:	461c      	movge	r4, r3
 8004c48:	2500      	movge	r5, #0
 8004c4a:	2501      	movlt	r5, #1
 8004c4c:	f7ff fd3a 	bl	80046c4 <_Balloc>
 8004c50:	b920      	cbnz	r0, 8004c5c <__mdiff+0x5c>
 8004c52:	4b2e      	ldr	r3, [pc, #184]	; (8004d0c <__mdiff+0x10c>)
 8004c54:	4602      	mov	r2, r0
 8004c56:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004c5a:	e7e5      	b.n	8004c28 <__mdiff+0x28>
 8004c5c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004c60:	6926      	ldr	r6, [r4, #16]
 8004c62:	60c5      	str	r5, [r0, #12]
 8004c64:	f104 0914 	add.w	r9, r4, #20
 8004c68:	f108 0514 	add.w	r5, r8, #20
 8004c6c:	f100 0e14 	add.w	lr, r0, #20
 8004c70:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8004c74:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004c78:	f108 0210 	add.w	r2, r8, #16
 8004c7c:	46f2      	mov	sl, lr
 8004c7e:	2100      	movs	r1, #0
 8004c80:	f859 3b04 	ldr.w	r3, [r9], #4
 8004c84:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8004c88:	fa1f f883 	uxth.w	r8, r3
 8004c8c:	fa11 f18b 	uxtah	r1, r1, fp
 8004c90:	0c1b      	lsrs	r3, r3, #16
 8004c92:	eba1 0808 	sub.w	r8, r1, r8
 8004c96:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004c9a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004c9e:	fa1f f888 	uxth.w	r8, r8
 8004ca2:	1419      	asrs	r1, r3, #16
 8004ca4:	454e      	cmp	r6, r9
 8004ca6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8004caa:	f84a 3b04 	str.w	r3, [sl], #4
 8004cae:	d8e7      	bhi.n	8004c80 <__mdiff+0x80>
 8004cb0:	1b33      	subs	r3, r6, r4
 8004cb2:	3b15      	subs	r3, #21
 8004cb4:	f023 0303 	bic.w	r3, r3, #3
 8004cb8:	3304      	adds	r3, #4
 8004cba:	3415      	adds	r4, #21
 8004cbc:	42a6      	cmp	r6, r4
 8004cbe:	bf38      	it	cc
 8004cc0:	2304      	movcc	r3, #4
 8004cc2:	441d      	add	r5, r3
 8004cc4:	4473      	add	r3, lr
 8004cc6:	469e      	mov	lr, r3
 8004cc8:	462e      	mov	r6, r5
 8004cca:	4566      	cmp	r6, ip
 8004ccc:	d30e      	bcc.n	8004cec <__mdiff+0xec>
 8004cce:	f10c 0203 	add.w	r2, ip, #3
 8004cd2:	1b52      	subs	r2, r2, r5
 8004cd4:	f022 0203 	bic.w	r2, r2, #3
 8004cd8:	3d03      	subs	r5, #3
 8004cda:	45ac      	cmp	ip, r5
 8004cdc:	bf38      	it	cc
 8004cde:	2200      	movcc	r2, #0
 8004ce0:	441a      	add	r2, r3
 8004ce2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8004ce6:	b17b      	cbz	r3, 8004d08 <__mdiff+0x108>
 8004ce8:	6107      	str	r7, [r0, #16]
 8004cea:	e7a3      	b.n	8004c34 <__mdiff+0x34>
 8004cec:	f856 8b04 	ldr.w	r8, [r6], #4
 8004cf0:	fa11 f288 	uxtah	r2, r1, r8
 8004cf4:	1414      	asrs	r4, r2, #16
 8004cf6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004cfa:	b292      	uxth	r2, r2
 8004cfc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004d00:	f84e 2b04 	str.w	r2, [lr], #4
 8004d04:	1421      	asrs	r1, r4, #16
 8004d06:	e7e0      	b.n	8004cca <__mdiff+0xca>
 8004d08:	3f01      	subs	r7, #1
 8004d0a:	e7ea      	b.n	8004ce2 <__mdiff+0xe2>
 8004d0c:	080059eb 	.word	0x080059eb
 8004d10:	08005a5c 	.word	0x08005a5c

08004d14 <__d2b>:
 8004d14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004d18:	4689      	mov	r9, r1
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	ec57 6b10 	vmov	r6, r7, d0
 8004d20:	4690      	mov	r8, r2
 8004d22:	f7ff fccf 	bl	80046c4 <_Balloc>
 8004d26:	4604      	mov	r4, r0
 8004d28:	b930      	cbnz	r0, 8004d38 <__d2b+0x24>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	4b25      	ldr	r3, [pc, #148]	; (8004dc4 <__d2b+0xb0>)
 8004d2e:	4826      	ldr	r0, [pc, #152]	; (8004dc8 <__d2b+0xb4>)
 8004d30:	f240 310a 	movw	r1, #778	; 0x30a
 8004d34:	f000 fbc0 	bl	80054b8 <__assert_func>
 8004d38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8004d3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004d40:	bb35      	cbnz	r5, 8004d90 <__d2b+0x7c>
 8004d42:	2e00      	cmp	r6, #0
 8004d44:	9301      	str	r3, [sp, #4]
 8004d46:	d028      	beq.n	8004d9a <__d2b+0x86>
 8004d48:	4668      	mov	r0, sp
 8004d4a:	9600      	str	r6, [sp, #0]
 8004d4c:	f7ff fd82 	bl	8004854 <__lo0bits>
 8004d50:	9900      	ldr	r1, [sp, #0]
 8004d52:	b300      	cbz	r0, 8004d96 <__d2b+0x82>
 8004d54:	9a01      	ldr	r2, [sp, #4]
 8004d56:	f1c0 0320 	rsb	r3, r0, #32
 8004d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5e:	430b      	orrs	r3, r1
 8004d60:	40c2      	lsrs	r2, r0
 8004d62:	6163      	str	r3, [r4, #20]
 8004d64:	9201      	str	r2, [sp, #4]
 8004d66:	9b01      	ldr	r3, [sp, #4]
 8004d68:	61a3      	str	r3, [r4, #24]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	bf14      	ite	ne
 8004d6e:	2202      	movne	r2, #2
 8004d70:	2201      	moveq	r2, #1
 8004d72:	6122      	str	r2, [r4, #16]
 8004d74:	b1d5      	cbz	r5, 8004dac <__d2b+0x98>
 8004d76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004d7a:	4405      	add	r5, r0
 8004d7c:	f8c9 5000 	str.w	r5, [r9]
 8004d80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004d84:	f8c8 0000 	str.w	r0, [r8]
 8004d88:	4620      	mov	r0, r4
 8004d8a:	b003      	add	sp, #12
 8004d8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d94:	e7d5      	b.n	8004d42 <__d2b+0x2e>
 8004d96:	6161      	str	r1, [r4, #20]
 8004d98:	e7e5      	b.n	8004d66 <__d2b+0x52>
 8004d9a:	a801      	add	r0, sp, #4
 8004d9c:	f7ff fd5a 	bl	8004854 <__lo0bits>
 8004da0:	9b01      	ldr	r3, [sp, #4]
 8004da2:	6163      	str	r3, [r4, #20]
 8004da4:	2201      	movs	r2, #1
 8004da6:	6122      	str	r2, [r4, #16]
 8004da8:	3020      	adds	r0, #32
 8004daa:	e7e3      	b.n	8004d74 <__d2b+0x60>
 8004dac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004db0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004db4:	f8c9 0000 	str.w	r0, [r9]
 8004db8:	6918      	ldr	r0, [r3, #16]
 8004dba:	f7ff fd2b 	bl	8004814 <__hi0bits>
 8004dbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004dc2:	e7df      	b.n	8004d84 <__d2b+0x70>
 8004dc4:	080059eb 	.word	0x080059eb
 8004dc8:	08005a5c 	.word	0x08005a5c

08004dcc <_calloc_r>:
 8004dcc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004dce:	fba1 2402 	umull	r2, r4, r1, r2
 8004dd2:	b94c      	cbnz	r4, 8004de8 <_calloc_r+0x1c>
 8004dd4:	4611      	mov	r1, r2
 8004dd6:	9201      	str	r2, [sp, #4]
 8004dd8:	f000 f87a 	bl	8004ed0 <_malloc_r>
 8004ddc:	9a01      	ldr	r2, [sp, #4]
 8004dde:	4605      	mov	r5, r0
 8004de0:	b930      	cbnz	r0, 8004df0 <_calloc_r+0x24>
 8004de2:	4628      	mov	r0, r5
 8004de4:	b003      	add	sp, #12
 8004de6:	bd30      	pop	{r4, r5, pc}
 8004de8:	220c      	movs	r2, #12
 8004dea:	6002      	str	r2, [r0, #0]
 8004dec:	2500      	movs	r5, #0
 8004dee:	e7f8      	b.n	8004de2 <_calloc_r+0x16>
 8004df0:	4621      	mov	r1, r4
 8004df2:	f7fe f84d 	bl	8002e90 <memset>
 8004df6:	e7f4      	b.n	8004de2 <_calloc_r+0x16>

08004df8 <_free_r>:
 8004df8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004dfa:	2900      	cmp	r1, #0
 8004dfc:	d044      	beq.n	8004e88 <_free_r+0x90>
 8004dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e02:	9001      	str	r0, [sp, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f1a1 0404 	sub.w	r4, r1, #4
 8004e0a:	bfb8      	it	lt
 8004e0c:	18e4      	addlt	r4, r4, r3
 8004e0e:	f000 fcdf 	bl	80057d0 <__malloc_lock>
 8004e12:	4a1e      	ldr	r2, [pc, #120]	; (8004e8c <_free_r+0x94>)
 8004e14:	9801      	ldr	r0, [sp, #4]
 8004e16:	6813      	ldr	r3, [r2, #0]
 8004e18:	b933      	cbnz	r3, 8004e28 <_free_r+0x30>
 8004e1a:	6063      	str	r3, [r4, #4]
 8004e1c:	6014      	str	r4, [r2, #0]
 8004e1e:	b003      	add	sp, #12
 8004e20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e24:	f000 bcda 	b.w	80057dc <__malloc_unlock>
 8004e28:	42a3      	cmp	r3, r4
 8004e2a:	d908      	bls.n	8004e3e <_free_r+0x46>
 8004e2c:	6825      	ldr	r5, [r4, #0]
 8004e2e:	1961      	adds	r1, r4, r5
 8004e30:	428b      	cmp	r3, r1
 8004e32:	bf01      	itttt	eq
 8004e34:	6819      	ldreq	r1, [r3, #0]
 8004e36:	685b      	ldreq	r3, [r3, #4]
 8004e38:	1949      	addeq	r1, r1, r5
 8004e3a:	6021      	streq	r1, [r4, #0]
 8004e3c:	e7ed      	b.n	8004e1a <_free_r+0x22>
 8004e3e:	461a      	mov	r2, r3
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	b10b      	cbz	r3, 8004e48 <_free_r+0x50>
 8004e44:	42a3      	cmp	r3, r4
 8004e46:	d9fa      	bls.n	8004e3e <_free_r+0x46>
 8004e48:	6811      	ldr	r1, [r2, #0]
 8004e4a:	1855      	adds	r5, r2, r1
 8004e4c:	42a5      	cmp	r5, r4
 8004e4e:	d10b      	bne.n	8004e68 <_free_r+0x70>
 8004e50:	6824      	ldr	r4, [r4, #0]
 8004e52:	4421      	add	r1, r4
 8004e54:	1854      	adds	r4, r2, r1
 8004e56:	42a3      	cmp	r3, r4
 8004e58:	6011      	str	r1, [r2, #0]
 8004e5a:	d1e0      	bne.n	8004e1e <_free_r+0x26>
 8004e5c:	681c      	ldr	r4, [r3, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	6053      	str	r3, [r2, #4]
 8004e62:	4421      	add	r1, r4
 8004e64:	6011      	str	r1, [r2, #0]
 8004e66:	e7da      	b.n	8004e1e <_free_r+0x26>
 8004e68:	d902      	bls.n	8004e70 <_free_r+0x78>
 8004e6a:	230c      	movs	r3, #12
 8004e6c:	6003      	str	r3, [r0, #0]
 8004e6e:	e7d6      	b.n	8004e1e <_free_r+0x26>
 8004e70:	6825      	ldr	r5, [r4, #0]
 8004e72:	1961      	adds	r1, r4, r5
 8004e74:	428b      	cmp	r3, r1
 8004e76:	bf04      	itt	eq
 8004e78:	6819      	ldreq	r1, [r3, #0]
 8004e7a:	685b      	ldreq	r3, [r3, #4]
 8004e7c:	6063      	str	r3, [r4, #4]
 8004e7e:	bf04      	itt	eq
 8004e80:	1949      	addeq	r1, r1, r5
 8004e82:	6021      	streq	r1, [r4, #0]
 8004e84:	6054      	str	r4, [r2, #4]
 8004e86:	e7ca      	b.n	8004e1e <_free_r+0x26>
 8004e88:	b003      	add	sp, #12
 8004e8a:	bd30      	pop	{r4, r5, pc}
 8004e8c:	20000208 	.word	0x20000208

08004e90 <sbrk_aligned>:
 8004e90:	b570      	push	{r4, r5, r6, lr}
 8004e92:	4e0e      	ldr	r6, [pc, #56]	; (8004ecc <sbrk_aligned+0x3c>)
 8004e94:	460c      	mov	r4, r1
 8004e96:	6831      	ldr	r1, [r6, #0]
 8004e98:	4605      	mov	r5, r0
 8004e9a:	b911      	cbnz	r1, 8004ea2 <sbrk_aligned+0x12>
 8004e9c:	f000 f9e6 	bl	800526c <_sbrk_r>
 8004ea0:	6030      	str	r0, [r6, #0]
 8004ea2:	4621      	mov	r1, r4
 8004ea4:	4628      	mov	r0, r5
 8004ea6:	f000 f9e1 	bl	800526c <_sbrk_r>
 8004eaa:	1c43      	adds	r3, r0, #1
 8004eac:	d00a      	beq.n	8004ec4 <sbrk_aligned+0x34>
 8004eae:	1cc4      	adds	r4, r0, #3
 8004eb0:	f024 0403 	bic.w	r4, r4, #3
 8004eb4:	42a0      	cmp	r0, r4
 8004eb6:	d007      	beq.n	8004ec8 <sbrk_aligned+0x38>
 8004eb8:	1a21      	subs	r1, r4, r0
 8004eba:	4628      	mov	r0, r5
 8004ebc:	f000 f9d6 	bl	800526c <_sbrk_r>
 8004ec0:	3001      	adds	r0, #1
 8004ec2:	d101      	bne.n	8004ec8 <sbrk_aligned+0x38>
 8004ec4:	f04f 34ff 	mov.w	r4, #4294967295
 8004ec8:	4620      	mov	r0, r4
 8004eca:	bd70      	pop	{r4, r5, r6, pc}
 8004ecc:	2000020c 	.word	0x2000020c

08004ed0 <_malloc_r>:
 8004ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ed4:	1ccd      	adds	r5, r1, #3
 8004ed6:	f025 0503 	bic.w	r5, r5, #3
 8004eda:	3508      	adds	r5, #8
 8004edc:	2d0c      	cmp	r5, #12
 8004ede:	bf38      	it	cc
 8004ee0:	250c      	movcc	r5, #12
 8004ee2:	2d00      	cmp	r5, #0
 8004ee4:	4607      	mov	r7, r0
 8004ee6:	db01      	blt.n	8004eec <_malloc_r+0x1c>
 8004ee8:	42a9      	cmp	r1, r5
 8004eea:	d905      	bls.n	8004ef8 <_malloc_r+0x28>
 8004eec:	230c      	movs	r3, #12
 8004eee:	603b      	str	r3, [r7, #0]
 8004ef0:	2600      	movs	r6, #0
 8004ef2:	4630      	mov	r0, r6
 8004ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ef8:	4e2e      	ldr	r6, [pc, #184]	; (8004fb4 <_malloc_r+0xe4>)
 8004efa:	f000 fc69 	bl	80057d0 <__malloc_lock>
 8004efe:	6833      	ldr	r3, [r6, #0]
 8004f00:	461c      	mov	r4, r3
 8004f02:	bb34      	cbnz	r4, 8004f52 <_malloc_r+0x82>
 8004f04:	4629      	mov	r1, r5
 8004f06:	4638      	mov	r0, r7
 8004f08:	f7ff ffc2 	bl	8004e90 <sbrk_aligned>
 8004f0c:	1c43      	adds	r3, r0, #1
 8004f0e:	4604      	mov	r4, r0
 8004f10:	d14d      	bne.n	8004fae <_malloc_r+0xde>
 8004f12:	6834      	ldr	r4, [r6, #0]
 8004f14:	4626      	mov	r6, r4
 8004f16:	2e00      	cmp	r6, #0
 8004f18:	d140      	bne.n	8004f9c <_malloc_r+0xcc>
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	4631      	mov	r1, r6
 8004f1e:	4638      	mov	r0, r7
 8004f20:	eb04 0803 	add.w	r8, r4, r3
 8004f24:	f000 f9a2 	bl	800526c <_sbrk_r>
 8004f28:	4580      	cmp	r8, r0
 8004f2a:	d13a      	bne.n	8004fa2 <_malloc_r+0xd2>
 8004f2c:	6821      	ldr	r1, [r4, #0]
 8004f2e:	3503      	adds	r5, #3
 8004f30:	1a6d      	subs	r5, r5, r1
 8004f32:	f025 0503 	bic.w	r5, r5, #3
 8004f36:	3508      	adds	r5, #8
 8004f38:	2d0c      	cmp	r5, #12
 8004f3a:	bf38      	it	cc
 8004f3c:	250c      	movcc	r5, #12
 8004f3e:	4629      	mov	r1, r5
 8004f40:	4638      	mov	r0, r7
 8004f42:	f7ff ffa5 	bl	8004e90 <sbrk_aligned>
 8004f46:	3001      	adds	r0, #1
 8004f48:	d02b      	beq.n	8004fa2 <_malloc_r+0xd2>
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	442b      	add	r3, r5
 8004f4e:	6023      	str	r3, [r4, #0]
 8004f50:	e00e      	b.n	8004f70 <_malloc_r+0xa0>
 8004f52:	6822      	ldr	r2, [r4, #0]
 8004f54:	1b52      	subs	r2, r2, r5
 8004f56:	d41e      	bmi.n	8004f96 <_malloc_r+0xc6>
 8004f58:	2a0b      	cmp	r2, #11
 8004f5a:	d916      	bls.n	8004f8a <_malloc_r+0xba>
 8004f5c:	1961      	adds	r1, r4, r5
 8004f5e:	42a3      	cmp	r3, r4
 8004f60:	6025      	str	r5, [r4, #0]
 8004f62:	bf18      	it	ne
 8004f64:	6059      	strne	r1, [r3, #4]
 8004f66:	6863      	ldr	r3, [r4, #4]
 8004f68:	bf08      	it	eq
 8004f6a:	6031      	streq	r1, [r6, #0]
 8004f6c:	5162      	str	r2, [r4, r5]
 8004f6e:	604b      	str	r3, [r1, #4]
 8004f70:	4638      	mov	r0, r7
 8004f72:	f104 060b 	add.w	r6, r4, #11
 8004f76:	f000 fc31 	bl	80057dc <__malloc_unlock>
 8004f7a:	f026 0607 	bic.w	r6, r6, #7
 8004f7e:	1d23      	adds	r3, r4, #4
 8004f80:	1af2      	subs	r2, r6, r3
 8004f82:	d0b6      	beq.n	8004ef2 <_malloc_r+0x22>
 8004f84:	1b9b      	subs	r3, r3, r6
 8004f86:	50a3      	str	r3, [r4, r2]
 8004f88:	e7b3      	b.n	8004ef2 <_malloc_r+0x22>
 8004f8a:	6862      	ldr	r2, [r4, #4]
 8004f8c:	42a3      	cmp	r3, r4
 8004f8e:	bf0c      	ite	eq
 8004f90:	6032      	streq	r2, [r6, #0]
 8004f92:	605a      	strne	r2, [r3, #4]
 8004f94:	e7ec      	b.n	8004f70 <_malloc_r+0xa0>
 8004f96:	4623      	mov	r3, r4
 8004f98:	6864      	ldr	r4, [r4, #4]
 8004f9a:	e7b2      	b.n	8004f02 <_malloc_r+0x32>
 8004f9c:	4634      	mov	r4, r6
 8004f9e:	6876      	ldr	r6, [r6, #4]
 8004fa0:	e7b9      	b.n	8004f16 <_malloc_r+0x46>
 8004fa2:	230c      	movs	r3, #12
 8004fa4:	603b      	str	r3, [r7, #0]
 8004fa6:	4638      	mov	r0, r7
 8004fa8:	f000 fc18 	bl	80057dc <__malloc_unlock>
 8004fac:	e7a1      	b.n	8004ef2 <_malloc_r+0x22>
 8004fae:	6025      	str	r5, [r4, #0]
 8004fb0:	e7de      	b.n	8004f70 <_malloc_r+0xa0>
 8004fb2:	bf00      	nop
 8004fb4:	20000208 	.word	0x20000208

08004fb8 <__sfputc_r>:
 8004fb8:	6893      	ldr	r3, [r2, #8]
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	b410      	push	{r4}
 8004fc0:	6093      	str	r3, [r2, #8]
 8004fc2:	da08      	bge.n	8004fd6 <__sfputc_r+0x1e>
 8004fc4:	6994      	ldr	r4, [r2, #24]
 8004fc6:	42a3      	cmp	r3, r4
 8004fc8:	db01      	blt.n	8004fce <__sfputc_r+0x16>
 8004fca:	290a      	cmp	r1, #10
 8004fcc:	d103      	bne.n	8004fd6 <__sfputc_r+0x1e>
 8004fce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fd2:	f000 b99f 	b.w	8005314 <__swbuf_r>
 8004fd6:	6813      	ldr	r3, [r2, #0]
 8004fd8:	1c58      	adds	r0, r3, #1
 8004fda:	6010      	str	r0, [r2, #0]
 8004fdc:	7019      	strb	r1, [r3, #0]
 8004fde:	4608      	mov	r0, r1
 8004fe0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <__sfputs_r>:
 8004fe6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fe8:	4606      	mov	r6, r0
 8004fea:	460f      	mov	r7, r1
 8004fec:	4614      	mov	r4, r2
 8004fee:	18d5      	adds	r5, r2, r3
 8004ff0:	42ac      	cmp	r4, r5
 8004ff2:	d101      	bne.n	8004ff8 <__sfputs_r+0x12>
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	e007      	b.n	8005008 <__sfputs_r+0x22>
 8004ff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ffc:	463a      	mov	r2, r7
 8004ffe:	4630      	mov	r0, r6
 8005000:	f7ff ffda 	bl	8004fb8 <__sfputc_r>
 8005004:	1c43      	adds	r3, r0, #1
 8005006:	d1f3      	bne.n	8004ff0 <__sfputs_r+0xa>
 8005008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800500c <_vfiprintf_r>:
 800500c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005010:	460d      	mov	r5, r1
 8005012:	b09d      	sub	sp, #116	; 0x74
 8005014:	4614      	mov	r4, r2
 8005016:	4698      	mov	r8, r3
 8005018:	4606      	mov	r6, r0
 800501a:	b118      	cbz	r0, 8005024 <_vfiprintf_r+0x18>
 800501c:	6983      	ldr	r3, [r0, #24]
 800501e:	b90b      	cbnz	r3, 8005024 <_vfiprintf_r+0x18>
 8005020:	f7ff fa94 	bl	800454c <__sinit>
 8005024:	4b89      	ldr	r3, [pc, #548]	; (800524c <_vfiprintf_r+0x240>)
 8005026:	429d      	cmp	r5, r3
 8005028:	d11b      	bne.n	8005062 <_vfiprintf_r+0x56>
 800502a:	6875      	ldr	r5, [r6, #4]
 800502c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800502e:	07d9      	lsls	r1, r3, #31
 8005030:	d405      	bmi.n	800503e <_vfiprintf_r+0x32>
 8005032:	89ab      	ldrh	r3, [r5, #12]
 8005034:	059a      	lsls	r2, r3, #22
 8005036:	d402      	bmi.n	800503e <_vfiprintf_r+0x32>
 8005038:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800503a:	f7ff fb2a 	bl	8004692 <__retarget_lock_acquire_recursive>
 800503e:	89ab      	ldrh	r3, [r5, #12]
 8005040:	071b      	lsls	r3, r3, #28
 8005042:	d501      	bpl.n	8005048 <_vfiprintf_r+0x3c>
 8005044:	692b      	ldr	r3, [r5, #16]
 8005046:	b9eb      	cbnz	r3, 8005084 <_vfiprintf_r+0x78>
 8005048:	4629      	mov	r1, r5
 800504a:	4630      	mov	r0, r6
 800504c:	f000 f9c6 	bl	80053dc <__swsetup_r>
 8005050:	b1c0      	cbz	r0, 8005084 <_vfiprintf_r+0x78>
 8005052:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005054:	07dc      	lsls	r4, r3, #31
 8005056:	d50e      	bpl.n	8005076 <_vfiprintf_r+0x6a>
 8005058:	f04f 30ff 	mov.w	r0, #4294967295
 800505c:	b01d      	add	sp, #116	; 0x74
 800505e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005062:	4b7b      	ldr	r3, [pc, #492]	; (8005250 <_vfiprintf_r+0x244>)
 8005064:	429d      	cmp	r5, r3
 8005066:	d101      	bne.n	800506c <_vfiprintf_r+0x60>
 8005068:	68b5      	ldr	r5, [r6, #8]
 800506a:	e7df      	b.n	800502c <_vfiprintf_r+0x20>
 800506c:	4b79      	ldr	r3, [pc, #484]	; (8005254 <_vfiprintf_r+0x248>)
 800506e:	429d      	cmp	r5, r3
 8005070:	bf08      	it	eq
 8005072:	68f5      	ldreq	r5, [r6, #12]
 8005074:	e7da      	b.n	800502c <_vfiprintf_r+0x20>
 8005076:	89ab      	ldrh	r3, [r5, #12]
 8005078:	0598      	lsls	r0, r3, #22
 800507a:	d4ed      	bmi.n	8005058 <_vfiprintf_r+0x4c>
 800507c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800507e:	f7ff fb09 	bl	8004694 <__retarget_lock_release_recursive>
 8005082:	e7e9      	b.n	8005058 <_vfiprintf_r+0x4c>
 8005084:	2300      	movs	r3, #0
 8005086:	9309      	str	r3, [sp, #36]	; 0x24
 8005088:	2320      	movs	r3, #32
 800508a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800508e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005092:	2330      	movs	r3, #48	; 0x30
 8005094:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005258 <_vfiprintf_r+0x24c>
 8005098:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800509c:	f04f 0901 	mov.w	r9, #1
 80050a0:	4623      	mov	r3, r4
 80050a2:	469a      	mov	sl, r3
 80050a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050a8:	b10a      	cbz	r2, 80050ae <_vfiprintf_r+0xa2>
 80050aa:	2a25      	cmp	r2, #37	; 0x25
 80050ac:	d1f9      	bne.n	80050a2 <_vfiprintf_r+0x96>
 80050ae:	ebba 0b04 	subs.w	fp, sl, r4
 80050b2:	d00b      	beq.n	80050cc <_vfiprintf_r+0xc0>
 80050b4:	465b      	mov	r3, fp
 80050b6:	4622      	mov	r2, r4
 80050b8:	4629      	mov	r1, r5
 80050ba:	4630      	mov	r0, r6
 80050bc:	f7ff ff93 	bl	8004fe6 <__sfputs_r>
 80050c0:	3001      	adds	r0, #1
 80050c2:	f000 80aa 	beq.w	800521a <_vfiprintf_r+0x20e>
 80050c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050c8:	445a      	add	r2, fp
 80050ca:	9209      	str	r2, [sp, #36]	; 0x24
 80050cc:	f89a 3000 	ldrb.w	r3, [sl]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80a2 	beq.w	800521a <_vfiprintf_r+0x20e>
 80050d6:	2300      	movs	r3, #0
 80050d8:	f04f 32ff 	mov.w	r2, #4294967295
 80050dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050e0:	f10a 0a01 	add.w	sl, sl, #1
 80050e4:	9304      	str	r3, [sp, #16]
 80050e6:	9307      	str	r3, [sp, #28]
 80050e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050ec:	931a      	str	r3, [sp, #104]	; 0x68
 80050ee:	4654      	mov	r4, sl
 80050f0:	2205      	movs	r2, #5
 80050f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050f6:	4858      	ldr	r0, [pc, #352]	; (8005258 <_vfiprintf_r+0x24c>)
 80050f8:	f7fb f87a 	bl	80001f0 <memchr>
 80050fc:	9a04      	ldr	r2, [sp, #16]
 80050fe:	b9d8      	cbnz	r0, 8005138 <_vfiprintf_r+0x12c>
 8005100:	06d1      	lsls	r1, r2, #27
 8005102:	bf44      	itt	mi
 8005104:	2320      	movmi	r3, #32
 8005106:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800510a:	0713      	lsls	r3, r2, #28
 800510c:	bf44      	itt	mi
 800510e:	232b      	movmi	r3, #43	; 0x2b
 8005110:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005114:	f89a 3000 	ldrb.w	r3, [sl]
 8005118:	2b2a      	cmp	r3, #42	; 0x2a
 800511a:	d015      	beq.n	8005148 <_vfiprintf_r+0x13c>
 800511c:	9a07      	ldr	r2, [sp, #28]
 800511e:	4654      	mov	r4, sl
 8005120:	2000      	movs	r0, #0
 8005122:	f04f 0c0a 	mov.w	ip, #10
 8005126:	4621      	mov	r1, r4
 8005128:	f811 3b01 	ldrb.w	r3, [r1], #1
 800512c:	3b30      	subs	r3, #48	; 0x30
 800512e:	2b09      	cmp	r3, #9
 8005130:	d94e      	bls.n	80051d0 <_vfiprintf_r+0x1c4>
 8005132:	b1b0      	cbz	r0, 8005162 <_vfiprintf_r+0x156>
 8005134:	9207      	str	r2, [sp, #28]
 8005136:	e014      	b.n	8005162 <_vfiprintf_r+0x156>
 8005138:	eba0 0308 	sub.w	r3, r0, r8
 800513c:	fa09 f303 	lsl.w	r3, r9, r3
 8005140:	4313      	orrs	r3, r2
 8005142:	9304      	str	r3, [sp, #16]
 8005144:	46a2      	mov	sl, r4
 8005146:	e7d2      	b.n	80050ee <_vfiprintf_r+0xe2>
 8005148:	9b03      	ldr	r3, [sp, #12]
 800514a:	1d19      	adds	r1, r3, #4
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	9103      	str	r1, [sp, #12]
 8005150:	2b00      	cmp	r3, #0
 8005152:	bfbb      	ittet	lt
 8005154:	425b      	neglt	r3, r3
 8005156:	f042 0202 	orrlt.w	r2, r2, #2
 800515a:	9307      	strge	r3, [sp, #28]
 800515c:	9307      	strlt	r3, [sp, #28]
 800515e:	bfb8      	it	lt
 8005160:	9204      	strlt	r2, [sp, #16]
 8005162:	7823      	ldrb	r3, [r4, #0]
 8005164:	2b2e      	cmp	r3, #46	; 0x2e
 8005166:	d10c      	bne.n	8005182 <_vfiprintf_r+0x176>
 8005168:	7863      	ldrb	r3, [r4, #1]
 800516a:	2b2a      	cmp	r3, #42	; 0x2a
 800516c:	d135      	bne.n	80051da <_vfiprintf_r+0x1ce>
 800516e:	9b03      	ldr	r3, [sp, #12]
 8005170:	1d1a      	adds	r2, r3, #4
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	9203      	str	r2, [sp, #12]
 8005176:	2b00      	cmp	r3, #0
 8005178:	bfb8      	it	lt
 800517a:	f04f 33ff 	movlt.w	r3, #4294967295
 800517e:	3402      	adds	r4, #2
 8005180:	9305      	str	r3, [sp, #20]
 8005182:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005268 <_vfiprintf_r+0x25c>
 8005186:	7821      	ldrb	r1, [r4, #0]
 8005188:	2203      	movs	r2, #3
 800518a:	4650      	mov	r0, sl
 800518c:	f7fb f830 	bl	80001f0 <memchr>
 8005190:	b140      	cbz	r0, 80051a4 <_vfiprintf_r+0x198>
 8005192:	2340      	movs	r3, #64	; 0x40
 8005194:	eba0 000a 	sub.w	r0, r0, sl
 8005198:	fa03 f000 	lsl.w	r0, r3, r0
 800519c:	9b04      	ldr	r3, [sp, #16]
 800519e:	4303      	orrs	r3, r0
 80051a0:	3401      	adds	r4, #1
 80051a2:	9304      	str	r3, [sp, #16]
 80051a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051a8:	482c      	ldr	r0, [pc, #176]	; (800525c <_vfiprintf_r+0x250>)
 80051aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051ae:	2206      	movs	r2, #6
 80051b0:	f7fb f81e 	bl	80001f0 <memchr>
 80051b4:	2800      	cmp	r0, #0
 80051b6:	d03f      	beq.n	8005238 <_vfiprintf_r+0x22c>
 80051b8:	4b29      	ldr	r3, [pc, #164]	; (8005260 <_vfiprintf_r+0x254>)
 80051ba:	bb1b      	cbnz	r3, 8005204 <_vfiprintf_r+0x1f8>
 80051bc:	9b03      	ldr	r3, [sp, #12]
 80051be:	3307      	adds	r3, #7
 80051c0:	f023 0307 	bic.w	r3, r3, #7
 80051c4:	3308      	adds	r3, #8
 80051c6:	9303      	str	r3, [sp, #12]
 80051c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ca:	443b      	add	r3, r7
 80051cc:	9309      	str	r3, [sp, #36]	; 0x24
 80051ce:	e767      	b.n	80050a0 <_vfiprintf_r+0x94>
 80051d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80051d4:	460c      	mov	r4, r1
 80051d6:	2001      	movs	r0, #1
 80051d8:	e7a5      	b.n	8005126 <_vfiprintf_r+0x11a>
 80051da:	2300      	movs	r3, #0
 80051dc:	3401      	adds	r4, #1
 80051de:	9305      	str	r3, [sp, #20]
 80051e0:	4619      	mov	r1, r3
 80051e2:	f04f 0c0a 	mov.w	ip, #10
 80051e6:	4620      	mov	r0, r4
 80051e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051ec:	3a30      	subs	r2, #48	; 0x30
 80051ee:	2a09      	cmp	r2, #9
 80051f0:	d903      	bls.n	80051fa <_vfiprintf_r+0x1ee>
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d0c5      	beq.n	8005182 <_vfiprintf_r+0x176>
 80051f6:	9105      	str	r1, [sp, #20]
 80051f8:	e7c3      	b.n	8005182 <_vfiprintf_r+0x176>
 80051fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80051fe:	4604      	mov	r4, r0
 8005200:	2301      	movs	r3, #1
 8005202:	e7f0      	b.n	80051e6 <_vfiprintf_r+0x1da>
 8005204:	ab03      	add	r3, sp, #12
 8005206:	9300      	str	r3, [sp, #0]
 8005208:	462a      	mov	r2, r5
 800520a:	4b16      	ldr	r3, [pc, #88]	; (8005264 <_vfiprintf_r+0x258>)
 800520c:	a904      	add	r1, sp, #16
 800520e:	4630      	mov	r0, r6
 8005210:	f7fd fee6 	bl	8002fe0 <_printf_float>
 8005214:	4607      	mov	r7, r0
 8005216:	1c78      	adds	r0, r7, #1
 8005218:	d1d6      	bne.n	80051c8 <_vfiprintf_r+0x1bc>
 800521a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800521c:	07d9      	lsls	r1, r3, #31
 800521e:	d405      	bmi.n	800522c <_vfiprintf_r+0x220>
 8005220:	89ab      	ldrh	r3, [r5, #12]
 8005222:	059a      	lsls	r2, r3, #22
 8005224:	d402      	bmi.n	800522c <_vfiprintf_r+0x220>
 8005226:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005228:	f7ff fa34 	bl	8004694 <__retarget_lock_release_recursive>
 800522c:	89ab      	ldrh	r3, [r5, #12]
 800522e:	065b      	lsls	r3, r3, #25
 8005230:	f53f af12 	bmi.w	8005058 <_vfiprintf_r+0x4c>
 8005234:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005236:	e711      	b.n	800505c <_vfiprintf_r+0x50>
 8005238:	ab03      	add	r3, sp, #12
 800523a:	9300      	str	r3, [sp, #0]
 800523c:	462a      	mov	r2, r5
 800523e:	4b09      	ldr	r3, [pc, #36]	; (8005264 <_vfiprintf_r+0x258>)
 8005240:	a904      	add	r1, sp, #16
 8005242:	4630      	mov	r0, r6
 8005244:	f7fe f970 	bl	8003528 <_printf_i>
 8005248:	e7e4      	b.n	8005214 <_vfiprintf_r+0x208>
 800524a:	bf00      	nop
 800524c:	08005a1c 	.word	0x08005a1c
 8005250:	08005a3c 	.word	0x08005a3c
 8005254:	080059fc 	.word	0x080059fc
 8005258:	08005bb4 	.word	0x08005bb4
 800525c:	08005bbe 	.word	0x08005bbe
 8005260:	08002fe1 	.word	0x08002fe1
 8005264:	08004fe7 	.word	0x08004fe7
 8005268:	08005bba 	.word	0x08005bba

0800526c <_sbrk_r>:
 800526c:	b538      	push	{r3, r4, r5, lr}
 800526e:	4d06      	ldr	r5, [pc, #24]	; (8005288 <_sbrk_r+0x1c>)
 8005270:	2300      	movs	r3, #0
 8005272:	4604      	mov	r4, r0
 8005274:	4608      	mov	r0, r1
 8005276:	602b      	str	r3, [r5, #0]
 8005278:	f7fc f8f8 	bl	800146c <_sbrk>
 800527c:	1c43      	adds	r3, r0, #1
 800527e:	d102      	bne.n	8005286 <_sbrk_r+0x1a>
 8005280:	682b      	ldr	r3, [r5, #0]
 8005282:	b103      	cbz	r3, 8005286 <_sbrk_r+0x1a>
 8005284:	6023      	str	r3, [r4, #0]
 8005286:	bd38      	pop	{r3, r4, r5, pc}
 8005288:	20000210 	.word	0x20000210

0800528c <__sread>:
 800528c:	b510      	push	{r4, lr}
 800528e:	460c      	mov	r4, r1
 8005290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005294:	f000 faa8 	bl	80057e8 <_read_r>
 8005298:	2800      	cmp	r0, #0
 800529a:	bfab      	itete	ge
 800529c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800529e:	89a3      	ldrhlt	r3, [r4, #12]
 80052a0:	181b      	addge	r3, r3, r0
 80052a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052a6:	bfac      	ite	ge
 80052a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80052aa:	81a3      	strhlt	r3, [r4, #12]
 80052ac:	bd10      	pop	{r4, pc}

080052ae <__swrite>:
 80052ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052b2:	461f      	mov	r7, r3
 80052b4:	898b      	ldrh	r3, [r1, #12]
 80052b6:	05db      	lsls	r3, r3, #23
 80052b8:	4605      	mov	r5, r0
 80052ba:	460c      	mov	r4, r1
 80052bc:	4616      	mov	r6, r2
 80052be:	d505      	bpl.n	80052cc <__swrite+0x1e>
 80052c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c4:	2302      	movs	r3, #2
 80052c6:	2200      	movs	r2, #0
 80052c8:	f000 f9f8 	bl	80056bc <_lseek_r>
 80052cc:	89a3      	ldrh	r3, [r4, #12]
 80052ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052d6:	81a3      	strh	r3, [r4, #12]
 80052d8:	4632      	mov	r2, r6
 80052da:	463b      	mov	r3, r7
 80052dc:	4628      	mov	r0, r5
 80052de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052e2:	f000 b869 	b.w	80053b8 <_write_r>

080052e6 <__sseek>:
 80052e6:	b510      	push	{r4, lr}
 80052e8:	460c      	mov	r4, r1
 80052ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052ee:	f000 f9e5 	bl	80056bc <_lseek_r>
 80052f2:	1c43      	adds	r3, r0, #1
 80052f4:	89a3      	ldrh	r3, [r4, #12]
 80052f6:	bf15      	itete	ne
 80052f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80052fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80052fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005302:	81a3      	strheq	r3, [r4, #12]
 8005304:	bf18      	it	ne
 8005306:	81a3      	strhne	r3, [r4, #12]
 8005308:	bd10      	pop	{r4, pc}

0800530a <__sclose>:
 800530a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800530e:	f000 b8f1 	b.w	80054f4 <_close_r>
	...

08005314 <__swbuf_r>:
 8005314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005316:	460e      	mov	r6, r1
 8005318:	4614      	mov	r4, r2
 800531a:	4605      	mov	r5, r0
 800531c:	b118      	cbz	r0, 8005326 <__swbuf_r+0x12>
 800531e:	6983      	ldr	r3, [r0, #24]
 8005320:	b90b      	cbnz	r3, 8005326 <__swbuf_r+0x12>
 8005322:	f7ff f913 	bl	800454c <__sinit>
 8005326:	4b21      	ldr	r3, [pc, #132]	; (80053ac <__swbuf_r+0x98>)
 8005328:	429c      	cmp	r4, r3
 800532a:	d12b      	bne.n	8005384 <__swbuf_r+0x70>
 800532c:	686c      	ldr	r4, [r5, #4]
 800532e:	69a3      	ldr	r3, [r4, #24]
 8005330:	60a3      	str	r3, [r4, #8]
 8005332:	89a3      	ldrh	r3, [r4, #12]
 8005334:	071a      	lsls	r2, r3, #28
 8005336:	d52f      	bpl.n	8005398 <__swbuf_r+0x84>
 8005338:	6923      	ldr	r3, [r4, #16]
 800533a:	b36b      	cbz	r3, 8005398 <__swbuf_r+0x84>
 800533c:	6923      	ldr	r3, [r4, #16]
 800533e:	6820      	ldr	r0, [r4, #0]
 8005340:	1ac0      	subs	r0, r0, r3
 8005342:	6963      	ldr	r3, [r4, #20]
 8005344:	b2f6      	uxtb	r6, r6
 8005346:	4283      	cmp	r3, r0
 8005348:	4637      	mov	r7, r6
 800534a:	dc04      	bgt.n	8005356 <__swbuf_r+0x42>
 800534c:	4621      	mov	r1, r4
 800534e:	4628      	mov	r0, r5
 8005350:	f000 f966 	bl	8005620 <_fflush_r>
 8005354:	bb30      	cbnz	r0, 80053a4 <__swbuf_r+0x90>
 8005356:	68a3      	ldr	r3, [r4, #8]
 8005358:	3b01      	subs	r3, #1
 800535a:	60a3      	str	r3, [r4, #8]
 800535c:	6823      	ldr	r3, [r4, #0]
 800535e:	1c5a      	adds	r2, r3, #1
 8005360:	6022      	str	r2, [r4, #0]
 8005362:	701e      	strb	r6, [r3, #0]
 8005364:	6963      	ldr	r3, [r4, #20]
 8005366:	3001      	adds	r0, #1
 8005368:	4283      	cmp	r3, r0
 800536a:	d004      	beq.n	8005376 <__swbuf_r+0x62>
 800536c:	89a3      	ldrh	r3, [r4, #12]
 800536e:	07db      	lsls	r3, r3, #31
 8005370:	d506      	bpl.n	8005380 <__swbuf_r+0x6c>
 8005372:	2e0a      	cmp	r6, #10
 8005374:	d104      	bne.n	8005380 <__swbuf_r+0x6c>
 8005376:	4621      	mov	r1, r4
 8005378:	4628      	mov	r0, r5
 800537a:	f000 f951 	bl	8005620 <_fflush_r>
 800537e:	b988      	cbnz	r0, 80053a4 <__swbuf_r+0x90>
 8005380:	4638      	mov	r0, r7
 8005382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005384:	4b0a      	ldr	r3, [pc, #40]	; (80053b0 <__swbuf_r+0x9c>)
 8005386:	429c      	cmp	r4, r3
 8005388:	d101      	bne.n	800538e <__swbuf_r+0x7a>
 800538a:	68ac      	ldr	r4, [r5, #8]
 800538c:	e7cf      	b.n	800532e <__swbuf_r+0x1a>
 800538e:	4b09      	ldr	r3, [pc, #36]	; (80053b4 <__swbuf_r+0xa0>)
 8005390:	429c      	cmp	r4, r3
 8005392:	bf08      	it	eq
 8005394:	68ec      	ldreq	r4, [r5, #12]
 8005396:	e7ca      	b.n	800532e <__swbuf_r+0x1a>
 8005398:	4621      	mov	r1, r4
 800539a:	4628      	mov	r0, r5
 800539c:	f000 f81e 	bl	80053dc <__swsetup_r>
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d0cb      	beq.n	800533c <__swbuf_r+0x28>
 80053a4:	f04f 37ff 	mov.w	r7, #4294967295
 80053a8:	e7ea      	b.n	8005380 <__swbuf_r+0x6c>
 80053aa:	bf00      	nop
 80053ac:	08005a1c 	.word	0x08005a1c
 80053b0:	08005a3c 	.word	0x08005a3c
 80053b4:	080059fc 	.word	0x080059fc

080053b8 <_write_r>:
 80053b8:	b538      	push	{r3, r4, r5, lr}
 80053ba:	4d07      	ldr	r5, [pc, #28]	; (80053d8 <_write_r+0x20>)
 80053bc:	4604      	mov	r4, r0
 80053be:	4608      	mov	r0, r1
 80053c0:	4611      	mov	r1, r2
 80053c2:	2200      	movs	r2, #0
 80053c4:	602a      	str	r2, [r5, #0]
 80053c6:	461a      	mov	r2, r3
 80053c8:	f7fb fe62 	bl	8001090 <_write>
 80053cc:	1c43      	adds	r3, r0, #1
 80053ce:	d102      	bne.n	80053d6 <_write_r+0x1e>
 80053d0:	682b      	ldr	r3, [r5, #0]
 80053d2:	b103      	cbz	r3, 80053d6 <_write_r+0x1e>
 80053d4:	6023      	str	r3, [r4, #0]
 80053d6:	bd38      	pop	{r3, r4, r5, pc}
 80053d8:	20000210 	.word	0x20000210

080053dc <__swsetup_r>:
 80053dc:	4b32      	ldr	r3, [pc, #200]	; (80054a8 <__swsetup_r+0xcc>)
 80053de:	b570      	push	{r4, r5, r6, lr}
 80053e0:	681d      	ldr	r5, [r3, #0]
 80053e2:	4606      	mov	r6, r0
 80053e4:	460c      	mov	r4, r1
 80053e6:	b125      	cbz	r5, 80053f2 <__swsetup_r+0x16>
 80053e8:	69ab      	ldr	r3, [r5, #24]
 80053ea:	b913      	cbnz	r3, 80053f2 <__swsetup_r+0x16>
 80053ec:	4628      	mov	r0, r5
 80053ee:	f7ff f8ad 	bl	800454c <__sinit>
 80053f2:	4b2e      	ldr	r3, [pc, #184]	; (80054ac <__swsetup_r+0xd0>)
 80053f4:	429c      	cmp	r4, r3
 80053f6:	d10f      	bne.n	8005418 <__swsetup_r+0x3c>
 80053f8:	686c      	ldr	r4, [r5, #4]
 80053fa:	89a3      	ldrh	r3, [r4, #12]
 80053fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005400:	0719      	lsls	r1, r3, #28
 8005402:	d42c      	bmi.n	800545e <__swsetup_r+0x82>
 8005404:	06dd      	lsls	r5, r3, #27
 8005406:	d411      	bmi.n	800542c <__swsetup_r+0x50>
 8005408:	2309      	movs	r3, #9
 800540a:	6033      	str	r3, [r6, #0]
 800540c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005410:	81a3      	strh	r3, [r4, #12]
 8005412:	f04f 30ff 	mov.w	r0, #4294967295
 8005416:	e03e      	b.n	8005496 <__swsetup_r+0xba>
 8005418:	4b25      	ldr	r3, [pc, #148]	; (80054b0 <__swsetup_r+0xd4>)
 800541a:	429c      	cmp	r4, r3
 800541c:	d101      	bne.n	8005422 <__swsetup_r+0x46>
 800541e:	68ac      	ldr	r4, [r5, #8]
 8005420:	e7eb      	b.n	80053fa <__swsetup_r+0x1e>
 8005422:	4b24      	ldr	r3, [pc, #144]	; (80054b4 <__swsetup_r+0xd8>)
 8005424:	429c      	cmp	r4, r3
 8005426:	bf08      	it	eq
 8005428:	68ec      	ldreq	r4, [r5, #12]
 800542a:	e7e6      	b.n	80053fa <__swsetup_r+0x1e>
 800542c:	0758      	lsls	r0, r3, #29
 800542e:	d512      	bpl.n	8005456 <__swsetup_r+0x7a>
 8005430:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005432:	b141      	cbz	r1, 8005446 <__swsetup_r+0x6a>
 8005434:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005438:	4299      	cmp	r1, r3
 800543a:	d002      	beq.n	8005442 <__swsetup_r+0x66>
 800543c:	4630      	mov	r0, r6
 800543e:	f7ff fcdb 	bl	8004df8 <_free_r>
 8005442:	2300      	movs	r3, #0
 8005444:	6363      	str	r3, [r4, #52]	; 0x34
 8005446:	89a3      	ldrh	r3, [r4, #12]
 8005448:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800544c:	81a3      	strh	r3, [r4, #12]
 800544e:	2300      	movs	r3, #0
 8005450:	6063      	str	r3, [r4, #4]
 8005452:	6923      	ldr	r3, [r4, #16]
 8005454:	6023      	str	r3, [r4, #0]
 8005456:	89a3      	ldrh	r3, [r4, #12]
 8005458:	f043 0308 	orr.w	r3, r3, #8
 800545c:	81a3      	strh	r3, [r4, #12]
 800545e:	6923      	ldr	r3, [r4, #16]
 8005460:	b94b      	cbnz	r3, 8005476 <__swsetup_r+0x9a>
 8005462:	89a3      	ldrh	r3, [r4, #12]
 8005464:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800546c:	d003      	beq.n	8005476 <__swsetup_r+0x9a>
 800546e:	4621      	mov	r1, r4
 8005470:	4630      	mov	r0, r6
 8005472:	f000 f95b 	bl	800572c <__smakebuf_r>
 8005476:	89a0      	ldrh	r0, [r4, #12]
 8005478:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800547c:	f010 0301 	ands.w	r3, r0, #1
 8005480:	d00a      	beq.n	8005498 <__swsetup_r+0xbc>
 8005482:	2300      	movs	r3, #0
 8005484:	60a3      	str	r3, [r4, #8]
 8005486:	6963      	ldr	r3, [r4, #20]
 8005488:	425b      	negs	r3, r3
 800548a:	61a3      	str	r3, [r4, #24]
 800548c:	6923      	ldr	r3, [r4, #16]
 800548e:	b943      	cbnz	r3, 80054a2 <__swsetup_r+0xc6>
 8005490:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005494:	d1ba      	bne.n	800540c <__swsetup_r+0x30>
 8005496:	bd70      	pop	{r4, r5, r6, pc}
 8005498:	0781      	lsls	r1, r0, #30
 800549a:	bf58      	it	pl
 800549c:	6963      	ldrpl	r3, [r4, #20]
 800549e:	60a3      	str	r3, [r4, #8]
 80054a0:	e7f4      	b.n	800548c <__swsetup_r+0xb0>
 80054a2:	2000      	movs	r0, #0
 80054a4:	e7f7      	b.n	8005496 <__swsetup_r+0xba>
 80054a6:	bf00      	nop
 80054a8:	2000000c 	.word	0x2000000c
 80054ac:	08005a1c 	.word	0x08005a1c
 80054b0:	08005a3c 	.word	0x08005a3c
 80054b4:	080059fc 	.word	0x080059fc

080054b8 <__assert_func>:
 80054b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80054ba:	4614      	mov	r4, r2
 80054bc:	461a      	mov	r2, r3
 80054be:	4b09      	ldr	r3, [pc, #36]	; (80054e4 <__assert_func+0x2c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4605      	mov	r5, r0
 80054c4:	68d8      	ldr	r0, [r3, #12]
 80054c6:	b14c      	cbz	r4, 80054dc <__assert_func+0x24>
 80054c8:	4b07      	ldr	r3, [pc, #28]	; (80054e8 <__assert_func+0x30>)
 80054ca:	9100      	str	r1, [sp, #0]
 80054cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80054d0:	4906      	ldr	r1, [pc, #24]	; (80054ec <__assert_func+0x34>)
 80054d2:	462b      	mov	r3, r5
 80054d4:	f000 f8e0 	bl	8005698 <fiprintf>
 80054d8:	f000 f9a5 	bl	8005826 <abort>
 80054dc:	4b04      	ldr	r3, [pc, #16]	; (80054f0 <__assert_func+0x38>)
 80054de:	461c      	mov	r4, r3
 80054e0:	e7f3      	b.n	80054ca <__assert_func+0x12>
 80054e2:	bf00      	nop
 80054e4:	2000000c 	.word	0x2000000c
 80054e8:	08005bc5 	.word	0x08005bc5
 80054ec:	08005bd2 	.word	0x08005bd2
 80054f0:	08005c00 	.word	0x08005c00

080054f4 <_close_r>:
 80054f4:	b538      	push	{r3, r4, r5, lr}
 80054f6:	4d06      	ldr	r5, [pc, #24]	; (8005510 <_close_r+0x1c>)
 80054f8:	2300      	movs	r3, #0
 80054fa:	4604      	mov	r4, r0
 80054fc:	4608      	mov	r0, r1
 80054fe:	602b      	str	r3, [r5, #0]
 8005500:	f7fb ff7f 	bl	8001402 <_close>
 8005504:	1c43      	adds	r3, r0, #1
 8005506:	d102      	bne.n	800550e <_close_r+0x1a>
 8005508:	682b      	ldr	r3, [r5, #0]
 800550a:	b103      	cbz	r3, 800550e <_close_r+0x1a>
 800550c:	6023      	str	r3, [r4, #0]
 800550e:	bd38      	pop	{r3, r4, r5, pc}
 8005510:	20000210 	.word	0x20000210

08005514 <__sflush_r>:
 8005514:	898a      	ldrh	r2, [r1, #12]
 8005516:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800551a:	4605      	mov	r5, r0
 800551c:	0710      	lsls	r0, r2, #28
 800551e:	460c      	mov	r4, r1
 8005520:	d458      	bmi.n	80055d4 <__sflush_r+0xc0>
 8005522:	684b      	ldr	r3, [r1, #4]
 8005524:	2b00      	cmp	r3, #0
 8005526:	dc05      	bgt.n	8005534 <__sflush_r+0x20>
 8005528:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	dc02      	bgt.n	8005534 <__sflush_r+0x20>
 800552e:	2000      	movs	r0, #0
 8005530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005534:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005536:	2e00      	cmp	r6, #0
 8005538:	d0f9      	beq.n	800552e <__sflush_r+0x1a>
 800553a:	2300      	movs	r3, #0
 800553c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005540:	682f      	ldr	r7, [r5, #0]
 8005542:	602b      	str	r3, [r5, #0]
 8005544:	d032      	beq.n	80055ac <__sflush_r+0x98>
 8005546:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005548:	89a3      	ldrh	r3, [r4, #12]
 800554a:	075a      	lsls	r2, r3, #29
 800554c:	d505      	bpl.n	800555a <__sflush_r+0x46>
 800554e:	6863      	ldr	r3, [r4, #4]
 8005550:	1ac0      	subs	r0, r0, r3
 8005552:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005554:	b10b      	cbz	r3, 800555a <__sflush_r+0x46>
 8005556:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005558:	1ac0      	subs	r0, r0, r3
 800555a:	2300      	movs	r3, #0
 800555c:	4602      	mov	r2, r0
 800555e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005560:	6a21      	ldr	r1, [r4, #32]
 8005562:	4628      	mov	r0, r5
 8005564:	47b0      	blx	r6
 8005566:	1c43      	adds	r3, r0, #1
 8005568:	89a3      	ldrh	r3, [r4, #12]
 800556a:	d106      	bne.n	800557a <__sflush_r+0x66>
 800556c:	6829      	ldr	r1, [r5, #0]
 800556e:	291d      	cmp	r1, #29
 8005570:	d82c      	bhi.n	80055cc <__sflush_r+0xb8>
 8005572:	4a2a      	ldr	r2, [pc, #168]	; (800561c <__sflush_r+0x108>)
 8005574:	40ca      	lsrs	r2, r1
 8005576:	07d6      	lsls	r6, r2, #31
 8005578:	d528      	bpl.n	80055cc <__sflush_r+0xb8>
 800557a:	2200      	movs	r2, #0
 800557c:	6062      	str	r2, [r4, #4]
 800557e:	04d9      	lsls	r1, r3, #19
 8005580:	6922      	ldr	r2, [r4, #16]
 8005582:	6022      	str	r2, [r4, #0]
 8005584:	d504      	bpl.n	8005590 <__sflush_r+0x7c>
 8005586:	1c42      	adds	r2, r0, #1
 8005588:	d101      	bne.n	800558e <__sflush_r+0x7a>
 800558a:	682b      	ldr	r3, [r5, #0]
 800558c:	b903      	cbnz	r3, 8005590 <__sflush_r+0x7c>
 800558e:	6560      	str	r0, [r4, #84]	; 0x54
 8005590:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005592:	602f      	str	r7, [r5, #0]
 8005594:	2900      	cmp	r1, #0
 8005596:	d0ca      	beq.n	800552e <__sflush_r+0x1a>
 8005598:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800559c:	4299      	cmp	r1, r3
 800559e:	d002      	beq.n	80055a6 <__sflush_r+0x92>
 80055a0:	4628      	mov	r0, r5
 80055a2:	f7ff fc29 	bl	8004df8 <_free_r>
 80055a6:	2000      	movs	r0, #0
 80055a8:	6360      	str	r0, [r4, #52]	; 0x34
 80055aa:	e7c1      	b.n	8005530 <__sflush_r+0x1c>
 80055ac:	6a21      	ldr	r1, [r4, #32]
 80055ae:	2301      	movs	r3, #1
 80055b0:	4628      	mov	r0, r5
 80055b2:	47b0      	blx	r6
 80055b4:	1c41      	adds	r1, r0, #1
 80055b6:	d1c7      	bne.n	8005548 <__sflush_r+0x34>
 80055b8:	682b      	ldr	r3, [r5, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0c4      	beq.n	8005548 <__sflush_r+0x34>
 80055be:	2b1d      	cmp	r3, #29
 80055c0:	d001      	beq.n	80055c6 <__sflush_r+0xb2>
 80055c2:	2b16      	cmp	r3, #22
 80055c4:	d101      	bne.n	80055ca <__sflush_r+0xb6>
 80055c6:	602f      	str	r7, [r5, #0]
 80055c8:	e7b1      	b.n	800552e <__sflush_r+0x1a>
 80055ca:	89a3      	ldrh	r3, [r4, #12]
 80055cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055d0:	81a3      	strh	r3, [r4, #12]
 80055d2:	e7ad      	b.n	8005530 <__sflush_r+0x1c>
 80055d4:	690f      	ldr	r7, [r1, #16]
 80055d6:	2f00      	cmp	r7, #0
 80055d8:	d0a9      	beq.n	800552e <__sflush_r+0x1a>
 80055da:	0793      	lsls	r3, r2, #30
 80055dc:	680e      	ldr	r6, [r1, #0]
 80055de:	bf08      	it	eq
 80055e0:	694b      	ldreq	r3, [r1, #20]
 80055e2:	600f      	str	r7, [r1, #0]
 80055e4:	bf18      	it	ne
 80055e6:	2300      	movne	r3, #0
 80055e8:	eba6 0807 	sub.w	r8, r6, r7
 80055ec:	608b      	str	r3, [r1, #8]
 80055ee:	f1b8 0f00 	cmp.w	r8, #0
 80055f2:	dd9c      	ble.n	800552e <__sflush_r+0x1a>
 80055f4:	6a21      	ldr	r1, [r4, #32]
 80055f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80055f8:	4643      	mov	r3, r8
 80055fa:	463a      	mov	r2, r7
 80055fc:	4628      	mov	r0, r5
 80055fe:	47b0      	blx	r6
 8005600:	2800      	cmp	r0, #0
 8005602:	dc06      	bgt.n	8005612 <__sflush_r+0xfe>
 8005604:	89a3      	ldrh	r3, [r4, #12]
 8005606:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800560a:	81a3      	strh	r3, [r4, #12]
 800560c:	f04f 30ff 	mov.w	r0, #4294967295
 8005610:	e78e      	b.n	8005530 <__sflush_r+0x1c>
 8005612:	4407      	add	r7, r0
 8005614:	eba8 0800 	sub.w	r8, r8, r0
 8005618:	e7e9      	b.n	80055ee <__sflush_r+0xda>
 800561a:	bf00      	nop
 800561c:	20400001 	.word	0x20400001

08005620 <_fflush_r>:
 8005620:	b538      	push	{r3, r4, r5, lr}
 8005622:	690b      	ldr	r3, [r1, #16]
 8005624:	4605      	mov	r5, r0
 8005626:	460c      	mov	r4, r1
 8005628:	b913      	cbnz	r3, 8005630 <_fflush_r+0x10>
 800562a:	2500      	movs	r5, #0
 800562c:	4628      	mov	r0, r5
 800562e:	bd38      	pop	{r3, r4, r5, pc}
 8005630:	b118      	cbz	r0, 800563a <_fflush_r+0x1a>
 8005632:	6983      	ldr	r3, [r0, #24]
 8005634:	b90b      	cbnz	r3, 800563a <_fflush_r+0x1a>
 8005636:	f7fe ff89 	bl	800454c <__sinit>
 800563a:	4b14      	ldr	r3, [pc, #80]	; (800568c <_fflush_r+0x6c>)
 800563c:	429c      	cmp	r4, r3
 800563e:	d11b      	bne.n	8005678 <_fflush_r+0x58>
 8005640:	686c      	ldr	r4, [r5, #4]
 8005642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d0ef      	beq.n	800562a <_fflush_r+0xa>
 800564a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800564c:	07d0      	lsls	r0, r2, #31
 800564e:	d404      	bmi.n	800565a <_fflush_r+0x3a>
 8005650:	0599      	lsls	r1, r3, #22
 8005652:	d402      	bmi.n	800565a <_fflush_r+0x3a>
 8005654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005656:	f7ff f81c 	bl	8004692 <__retarget_lock_acquire_recursive>
 800565a:	4628      	mov	r0, r5
 800565c:	4621      	mov	r1, r4
 800565e:	f7ff ff59 	bl	8005514 <__sflush_r>
 8005662:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005664:	07da      	lsls	r2, r3, #31
 8005666:	4605      	mov	r5, r0
 8005668:	d4e0      	bmi.n	800562c <_fflush_r+0xc>
 800566a:	89a3      	ldrh	r3, [r4, #12]
 800566c:	059b      	lsls	r3, r3, #22
 800566e:	d4dd      	bmi.n	800562c <_fflush_r+0xc>
 8005670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005672:	f7ff f80f 	bl	8004694 <__retarget_lock_release_recursive>
 8005676:	e7d9      	b.n	800562c <_fflush_r+0xc>
 8005678:	4b05      	ldr	r3, [pc, #20]	; (8005690 <_fflush_r+0x70>)
 800567a:	429c      	cmp	r4, r3
 800567c:	d101      	bne.n	8005682 <_fflush_r+0x62>
 800567e:	68ac      	ldr	r4, [r5, #8]
 8005680:	e7df      	b.n	8005642 <_fflush_r+0x22>
 8005682:	4b04      	ldr	r3, [pc, #16]	; (8005694 <_fflush_r+0x74>)
 8005684:	429c      	cmp	r4, r3
 8005686:	bf08      	it	eq
 8005688:	68ec      	ldreq	r4, [r5, #12]
 800568a:	e7da      	b.n	8005642 <_fflush_r+0x22>
 800568c:	08005a1c 	.word	0x08005a1c
 8005690:	08005a3c 	.word	0x08005a3c
 8005694:	080059fc 	.word	0x080059fc

08005698 <fiprintf>:
 8005698:	b40e      	push	{r1, r2, r3}
 800569a:	b503      	push	{r0, r1, lr}
 800569c:	4601      	mov	r1, r0
 800569e:	ab03      	add	r3, sp, #12
 80056a0:	4805      	ldr	r0, [pc, #20]	; (80056b8 <fiprintf+0x20>)
 80056a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80056a6:	6800      	ldr	r0, [r0, #0]
 80056a8:	9301      	str	r3, [sp, #4]
 80056aa:	f7ff fcaf 	bl	800500c <_vfiprintf_r>
 80056ae:	b002      	add	sp, #8
 80056b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80056b4:	b003      	add	sp, #12
 80056b6:	4770      	bx	lr
 80056b8:	2000000c 	.word	0x2000000c

080056bc <_lseek_r>:
 80056bc:	b538      	push	{r3, r4, r5, lr}
 80056be:	4d07      	ldr	r5, [pc, #28]	; (80056dc <_lseek_r+0x20>)
 80056c0:	4604      	mov	r4, r0
 80056c2:	4608      	mov	r0, r1
 80056c4:	4611      	mov	r1, r2
 80056c6:	2200      	movs	r2, #0
 80056c8:	602a      	str	r2, [r5, #0]
 80056ca:	461a      	mov	r2, r3
 80056cc:	f7fb fec0 	bl	8001450 <_lseek>
 80056d0:	1c43      	adds	r3, r0, #1
 80056d2:	d102      	bne.n	80056da <_lseek_r+0x1e>
 80056d4:	682b      	ldr	r3, [r5, #0]
 80056d6:	b103      	cbz	r3, 80056da <_lseek_r+0x1e>
 80056d8:	6023      	str	r3, [r4, #0]
 80056da:	bd38      	pop	{r3, r4, r5, pc}
 80056dc:	20000210 	.word	0x20000210

080056e0 <__swhatbuf_r>:
 80056e0:	b570      	push	{r4, r5, r6, lr}
 80056e2:	460e      	mov	r6, r1
 80056e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056e8:	2900      	cmp	r1, #0
 80056ea:	b096      	sub	sp, #88	; 0x58
 80056ec:	4614      	mov	r4, r2
 80056ee:	461d      	mov	r5, r3
 80056f0:	da08      	bge.n	8005704 <__swhatbuf_r+0x24>
 80056f2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	602a      	str	r2, [r5, #0]
 80056fa:	061a      	lsls	r2, r3, #24
 80056fc:	d410      	bmi.n	8005720 <__swhatbuf_r+0x40>
 80056fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005702:	e00e      	b.n	8005722 <__swhatbuf_r+0x42>
 8005704:	466a      	mov	r2, sp
 8005706:	f000 f895 	bl	8005834 <_fstat_r>
 800570a:	2800      	cmp	r0, #0
 800570c:	dbf1      	blt.n	80056f2 <__swhatbuf_r+0x12>
 800570e:	9a01      	ldr	r2, [sp, #4]
 8005710:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005714:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005718:	425a      	negs	r2, r3
 800571a:	415a      	adcs	r2, r3
 800571c:	602a      	str	r2, [r5, #0]
 800571e:	e7ee      	b.n	80056fe <__swhatbuf_r+0x1e>
 8005720:	2340      	movs	r3, #64	; 0x40
 8005722:	2000      	movs	r0, #0
 8005724:	6023      	str	r3, [r4, #0]
 8005726:	b016      	add	sp, #88	; 0x58
 8005728:	bd70      	pop	{r4, r5, r6, pc}
	...

0800572c <__smakebuf_r>:
 800572c:	898b      	ldrh	r3, [r1, #12]
 800572e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005730:	079d      	lsls	r5, r3, #30
 8005732:	4606      	mov	r6, r0
 8005734:	460c      	mov	r4, r1
 8005736:	d507      	bpl.n	8005748 <__smakebuf_r+0x1c>
 8005738:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	6123      	str	r3, [r4, #16]
 8005740:	2301      	movs	r3, #1
 8005742:	6163      	str	r3, [r4, #20]
 8005744:	b002      	add	sp, #8
 8005746:	bd70      	pop	{r4, r5, r6, pc}
 8005748:	ab01      	add	r3, sp, #4
 800574a:	466a      	mov	r2, sp
 800574c:	f7ff ffc8 	bl	80056e0 <__swhatbuf_r>
 8005750:	9900      	ldr	r1, [sp, #0]
 8005752:	4605      	mov	r5, r0
 8005754:	4630      	mov	r0, r6
 8005756:	f7ff fbbb 	bl	8004ed0 <_malloc_r>
 800575a:	b948      	cbnz	r0, 8005770 <__smakebuf_r+0x44>
 800575c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005760:	059a      	lsls	r2, r3, #22
 8005762:	d4ef      	bmi.n	8005744 <__smakebuf_r+0x18>
 8005764:	f023 0303 	bic.w	r3, r3, #3
 8005768:	f043 0302 	orr.w	r3, r3, #2
 800576c:	81a3      	strh	r3, [r4, #12]
 800576e:	e7e3      	b.n	8005738 <__smakebuf_r+0xc>
 8005770:	4b0d      	ldr	r3, [pc, #52]	; (80057a8 <__smakebuf_r+0x7c>)
 8005772:	62b3      	str	r3, [r6, #40]	; 0x28
 8005774:	89a3      	ldrh	r3, [r4, #12]
 8005776:	6020      	str	r0, [r4, #0]
 8005778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800577c:	81a3      	strh	r3, [r4, #12]
 800577e:	9b00      	ldr	r3, [sp, #0]
 8005780:	6163      	str	r3, [r4, #20]
 8005782:	9b01      	ldr	r3, [sp, #4]
 8005784:	6120      	str	r0, [r4, #16]
 8005786:	b15b      	cbz	r3, 80057a0 <__smakebuf_r+0x74>
 8005788:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800578c:	4630      	mov	r0, r6
 800578e:	f000 f863 	bl	8005858 <_isatty_r>
 8005792:	b128      	cbz	r0, 80057a0 <__smakebuf_r+0x74>
 8005794:	89a3      	ldrh	r3, [r4, #12]
 8005796:	f023 0303 	bic.w	r3, r3, #3
 800579a:	f043 0301 	orr.w	r3, r3, #1
 800579e:	81a3      	strh	r3, [r4, #12]
 80057a0:	89a0      	ldrh	r0, [r4, #12]
 80057a2:	4305      	orrs	r5, r0
 80057a4:	81a5      	strh	r5, [r4, #12]
 80057a6:	e7cd      	b.n	8005744 <__smakebuf_r+0x18>
 80057a8:	080044e5 	.word	0x080044e5

080057ac <__ascii_mbtowc>:
 80057ac:	b082      	sub	sp, #8
 80057ae:	b901      	cbnz	r1, 80057b2 <__ascii_mbtowc+0x6>
 80057b0:	a901      	add	r1, sp, #4
 80057b2:	b142      	cbz	r2, 80057c6 <__ascii_mbtowc+0x1a>
 80057b4:	b14b      	cbz	r3, 80057ca <__ascii_mbtowc+0x1e>
 80057b6:	7813      	ldrb	r3, [r2, #0]
 80057b8:	600b      	str	r3, [r1, #0]
 80057ba:	7812      	ldrb	r2, [r2, #0]
 80057bc:	1e10      	subs	r0, r2, #0
 80057be:	bf18      	it	ne
 80057c0:	2001      	movne	r0, #1
 80057c2:	b002      	add	sp, #8
 80057c4:	4770      	bx	lr
 80057c6:	4610      	mov	r0, r2
 80057c8:	e7fb      	b.n	80057c2 <__ascii_mbtowc+0x16>
 80057ca:	f06f 0001 	mvn.w	r0, #1
 80057ce:	e7f8      	b.n	80057c2 <__ascii_mbtowc+0x16>

080057d0 <__malloc_lock>:
 80057d0:	4801      	ldr	r0, [pc, #4]	; (80057d8 <__malloc_lock+0x8>)
 80057d2:	f7fe bf5e 	b.w	8004692 <__retarget_lock_acquire_recursive>
 80057d6:	bf00      	nop
 80057d8:	20000204 	.word	0x20000204

080057dc <__malloc_unlock>:
 80057dc:	4801      	ldr	r0, [pc, #4]	; (80057e4 <__malloc_unlock+0x8>)
 80057de:	f7fe bf59 	b.w	8004694 <__retarget_lock_release_recursive>
 80057e2:	bf00      	nop
 80057e4:	20000204 	.word	0x20000204

080057e8 <_read_r>:
 80057e8:	b538      	push	{r3, r4, r5, lr}
 80057ea:	4d07      	ldr	r5, [pc, #28]	; (8005808 <_read_r+0x20>)
 80057ec:	4604      	mov	r4, r0
 80057ee:	4608      	mov	r0, r1
 80057f0:	4611      	mov	r1, r2
 80057f2:	2200      	movs	r2, #0
 80057f4:	602a      	str	r2, [r5, #0]
 80057f6:	461a      	mov	r2, r3
 80057f8:	f7fb fde6 	bl	80013c8 <_read>
 80057fc:	1c43      	adds	r3, r0, #1
 80057fe:	d102      	bne.n	8005806 <_read_r+0x1e>
 8005800:	682b      	ldr	r3, [r5, #0]
 8005802:	b103      	cbz	r3, 8005806 <_read_r+0x1e>
 8005804:	6023      	str	r3, [r4, #0]
 8005806:	bd38      	pop	{r3, r4, r5, pc}
 8005808:	20000210 	.word	0x20000210

0800580c <__ascii_wctomb>:
 800580c:	b149      	cbz	r1, 8005822 <__ascii_wctomb+0x16>
 800580e:	2aff      	cmp	r2, #255	; 0xff
 8005810:	bf85      	ittet	hi
 8005812:	238a      	movhi	r3, #138	; 0x8a
 8005814:	6003      	strhi	r3, [r0, #0]
 8005816:	700a      	strbls	r2, [r1, #0]
 8005818:	f04f 30ff 	movhi.w	r0, #4294967295
 800581c:	bf98      	it	ls
 800581e:	2001      	movls	r0, #1
 8005820:	4770      	bx	lr
 8005822:	4608      	mov	r0, r1
 8005824:	4770      	bx	lr

08005826 <abort>:
 8005826:	b508      	push	{r3, lr}
 8005828:	2006      	movs	r0, #6
 800582a:	f000 f84d 	bl	80058c8 <raise>
 800582e:	2001      	movs	r0, #1
 8005830:	f7fb fdc0 	bl	80013b4 <_exit>

08005834 <_fstat_r>:
 8005834:	b538      	push	{r3, r4, r5, lr}
 8005836:	4d07      	ldr	r5, [pc, #28]	; (8005854 <_fstat_r+0x20>)
 8005838:	2300      	movs	r3, #0
 800583a:	4604      	mov	r4, r0
 800583c:	4608      	mov	r0, r1
 800583e:	4611      	mov	r1, r2
 8005840:	602b      	str	r3, [r5, #0]
 8005842:	f7fb fdea 	bl	800141a <_fstat>
 8005846:	1c43      	adds	r3, r0, #1
 8005848:	d102      	bne.n	8005850 <_fstat_r+0x1c>
 800584a:	682b      	ldr	r3, [r5, #0]
 800584c:	b103      	cbz	r3, 8005850 <_fstat_r+0x1c>
 800584e:	6023      	str	r3, [r4, #0]
 8005850:	bd38      	pop	{r3, r4, r5, pc}
 8005852:	bf00      	nop
 8005854:	20000210 	.word	0x20000210

08005858 <_isatty_r>:
 8005858:	b538      	push	{r3, r4, r5, lr}
 800585a:	4d06      	ldr	r5, [pc, #24]	; (8005874 <_isatty_r+0x1c>)
 800585c:	2300      	movs	r3, #0
 800585e:	4604      	mov	r4, r0
 8005860:	4608      	mov	r0, r1
 8005862:	602b      	str	r3, [r5, #0]
 8005864:	f7fb fde9 	bl	800143a <_isatty>
 8005868:	1c43      	adds	r3, r0, #1
 800586a:	d102      	bne.n	8005872 <_isatty_r+0x1a>
 800586c:	682b      	ldr	r3, [r5, #0]
 800586e:	b103      	cbz	r3, 8005872 <_isatty_r+0x1a>
 8005870:	6023      	str	r3, [r4, #0]
 8005872:	bd38      	pop	{r3, r4, r5, pc}
 8005874:	20000210 	.word	0x20000210

08005878 <_raise_r>:
 8005878:	291f      	cmp	r1, #31
 800587a:	b538      	push	{r3, r4, r5, lr}
 800587c:	4604      	mov	r4, r0
 800587e:	460d      	mov	r5, r1
 8005880:	d904      	bls.n	800588c <_raise_r+0x14>
 8005882:	2316      	movs	r3, #22
 8005884:	6003      	str	r3, [r0, #0]
 8005886:	f04f 30ff 	mov.w	r0, #4294967295
 800588a:	bd38      	pop	{r3, r4, r5, pc}
 800588c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800588e:	b112      	cbz	r2, 8005896 <_raise_r+0x1e>
 8005890:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005894:	b94b      	cbnz	r3, 80058aa <_raise_r+0x32>
 8005896:	4620      	mov	r0, r4
 8005898:	f000 f830 	bl	80058fc <_getpid_r>
 800589c:	462a      	mov	r2, r5
 800589e:	4601      	mov	r1, r0
 80058a0:	4620      	mov	r0, r4
 80058a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058a6:	f000 b817 	b.w	80058d8 <_kill_r>
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d00a      	beq.n	80058c4 <_raise_r+0x4c>
 80058ae:	1c59      	adds	r1, r3, #1
 80058b0:	d103      	bne.n	80058ba <_raise_r+0x42>
 80058b2:	2316      	movs	r3, #22
 80058b4:	6003      	str	r3, [r0, #0]
 80058b6:	2001      	movs	r0, #1
 80058b8:	e7e7      	b.n	800588a <_raise_r+0x12>
 80058ba:	2400      	movs	r4, #0
 80058bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80058c0:	4628      	mov	r0, r5
 80058c2:	4798      	blx	r3
 80058c4:	2000      	movs	r0, #0
 80058c6:	e7e0      	b.n	800588a <_raise_r+0x12>

080058c8 <raise>:
 80058c8:	4b02      	ldr	r3, [pc, #8]	; (80058d4 <raise+0xc>)
 80058ca:	4601      	mov	r1, r0
 80058cc:	6818      	ldr	r0, [r3, #0]
 80058ce:	f7ff bfd3 	b.w	8005878 <_raise_r>
 80058d2:	bf00      	nop
 80058d4:	2000000c 	.word	0x2000000c

080058d8 <_kill_r>:
 80058d8:	b538      	push	{r3, r4, r5, lr}
 80058da:	4d07      	ldr	r5, [pc, #28]	; (80058f8 <_kill_r+0x20>)
 80058dc:	2300      	movs	r3, #0
 80058de:	4604      	mov	r4, r0
 80058e0:	4608      	mov	r0, r1
 80058e2:	4611      	mov	r1, r2
 80058e4:	602b      	str	r3, [r5, #0]
 80058e6:	f7fb fd55 	bl	8001394 <_kill>
 80058ea:	1c43      	adds	r3, r0, #1
 80058ec:	d102      	bne.n	80058f4 <_kill_r+0x1c>
 80058ee:	682b      	ldr	r3, [r5, #0]
 80058f0:	b103      	cbz	r3, 80058f4 <_kill_r+0x1c>
 80058f2:	6023      	str	r3, [r4, #0]
 80058f4:	bd38      	pop	{r3, r4, r5, pc}
 80058f6:	bf00      	nop
 80058f8:	20000210 	.word	0x20000210

080058fc <_getpid_r>:
 80058fc:	f7fb bd42 	b.w	8001384 <_getpid>

08005900 <_init>:
 8005900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005902:	bf00      	nop
 8005904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005906:	bc08      	pop	{r3}
 8005908:	469e      	mov	lr, r3
 800590a:	4770      	bx	lr

0800590c <_fini>:
 800590c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800590e:	bf00      	nop
 8005910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005912:	bc08      	pop	{r3}
 8005914:	469e      	mov	lr, r3
 8005916:	4770      	bx	lr
