<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xcvu190-flgc2104-2-e-es2">
  <pins>
    <pin index="0" name ="GPIO_DIP_SW0" iostandard="LVCMOS15" loc="BD28"/>
    <pin index="1" name ="GPIO_DIP_SW1" iostandard="LVCMOS15" loc="BC28"/>
    <pin index="2" name ="GPIO_DIP_SW2" iostandard="LVCMOS15" loc="BE25"/>
    <pin index="3" name ="GPIO_DIP_SW3" iostandard="LVCMOS15" loc="BF25"/>

    <pin index="4" name ="SGMII_TX_N" iostandard="LVDS" loc="BB19"/>
    <pin index="5" name ="SGMII_TX_P" iostandard="LVDS" loc="BA19"/>
    <pin index="6" name ="SGMII_RX_N" iostandard="LVDS" loc="BC19"/>
    <pin index="7" name ="SGMII_RX_P" iostandard="LVDS" loc="BC20"/>

    <pin index="8" name ="IIC_MUX_RESET_B" iostandard="LVCMOS18" loc="AR18"/>
    <pin index="9" name ="IIC_SCL_MAIN" iostandard="LVCMOS18" loc="AV19" drive="8" slew="SLOW"/>
    <pin index="10" name ="IIC_SDA_MAIN" iostandard="LVCMOS18" loc="AV21" drive="8" slew="SLOW"/>

    <pin index="11" name ="GPIO_LED_0_LS" iostandard="LVCMOS12" loc="N25" drive="8"/>
    <pin index="12" name ="GPIO_LED_1_LS" iostandard="LVCMOS12" loc="N22" drive="8"/>
    <pin index="13" name ="GPIO_LED_2_LS" iostandard="LVCMOS12" loc="M22" drive="8"/>
    <pin index="14" name ="GPIO_LED_3_LS" iostandard="LVCMOS12" loc="M26" drive="8"/>
    <pin index="15" name ="GPIO_LED_4_LS" iostandard="LVCMOS12" loc="M25" drive="8"/>
    <pin index="16" name ="GPIO_LED_5_LS" iostandard="LVCMOS12" loc="P24" drive="8"/>
    <pin index="17" name ="GPIO_LED_6_LS" iostandard="LVCMOS12" loc="N24" drive="8"/>
    <pin index="18" name ="GPIO_LED_7_LS" iostandard="LVCMOS12" loc="N23" drive="8"/>

    <pin index="19" name ="GPIO_SW_C" iostandard="LVCMOS12" loc="L26"/>
    <pin index="20" name ="GPIO_SW_W" iostandard="LVCMOS18" loc="AM16"/>
    <pin index="21" name ="GPIO_SW_S" iostandard="LVCMOS18" loc="BC16"/>
    <pin index="22" name ="GPIO_SW_E" iostandard="LVCMOS18" loc="AY13"/>
    <pin index="23" name ="GPIO_SW_N" iostandard="LVCMOS18" loc="AT11"/>

    <pin index="24" name ="USB_UART_CTS" iostandard="LVCMOS18" loc="AR19"/>
    <!-- NOTE for pin index 94 & 95 iostandard is defined in component rs232_uart 
    iostandard is optional attribute for fpga pins & it will be always overwritten by component(non fpga) level pin attributes -->
    <pin index="25" name ="USB_UART_TX" iostandard="LVCMOS18" loc="AT20"/>
    <pin index="26" name ="USB_UART_RX" iostandard="LVCMOS18" loc="AR20"/>
    <pin index="27" name ="USB_UART_RTS" iostandard="LVCMOS18" loc="AU19"/>
	
    <pin index="28" name ="CPU_RESET" iostandard="LVCMOS12" loc="J29"/>
    
	<pin index="29" name ="sysclk1_300_p" iostandard="DIFF_SSTL12" loc="J24" />
    <pin index="30" name ="sysclk1_300_n" iostandard="DIFF_SSTL12" loc="H24" />
    
	<pin index="31" name ="SGMIICLK_P" iostandard="LVDS" loc="AY19"/>
    <pin index="32" name ="SGMIICLK_N" iostandard="LVDS" loc="AY18"/>
    
	<pin index="33" name ="mdc" iostandard="LVCMOS18" loc="BC18"/>
    <pin index="34" name ="mdio_i" iostandard="LVCMOS18" loc="BB21"/>
    
	<pin index="35" name ="phy_rst_out" iostandard="LVCMOS18" loc="BB18"/> 
    
	<pin index="36" name ="user_prog_clock_p" iostandard="LVDS" loc="AY20" DIFF_TERM="TRUE"/>
    <pin index="37" name ="user_prog_clock_n" iostandard="LVDS" loc="BA20" DIFF_TERM="TRUE"/>
	
    <pin index="38" name ="sysclk_125_p" iostandard="LVDS" loc="AV20" DIFF_TERM="TRUE"/>
    <pin index="39" name ="sysclk_125_n" iostandard="LVDS" loc="AW20" DIFF_TERM="TRUE"/>
	<!--<pin index="38" name ="QSPI0_IO0" iostandard="LVCMOS18" loc="AM14"/>
	<pin index="39" name ="QSPI0_IO1" iostandard="LVCMOS18" loc="AK14"/> 
	<pin index="40" name ="QSPI0_IO2" iostandard="LVCMOS18" loc="AF16"/> 
	<pin index="41" name ="QSPI0_IO3" iostandard="LVCMOS18" loc="AH14"/> 
	<pin index="42" name ="QSPI0_CS_B" iostandard="LVCMOS18" loc="AF14"/> 
	
	<pin index="43" name ="QSPI1_IO0" iostandard="LVCMOS18" loc="BE19"/>
	<pin index="44" name ="QSPI1_IO1" iostandard="LVCMOS18" loc="BF19"/> 
	<pin index="45" name ="QSPI1_IO2" iostandard="LVCMOS18" loc="BD18"/> 
	<pin index="46" name ="QSPI1_IO3" iostandard="LVCMOS18" loc="BE18"/> 
	<pin index="47" name ="QSPI1_CS_B" iostandard="LVCMOS18" loc="AP20"/>
   
	<pin index="48" name ="pcie_mgt_clkn" loc="J10"/>
    <pin index="49" name ="pcie_mgt_clkp" loc="J11"/>
    
	<pin index="50" name ="pcie_rx0_n" loc="A15"/>
    <pin index="51" name ="pcie_rx1_n" loc="B13"/>
    <pin index="52" name ="pcie_rx2_n" loc="C15"/>
    <pin index="53" name ="pcie_rx3_n" loc="D13"/>
    
    <pin index="54" name ="pcie_rx0_p" loc="A16"/>
    <pin index="55" name ="pcie_rx1_p" loc="B14"/>
    <pin index="56" name ="pcie_rx2_p" loc="C16"/>
    <pin index="57" name ="pcie_rx3_p" loc="D14"/>
    
    <pin index="58" name ="pcie_tx0_n" loc="A10"/>
    <pin index="59" name ="pcie_tx1_n" loc="B8"/>
    <pin index="60" name ="pcie_tx2_n" loc="C10"/>
    <pin index="61" name ="pcie_tx3_n" loc="D8"/>
    
	<pin index="62" name ="pcie_tx0_p" loc="A11"/>
    <pin index="63" name ="pcie_tx1_p" loc="B9"/>
    <pin index="64" name ="pcie_tx2_p" loc="C11"/>
    <pin index="65" name ="pcie_tx3_p" loc="D9"/>
    
    <pin index="66" name ="pcie_perstn_rst" iostandard="LVCMOS18" loc="AN16"/>	
    --> 	
    
    <!-- ################################END OF FILE ###############################################-->
  </pins>       
</part_info>
