Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 457a6902ef3d45cdb69415bd8cf96271 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim0_behav xil_defaultlib.sim0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port number0 [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:132]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port number1 [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:133]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port number6 [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:134]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port number7 [D:/code/Verilog/ElectricPasswordLock/ElectricPasswordLock.srcs/sources_1/new/Lock.v:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.translator
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.Lock
Compiling module xil_defaultlib.sim0
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim0_behav
