$date
	Sun Oct 23 03:46:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#122937
b10 !
1"
#122938
b10 &
b10 %
1$
#122939
0"
#122942
b1 &
1#
b1 %
#122946
b0 &
b0 %
0#
0$
#1134255
b11 !
1"
#1134258
b11 &
b11 %
1$
#1134259
0"
#1134262
b1010 &
b1010 %
#1134266
b101 &
b101 %
#1134270
b10000 &
b10000 %
#1134274
b1000 &
b1000 %
#1134278
b100 &
b100 %
#1134282
b10 &
b10 %
#1134286
b1 &
1#
b1 %
#1134290
b0 &
b0 %
0#
0$
#2122950
b1101 &
b1101 %
1$
b1101 !
1"
#2122951
0"
#2122954
b101000 &
b101000 %
#2122958
b10100 &
b10100 %
#2122962
b1010 &
b1010 %
#2122966
b101 &
b101 %
#2122970
b10000 &
b10000 %
#2122974
b1000 &
b1000 %
#2122978
b100 &
b100 %
#2122982
b10 &
b10 %
#2122986
b1 &
b1 %
1#
#2122990
b0 &
0#
b0 %
0$
#4500012
