==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/systolic.cpp
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.41 seconds. CPU system time: 2.06 seconds. Elapsed time: 15.66 seconds; current allocated memory: 207.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'compute_row' (test2/systolic.cpp:30:9) in function 'rerArray' completely with a factor of 4 (test2/systolic.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.8 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.17 seconds; current allocated memory: 207.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 209.305 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 210.500 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (test2/systolic.cpp:45) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_2' (test2/systolic.cpp:54) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_4' (test2/systolic.cpp:62) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3.1' in function 'rerArray' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (test2/systolic.cpp:11:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (test2/systolic.cpp:11:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (test2/systolic.cpp:11:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (test2/systolic.cpp:11:9) in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (test2/systolic.cpp:30) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (test2/systolic.cpp:39) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:22:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:23:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (test2/systolic.cpp:12:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rerArray_Block_entry14_proc'
	 'rerArray_Loop_compute_col_proc'
	 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 234.859 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (test2/systolic.cpp:42:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (test2/systolic.cpp:51:22) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_turn' (test2/systolic.cpp:39:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_3' (test2/systolic.cpp:60:35) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (test2/systolic.cpp:39:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_col' (test2/systolic.cpp:30:18) in function 'rerArray_Loop_compute_col_proc' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:64:32)
WARNING: [HLS 200-657] Generating channel property_input that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input that flows backwards in the dataflow region.
WARNING: [HLS 200-1449] Process rerArray_Loop_compute_col_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 341.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 341.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 341.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 341.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 341.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 342.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 342.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 343.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 343.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 343.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 344.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_property_VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_property_VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 344.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_weight_VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_weight_VITIS_LOOP_54_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 345.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_3_VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_3_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 345.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 346.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 346.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Block_entry14_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 346.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 347.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 348.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 349.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute3' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 PE/PE_Compute 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/systolic.cpp
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.19 seconds. CPU system time: 1.3 seconds. Elapsed time: 10 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'compute_row' (test2/systolic.cpp:29:9) in function 'rerArray' completely with a factor of 4 (test2/systolic.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.07 seconds. CPU system time: 0.42 seconds. Elapsed time: 5.5 seconds; current allocated memory: 207.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 209.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 210.543 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (test2/systolic.cpp:44) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (test2/systolic.cpp:53) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_4' (test2/systolic.cpp:61) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3.1' in function 'rerArray' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (test2/systolic.cpp:29) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (test2/systolic.cpp:38) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:20:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:22:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (test2/systolic.cpp:12:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rerArray_Block_entry14_proc'
	 'rerArray_Loop_compute_col_proc'
	 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 234.914 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (test2/systolic.cpp:41:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (test2/systolic.cpp:50:22) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_turn' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_3' (test2/systolic.cpp:59:35) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_col' (test2/systolic.cpp:29:18) in function 'rerArray_Loop_compute_col_proc' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:63:32)
WARNING: [HLS 200-657] Generating channel property_input that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input that flows backwards in the dataflow region.
WARNING: [HLS 200-1449] Process rerArray_Loop_compute_col_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 341.207 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 341.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 341.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 341.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 341.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 343.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 343.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 343.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 343.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_property_VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_property_VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 344.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_weight_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_weight_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 345.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_3_VITIS_LOOP_61_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_3_VITIS_LOOP_61_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 345.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 346.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Block_entry14_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 346.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 347.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 348.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 rerArray/compute_col 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test2/systolic.cpp
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.56 seconds. CPU system time: 0.97 seconds. Elapsed time: 9.61 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'compute_row' (test2/systolic.cpp:29:9) in function 'rerArray' completely with a factor of 4 (test2/systolic.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.8 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.26 seconds; current allocated memory: 207.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 209.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 210.621 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (test2/systolic.cpp:44) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (test2/systolic.cpp:53) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_4' (test2/systolic.cpp:61) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3.1' in function 'rerArray' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (test2/systolic.cpp:29) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (test2/systolic.cpp:38) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:20:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:22:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (test2/systolic.cpp:12:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rerArray_Block_entry14_proc'
	 'rerArray_Loop_compute_col_proc'
	 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 234.926 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (test2/systolic.cpp:41:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (test2/systolic.cpp:50:22) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_turn' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_3' (test2/systolic.cpp:59:35) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_col' (test2/systolic.cpp:29:18) in function 'rerArray_Loop_compute_col_proc' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:63:32)
WARNING: [HLS 200-657] Generating channel property_input that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input that flows backwards in the dataflow region.
WARNING: [HLS 200-1449] Process rerArray_Loop_compute_col_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.33 seconds; current allocated memory: 341.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 341.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 341.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 341.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 341.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 343.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 343.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 343.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 343.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 343.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 344.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 344.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_property_VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_property_VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 344.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 344.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_weight_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_weight_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 345.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 345.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_3_VITIS_LOOP_61_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_3_VITIS_LOOP_61_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 345.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 345.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 345.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 345.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 346.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 346.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Block_entry14_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 346.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 347.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 rerArray/compute_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete rerArray property_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 2 -type complete rerArray weight_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 2 -type complete rerArray output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 2 -type complete rerArray buff 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file test2/systolic.cpp
WARNING: [HLS 207-5571] Variable length array is not supported (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:17:47)
WARNING: [HLS 207-5571] Variable length array is not supported (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18:47)
WARNING: [HLS 207-5571] Variable length array is not supported (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:19:47)
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.43 seconds. CPU system time: 2 seconds. Elapsed time: 10.06 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'vla' as it needs to be read/written in its entirety (test2/systolic.cpp:20:5)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'vla1' as it needs to be read/written in its entirety (test2/systolic.cpp:21:5)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'vla10' as it needs to be read/written in its entirety (test2/systolic.cpp:22:5)
INFO: [HLS 214-186] Unrolling loop 'compute_row' (test2/systolic.cpp:29:9) in function 'rerArray' completely with a factor of 4 (test2/systolic.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'vla1018'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:19:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'vla117'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'vla16'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:17:9)
INFO: [HLS 214-248] Applying array_partition to 'buff': Complete partitioning on dimension 2. (test2/systolic.cpp:24:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.94 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.41 seconds; current allocated memory: 208.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 210.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 211.512 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (test2/systolic.cpp:44) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_2' (test2/systolic.cpp:53) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_4' (test2/systolic.cpp:61) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.3.1' in function 'rerArray' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (test2/systolic.cpp:29) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (test2/systolic.cpp:38) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:20:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:22:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rerArray_Block_entry14_proc'
	 'rerArray_Loop_compute_col_proc'
	 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 236.863 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (test2/systolic.cpp:41:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (test2/systolic.cpp:50:22) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_turn' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_3' (test2/systolic.cpp:59:35) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_col' (test2/systolic.cpp:29:18) in function 'rerArray_Loop_compute_col_proc' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:63:32)
WARNING: [HLS 200-657] Generating channel property_input that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input that flows backwards in the dataflow region.
WARNING: [HLS 200-1449] Process rerArray_Loop_compute_col_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 343.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 344.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 344.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 344.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 344.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 345.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 346.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 346.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 346.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 346.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_property_VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_property_VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_weight_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_weight_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 347.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_3_VITIS_LOOP_61_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_59_3_VITIS_LOOP_61_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 349.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 350.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 350.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 350.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 350.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 350.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Block_entry14_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 351.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 352.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute3' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc_Pipeline_PE_Compute3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 354.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 355.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_44_1' pipeline 'input_property_VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 357.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_53_2' pipeline 'input_weight_VITIS_LOOP_53_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 357.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_61_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_61_4' pipeline 'VITIS_LOOP_59_3_VITIS_LOOP_61_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_61_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 359.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3262_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 363.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 367.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_length' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/weight_array' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/node_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_data' to 'ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 rerArray/compute_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 rerArray property_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray weight_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray buff 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray/input_batch 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (test2/systolic.cpp:35:33)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:21:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:21:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file test2/systolic.cpp
WARNING: [HLS 207-5571] Variable length array is not supported (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:17:47)
WARNING: [HLS 207-5571] Variable length array is not supported (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18:47)
WARNING: [HLS 207-5571] Variable length array is not supported (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:19:47)
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.62 seconds. CPU system time: 0.97 seconds. Elapsed time: 9.61 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'vla' as it needs to be read/written in its entirety (test2/systolic.cpp:20:5)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'vla1' as it needs to be read/written in its entirety (test2/systolic.cpp:21:5)
WARNING: [HLS 214-172] Cannot apply disaggregate pragma/directive on stream object 'vla10' as it needs to be read/written in its entirety (test2/systolic.cpp:22:5)
INFO: [HLS 214-186] Unrolling loop 'compute_row' (test2/systolic.cpp:29:9) in function 'rerArray' completely with a factor of 4 (test2/systolic.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'vla1018'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:19:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'vla117'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'vla16'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:17:9)
INFO: [HLS 214-248] Applying array_partition to 'buff': Complete partitioning on dimension 2. (test2/systolic.cpp:24:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.85 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.37 seconds; current allocated memory: 208.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 210.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 211.629 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PE_Compute' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13:9) in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input' (test2/systolic.cpp:20:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input' (test2/systolic.cpp:21:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output' (test2/systolic.cpp:22:5) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Changing loop 'input_turn_property' (test2/systolic.cpp:41)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'input_turn_weight' (test2/systolic.cpp:55)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_64_3' (test2/systolic.cpp:66)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_71_5' (test2/systolic.cpp:73)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Extract dataflow region from loop input_batch (test2/systolic.cpp:38)  of function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'compute_col' (test2/systolic.cpp:29)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'input_batch' (test2/systolic.cpp:38)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_input_batch' (test2/systolic.cpp:21:9), detected/extracted 4 process function(s): 
	 'input_turn_property_proc'
	 'input_turn_weight_proc'
	 'VITIS_LOOP_64_3_proc'
	 'VITIS_LOOP_71_5_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_batch_proc.wrapper5', detected/extracted 2 process function(s): 
	 'entry_proc6'
	 'input_batch_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_batch_proc.wrapper', detected/extracted 2 process function(s): 
	 'entry_proc4'
	 'input_batch_proc.wrapper5'.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'compute_col_proc'
	 'Block_entry_proc_proc'
	 'input_batch_proc.wrapper'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 236.910 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_col' (test2/systolic.cpp:29:18) in function 'compute_col_proc' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:68:32)
WARNING: [HLS 200-1449] Process input_batch_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process input_batch_proc has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process input_batch_proc.wrapper5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process input_batch_proc.wrapper5 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel property_input that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.51 seconds; current allocated memory: 401.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'input_batch_proc.wrapper5' to 'input_batch_proc_wrapper5'.
WARNING: [SYN 201-103] Legalizing function name 'input_batch_proc.wrapper' to 'input_batch_proc_wrapper'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 402.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 402.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 403.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 403.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 403.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 403.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 404.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 404.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc_Pipeline_PE_Compute4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 404.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 404.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 404.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 404.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 405.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 405.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 405.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 405.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 405.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 405.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_turn_property_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 405.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 405.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_turn_weight_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 406.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_64_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 407.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 407.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_71_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 407.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 407.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_input_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 408.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 408.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_batch_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 409.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_batch_proc_wrapper5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_batch_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 409.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 409.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 409.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_col_proc_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 410.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_col_proc_Pipeline_PE_Compute2' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc_Pipeline_PE_Compute2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 411.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_col_proc_Pipeline_PE_Compute3' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc_Pipeline_PE_Compute3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 412.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc_Pipeline_PE_Compute4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_col_proc_Pipeline_PE_Compute4' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc_Pipeline_PE_Compute4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 413.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 414.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 416.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 416.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 417.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_turn_property_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_turn_property_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 417.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_turn_weight_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_turn_weight_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 418.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_64_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_64_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 420.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_71_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3262_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_71_5_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 423.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_input_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_input_batch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 428.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_batch_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_batch_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 430.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_batch_proc_wrapper5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_batch_proc_wrapper5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 431.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_batch_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_batch_proc_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 432.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 433.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_length' to 'ap_none'.
INFO: [RTGEN 206-500] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 rerArray/compute_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 rerArray property_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray weight_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray buff 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray/input_batch 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (test2/systolic.cpp:35:33)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:21:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:21:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file test2/systolic.cpp
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.91 seconds. CPU system time: 1.04 seconds. Elapsed time: 9.83 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'compute_row' (test2/systolic.cpp:29:9) in function 'rerArray' completely with a factor of 4 (test2/systolic.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'property_input': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:20:22)
INFO: [HLS 214-248] Applying array_partition to 'weight_input': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:21:22)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:22:22)
INFO: [HLS 214-248] Applying array_partition to 'buff': Complete partitioning on dimension 2. (test2/systolic.cpp:24:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.96 seconds. CPU system time: 0.74 seconds. Elapsed time: 11.89 seconds; current allocated memory: 212.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 223.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 229.004 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
WARNING: [HLS 200-805] An internal stream 'property_input_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Changing loop 'input_turn_property' (test2/systolic.cpp:41)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'input_turn_weight' (test2/systolic.cpp:55)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_64_3' (test2/systolic.cpp:66)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_71_5' (test2/systolic.cpp:73)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Extract dataflow region from loop input_batch (test2/systolic.cpp:38)  of function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'compute_col' (test2/systolic.cpp:29)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'input_batch' (test2/systolic.cpp:38)  to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_input_batch' (test2/systolic.cpp:21:9), detected/extracted 4 process function(s): 
	 'input_turn_property_proc'
	 'input_turn_weight_proc'
	 'VITIS_LOOP_64_3_proc'
	 'VITIS_LOOP_71_5_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_batch_proc.wrapper4', detected/extracted 2 process function(s): 
	 'entry_proc5'
	 'input_batch_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'input_batch_proc.wrapper', detected/extracted 2 process function(s): 
	 'entry_proc3'
	 'input_batch_proc.wrapper4'.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'compute_col_proc'
	 'Block_entry_proc_proc'
	 'input_batch_proc.wrapper'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.93 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.88 seconds; current allocated memory: 274.836 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_col' (test2/systolic.cpp:29:18) in function 'compute_col_proc' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:68:32)
WARNING: [HLS 200-1449] Process input_batch_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process input_batch_proc has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process input_batch_proc.wrapper4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process input_batch_proc.wrapper4 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel property_input_0_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_31 that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.44 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.4 seconds; current allocated memory: 483.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
WARNING: [SYN 201-103] Legalizing function name 'input_batch_proc.wrapper4' to 'input_batch_proc_wrapper4'.
WARNING: [SYN 201-103] Legalizing function name 'input_batch_proc.wrapper' to 'input_batch_proc_wrapper'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.46 seconds; current allocated memory: 489.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 489.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 492.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 492.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 495.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 495.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 498.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 498.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc_Pipeline_PE_Compute4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 501.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 502.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 506.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 508.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 508.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 509.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 509.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 509.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 509.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 509.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_turn_property_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 512.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 512.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_turn_weight_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 515.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 516.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_64_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 529.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 529.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_71_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 529.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 529.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_input_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 529.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 529.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_batch_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 529.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 531.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_batch_proc_wrapper4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 533.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 535.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_batch_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 537.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 540.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 550.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 550.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 550.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 550.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 550.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_col_proc_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 552.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_col_proc_Pipeline_PE_Compute2' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc_Pipeline_PE_Compute2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 558.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_col_proc_Pipeline_PE_Compute3' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc_Pipeline_PE_Compute3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.42 seconds; current allocated memory: 563.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc_Pipeline_PE_Compute4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_col_proc_Pipeline_PE_Compute4' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc_Pipeline_PE_Compute4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 568.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_col_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_col_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 582.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.63 seconds; current allocated memory: 592.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 593.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 593.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_turn_property_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_turn_property_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 601.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_turn_weight_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_turn_weight_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 615.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_64_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_64_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.18 seconds; current allocated memory: 629.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_71_5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3262_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_71_5_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.07 seconds; current allocated memory: 637.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_input_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_input_batch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 650.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_batch_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_batch_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 662.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_batch_proc_wrapper4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_batch_proc_wrapper4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.44 seconds; current allocated memory: 674.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_batch_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_batch_proc_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 685.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 710.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_length' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/weight_array' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/node_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_data' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 720.828 MB.
INFO: [HLS 200-741] Implementing PIPO vector_add_dataflow_in_loop_input_batch_buff_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'vector_add_dataflow_in_loop_input_batch_buff_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_size_c_channel_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_1_i_U(vector_add_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_2_i_U(vector_add_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_3_U(vector_add_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_4_U(vector_add_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_28_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_29_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_30_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_31_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_0_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_1_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_2_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_3_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_4_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_5_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_6_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_7_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_8_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_9_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_10_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_11_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_12_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_13_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_14_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_15_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_16_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_17_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_18_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_19_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_20_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_21_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_22_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_23_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_24_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_25_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_26_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_27_U(vector_add_fifo_w32_d2_S_x1)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./test2/solution2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_loop_merge vector_add/conpute 
INFO: [HLS 200-1510] Running: set_directive_top -name vector_add vector_add 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function worker 4 
INFO: [HLS 200-1510] Running: set_directive_allocation -type function vector_add/vector_add_label0 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline write_out/write_out_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline read_in/read_in_label1 
INFO: [HLS 200-1510] Running: set_directive_dataflow rerArray 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_unroll rerArray/compute_row 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 PE/PE_Compute 
INFO: [HLS 200-1510] Running: set_directive_loop_tripcount -max 32 rerArray/compute_col 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 rerArray property_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray weight_input 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray output 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 2 rerArray buff 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'test2/systolic.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:12:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file test2/systolic.cpp
INFO: [HLS 200-10] Analyzing design file 'test2/test.cpp' ... 
WARNING: [HLS 207-721] backslash and newline separated by space (test2/test.cpp:18:44)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.65 seconds. CPU system time: 0.97 seconds. Elapsed time: 9.7 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'compute_row' (test2/systolic.cpp:29:9) in function 'rerArray' completely with a factor of 4 (test2/systolic.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&, int)' into 'rerArray(int*, int, int*, int, int, int*)' (test2/systolic.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'property_input': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:20:22)
INFO: [HLS 214-248] Applying array_partition to 'weight_input': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:21:22)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (test2/systolic.cpp:22:22)
INFO: [HLS 214-248] Applying array_partition to 'buff': Complete partitioning on dimension 2. (test2/systolic.cpp:24:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'property_input_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:20:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'weight_input_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:21:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_0_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_1_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_2_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_0' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_1' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_2' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_3' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_4' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_5' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_6' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_7' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_8' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_9' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_10' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_11' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_12' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_13' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_14' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_15' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_16' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_17' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_18' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_19' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_20' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_21' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_22' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_23' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_24' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_25' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_26' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_27' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_28' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_29' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_30' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_3_31' with compact=bit mode in 32-bits (test2/systolic.cpp:22:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.88 seconds. CPU system time: 0.8 seconds. Elapsed time: 11.75 seconds; current allocated memory: 212.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 223.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 229.062 MB.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PE_Compute' (test2/systolic.cpp:7) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (test2/systolic.cpp:44) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_2' (test2/systolic.cpp:58) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_4' (test2/systolic.cpp:66) in function 'rerArray' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3.4.1' in function 'rerArray' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_compute_col_proc' (test2/systolic.cpp:29) to a process function for dataflow in function 'rerArray'.
INFO: [XFORM 203-721] Changing loop 'Loop_input_batch_proc' (test2/systolic.cpp:38) to a process function for dataflow in function 'rerArray'.
WARNING: [HLS 200-805] An internal stream 'property_input_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'property_input_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'weight_input_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_0_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_1_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_2_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_16' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_17' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_18' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_19' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_20' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_21' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_22' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_23' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_24' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_25' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_26' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_27' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_28' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_29' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_30' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'output_3_31' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'rerArray' (/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:18), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'rerArray_Loop_compute_col_proc2'
	 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.16 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.33 seconds; current allocated memory: 272.289 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'input_property' (test2/systolic.cpp:41:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_turn_property' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_weight' (test2/systolic.cpp:55:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'input_turn_weight' (test2/systolic.cpp:52:22) in function 'rerArray_Loop_input_batch_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_3' (test2/systolic.cpp:64:35) in function 'rerArray_Loop_input_batch_proc3'.
WARNING: [HLS 200-960] Cannot flatten loop 'input_batch' (test2/systolic.cpp:38:18) in function 'rerArray_Loop_input_batch_proc3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'compute_col' (test2/systolic.cpp:29:18) in function 'rerArray_Loop_compute_col_proc2' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'buff' (test2/systolic.cpp:68:32)
WARNING: [HLS 200-657] Generating channel property_input_0_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_0_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_0_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_1_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_1_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_2_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_2_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_16 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_17 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_18 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_19 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_20 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_21 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_22 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_23 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_24 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_25 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_26 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_27 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_28 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_29 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_30 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel property_input_3_31 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel weight_input_3_31 that flows backwards in the dataflow region.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.94 seconds. CPU system time: 0.27 seconds. Elapsed time: 5.93 seconds; current allocated memory: 396.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vector_add' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.36 seconds; current allocated memory: 400.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 400.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 403.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 403.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 406.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 406.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 409.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_Compute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'PE_Compute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 412.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 412.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_compute_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 416.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 418.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_turn_property_input_property_VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_turn_property_input_property_VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 430.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 430.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_turn_weight_input_weight_VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_turn_weight_input_weight_VITIS_LOOP_58_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 437.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 437.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 456.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 456.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 456.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 456.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 456.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 456.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 456.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 456.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 456.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 458.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.42 seconds; current allocated memory: 464.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 469.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3' pipeline 'PE_Compute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 474.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_compute_col_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_compute_col_proc2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.61 seconds; current allocated memory: 488.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI' pipeline 'input_turn_property_input_property_VITIS_LOOP_44_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_property_input_property_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 502.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO' pipeline 'input_turn_weight_input_weight_VITIS_LOOP_58_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_input_turn_weight_input_weight_VITIS_LO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 513.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' pipeline 'VITIS_LOOP_64_3_VITIS_LOOP_66_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.1 seconds; current allocated memory: 525.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray_Loop_input_batch_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3262_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray_Loop_input_batch_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.28 seconds; current allocated memory: 547.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rerArray' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rerArray'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.85 seconds; current allocated memory: 576.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vector_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_data' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/featrue_length' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/weight_array' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/node_cnt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vector_add/output_data' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vector_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vector_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 587.156 MB.
INFO: [RTMG 210-278] Implementing memory 'vector_add_rerArray_Loop_input_batch_proc3_buff_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_read_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_read1_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'node_cnt_c_U(vector_add_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_0_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_1_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_2_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_0_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_19_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_20_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_21_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_22_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_23_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_24_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_25_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_26_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_27_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_28_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_29_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_30_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'property_input_3_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_input_3_31_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_1_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_2_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_3_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_4_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_5_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_6_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_7_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_8_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_9_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_10_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_11_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_12_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_13_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_14_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_15_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_16_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_17_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_3_18_U(vector_add_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
