{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473649574148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473649574148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:06:14 2016 " "Processing started: Mon Sep 12 13:06:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473649574148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649574148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test16 -c test16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test16 -c test16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649574148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1473649574460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myuartrev3.v 1 1 " "Found 1 design units, including 1 entities, in source file myuartrev3.v" { { "Info" "ISGN_ENTITY_NAME" "1 myUARTrev3 " "Found entity 1: myUARTrev3" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/myUARTrev3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473649582601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649582601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test16.v 1 1 " "Found 1 design units, including 1 entities, in source file test16.v" { { "Info" "ISGN_ENTITY_NAME" "1 test16 " "Found entity 1: test16" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473649582601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649582601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myvideobuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file myvideobuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyVideoBuffer " "Found entity 1: MyVideoBuffer" {  } { { "MyVideoBuffer.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/MyVideoBuffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473649582601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649582601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ActionDataReciveFromUART test16.v(183) " "Verilog HDL Implicit Net warning at test16.v(183): created implicit net for \"ActionDataReciveFromUART\"" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582601 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test16.v(184) " "Verilog HDL Instantiation warning at test16.v(184): instance has no name" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 184 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1473649582616 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test16.v(192) " "Verilog HDL Instantiation warning at test16.v(192): instance has no name" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 192 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1473649582616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test16 " "Elaborating entity \"test16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FirstByteFromCamera test16.v(36) " "Verilog HDL or VHDL warning at test16.v(36): object \"FirstByteFromCamera\" assigned a value but never read" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 test16.v(60) " "Verilog HDL assignment warning at test16.v(60): truncated value with size 32 to match size of target (15)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 test16.v(67) " "Verilog HDL assignment warning at test16.v(67): truncated value with size 32 to match size of target (10)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 test16.v(78) " "Verilog HDL assignment warning at test16.v(78): truncated value with size 32 to match size of target (10)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 test16.v(82) " "Verilog HDL assignment warning at test16.v(82): truncated value with size 32 to match size of target (10)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 test16.v(102) " "Verilog HDL assignment warning at test16.v(102): truncated value with size 32 to match size of target (15)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test16.v(143) " "Verilog HDL assignment warning at test16.v(143): truncated value with size 32 to match size of target (8)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 test16.v(147) " "Verilog HDL assignment warning at test16.v(147): truncated value with size 32 to match size of target (15)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 test16.v(148) " "Verilog HDL assignment warning at test16.v(148): truncated value with size 32 to match size of target (15)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test16.v(159) " "Verilog HDL assignment warning at test16.v(159): truncated value with size 32 to match size of target (8)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582632 "|test16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 test16.v(163) " "Verilog HDL assignment warning at test16.v(163): truncated value with size 10 to match size of target (8)" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582648 "|test16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myUARTrev3 myUARTrev3:comb_986 " "Elaborating entity \"myUARTrev3\" for hierarchy \"myUARTrev3:comb_986\"" {  } { { "test16.v" "comb_986" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myUARTrev3.v(20) " "Verilog HDL assignment warning at myUARTrev3.v(20): truncated value with size 32 to match size of target (8)" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/myUARTrev3.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582663 "|test16|myUARTrev3:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myUARTrev3.v(23) " "Verilog HDL assignment warning at myUARTrev3.v(23): truncated value with size 32 to match size of target (8)" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/myUARTrev3.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582663 "|test16|myUARTrev3:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myUARTrev3.v(53) " "Verilog HDL assignment warning at myUARTrev3.v(53): truncated value with size 32 to match size of target (8)" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/myUARTrev3.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582663 "|test16|myUARTrev3:comb_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myUARTrev3.v(57) " "Verilog HDL assignment warning at myUARTrev3.v(57): truncated value with size 32 to match size of target (8)" {  } { { "myUARTrev3.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/myUARTrev3.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1473649582663 "|test16|myUARTrev3:comb_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyVideoBuffer MyVideoBuffer:comb_987 " "Elaborating entity \"MyVideoBuffer\" for hierarchy \"MyVideoBuffer:comb_987\"" {  } { { "test16.v" "comb_987" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyVideoBuffer:comb_987\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\"" {  } { { "MyVideoBuffer.v" "altsyncram_component" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/MyVideoBuffer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyVideoBuffer:comb_987\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\"" {  } { { "MyVideoBuffer.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/MyVideoBuffer.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyVideoBuffer:comb_987\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1473649582710 ""}  } { { "MyVideoBuffer.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/MyVideoBuffer.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1473649582710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umk1 " "Found entity 1: altsyncram_umk1" {  } { { "db/altsyncram_umk1.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/db/altsyncram_umk1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473649582741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649582741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_umk1 MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\|altsyncram_umk1:auto_generated " "Elaborating entity \"altsyncram_umk1\" for hierarchy \"MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\|altsyncram_umk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473649582788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649582788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\|altsyncram_umk1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\|altsyncram_umk1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_umk1.tdf" "decode3" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/db/altsyncram_umk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473649582820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649582820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\|altsyncram_umk1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\|altsyncram_umk1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_umk1.tdf" "rden_decode" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/db/altsyncram_umk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1473649582866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649582866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\|altsyncram_umk1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"MyVideoBuffer:comb_987\|altsyncram:altsyncram_component\|altsyncram_umk1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_umk1.tdf" "mux2" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/db/altsyncram_umk1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649582866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PWDN GND " "Pin \"PWDN\" is stuck at GND" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473649583523 "|test16|PWDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESET VCC " "Pin \"RESET\" is stuck at VCC" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1473649583523 "|test16|RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1473649583523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1473649583585 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1473649584049 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1473649584190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1473649584190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCLK " "No output dependent on input pin \"PCLK\"" {  } { { "test16.v" "" { Text "C:/GitLocalRepositories/FPGAuartCamera/source/test16UARTrev3_RAM_CAM/test16.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1473649584252 "|test16|PCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1473649584252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1473649584252 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1473649584252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1473649584252 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1473649584252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1473649584252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "873 " "Peak virtual memory: 873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473649584284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:06:24 2016 " "Processing ended: Mon Sep 12 13:06:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473649584284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473649584284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473649584284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1473649584284 ""}
