Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 22 03:22:10 2025
| Host         : Eldentop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bubble_sort_top_control_sets_placed.rpt
| Design       : bubble_sort_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      8 |            1 |
|     10 |            1 |
|     12 |            3 |
|    16+ |           26 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           12 |
| No           | No                    | Yes                    |              92 |           15 |
| No           | Yes                   | No                     |             212 |           45 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |             140 |           32 |
| Yes          | Yes                   | No                     |             442 |           70 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+---------------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | btn_debouncer/btn_c_sync_i_1_n_0       |                                             |                1 |              2 |
|  clk_IBUF_BUFG | btn_debouncer/btn_u_sync_i_1_n_0       |                                             |                1 |              2 |
|  clk_IBUF_BUFG | btn_debouncer/btn_d_sync_i_1_n_0       |                                             |                1 |              2 |
|  clk_IBUF_BUFG | btn_debouncer/btn_r_sync_i_1_n_0       |                                             |                1 |              2 |
|  clk_IBUF_BUFG | btn_debouncer/btn_l_sync_i_1_n_0       |                                             |                1 |              2 |
| ~clk_oled_BUFG |                                        |                                             |                1 |              2 |
|  clk_IBUF_BUFG | tutorial/anim_counter[3]_i_1_n_0       | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | tutorial/anim_frame[4]_i_1_n_0         | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                3 |             10 |
|  clk_IBUF_BUFG | sort_fsm/compare_idx1[2]_i_1_n_0       | btn_debouncer/btn_reset_edge                |                4 |             12 |
|  clk_IBUF_BUFG | tutorial/feedback_timer                | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                2 |             12 |
|  clk_IBUF_BUFG | tutorial/progress_percent[6]_i_1_n_0   | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                3 |             12 |
|  clk_IBUF_BUFG | sort_fsm/array[2][7]_i_1__0_n_0        | btn_debouncer/btn_reset_edge                |                4 |             16 |
|  clk_IBUF_BUFG | sort_fsm/array[5][7]_i_1_n_0           | btn_debouncer/btn_reset_edge                |                4 |             16 |
|  clk_IBUF_BUFG | sort_fsm/array[3][7]_i_1__0_n_0        | btn_debouncer/btn_reset_edge                |                4 |             16 |
|  clk_IBUF_BUFG | sort_fsm/array[1][7]_i_1__0_n_0        | btn_debouncer/btn_reset_edge                |                4 |             16 |
|  clk_IBUF_BUFG | sort_fsm/array[0][7]_i_1__0_n_0        | btn_debouncer/btn_reset_edge                |                3 |             16 |
|  clk_IBUF_BUFG | sort_fsm/array[4][7]_i_1__0_n_0        | btn_debouncer/btn_reset_edge                |                4 |             16 |
|  clk_IBUF_BUFG | tutorial/array[1][7]_i_1_n_0           | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                5 |             16 |
|  clk_IBUF_BUFG | tutorial/array[0][7]_i_1_n_0           | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                5 |             16 |
|  clk_IBUF_BUFG | tutorial/array[3][7]_i_1_n_0           | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                3 |             16 |
|  clk_IBUF_BUFG | tutorial/array[4][7]_i_1_n_0           | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                3 |             16 |
|  clk_IBUF_BUFG | tutorial/array[5][7]_i_1__0_n_0        | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                3 |             16 |
|  clk_IBUF_BUFG | tutorial/array[2][7]_i_1_n_0           | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |                3 |             16 |
|  clk_IBUF_BUFG | sort_fsm/temp1                         | btn_debouncer/btn_reset_edge                |                5 |             32 |
| ~clk_oled_BUFG |                                        | btn_debouncer/SR[0]                         |                4 |             34 |
|  clk_IBUF_BUFG | btn_debouncer/btn_counter_c[0]_i_2_n_0 | btn_debouncer/btn_counter_c[0]_i_1_n_0      |                5 |             40 |
|  clk_IBUF_BUFG | btn_debouncer/btn_counter_d[0]_i_2_n_0 | btn_debouncer/btn_counter_d[0]_i_1_n_0      |                5 |             40 |
|  clk_IBUF_BUFG | btn_debouncer/btn_counter_r[0]_i_2_n_0 | btn_debouncer/btn_counter_r[0]_i_1_n_0      |                5 |             40 |
|  clk_IBUF_BUFG | btn_debouncer/btn_counter_u[0]_i_2_n_0 | btn_debouncer/btn_counter_u[0]_i_1_n_0      |                5 |             40 |
|  clk_IBUF_BUFG | btn_debouncer/sel                      | btn_debouncer/btn_counter_l[0]_i_1_n_0      |                5 |             40 |
| ~clk_oled_BUFG | oled/delay[0]_i_1_n_0                  | btn_debouncer/SR[0]                         |                5 |             40 |
|  clk_IBUF_BUFG |                                        | clear                                       |                6 |             42 |
|  clk_IBUF_BUFG |                                        | tutorial/FSM_sequential_state[2]_i_1__0_n_0 |               13 |             46 |
| ~clk_oled_BUFG | oled/FSM_onehot_state[31]_i_2_n_0      | btn_debouncer/SR[0]                         |                9 |             64 |
|  clk_IBUF_BUFG |                                        |                                             |               11 |             64 |
| ~clk_oled_BUFG |                                        | oled/spi_word[39]_i_1_n_0                   |               22 |             90 |
|  clk_IBUF_BUFG |                                        | btn_debouncer/btn_reset_edge                |               15 |             92 |
+----------------+----------------------------------------+---------------------------------------------+------------------+----------------+


