<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:17:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16384 has been inferred" BundleName="gmem" VarName="output" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:17:19" LoopName="VITIS_LOOP_17_1" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" Length="16384" Direction="write" AccessID="output21seq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:22:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="gmem" VarName="kernel" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" Length="9" Direction="read" AccessID="kernel22seq" OrigID="islist VITIS_LOOP_27_3.load.13 VITIS_LOOP_27_3.load.15 VITIS_LOOP_27_3.load.17 VITIS_LOOP_27_3.load.19 VITIS_LOOP_27_3.load.21 VITIS_LOOP_27_3.load.23 VITIS_LOOP_27_3.load.25 VITIS_LOOP_27_3.load.27 VITIS_LOOP_27_3.load.29" OrigDirection="islist read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="x" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" LoopName="VITIS_LOOP_30_4" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" Length="3" Direction="read" AccessID="scevgepseq" OrigID="islist VITIS_LOOP_34_5.load.11 VITIS_LOOP_34_5.load.18 VITIS_LOOP_34_5.load.27" OrigAccess-DebugLoc="isList Sobel_Edge_Detector_PL/src/convolution.cpp:40:10 Sobel_Edge_Detector_PL/src/convolution.cpp:40:10 Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="x" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" LoopName="VITIS_LOOP_30_4" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" Length="3" Direction="read" AccessID="scevgep25seq" OrigID="islist VITIS_LOOP_34_5.load.44 VITIS_LOOP_34_5.load.52 VITIS_LOOP_34_5.load.60" OrigAccess-DebugLoc="isList Sobel_Edge_Detector_PL/src/convolution.cpp:40:10 Sobel_Edge_Detector_PL/src/convolution.cpp:40:10 Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="x" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" LoopName="VITIS_LOOP_30_4" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" Length="3" Direction="read" AccessID="scevgep26seq" OrigID="islist VITIS_LOOP_34_5.load.77 VITIS_LOOP_34_5.load.85 VITIS_LOOP_34_5.load.93" OrigAccess-DebugLoc="isList Sobel_Edge_Detector_PL/src/convolution.cpp:40:10 Sobel_Edge_Detector_PL/src/convolution.cpp:40:10 Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 126 has been inferred" BundleName="gmem" VarName="output" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" LoopName="VITIS_LOOP_30_4" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" Length="126" Direction="write" AccessID="scevgep27seq" OrigID="VITIS_LOOP_34_5.store.102" OrigAccess-DebugLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:45:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:27:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="output" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:27:22" LoopName="VITIS_LOOP_27_3" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" OrigID="scevgep27seq" OrigAccess-DebugLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="x" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" OrigID="scevgepseq" OrigAccess-DebugLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="x" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" OrigID="scevgep25seq" OrigAccess-DebugLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="x" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" OrigID="scevgep26seq" OrigAccess-DebugLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" LoopName="VITIS_LOOP_30_4" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" OrigID="scevgep27seq" OrigAccess-DebugLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="kernel" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" OrigID="kernel22seq" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:19:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="output" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:19:20" LoopName="VITIS_LOOP_19_2" ParentFunc="convolve(int (*) [128], int (*) [3], int (*) [128])" OrigID="output21seq" OrigAccess-DebugLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:17:19" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:17:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_17_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:17:19" LoopName="VITIS_LOOP_17_1" Length="16384" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="9" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 126 and bit width 32 in loop 'VITIS_LOOP_30_4' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="Sobel_Edge_Detector_PL/src/convolution.cpp:30:19" LoopName="VITIS_LOOP_30_4" Length="126" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Sobel_Edge_Detector_PL/src/convolution.cpp:40:10" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

