% if 2 == 2
    // get here because 2 == 2
    // you will see this Verilog code in the output
% elsif 2 == 1
    // not possible
% else
    // 2 != 3 what a news!
% end
