#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001caf3956220 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v000001caf39b6260_0 .var "a", 0 0;
v000001caf39b6e40_0 .var "b", 0 0;
v000001caf39b6300_0 .var "ci", 0 0;
v000001caf39b6a80_0 .net "co", 0 0, L_000001caf3956ab0;  1 drivers
v000001caf39b64e0_0 .net "s", 0 0, L_000001caf39570d0;  1 drivers
v000001caf39b6080_0 .var/i "seed", 31 0;
S_000001caf39563b0 .scope module, "dut" "full_adder" 2 8, 3 2 0, S_000001caf3956220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_000001caf3956ab0 .functor OR 1, L_000001caf3956c70, L_000001caf3956ce0, C4<0>, C4<0>;
v000001caf3964280_0 .net "a", 0 0, v000001caf39b6260_0;  1 drivers
v000001caf3964320_0 .net "b", 0 0, v000001caf39b6e40_0;  1 drivers
v000001caf39643c0_0 .net "ci", 0 0, v000001caf39b6300_0;  1 drivers
v000001caf39b6760_0 .net "co", 0 0, L_000001caf3956ab0;  alias, 1 drivers
v000001caf39b6d00_0 .net "n1", 0 0, L_000001caf3956c00;  1 drivers
v000001caf39b6da0_0 .net "n2", 0 0, L_000001caf3956c70;  1 drivers
v000001caf39b6bc0_0 .net "n3", 0 0, L_000001caf3956ce0;  1 drivers
v000001caf39b6f80_0 .net "s", 0 0, L_000001caf39570d0;  alias, 1 drivers
S_000001caf3a8ccc0 .scope module, "u0" "half_adder" 3 11, 4 1 0, S_000001caf39563b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_000001caf3956c00 .functor XOR 1, v000001caf39b6260_0, v000001caf39b6e40_0, C4<0>, C4<0>;
L_000001caf3956c70 .functor AND 1, v000001caf39b6260_0, v000001caf39b6e40_0, C4<1>, C4<1>;
v000001caf3a8ce50_0 .net "a", 0 0, v000001caf39b6260_0;  alias, 1 drivers
v000001caf3a8cef0_0 .net "b", 0 0, v000001caf39b6e40_0;  alias, 1 drivers
v000001caf3a8cf90_0 .net "c", 0 0, L_000001caf3956c70;  alias, 1 drivers
v000001caf3a8d030_0 .net "s", 0 0, L_000001caf3956c00;  alias, 1 drivers
S_000001caf3932ac0 .scope module, "u1" "half_adder" 3 15, 4 1 0, S_000001caf39563b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_000001caf39570d0 .functor XOR 1, v000001caf39b6300_0, L_000001caf3956c00, C4<0>, C4<0>;
L_000001caf3956ce0 .functor AND 1, v000001caf39b6300_0, L_000001caf3956c00, C4<1>, C4<1>;
v000001caf3932c50_0 .net "a", 0 0, v000001caf39b6300_0;  alias, 1 drivers
v000001caf3932cf0_0 .net "b", 0 0, L_000001caf3956c00;  alias, 1 drivers
v000001caf3932d90_0 .net "c", 0 0, L_000001caf3956ce0;  alias, 1 drivers
v000001caf3932e30_0 .net "s", 0 0, L_000001caf39570d0;  alias, 1 drivers
    .scope S_000001caf3956220;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001caf3956220 {0 0 0};
    %pushi/vec4 58897, 0, 32;
    %store/vec4 v000001caf39b6080_0, 0, 32;
    %pushi/vec4 20, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 15 "$random" 32, v000001caf39b6080_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v000001caf39b6260_0, 0, 1;
    %vpi_func 2 16 "$random" 32, v000001caf39b6080_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v000001caf39b6e40_0, 0, 1;
    %vpi_func 2 17 "$random" 32, v000001caf39b6080_0 {0 0 0};
    %pad/s 1;
    %store/vec4 v000001caf39b6300_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 19 "$display", "%0t: a=%b, b=%b, ci=%b, s=%b, co=%b", $time, v000001caf39b6260_0, v000001caf39b6e40_0, v000001caf39b6300_0, v000001caf39b64e0_0, v000001caf39b6a80_0 {0 0 0};
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_full_adder.v";
    "./full_adder_struct.v";
    "./half_adder.v";
