# Design-of-Encoder-Decoder-module-for-Hamming-code-generation-using-Verilog-HDL
– Provided Encoder logic generates a 7-bit Hamming Code for a 4-bit input using Parity generator. – Decoder logic is used to detect and correct 1-bit error using Parity (Even).
