
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051c0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011bc  08005348  08005348  00006348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006504  08006504  00008014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006504  08006504  00008014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006504  08006504  00008014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006504  08006504  00007504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006508  08006508  00007508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  0800650c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008014  2**0
                  CONTENTS
 10 .bss          0000028c  20000014  20000014  00008014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002a0  200002a0  00008014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001480d  00000000  00000000  00008044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003174  00000000  00000000  0001c851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001340  00000000  00000000  0001f9c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000eff  00000000  00000000  00020d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c7e7  00000000  00000000  00021c07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a585  00000000  00000000  0003e3ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a4bee  00000000  00000000  00058973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fd561  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f84  00000000  00000000  000fd5a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  00102528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005330 	.word	0x08005330

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08005330 	.word	0x08005330

080001c8 <ILI9341_DrawHollowRectangleCoord>:
		}
	}
}

void ILI9341_DrawHollowRectangleCoord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t color)
{
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4604      	mov	r4, r0
 80001d0:	4608      	mov	r0, r1
 80001d2:	4611      	mov	r1, r2
 80001d4:	461a      	mov	r2, r3
 80001d6:	4623      	mov	r3, r4
 80001d8:	80fb      	strh	r3, [r7, #6]
 80001da:	4603      	mov	r3, r0
 80001dc:	80bb      	strh	r3, [r7, #4]
 80001de:	460b      	mov	r3, r1
 80001e0:	807b      	strh	r3, [r7, #2]
 80001e2:	4613      	mov	r3, r2
 80001e4:	803b      	strh	r3, [r7, #0]
	uint16_t xLen = 0;
 80001e6:	2300      	movs	r3, #0
 80001e8:	82fb      	strh	r3, [r7, #22]
	uint16_t yLen = 0;
 80001ea:	2300      	movs	r3, #0
 80001ec:	82bb      	strh	r3, [r7, #20]
	uint8_t negX = 0;
 80001ee:	2300      	movs	r3, #0
 80001f0:	74fb      	strb	r3, [r7, #19]
	uint8_t negY = 0;
 80001f2:	2300      	movs	r3, #0
 80001f4:	74bb      	strb	r3, [r7, #18]
	float negCalc = 0;
 80001f6:	f04f 0300 	mov.w	r3, #0
 80001fa:	60fb      	str	r3, [r7, #12]

	negCalc = X1 - X0;
 80001fc:	887a      	ldrh	r2, [r7, #2]
 80001fe:	88fb      	ldrh	r3, [r7, #6]
 8000200:	1ad3      	subs	r3, r2, r3
 8000202:	ee07 3a90 	vmov	s15, r3
 8000206:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800020a:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negX = 1;
 800020e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000212:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800021a:	d501      	bpl.n	8000220 <ILI9341_DrawHollowRectangleCoord+0x58>
 800021c:	2301      	movs	r3, #1
 800021e:	74fb      	strb	r3, [r7, #19]
	negCalc = 0;
 8000220:	f04f 0300 	mov.w	r3, #0
 8000224:	60fb      	str	r3, [r7, #12]

	negCalc = Y1 - Y0;
 8000226:	883a      	ldrh	r2, [r7, #0]
 8000228:	88bb      	ldrh	r3, [r7, #4]
 800022a:	1ad3      	subs	r3, r2, r3
 800022c:	ee07 3a90 	vmov	s15, r3
 8000230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000234:	edc7 7a03 	vstr	s15, [r7, #12]
	if(negCalc < 0) negY = 1;
 8000238:	edd7 7a03 	vldr	s15, [r7, #12]
 800023c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000244:	d501      	bpl.n	800024a <ILI9341_DrawHollowRectangleCoord+0x82>
 8000246:	2301      	movs	r3, #1
 8000248:	74bb      	strb	r3, [r7, #18]

	//DRAW HORIZONTAL!
	if(!negX)
 800024a:	7cfb      	ldrb	r3, [r7, #19]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d104      	bne.n	800025a <ILI9341_DrawHollowRectangleCoord+0x92>
	{
		xLen = X1 - X0;
 8000250:	887a      	ldrh	r2, [r7, #2]
 8000252:	88fb      	ldrh	r3, [r7, #6]
 8000254:	1ad3      	subs	r3, r2, r3
 8000256:	82fb      	strh	r3, [r7, #22]
 8000258:	e003      	b.n	8000262 <ILI9341_DrawHollowRectangleCoord+0x9a>
	}
	else
	{
		xLen = X0 - X1;
 800025a:	88fa      	ldrh	r2, [r7, #6]
 800025c:	887b      	ldrh	r3, [r7, #2]
 800025e:	1ad3      	subs	r3, r2, r3
 8000260:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_DrawHLine(X0, Y0, xLen, color);
 8000262:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000264:	8afa      	ldrh	r2, [r7, #22]
 8000266:	88b9      	ldrh	r1, [r7, #4]
 8000268:	88f8      	ldrh	r0, [r7, #6]
 800026a:	f000 fceb 	bl	8000c44 <ILI9341_DrawHLine>
	ILI9341_DrawHLine(X0, Y1, xLen, color);
 800026e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000270:	8afa      	ldrh	r2, [r7, #22]
 8000272:	8839      	ldrh	r1, [r7, #0]
 8000274:	88f8      	ldrh	r0, [r7, #6]
 8000276:	f000 fce5 	bl	8000c44 <ILI9341_DrawHLine>

	//DRAW VERTICAL!
	if(!negY)
 800027a:	7cbb      	ldrb	r3, [r7, #18]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d104      	bne.n	800028a <ILI9341_DrawHollowRectangleCoord+0xc2>
	{
		yLen = Y1 - Y0;
 8000280:	883a      	ldrh	r2, [r7, #0]
 8000282:	88bb      	ldrh	r3, [r7, #4]
 8000284:	1ad3      	subs	r3, r2, r3
 8000286:	82bb      	strh	r3, [r7, #20]
 8000288:	e003      	b.n	8000292 <ILI9341_DrawHollowRectangleCoord+0xca>
	}
	else
	{
		yLen = Y0 - Y1;
 800028a:	88ba      	ldrh	r2, [r7, #4]
 800028c:	883b      	ldrh	r3, [r7, #0]
 800028e:	1ad3      	subs	r3, r2, r3
 8000290:	82bb      	strh	r3, [r7, #20]
	}

	ILI9341_DrawVLine(X0, Y0, yLen, color);
 8000292:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000294:	8aba      	ldrh	r2, [r7, #20]
 8000296:	88b9      	ldrh	r1, [r7, #4]
 8000298:	88f8      	ldrh	r0, [r7, #6]
 800029a:	f000 fd17 	bl	8000ccc <ILI9341_DrawVLine>
	ILI9341_DrawVLine(X1, Y0, yLen, color);
 800029e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80002a0:	8aba      	ldrh	r2, [r7, #20]
 80002a2:	88b9      	ldrh	r1, [r7, #4]
 80002a4:	8878      	ldrh	r0, [r7, #2]
 80002a6:	f000 fd11 	bl	8000ccc <ILI9341_DrawVLine>

	if((xLen > 0)||(yLen > 0))
 80002aa:	8afb      	ldrh	r3, [r7, #22]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d102      	bne.n	80002b6 <ILI9341_DrawHollowRectangleCoord+0xee>
 80002b0:	8abb      	ldrh	r3, [r7, #20]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d005      	beq.n	80002c2 <ILI9341_DrawHollowRectangleCoord+0xfa>
	{
		ILI9341_DrawPixel(X1, Y1, color);
 80002b6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80002b8:	8839      	ldrh	r1, [r7, #0]
 80002ba:	887b      	ldrh	r3, [r7, #2]
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 fbff 	bl	8000ac0 <ILI9341_DrawPixel>
	}
}
 80002c2:	bf00      	nop
 80002c4:	371c      	adds	r7, #28
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd90      	pop	{r4, r7, pc}

080002ca <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80002ca:	b590      	push	{r4, r7, lr}
 80002cc:	b08d      	sub	sp, #52	@ 0x34
 80002ce:	af02      	add	r7, sp, #8
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	4611      	mov	r1, r2
 80002d4:	461a      	mov	r2, r3
 80002d6:	4603      	mov	r3, r0
 80002d8:	73fb      	strb	r3, [r7, #15]
 80002da:	460b      	mov	r3, r1
 80002dc:	81bb      	strh	r3, [r7, #12]
 80002de:	4613      	mov	r3, r2
 80002e0:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 80002e2:	7bfb      	ldrb	r3, [r7, #15]
 80002e4:	2b1e      	cmp	r3, #30
 80002e6:	d964      	bls.n	80003b2 <ILI9341_DrawChar+0xe8>
 80002e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	db60      	blt.n	80003b2 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 80002f6:	68bb      	ldr	r3, [r7, #8]
 80002f8:	3301      	adds	r3, #1
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 80002fe:	68bb      	ldr	r3, [r7, #8]
 8000300:	3302      	adds	r3, #2
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 8000306:	68bb      	ldr	r3, [r7, #8]
 8000308:	3303      	adds	r3, #3
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 800030e:	7bfb      	ldrb	r3, [r7, #15]
 8000310:	3b20      	subs	r3, #32
 8000312:	7ffa      	ldrb	r2, [r7, #31]
 8000314:	fb02 f303 	mul.w	r3, r2, r3
 8000318:	3304      	adds	r3, #4
 800031a:	68ba      	ldr	r2, [r7, #8]
 800031c:	4413      	add	r3, r2
 800031e:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8000320:	7fbb      	ldrb	r3, [r7, #30]
 8000322:	b29a      	uxth	r2, r3
 8000324:	7f7b      	ldrb	r3, [r7, #29]
 8000326:	b29c      	uxth	r4, r3
 8000328:	88f9      	ldrh	r1, [r7, #6]
 800032a:	89b8      	ldrh	r0, [r7, #12]
 800032c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	4623      	mov	r3, r4
 8000332:	f000 fc2b 	bl	8000b8c <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 8000336:	2300      	movs	r3, #0
 8000338:	627b      	str	r3, [r7, #36]	@ 0x24
 800033a:	e035      	b.n	80003a8 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 800033c:	2300      	movs	r3, #0
 800033e:	623b      	str	r3, [r7, #32]
 8000340:	e02b      	b.n	800039a <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000342:	7f3b      	ldrb	r3, [r7, #28]
 8000344:	6a3a      	ldr	r2, [r7, #32]
 8000346:	fb03 f202 	mul.w	r2, r3, r2
 800034a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800034c:	10db      	asrs	r3, r3, #3
 800034e:	f003 031f 	and.w	r3, r3, #31
 8000352:	4413      	add	r3, r2
 8000354:	3301      	adds	r3, #1
 8000356:	69ba      	ldr	r2, [r7, #24]
 8000358:	4413      	add	r3, r2
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 800035e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000360:	f003 0307 	and.w	r3, r3, #7
 8000364:	2201      	movs	r2, #1
 8000366:	fa02 f303 	lsl.w	r3, r2, r3
 800036a:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 800036c:	7dfa      	ldrb	r2, [r7, #23]
 800036e:	7dbb      	ldrb	r3, [r7, #22]
 8000370:	4013      	ands	r3, r2
 8000372:	b2db      	uxtb	r3, r3
 8000374:	2b00      	cmp	r3, #0
 8000376:	d00d      	beq.n	8000394 <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 8000378:	6a3b      	ldr	r3, [r7, #32]
 800037a:	b29a      	uxth	r2, r3
 800037c:	89bb      	ldrh	r3, [r7, #12]
 800037e:	4413      	add	r3, r2
 8000380:	b298      	uxth	r0, r3
 8000382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000384:	b29a      	uxth	r2, r3
 8000386:	88fb      	ldrh	r3, [r7, #6]
 8000388:	4413      	add	r3, r2
 800038a:	b29b      	uxth	r3, r3
 800038c:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800038e:	4619      	mov	r1, r3
 8000390:	f000 fb96 	bl	8000ac0 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 8000394:	6a3b      	ldr	r3, [r7, #32]
 8000396:	3301      	adds	r3, #1
 8000398:	623b      	str	r3, [r7, #32]
 800039a:	7fbb      	ldrb	r3, [r7, #30]
 800039c:	6a3a      	ldr	r2, [r7, #32]
 800039e:	429a      	cmp	r2, r3
 80003a0:	dbcf      	blt.n	8000342 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 80003a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003a4:	3301      	adds	r3, #1
 80003a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80003a8:	7f7b      	ldrb	r3, [r7, #29]
 80003aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80003ac:	429a      	cmp	r2, r3
 80003ae:	dbc5      	blt.n	800033c <ILI9341_DrawChar+0x72>
 80003b0:	e000      	b.n	80003b4 <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 80003b2:	bf00      	nop
			}
		}
	}
}
 80003b4:	372c      	adds	r7, #44	@ 0x2c
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd90      	pop	{r4, r7, pc}

080003ba <ILI9341_DrawText>:

void ILI9341_DrawText(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80003ba:	b580      	push	{r7, lr}
 80003bc:	b08a      	sub	sp, #40	@ 0x28
 80003be:	af02      	add	r7, sp, #8
 80003c0:	60f8      	str	r0, [r7, #12]
 80003c2:	60b9      	str	r1, [r7, #8]
 80003c4:	4611      	mov	r1, r2
 80003c6:	461a      	mov	r2, r3
 80003c8:	460b      	mov	r3, r1
 80003ca:	80fb      	strh	r3, [r7, #6]
 80003cc:	4613      	mov	r3, r2
 80003ce:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	3301      	adds	r3, #1
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	77bb      	strb	r3, [r7, #30]

	while (*str)
 80003de:	e02d      	b.n	800043c <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	7818      	ldrb	r0, [r3, #0]
 80003e4:	88b9      	ldrh	r1, [r7, #4]
 80003e6:	88fa      	ldrh	r2, [r7, #6]
 80003e8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80003ea:	9301      	str	r3, [sp, #4]
 80003ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80003ee:	9300      	str	r3, [sp, #0]
 80003f0:	460b      	mov	r3, r1
 80003f2:	68b9      	ldr	r1, [r7, #8]
 80003f4:	f7ff ff69 	bl	80002ca <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	3b20      	subs	r3, #32
 80003fe:	7ffa      	ldrb	r2, [r7, #31]
 8000400:	fb02 f303 	mul.w	r3, r2, r3
 8000404:	3304      	adds	r3, #4
 8000406:	68ba      	ldr	r2, [r7, #8]
 8000408:	4413      	add	r3, r2
 800040a:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 800040c:	69bb      	ldr	r3, [r7, #24]
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000412:	7dfb      	ldrb	r3, [r7, #23]
 8000414:	1c9a      	adds	r2, r3, #2
 8000416:	7fbb      	ldrb	r3, [r7, #30]
 8000418:	429a      	cmp	r2, r3
 800041a:	da07      	bge.n	800042c <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 800041c:	7dfb      	ldrb	r3, [r7, #23]
 800041e:	b29a      	uxth	r2, r3
 8000420:	88fb      	ldrh	r3, [r7, #6]
 8000422:	4413      	add	r3, r2
 8000424:	b29b      	uxth	r3, r3
 8000426:	3302      	adds	r3, #2
 8000428:	80fb      	strh	r3, [r7, #6]
 800042a:	e004      	b.n	8000436 <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 800042c:	7fbb      	ldrb	r3, [r7, #30]
 800042e:	b29a      	uxth	r2, r3
 8000430:	88fb      	ldrh	r3, [r7, #6]
 8000432:	4413      	add	r3, r2
 8000434:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	3301      	adds	r3, #1
 800043a:	60fb      	str	r3, [r7, #12]
	while (*str)
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	2b00      	cmp	r3, #0
 8000442:	d1cd      	bne.n	80003e0 <ILI9341_DrawText+0x26>
	}
}
 8000444:	bf00      	nop
 8000446:	bf00      	nop
 8000448:	3720      	adds	r7, #32
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
	...

08000450 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a07      	ldr	r2, [pc, #28]	@ (8000478 <HAL_SPI_TxCpltCallback+0x28>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d106      	bne.n	800046e <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000460:	2201      	movs	r2, #1
 8000462:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000466:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800046a:	f001 feb9 	bl	80021e0 <HAL_GPIO_WritePin>
  }
}
 800046e:	bf00      	nop
 8000470:	3708      	adds	r7, #8
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	20000120 	.word	0x20000120

0800047c <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b082      	sub	sp, #8
 8000480:	af00      	add	r7, sp, #0
 8000482:	4603      	mov	r3, r0
 8000484:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8000486:	bf00      	nop
 8000488:	4b08      	ldr	r3, [pc, #32]	@ (80004ac <ILI9341_SPI_Tx+0x30>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	f003 0302 	and.w	r3, r3, #2
 8000492:	2b02      	cmp	r3, #2
 8000494:	d1f8      	bne.n	8000488 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 8000496:	1dfb      	adds	r3, r7, #7
 8000498:	2201      	movs	r2, #1
 800049a:	4619      	mov	r1, r3
 800049c:	4803      	ldr	r0, [pc, #12]	@ (80004ac <ILI9341_SPI_Tx+0x30>)
 800049e:	f003 fd69 	bl	8003f74 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 80004a2:	bf00      	nop
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	20000120 	.word	0x20000120

080004b0 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80004bc:	bf00      	nop
 80004be:	4b08      	ldr	r3, [pc, #32]	@ (80004e0 <ILI9341_SPI_TxBuffer+0x30>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	f003 0302 	and.w	r3, r3, #2
 80004c8:	2b02      	cmp	r3, #2
 80004ca:	d1f8      	bne.n	80004be <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 80004cc:	887b      	ldrh	r3, [r7, #2]
 80004ce:	461a      	mov	r2, r3
 80004d0:	6879      	ldr	r1, [r7, #4]
 80004d2:	4803      	ldr	r0, [pc, #12]	@ (80004e0 <ILI9341_SPI_TxBuffer+0x30>)
 80004d4:	f003 fd4e 	bl	8003f74 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 80004d8:	bf00      	nop
 80004da:	3708      	adds	r7, #8
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	20000120 	.word	0x20000120

080004e4 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 80004ee:	2200      	movs	r2, #0
 80004f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004f8:	f001 fe72 	bl	80021e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80004fc:	2200      	movs	r2, #0
 80004fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000506:	f001 fe6b 	bl	80021e0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	4618      	mov	r0, r3
 800050e:	f7ff ffb5 	bl	800047c <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}

0800051a <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 800051a:	b580      	push	{r7, lr}
 800051c:	b082      	sub	sp, #8
 800051e:	af00      	add	r7, sp, #0
 8000520:	4603      	mov	r3, r0
 8000522:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8000524:	2201      	movs	r2, #1
 8000526:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800052a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800052e:	f001 fe57 	bl	80021e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000538:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800053c:	f001 fe50 	bl	80021e0 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	4618      	mov	r0, r3
 8000544:	f7ff ff9a 	bl	800047c <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000548:	bf00      	nop
 800054a:	3708      	adds	r7, #8
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}

08000550 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b082      	sub	sp, #8
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
 8000558:	460b      	mov	r3, r1
 800055a:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 800055c:	2201      	movs	r2, #1
 800055e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000562:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000566:	f001 fe3b 	bl	80021e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000574:	f001 fe34 	bl	80021e0 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8000578:	887b      	ldrh	r3, [r7, #2]
 800057a:	4619      	mov	r1, r3
 800057c:	6878      	ldr	r0, [r7, #4]
 800057e:	f7ff ff97 	bl	80004b0 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 800058a:	b590      	push	{r4, r7, lr}
 800058c:	b085      	sub	sp, #20
 800058e:	af00      	add	r7, sp, #0
 8000590:	4604      	mov	r4, r0
 8000592:	4608      	mov	r0, r1
 8000594:	4611      	mov	r1, r2
 8000596:	461a      	mov	r2, r3
 8000598:	4623      	mov	r3, r4
 800059a:	80fb      	strh	r3, [r7, #6]
 800059c:	4603      	mov	r3, r0
 800059e:	80bb      	strh	r3, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	807b      	strh	r3, [r7, #2]
 80005a4:	4613      	mov	r3, r2
 80005a6:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 80005a8:	88fb      	ldrh	r3, [r7, #6]
 80005aa:	0a1b      	lsrs	r3, r3, #8
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 80005b2:	88fb      	ldrh	r3, [r7, #6]
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 80005b8:	887b      	ldrh	r3, [r7, #2]
 80005ba:	0a1b      	lsrs	r3, r3, #8
 80005bc:	b29b      	uxth	r3, r3
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 80005c2:	887b      	ldrh	r3, [r7, #2]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 80005c8:	202a      	movs	r0, #42	@ 0x2a
 80005ca:	f7ff ff8b 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80005ce:	f107 030c 	add.w	r3, r7, #12
 80005d2:	2104      	movs	r1, #4
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff ffbb 	bl	8000550 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 80005da:	88bb      	ldrh	r3, [r7, #4]
 80005dc:	0a1b      	lsrs	r3, r3, #8
 80005de:	b29b      	uxth	r3, r3
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 80005e4:	88bb      	ldrh	r3, [r7, #4]
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 80005ea:	883b      	ldrh	r3, [r7, #0]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 80005f4:	883b      	ldrh	r3, [r7, #0]
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 80005fa:	202b      	movs	r0, #43	@ 0x2b
 80005fc:	f7ff ff72 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	2104      	movs	r1, #4
 8000606:	4618      	mov	r0, r3
 8000608:	f7ff ffa2 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 800060c:	202c      	movs	r0, #44	@ 0x2c
 800060e:	f7ff ff69 	bl	80004e4 <ILI9341_WriteCommand>
}
 8000612:	bf00      	nop
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	bd90      	pop	{r4, r7, pc}

0800061a <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 800061a:	b580      	push	{r7, lr}
 800061c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000624:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000628:	f001 fdda 	bl	80021e0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800062c:	200a      	movs	r0, #10
 800062e:	f001 f981 	bl	8001934 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000638:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800063c:	f001 fdd0 	bl	80021e0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000640:	200a      	movs	r0, #10
 8000642:	f001 f977 	bl	8001934 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800064c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000650:	f001 fdc6 	bl	80021e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 8000654:	2201      	movs	r2, #1
 8000656:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800065a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065e:	f001 fdbf 	bl	80021e0 <HAL_GPIO_WritePin>
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}

08000666 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 800066a:	2201      	movs	r2, #1
 800066c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000670:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000674:	f001 fdb4 	bl	80021e0 <HAL_GPIO_WritePin>
}
 8000678:	bf00      	nop
 800067a:	bd80      	pop	{r7, pc}

0800067c <ILI9341_Init>:

void ILI9341_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8000680:	f7ff fff1 	bl	8000666 <ILI9341_Enable>
	HAL_Delay(10);
 8000684:	200a      	movs	r0, #10
 8000686:	f001 f955 	bl	8001934 <HAL_Delay>
	ILI9341_Reset();
 800068a:	f7ff ffc6 	bl	800061a <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 800068e:	2001      	movs	r0, #1
 8000690:	f7ff ff28 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(10);
 8000694:	200a      	movs	r0, #10
 8000696:	f001 f94d 	bl	8001934 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 800069a:	20cb      	movs	r0, #203	@ 0xcb
 800069c:	f7ff ff22 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 80006a0:	2039      	movs	r0, #57	@ 0x39
 80006a2:	f7ff ff3a 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 80006a6:	202c      	movs	r0, #44	@ 0x2c
 80006a8:	f7ff ff37 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff ff34 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 80006b2:	2034      	movs	r0, #52	@ 0x34
 80006b4:	f7ff ff31 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 80006b8:	2002      	movs	r0, #2
 80006ba:	f7ff ff2e 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 80006be:	20cf      	movs	r0, #207	@ 0xcf
 80006c0:	f7ff ff10 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80006c4:	2000      	movs	r0, #0
 80006c6:	f7ff ff28 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80006ca:	20c1      	movs	r0, #193	@ 0xc1
 80006cc:	f7ff ff25 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 80006d0:	2030      	movs	r0, #48	@ 0x30
 80006d2:	f7ff ff22 	bl	800051a <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 80006d6:	20e8      	movs	r0, #232	@ 0xe8
 80006d8:	f7ff ff04 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 80006dc:	2085      	movs	r0, #133	@ 0x85
 80006de:	f7ff ff1c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006e2:	2000      	movs	r0, #0
 80006e4:	f7ff ff19 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 80006e8:	2078      	movs	r0, #120	@ 0x78
 80006ea:	f7ff ff16 	bl	800051a <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 80006ee:	20ea      	movs	r0, #234	@ 0xea
 80006f0:	f7ff fef8 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80006f4:	2000      	movs	r0, #0
 80006f6:	f7ff ff10 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80006fa:	2000      	movs	r0, #0
 80006fc:	f7ff ff0d 	bl	800051a <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8000700:	20ed      	movs	r0, #237	@ 0xed
 8000702:	f7ff feef 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 8000706:	2064      	movs	r0, #100	@ 0x64
 8000708:	f7ff ff07 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800070c:	2003      	movs	r0, #3
 800070e:	f7ff ff04 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8000712:	2012      	movs	r0, #18
 8000714:	f7ff ff01 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8000718:	2081      	movs	r0, #129	@ 0x81
 800071a:	f7ff fefe 	bl	800051a <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 800071e:	20f7      	movs	r0, #247	@ 0xf7
 8000720:	f7ff fee0 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 8000724:	2020      	movs	r0, #32
 8000726:	f7ff fef8 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 800072a:	20c0      	movs	r0, #192	@ 0xc0
 800072c:	f7ff feda 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8000730:	2023      	movs	r0, #35	@ 0x23
 8000732:	f7ff fef2 	bl	800051a <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 8000736:	20c1      	movs	r0, #193	@ 0xc1
 8000738:	f7ff fed4 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 800073c:	2010      	movs	r0, #16
 800073e:	f7ff feec 	bl	800051a <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8000742:	20c5      	movs	r0, #197	@ 0xc5
 8000744:	f7ff fece 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8000748:	203e      	movs	r0, #62	@ 0x3e
 800074a:	f7ff fee6 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 800074e:	2028      	movs	r0, #40	@ 0x28
 8000750:	f7ff fee3 	bl	800051a <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 8000754:	20c7      	movs	r0, #199	@ 0xc7
 8000756:	f7ff fec5 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 800075a:	2086      	movs	r0, #134	@ 0x86
 800075c:	f7ff fedd 	bl	800051a <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8000760:	2036      	movs	r0, #54	@ 0x36
 8000762:	f7ff febf 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 8000766:	2048      	movs	r0, #72	@ 0x48
 8000768:	f7ff fed7 	bl	800051a <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 800076c:	203a      	movs	r0, #58	@ 0x3a
 800076e:	f7ff feb9 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 8000772:	2055      	movs	r0, #85	@ 0x55
 8000774:	f7ff fed1 	bl	800051a <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8000778:	20b1      	movs	r0, #177	@ 0xb1
 800077a:	f7ff feb3 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff fecb 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 8000784:	2018      	movs	r0, #24
 8000786:	f7ff fec8 	bl	800051a <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 800078a:	20b6      	movs	r0, #182	@ 0xb6
 800078c:	f7ff feaa 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8000790:	2008      	movs	r0, #8
 8000792:	f7ff fec2 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 8000796:	2082      	movs	r0, #130	@ 0x82
 8000798:	f7ff febf 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 800079c:	2027      	movs	r0, #39	@ 0x27
 800079e:	f7ff febc 	bl	800051a <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 80007a2:	20f2      	movs	r0, #242	@ 0xf2
 80007a4:	f7ff fe9e 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80007a8:	2000      	movs	r0, #0
 80007aa:	f7ff feb6 	bl	800051a <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 80007ae:	2026      	movs	r0, #38	@ 0x26
 80007b0:	f7ff fe98 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 80007b4:	2001      	movs	r0, #1
 80007b6:	f7ff feb0 	bl	800051a <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 80007ba:	20e0      	movs	r0, #224	@ 0xe0
 80007bc:	f7ff fe92 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 80007c0:	200f      	movs	r0, #15
 80007c2:	f7ff feaa 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80007c6:	2031      	movs	r0, #49	@ 0x31
 80007c8:	f7ff fea7 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 80007cc:	202b      	movs	r0, #43	@ 0x2b
 80007ce:	f7ff fea4 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80007d2:	200c      	movs	r0, #12
 80007d4:	f7ff fea1 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80007d8:	200e      	movs	r0, #14
 80007da:	f7ff fe9e 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80007de:	2008      	movs	r0, #8
 80007e0:	f7ff fe9b 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 80007e4:	204e      	movs	r0, #78	@ 0x4e
 80007e6:	f7ff fe98 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 80007ea:	20f1      	movs	r0, #241	@ 0xf1
 80007ec:	f7ff fe95 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 80007f0:	2037      	movs	r0, #55	@ 0x37
 80007f2:	f7ff fe92 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80007f6:	2007      	movs	r0, #7
 80007f8:	f7ff fe8f 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 80007fc:	2010      	movs	r0, #16
 80007fe:	f7ff fe8c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000802:	2003      	movs	r0, #3
 8000804:	f7ff fe89 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000808:	200e      	movs	r0, #14
 800080a:	f7ff fe86 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 800080e:	2009      	movs	r0, #9
 8000810:	f7ff fe83 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8000814:	2000      	movs	r0, #0
 8000816:	f7ff fe80 	bl	800051a <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 800081a:	20e1      	movs	r0, #225	@ 0xe1
 800081c:	f7ff fe62 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff fe7a 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8000826:	200e      	movs	r0, #14
 8000828:	f7ff fe77 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 800082c:	2014      	movs	r0, #20
 800082e:	f7ff fe74 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8000832:	2003      	movs	r0, #3
 8000834:	f7ff fe71 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8000838:	2011      	movs	r0, #17
 800083a:	f7ff fe6e 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800083e:	2007      	movs	r0, #7
 8000840:	f7ff fe6b 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000844:	2031      	movs	r0, #49	@ 0x31
 8000846:	f7ff fe68 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 800084a:	20c1      	movs	r0, #193	@ 0xc1
 800084c:	f7ff fe65 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8000850:	2048      	movs	r0, #72	@ 0x48
 8000852:	f7ff fe62 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8000856:	2008      	movs	r0, #8
 8000858:	f7ff fe5f 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 800085c:	200f      	movs	r0, #15
 800085e:	f7ff fe5c 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8000862:	200c      	movs	r0, #12
 8000864:	f7ff fe59 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8000868:	2031      	movs	r0, #49	@ 0x31
 800086a:	f7ff fe56 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 800086e:	2036      	movs	r0, #54	@ 0x36
 8000870:	f7ff fe53 	bl	800051a <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8000874:	200f      	movs	r0, #15
 8000876:	f7ff fe50 	bl	800051a <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 800087a:	2011      	movs	r0, #17
 800087c:	f7ff fe32 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(100);
 8000880:	2064      	movs	r0, #100	@ 0x64
 8000882:	f001 f857 	bl	8001934 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 8000886:	2029      	movs	r0, #41	@ 0x29
 8000888:	f7ff fe2c 	bl	80004e4 <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 800088c:	2003      	movs	r0, #3
 800088e:	f000 f803 	bl	8000898 <ILI9341_SetRotation>
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 80008a2:	2036      	movs	r0, #54	@ 0x36
 80008a4:	f7ff fe1e 	bl	80004e4 <ILI9341_WriteCommand>
	HAL_Delay(1);
 80008a8:	2001      	movs	r0, #1
 80008aa:	f001 f843 	bl	8001934 <HAL_Delay>

	switch(rotation)
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b03      	cmp	r3, #3
 80008b2:	d837      	bhi.n	8000924 <ILI9341_SetRotation+0x8c>
 80008b4:	a201      	add	r2, pc, #4	@ (adr r2, 80008bc <ILI9341_SetRotation+0x24>)
 80008b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008ba:	bf00      	nop
 80008bc:	080008cd 	.word	0x080008cd
 80008c0:	080008e3 	.word	0x080008e3
 80008c4:	080008f9 	.word	0x080008f9
 80008c8:	0800090f 	.word	0x0800090f
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 80008cc:	2048      	movs	r0, #72	@ 0x48
 80008ce:	f7ff fe24 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH = 240;
 80008d2:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <ILI9341_SetRotation+0x98>)
 80008d4:	22f0      	movs	r2, #240	@ 0xf0
 80008d6:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 80008da:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008de:	801a      	strh	r2, [r3, #0]
		break;
 80008e0:	e021      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 80008e2:	2028      	movs	r0, #40	@ 0x28
 80008e4:	f7ff fe19 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80008e8:	4b11      	ldr	r3, [pc, #68]	@ (8000930 <ILI9341_SetRotation+0x98>)
 80008ea:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80008ee:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80008f0:	4b10      	ldr	r3, [pc, #64]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 80008f2:	22f0      	movs	r2, #240	@ 0xf0
 80008f4:	801a      	strh	r2, [r3, #0]
		break;
 80008f6:	e016      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 80008f8:	2088      	movs	r0, #136	@ 0x88
 80008fa:	f7ff fe0e 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 80008fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000930 <ILI9341_SetRotation+0x98>)
 8000900:	22f0      	movs	r2, #240	@ 0xf0
 8000902:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8000904:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 8000906:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800090a:	801a      	strh	r2, [r3, #0]
		break;
 800090c:	e00b      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 800090e:	20e8      	movs	r0, #232	@ 0xe8
 8000910:	f7ff fe03 	bl	800051a <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <ILI9341_SetRotation+0x98>)
 8000916:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800091a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 800091c:	4b05      	ldr	r3, [pc, #20]	@ (8000934 <ILI9341_SetRotation+0x9c>)
 800091e:	22f0      	movs	r2, #240	@ 0xf0
 8000920:	801a      	strh	r2, [r3, #0]
		break;
 8000922:	e000      	b.n	8000926 <ILI9341_SetRotation+0x8e>
	default:
		break;
 8000924:	bf00      	nop
	}
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000002 	.word	0x20000002
 8000934:	20000000 	.word	0x20000000

08000938 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8000938:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800093c:	b08d      	sub	sp, #52	@ 0x34
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	6039      	str	r1, [r7, #0]
 8000944:	80fb      	strh	r3, [r7, #6]
 8000946:	466b      	mov	r3, sp
 8000948:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000956:	d202      	bcs.n	800095e <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800095c:	e002      	b.n	8000964 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 800095e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000962:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800096a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800096e:	f001 fc37 	bl	80021e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800097c:	f001 fc30 	bl	80021e0 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8000980:	88fb      	ldrh	r3, [r7, #6]
 8000982:	0a1b      	lsrs	r3, r3, #8
 8000984:	b29b      	uxth	r3, r3
 8000986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 800098a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800098c:	460b      	mov	r3, r1
 800098e:	3b01      	subs	r3, #1
 8000990:	61fb      	str	r3, [r7, #28]
 8000992:	2300      	movs	r3, #0
 8000994:	4688      	mov	r8, r1
 8000996:	4699      	mov	r9, r3
 8000998:	f04f 0200 	mov.w	r2, #0
 800099c:	f04f 0300 	mov.w	r3, #0
 80009a0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009a4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009a8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009ac:	2300      	movs	r3, #0
 80009ae:	460c      	mov	r4, r1
 80009b0:	461d      	mov	r5, r3
 80009b2:	f04f 0200 	mov.w	r2, #0
 80009b6:	f04f 0300 	mov.w	r3, #0
 80009ba:	00eb      	lsls	r3, r5, #3
 80009bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009c0:	00e2      	lsls	r2, r4, #3
 80009c2:	1dcb      	adds	r3, r1, #7
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	00db      	lsls	r3, r3, #3
 80009c8:	ebad 0d03 	sub.w	sp, sp, r3
 80009cc:	466b      	mov	r3, sp
 80009ce:	3300      	adds	r3, #0
 80009d0:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 80009d2:	2300      	movs	r3, #0
 80009d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009d6:	e00e      	b.n	80009f6 <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009dc:	4413      	add	r3, r2
 80009de:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80009e2:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 80009e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009e6:	3301      	adds	r3, #1
 80009e8:	88fa      	ldrh	r2, [r7, #6]
 80009ea:	b2d1      	uxtb	r1, r2
 80009ec:	69ba      	ldr	r2, [r7, #24]
 80009ee:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 80009f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009f2:	3302      	adds	r3, #2
 80009f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d3ec      	bcc.n	80009d8 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8000a04:	697a      	ldr	r2, [r7, #20]
 8000a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a0c:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000a12:	fbb3 f2f2 	udiv	r2, r3, r2
 8000a16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000a18:	fb01 f202 	mul.w	r2, r1, r2
 8000a1c:	1a9b      	subs	r3, r3, r2
 8000a1e:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d010      	beq.n	8000a48 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000a26:	2300      	movs	r3, #0
 8000a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a2a:	e009      	b.n	8000a40 <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8000a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a2e:	b29a      	uxth	r2, r3
 8000a30:	230a      	movs	r3, #10
 8000a32:	69b9      	ldr	r1, [r7, #24]
 8000a34:	480e      	ldr	r0, [pc, #56]	@ (8000a70 <ILI9341_DrawColorBurst+0x138>)
 8000a36:	f003 f928 	bl	8003c8a <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8000a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d3f1      	bcc.n	8000a2c <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	69b9      	ldr	r1, [r7, #24]
 8000a50:	4807      	ldr	r0, [pc, #28]	@ (8000a70 <ILI9341_DrawColorBurst+0x138>)
 8000a52:	f003 f91a 	bl	8003c8a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a60:	f001 fbbe 	bl	80021e0 <HAL_GPIO_WritePin>
 8000a64:	46b5      	mov	sp, r6
}
 8000a66:	bf00      	nop
 8000a68:	3734      	adds	r7, #52	@ 0x34
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a70:	20000120 	.word	0x20000120

08000a74 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <ILI9341_FillScreen+0x44>)
 8000a80:	881b      	ldrh	r3, [r3, #0]
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <ILI9341_FillScreen+0x48>)
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	f7ff fd7c 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8000a92:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <ILI9341_FillScreen+0x44>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <ILI9341_FillScreen+0x48>)
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	fb02 f303 	mul.w	r3, r2, r3
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	88fb      	ldrh	r3, [r7, #6]
 8000aa8:	4611      	mov	r1, r2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ff44 	bl	8000938 <ILI9341_DrawColorBurst>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000002 	.word	0x20000002
 8000abc:	20000000 	.word	0x20000000

08000ac0 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	80fb      	strh	r3, [r7, #6]
 8000aca:	460b      	mov	r3, r1
 8000acc:	80bb      	strh	r3, [r7, #4]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8000b84 <ILI9341_DrawPixel+0xc4>)
 8000ad4:	881b      	ldrh	r3, [r3, #0]
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	88fa      	ldrh	r2, [r7, #6]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d24d      	bcs.n	8000b7a <ILI9341_DrawPixel+0xba>
 8000ade:	4b2a      	ldr	r3, [pc, #168]	@ (8000b88 <ILI9341_DrawPixel+0xc8>)
 8000ae0:	881b      	ldrh	r3, [r3, #0]
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	88ba      	ldrh	r2, [r7, #4]
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d247      	bcs.n	8000b7a <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	0a1b      	lsrs	r3, r3, #8
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	753b      	strb	r3, [r7, #20]
 8000af4:	88fb      	ldrh	r3, [r7, #6]
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	757b      	strb	r3, [r7, #21]
 8000afa:	88fb      	ldrh	r3, [r7, #6]
 8000afc:	3301      	adds	r3, #1
 8000afe:	121b      	asrs	r3, r3, #8
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	75bb      	strb	r3, [r7, #22]
 8000b04:	88fb      	ldrh	r3, [r7, #6]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	3301      	adds	r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8000b0e:	88bb      	ldrh	r3, [r7, #4]
 8000b10:	0a1b      	lsrs	r3, r3, #8
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	743b      	strb	r3, [r7, #16]
 8000b18:	88bb      	ldrh	r3, [r7, #4]
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	747b      	strb	r3, [r7, #17]
 8000b1e:	88bb      	ldrh	r3, [r7, #4]
 8000b20:	3301      	adds	r3, #1
 8000b22:	121b      	asrs	r3, r3, #8
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	74bb      	strb	r3, [r7, #18]
 8000b28:	88bb      	ldrh	r3, [r7, #4]
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8000b32:	887b      	ldrh	r3, [r7, #2]
 8000b34:	0a1b      	lsrs	r3, r3, #8
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	733b      	strb	r3, [r7, #12]
 8000b3c:	887b      	ldrh	r3, [r7, #2]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8000b42:	202a      	movs	r0, #42	@ 0x2a
 8000b44:	f7ff fcce 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	2104      	movs	r1, #4
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fcfe 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8000b54:	202b      	movs	r0, #43	@ 0x2b
 8000b56:	f7ff fcc5 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8000b5a:	f107 0310 	add.w	r3, r7, #16
 8000b5e:	2104      	movs	r1, #4
 8000b60:	4618      	mov	r0, r3
 8000b62:	f7ff fcf5 	bl	8000550 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8000b66:	202c      	movs	r0, #44	@ 0x2c
 8000b68:	f7ff fcbc 	bl	80004e4 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8000b6c:	f107 030c 	add.w	r3, r7, #12
 8000b70:	2102      	movs	r1, #2
 8000b72:	4618      	mov	r0, r3
 8000b74:	f7ff fcec 	bl	8000550 <ILI9341_WriteBuffer>
 8000b78:	e000      	b.n	8000b7c <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000b7a:	bf00      	nop
}
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000002 	.word	0x20000002
 8000b88:	20000000 	.word	0x20000000

08000b8c <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8000b8c:	b590      	push	{r4, r7, lr}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4604      	mov	r4, r0
 8000b94:	4608      	mov	r0, r1
 8000b96:	4611      	mov	r1, r2
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4623      	mov	r3, r4
 8000b9c:	80fb      	strh	r3, [r7, #6]
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	80bb      	strh	r3, [r7, #4]
 8000ba2:	460b      	mov	r3, r1
 8000ba4:	807b      	strh	r3, [r7, #2]
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000baa:	4b24      	ldr	r3, [pc, #144]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	88fa      	ldrh	r2, [r7, #6]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d23d      	bcs.n	8000c32 <ILI9341_DrawRectangle+0xa6>
 8000bb6:	4b22      	ldr	r3, [pc, #136]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000bb8:	881b      	ldrh	r3, [r3, #0]
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	88ba      	ldrh	r2, [r7, #4]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d237      	bcs.n	8000c32 <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8000bc2:	88fa      	ldrh	r2, [r7, #6]
 8000bc4:	887b      	ldrh	r3, [r7, #2]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bca:	8812      	ldrh	r2, [r2, #0]
 8000bcc:	b292      	uxth	r2, r2
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	dd05      	ble.n	8000bde <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8000bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c3c <ILI9341_DrawRectangle+0xb0>)
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	b29a      	uxth	r2, r3
 8000bd8:	88fb      	ldrh	r3, [r7, #6]
 8000bda:	1ad3      	subs	r3, r2, r3
 8000bdc:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8000bde:	88ba      	ldrh	r2, [r7, #4]
 8000be0:	883b      	ldrh	r3, [r7, #0]
 8000be2:	4413      	add	r3, r2
 8000be4:	4a16      	ldr	r2, [pc, #88]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000be6:	8812      	ldrh	r2, [r2, #0]
 8000be8:	b292      	uxth	r2, r2
 8000bea:	4293      	cmp	r3, r2
 8000bec:	dd05      	ble.n	8000bfa <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8000bee:	4b14      	ldr	r3, [pc, #80]	@ (8000c40 <ILI9341_DrawRectangle+0xb4>)
 8000bf0:	881b      	ldrh	r3, [r3, #0]
 8000bf2:	b29a      	uxth	r2, r3
 8000bf4:	88bb      	ldrh	r3, [r7, #4]
 8000bf6:	1ad3      	subs	r3, r2, r3
 8000bf8:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8000bfa:	88fa      	ldrh	r2, [r7, #6]
 8000bfc:	887b      	ldrh	r3, [r7, #2]
 8000bfe:	4413      	add	r3, r2
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	3b01      	subs	r3, #1
 8000c04:	b29c      	uxth	r4, r3
 8000c06:	88ba      	ldrh	r2, [r7, #4]
 8000c08:	883b      	ldrh	r3, [r7, #0]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	88b9      	ldrh	r1, [r7, #4]
 8000c14:	88f8      	ldrh	r0, [r7, #6]
 8000c16:	4622      	mov	r2, r4
 8000c18:	f7ff fcb7 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8000c1c:	883b      	ldrh	r3, [r7, #0]
 8000c1e:	887a      	ldrh	r2, [r7, #2]
 8000c20:	fb02 f303 	mul.w	r3, r2, r3
 8000c24:	461a      	mov	r2, r3
 8000c26:	8b3b      	ldrh	r3, [r7, #24]
 8000c28:	4611      	mov	r1, r2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff fe84 	bl	8000938 <ILI9341_DrawColorBurst>
 8000c30:	e000      	b.n	8000c34 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000c32:	bf00      	nop
}
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd90      	pop	{r4, r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000002 	.word	0x20000002
 8000c40:	20000000 	.word	0x20000000

08000c44 <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8000c44:	b590      	push	{r4, r7, lr}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4604      	mov	r4, r0
 8000c4c:	4608      	mov	r0, r1
 8000c4e:	4611      	mov	r1, r2
 8000c50:	461a      	mov	r2, r3
 8000c52:	4623      	mov	r3, r4
 8000c54:	80fb      	strh	r3, [r7, #6]
 8000c56:	4603      	mov	r3, r0
 8000c58:	80bb      	strh	r3, [r7, #4]
 8000c5a:	460b      	mov	r3, r1
 8000c5c:	807b      	strh	r3, [r7, #2]
 8000c5e:	4613      	mov	r3, r2
 8000c60:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000c62:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	88fa      	ldrh	r2, [r7, #6]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d225      	bcs.n	8000cba <ILI9341_DrawHLine+0x76>
 8000c6e:	4b16      	ldr	r3, [pc, #88]	@ (8000cc8 <ILI9341_DrawHLine+0x84>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	88ba      	ldrh	r2, [r7, #4]
 8000c76:	429a      	cmp	r2, r3
 8000c78:	d21f      	bcs.n	8000cba <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 8000c7a:	88fa      	ldrh	r2, [r7, #6]
 8000c7c:	887b      	ldrh	r3, [r7, #2]
 8000c7e:	4413      	add	r3, r2
 8000c80:	4a10      	ldr	r2, [pc, #64]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c82:	8812      	ldrh	r2, [r2, #0]
 8000c84:	b292      	uxth	r2, r2
 8000c86:	4293      	cmp	r3, r2
 8000c88:	dd05      	ble.n	8000c96 <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <ILI9341_DrawHLine+0x80>)
 8000c8c:	881b      	ldrh	r3, [r3, #0]
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	88fb      	ldrh	r3, [r7, #6]
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8000c96:	88fa      	ldrh	r2, [r7, #6]
 8000c98:	887b      	ldrh	r3, [r7, #2]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	b29b      	uxth	r3, r3
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	b29a      	uxth	r2, r3
 8000ca2:	88bb      	ldrh	r3, [r7, #4]
 8000ca4:	88b9      	ldrh	r1, [r7, #4]
 8000ca6:	88f8      	ldrh	r0, [r7, #6]
 8000ca8:	f7ff fc6f 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8000cac:	887a      	ldrh	r2, [r7, #2]
 8000cae:	883b      	ldrh	r3, [r7, #0]
 8000cb0:	4611      	mov	r1, r2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fe40 	bl	8000938 <ILI9341_DrawColorBurst>
 8000cb8:	e000      	b.n	8000cbc <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000cba:	bf00      	nop
}
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd90      	pop	{r4, r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	20000002 	.word	0x20000002
 8000cc8:	20000000 	.word	0x20000000

08000ccc <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4604      	mov	r4, r0
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	4611      	mov	r1, r2
 8000cd8:	461a      	mov	r2, r3
 8000cda:	4623      	mov	r3, r4
 8000cdc:	80fb      	strh	r3, [r7, #6]
 8000cde:	4603      	mov	r3, r0
 8000ce0:	80bb      	strh	r3, [r7, #4]
 8000ce2:	460b      	mov	r3, r1
 8000ce4:	807b      	strh	r3, [r7, #2]
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000cea:	4b18      	ldr	r3, [pc, #96]	@ (8000d4c <ILI9341_DrawVLine+0x80>)
 8000cec:	881b      	ldrh	r3, [r3, #0]
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	88fa      	ldrh	r2, [r7, #6]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d225      	bcs.n	8000d42 <ILI9341_DrawVLine+0x76>
 8000cf6:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	88ba      	ldrh	r2, [r7, #4]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d21f      	bcs.n	8000d42 <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 8000d02:	88ba      	ldrh	r2, [r7, #4]
 8000d04:	887b      	ldrh	r3, [r7, #2]
 8000d06:	4413      	add	r3, r2
 8000d08:	4a11      	ldr	r2, [pc, #68]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000d0a:	8812      	ldrh	r2, [r2, #0]
 8000d0c:	b292      	uxth	r2, r2
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	dd05      	ble.n	8000d1e <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8000d12:	4b0f      	ldr	r3, [pc, #60]	@ (8000d50 <ILI9341_DrawVLine+0x84>)
 8000d14:	881b      	ldrh	r3, [r3, #0]
 8000d16:	b29a      	uxth	r2, r3
 8000d18:	88bb      	ldrh	r3, [r7, #4]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 8000d1e:	88ba      	ldrh	r2, [r7, #4]
 8000d20:	887b      	ldrh	r3, [r7, #2]
 8000d22:	4413      	add	r3, r2
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	3b01      	subs	r3, #1
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	88fa      	ldrh	r2, [r7, #6]
 8000d2c:	88b9      	ldrh	r1, [r7, #4]
 8000d2e:	88f8      	ldrh	r0, [r7, #6]
 8000d30:	f7ff fc2b 	bl	800058a <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8000d34:	887a      	ldrh	r2, [r7, #2]
 8000d36:	883b      	ldrh	r3, [r7, #0]
 8000d38:	4611      	mov	r1, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff fdfc 	bl	8000938 <ILI9341_DrawColorBurst>
 8000d40:	e000      	b.n	8000d44 <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8000d42:	bf00      	nop
}
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd90      	pop	{r4, r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000002 	.word	0x20000002
 8000d50:	20000000 	.word	0x20000000

08000d54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d5a:	4b14      	ldr	r3, [pc, #80]	@ (8000dac <MX_DMA_Init+0x58>)
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	4a13      	ldr	r2, [pc, #76]	@ (8000dac <MX_DMA_Init+0x58>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6153      	str	r3, [r2, #20]
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <MX_DMA_Init+0x58>)
 8000d68:	695b      	ldr	r3, [r3, #20]
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2100      	movs	r1, #0
 8000d76:	200c      	movs	r0, #12
 8000d78:	f000 fedb 	bl	8001b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000d7c:	200c      	movs	r0, #12
 8000d7e:	f000 fef4 	bl	8001b6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	200d      	movs	r0, #13
 8000d88:	f000 fed3 	bl	8001b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d8c:	200d      	movs	r0, #13
 8000d8e:	f000 feec 	bl	8001b6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2100      	movs	r1, #0
 8000d96:	200f      	movs	r0, #15
 8000d98:	f000 fecb 	bl	8001b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000d9c:	200f      	movs	r0, #15
 8000d9e:	f000 fee4 	bl	8001b6a <HAL_NVIC_EnableIRQ>

}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40021000 	.word	0x40021000

08000db0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b088      	sub	sp, #32
 8000db4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db6:	f107 030c 	add.w	r3, r7, #12
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000dc8:	695b      	ldr	r3, [r3, #20]
 8000dca:	4a2c      	ldr	r2, [pc, #176]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000dcc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dd0:	6153      	str	r3, [r2, #20]
 8000dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000dd4:	695b      	ldr	r3, [r3, #20]
 8000dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	4b27      	ldr	r3, [pc, #156]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	4a26      	ldr	r2, [pc, #152]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000de8:	6153      	str	r3, [r2, #20]
 8000dea:	4b24      	ldr	r3, [pc, #144]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000dec:	695b      	ldr	r3, [r3, #20]
 8000dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000df2:	607b      	str	r3, [r7, #4]
 8000df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df6:	4b21      	ldr	r3, [pc, #132]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	4a20      	ldr	r2, [pc, #128]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000dfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e00:	6153      	str	r3, [r2, #20]
 8000e02:	4b1e      	ldr	r3, [pc, #120]	@ (8000e7c <MX_GPIO_Init+0xcc>)
 8000e04:	695b      	ldr	r3, [r3, #20]
 8000e06:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e0a:	603b      	str	r3, [r7, #0]
 8000e0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	2140      	movs	r1, #64	@ 0x40
 8000e12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e16:	f001 f9e3 	bl	80021e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e24:	f001 f9dc 	bl	80021e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8000e28:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8000e2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3a:	f107 030c 	add.w	r3, r7, #12
 8000e3e:	4619      	mov	r1, r3
 8000e40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e44:	f001 f842 	bl	8001ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e4c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8000e56:	f107 030c 	add.w	r3, r7, #12
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4808      	ldr	r0, [pc, #32]	@ (8000e80 <MX_GPIO_Init+0xd0>)
 8000e5e:	f001 f835 	bl	8001ecc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2100      	movs	r1, #0
 8000e66:	2007      	movs	r0, #7
 8000e68:	f000 fe63 	bl	8001b32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e6c:	2007      	movs	r0, #7
 8000e6e:	f000 fe7c 	bl	8001b6a <HAL_NVIC_EnableIRQ>

}
 8000e72:	bf00      	nop
 8000e74:	3720      	adds	r7, #32
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	48000400 	.word	0x48000400

08000e84 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000efc <MX_I2C1_Init+0x78>)
 8000e8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000e90:	4a1b      	ldr	r2, [pc, #108]	@ (8000f00 <MX_I2C1_Init+0x7c>)
 8000e92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e94:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e9a:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ea0:	4b15      	ldr	r3, [pc, #84]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ea6:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000eb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ebe:	480e      	ldr	r0, [pc, #56]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000ec0:	f001 f9c9 	bl	8002256 <HAL_I2C_Init>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000eca:	f000 f9cb 	bl	8001264 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4809      	ldr	r0, [pc, #36]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000ed2:	f001 fa5b 	bl	800238c <HAL_I2CEx_ConfigAnalogFilter>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000edc:	f000 f9c2 	bl	8001264 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4805      	ldr	r0, [pc, #20]	@ (8000ef8 <MX_I2C1_Init+0x74>)
 8000ee4:	f001 fa9d 	bl	8002422 <HAL_I2CEx_ConfigDigitalFilter>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000eee:	f000 f9b9 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000030 	.word	0x20000030
 8000efc:	40005400 	.word	0x40005400
 8000f00:	00201d2b 	.word	0x00201d2b

08000f04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	@ 0x28
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0c:	f107 0314 	add.w	r3, r7, #20
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a43      	ldr	r2, [pc, #268]	@ (8001030 <HAL_I2C_MspInit+0x12c>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d17f      	bne.n	8001026 <HAL_I2C_MspInit+0x122>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f26:	4b43      	ldr	r3, [pc, #268]	@ (8001034 <HAL_I2C_MspInit+0x130>)
 8000f28:	695b      	ldr	r3, [r3, #20]
 8000f2a:	4a42      	ldr	r2, [pc, #264]	@ (8001034 <HAL_I2C_MspInit+0x130>)
 8000f2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f30:	6153      	str	r3, [r2, #20]
 8000f32:	4b40      	ldr	r3, [pc, #256]	@ (8001034 <HAL_I2C_MspInit+0x130>)
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f3a:	613b      	str	r3, [r7, #16]
 8000f3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f3e:	23c0      	movs	r3, #192	@ 0xc0
 8000f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f42:	2312      	movs	r3, #18
 8000f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f4e:	2304      	movs	r3, #4
 8000f50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	4837      	ldr	r0, [pc, #220]	@ (8001038 <HAL_I2C_MspInit+0x134>)
 8000f5a:	f000 ffb7 	bl	8001ecc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f5e:	4b35      	ldr	r3, [pc, #212]	@ (8001034 <HAL_I2C_MspInit+0x130>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	4a34      	ldr	r2, [pc, #208]	@ (8001034 <HAL_I2C_MspInit+0x130>)
 8000f64:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f68:	61d3      	str	r3, [r2, #28]
 8000f6a:	4b32      	ldr	r3, [pc, #200]	@ (8001034 <HAL_I2C_MspInit+0x130>)
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel5;
 8000f76:	4b31      	ldr	r3, [pc, #196]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000f78:	4a31      	ldr	r2, [pc, #196]	@ (8001040 <HAL_I2C_MspInit+0x13c>)
 8000f7a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f7c:	4b2f      	ldr	r3, [pc, #188]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f82:	4b2e      	ldr	r3, [pc, #184]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f88:	4b2c      	ldr	r3, [pc, #176]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000f8a:	2280      	movs	r2, #128	@ 0x80
 8000f8c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f8e:	4b2b      	ldr	r3, [pc, #172]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f94:	4b29      	ldr	r3, [pc, #164]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000f9a:	4b28      	ldr	r3, [pc, #160]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000fa0:	4b26      	ldr	r3, [pc, #152]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000fa6:	4825      	ldr	r0, [pc, #148]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000fa8:	f000 fdf9 	bl	8001b9e <HAL_DMA_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 8000fb2:	f000 f957 	bl	8001264 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_RX_DMA1_CH5);
 8000fb6:	4b23      	ldr	r3, [pc, #140]	@ (8001044 <HAL_I2C_MspInit+0x140>)
 8000fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000fba:	4a22      	ldr	r2, [pc, #136]	@ (8001044 <HAL_I2C_MspInit+0x140>)
 8000fbc:	f043 0320 	orr.w	r3, r3, #32
 8000fc0:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a1d      	ldr	r2, [pc, #116]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000fc6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fc8:	4a1c      	ldr	r2, [pc, #112]	@ (800103c <HAL_I2C_MspInit+0x138>)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000fce:	4b1e      	ldr	r3, [pc, #120]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8000fd0:	4a1e      	ldr	r2, [pc, #120]	@ (800104c <HAL_I2C_MspInit+0x148>)
 8000fd2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8000fd6:	2210      	movs	r2, #16
 8000fd8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fda:	4b1b      	ldr	r3, [pc, #108]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fe0:	4b19      	ldr	r3, [pc, #100]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8000fe2:	2280      	movs	r2, #128	@ 0x80
 8000fe4:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fe6:	4b18      	ldr	r3, [pc, #96]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fec:	4b16      	ldr	r3, [pc, #88]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000ff2:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ff8:	4b13      	ldr	r3, [pc, #76]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000ffe:	4812      	ldr	r0, [pc, #72]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8001000:	f000 fdcd 	bl	8001b9e <HAL_DMA_Init>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 800100a:	f000 f92b 	bl	8001264 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH2);
 800100e:	4b0d      	ldr	r3, [pc, #52]	@ (8001044 <HAL_I2C_MspInit+0x140>)
 8001010:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001012:	4a0c      	ldr	r2, [pc, #48]	@ (8001044 <HAL_I2C_MspInit+0x140>)
 8001014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001018:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a0a      	ldr	r2, [pc, #40]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 800101e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001020:	4a09      	ldr	r2, [pc, #36]	@ (8001048 <HAL_I2C_MspInit+0x144>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001026:	bf00      	nop
 8001028:	3728      	adds	r7, #40	@ 0x28
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40005400 	.word	0x40005400
 8001034:	40021000 	.word	0x40021000
 8001038:	48000400 	.word	0x48000400
 800103c:	20000084 	.word	0x20000084
 8001040:	40020058 	.word	0x40020058
 8001044:	40010000 	.word	0x40010000
 8001048:	200000c8 	.word	0x200000c8
 800104c:	4002001c 	.word	0x4002001c

08001050 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001056:	f000 fc07 	bl	8001868 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105a:	f000 f8b1 	bl	80011c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105e:	f7ff fea7 	bl	8000db0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001062:	f7ff fe77 	bl	8000d54 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001066:	f000 fb61 	bl	800172c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800106a:	f000 f901 	bl	8001270 <MX_SPI1_Init>
  MX_I2C1_Init();
 800106e:	f7ff ff09 	bl	8000e84 <MX_I2C1_Init>
  MX_TIM7_Init();
 8001072:	f000 faff 	bl	8001674 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(10);
 8001076:	200a      	movs	r0, #10
 8001078:	f000 fc5c 	bl	8001934 <HAL_Delay>
  ILI9341_Init();
 800107c:	f7ff fafe 	bl	800067c <ILI9341_Init>
  HAL_Delay(50);
 8001080:	2032      	movs	r0, #50	@ 0x32
 8001082:	f000 fc57 	bl	8001934 <HAL_Delay>

  ILI9341_FillScreen(BLACK); //fill whole screen with black color
 8001086:	2000      	movs	r0, #0
 8001088:	f7ff fcf4 	bl	8000a74 <ILI9341_FillScreen>


  //test printout
  ILI9341_DrawRectangle(0, 0, 320, 30, BLUE);
 800108c:	231f      	movs	r3, #31
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	231e      	movs	r3, #30
 8001092:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001096:	2100      	movs	r1, #0
 8001098:	2000      	movs	r0, #0
 800109a:	f7ff fd77 	bl	8000b8c <ILI9341_DrawRectangle>
  ILI9341_DrawText("WEATHER STATION", FONT4, 60, 8, WHITE, BLUE);
 800109e:	231f      	movs	r3, #31
 80010a0:	9301      	str	r3, [sp, #4]
 80010a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2308      	movs	r3, #8
 80010aa:	223c      	movs	r2, #60	@ 0x3c
 80010ac:	493c      	ldr	r1, [pc, #240]	@ (80011a0 <main+0x150>)
 80010ae:	483d      	ldr	r0, [pc, #244]	@ (80011a4 <main+0x154>)
 80010b0:	f7ff f983 	bl	80003ba <ILI9341_DrawText>

    ILI9341_DrawHollowRectangleCoord(10, 40, 310, 75, WHITE);
 80010b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	234b      	movs	r3, #75	@ 0x4b
 80010bc:	f44f 729b 	mov.w	r2, #310	@ 0x136
 80010c0:	2128      	movs	r1, #40	@ 0x28
 80010c2:	200a      	movs	r0, #10
 80010c4:	f7ff f880 	bl	80001c8 <ILI9341_DrawHollowRectangleCoord>
  	ILI9341_DrawText("Temperature:        *C", FONT4, 50, 50, WHITE, BLACK);
 80010c8:	2300      	movs	r3, #0
 80010ca:	9301      	str	r3, [sp, #4]
 80010cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	2332      	movs	r3, #50	@ 0x32
 80010d4:	2232      	movs	r2, #50	@ 0x32
 80010d6:	4932      	ldr	r1, [pc, #200]	@ (80011a0 <main+0x150>)
 80010d8:	4833      	ldr	r0, [pc, #204]	@ (80011a8 <main+0x158>)
 80010da:	f7ff f96e 	bl	80003ba <ILI9341_DrawText>
  	digit_to_ascii_XX_X(temperature, string_buf);
 80010de:	4b33      	ldr	r3, [pc, #204]	@ (80011ac <main+0x15c>)
 80010e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	4932      	ldr	r1, [pc, #200]	@ (80011b0 <main+0x160>)
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 fa79 	bl	80015e0 <digit_to_ascii_XX_X>
  	ILI9341_DrawText(string_buf, FONT4, 190, 50, WHITE, BLACK);
 80010ee:	2300      	movs	r3, #0
 80010f0:	9301      	str	r3, [sp, #4]
 80010f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2332      	movs	r3, #50	@ 0x32
 80010fa:	22be      	movs	r2, #190	@ 0xbe
 80010fc:	4928      	ldr	r1, [pc, #160]	@ (80011a0 <main+0x150>)
 80010fe:	482c      	ldr	r0, [pc, #176]	@ (80011b0 <main+0x160>)
 8001100:	f7ff f95b 	bl	80003ba <ILI9341_DrawText>

  	ILI9341_DrawHollowRectangleCoord(10, 85, 310, 120, WHITE);
 8001104:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	2378      	movs	r3, #120	@ 0x78
 800110c:	f44f 729b 	mov.w	r2, #310	@ 0x136
 8001110:	2155      	movs	r1, #85	@ 0x55
 8001112:	200a      	movs	r0, #10
 8001114:	f7ff f858 	bl	80001c8 <ILI9341_DrawHollowRectangleCoord>
  	ILI9341_DrawText("Pressure:           kPa", FONT4, 50, 95, WHITE, BLACK);
 8001118:	2300      	movs	r3, #0
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	235f      	movs	r3, #95	@ 0x5f
 8001124:	2232      	movs	r2, #50	@ 0x32
 8001126:	491e      	ldr	r1, [pc, #120]	@ (80011a0 <main+0x150>)
 8001128:	4822      	ldr	r0, [pc, #136]	@ (80011b4 <main+0x164>)
 800112a:	f7ff f946 	bl	80003ba <ILI9341_DrawText>
  	digit3_to_ascii(pressure, string_buf);
 800112e:	4b22      	ldr	r3, [pc, #136]	@ (80011b8 <main+0x168>)
 8001130:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001134:	b29b      	uxth	r3, r3
 8001136:	491e      	ldr	r1, [pc, #120]	@ (80011b0 <main+0x160>)
 8001138:	4618      	mov	r0, r3
 800113a:	f000 fa0b 	bl	8001554 <digit3_to_ascii>
  	ILI9341_DrawText(string_buf, FONT4, 190, 95, WHITE, BLACK);
 800113e:	2300      	movs	r3, #0
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	235f      	movs	r3, #95	@ 0x5f
 800114a:	22be      	movs	r2, #190	@ 0xbe
 800114c:	4914      	ldr	r1, [pc, #80]	@ (80011a0 <main+0x150>)
 800114e:	4818      	ldr	r0, [pc, #96]	@ (80011b0 <main+0x160>)
 8001150:	f7ff f933 	bl	80003ba <ILI9341_DrawText>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (screen_status) {
 8001154:	4b19      	ldr	r3, [pc, #100]	@ (80011bc <main+0x16c>)
 8001156:	f993 3000 	ldrsb.w	r3, [r3]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d0fa      	beq.n	8001154 <main+0x104>
		  pressure++;
 800115e:	4b16      	ldr	r3, [pc, #88]	@ (80011b8 <main+0x168>)
 8001160:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001164:	b29b      	uxth	r3, r3
 8001166:	3301      	adds	r3, #1
 8001168:	b29b      	uxth	r3, r3
 800116a:	b21a      	sxth	r2, r3
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <main+0x168>)
 800116e:	801a      	strh	r2, [r3, #0]
		  digit3_to_ascii(pressure, string_buf);
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <main+0x168>)
 8001172:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001176:	b29b      	uxth	r3, r3
 8001178:	490d      	ldr	r1, [pc, #52]	@ (80011b0 <main+0x160>)
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f9ea 	bl	8001554 <digit3_to_ascii>
		  ILI9341_DrawText(string_buf, FONT4, 190, 95, WHITE, BLACK);
 8001180:	2300      	movs	r3, #0
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	235f      	movs	r3, #95	@ 0x5f
 800118c:	22be      	movs	r2, #190	@ 0xbe
 800118e:	4904      	ldr	r1, [pc, #16]	@ (80011a0 <main+0x150>)
 8001190:	4807      	ldr	r0, [pc, #28]	@ (80011b0 <main+0x160>)
 8001192:	f7ff f912 	bl	80003ba <ILI9341_DrawText>
		  screen_status = 0;
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <main+0x16c>)
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
	  if (screen_status) {
 800119c:	e7da      	b.n	8001154 <main+0x104>
 800119e:	bf00      	nop
 80011a0:	08005388 	.word	0x08005388
 80011a4:	08005348 	.word	0x08005348
 80011a8:	08005358 	.word	0x08005358
 80011ac:	20000004 	.word	0x20000004
 80011b0:	20000118 	.word	0x20000118
 80011b4:	08005370 	.word	0x08005370
 80011b8:	20000006 	.word	0x20000006
 80011bc:	2000010c 	.word	0x2000010c

080011c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b096      	sub	sp, #88	@ 0x58
 80011c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011ca:	2228      	movs	r2, #40	@ 0x28
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f004 f881 	bl	80052d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d4:	f107 031c 	add.w	r3, r7, #28
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	611a      	str	r2, [r3, #16]
 80011f2:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f4:	2302      	movs	r3, #2
 80011f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f8:	2301      	movs	r3, #1
 80011fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011fc:	2310      	movs	r3, #16
 80011fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001200:	2300      	movs	r3, #0
 8001202:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001204:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001208:	4618      	mov	r0, r3
 800120a:	f001 f957 	bl	80024bc <HAL_RCC_OscConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001214:	f000 f826 	bl	8001264 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001218:	230f      	movs	r3, #15
 800121a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800121c:	2300      	movs	r3, #0
 800121e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001228:	2300      	movs	r3, #0
 800122a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	2100      	movs	r1, #0
 8001232:	4618      	mov	r0, r3
 8001234:	f002 f950 	bl	80034d8 <HAL_RCC_ClockConfig>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800123e:	f000 f811 	bl	8001264 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001242:	2320      	movs	r3, #32
 8001244:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001246:	2300      	movs	r3, #0
 8001248:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800124a:	1d3b      	adds	r3, r7, #4
 800124c:	4618      	mov	r0, r3
 800124e:	f002 fb55 	bl	80038fc <HAL_RCCEx_PeriphCLKConfig>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001258:	f000 f804 	bl	8001264 <Error_Handler>
  }
}
 800125c:	bf00      	nop
 800125e:	3758      	adds	r7, #88	@ 0x58
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001268:	b672      	cpsid	i
}
 800126a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <Error_Handler+0x8>

08001270 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001274:	4b1b      	ldr	r3, [pc, #108]	@ (80012e4 <MX_SPI1_Init+0x74>)
 8001276:	4a1c      	ldr	r2, [pc, #112]	@ (80012e8 <MX_SPI1_Init+0x78>)
 8001278:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800127a:	4b1a      	ldr	r3, [pc, #104]	@ (80012e4 <MX_SPI1_Init+0x74>)
 800127c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001280:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001282:	4b18      	ldr	r3, [pc, #96]	@ (80012e4 <MX_SPI1_Init+0x74>)
 8001284:	2200      	movs	r2, #0
 8001286:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001288:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <MX_SPI1_Init+0x74>)
 800128a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800128e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001290:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <MX_SPI1_Init+0x74>)
 8001292:	2200      	movs	r2, #0
 8001294:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001296:	4b13      	ldr	r3, [pc, #76]	@ (80012e4 <MX_SPI1_Init+0x74>)
 8001298:	2200      	movs	r2, #0
 800129a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800129c:	4b11      	ldr	r3, [pc, #68]	@ (80012e4 <MX_SPI1_Init+0x74>)
 800129e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012a2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012a4:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <MX_SPI1_Init+0x74>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012aa:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <MX_SPI1_Init+0x74>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012b0:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <MX_SPI1_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012b6:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <MX_SPI1_Init+0x74>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80012bc:	4b09      	ldr	r3, [pc, #36]	@ (80012e4 <MX_SPI1_Init+0x74>)
 80012be:	2207      	movs	r2, #7
 80012c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012c2:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <MX_SPI1_Init+0x74>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <MX_SPI1_Init+0x74>)
 80012ca:	2208      	movs	r2, #8
 80012cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012ce:	4805      	ldr	r0, [pc, #20]	@ (80012e4 <MX_SPI1_Init+0x74>)
 80012d0:	f002 fc38 	bl	8003b44 <HAL_SPI_Init>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80012da:	f7ff ffc3 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000120 	.word	0x20000120
 80012e8:	40013000 	.word	0x40013000

080012ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08a      	sub	sp, #40	@ 0x28
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a2a      	ldr	r2, [pc, #168]	@ (80013b4 <HAL_SPI_MspInit+0xc8>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d14e      	bne.n	80013ac <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800130e:	4b2a      	ldr	r3, [pc, #168]	@ (80013b8 <HAL_SPI_MspInit+0xcc>)
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	4a29      	ldr	r2, [pc, #164]	@ (80013b8 <HAL_SPI_MspInit+0xcc>)
 8001314:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001318:	6193      	str	r3, [r2, #24]
 800131a:	4b27      	ldr	r3, [pc, #156]	@ (80013b8 <HAL_SPI_MspInit+0xcc>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001326:	4b24      	ldr	r3, [pc, #144]	@ (80013b8 <HAL_SPI_MspInit+0xcc>)
 8001328:	695b      	ldr	r3, [r3, #20]
 800132a:	4a23      	ldr	r2, [pc, #140]	@ (80013b8 <HAL_SPI_MspInit+0xcc>)
 800132c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001330:	6153      	str	r3, [r2, #20]
 8001332:	4b21      	ldr	r3, [pc, #132]	@ (80013b8 <HAL_SPI_MspInit+0xcc>)
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800133e:	23a0      	movs	r3, #160	@ 0xa0
 8001340:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001342:	2302      	movs	r3, #2
 8001344:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800134a:	2303      	movs	r3, #3
 800134c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800134e:	2305      	movs	r3, #5
 8001350:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	4619      	mov	r1, r3
 8001358:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800135c:	f000 fdb6 	bl	8001ecc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001360:	4b16      	ldr	r3, [pc, #88]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001362:	4a17      	ldr	r2, [pc, #92]	@ (80013c0 <HAL_SPI_MspInit+0xd4>)
 8001364:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001366:	4b15      	ldr	r3, [pc, #84]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001368:	2210      	movs	r2, #16
 800136a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800136c:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001372:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001374:	2280      	movs	r2, #128	@ 0x80
 8001376:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001378:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 800137a:	2200      	movs	r2, #0
 800137c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800137e:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001380:	2200      	movs	r2, #0
 8001382:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001384:	4b0d      	ldr	r3, [pc, #52]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001386:	2200      	movs	r2, #0
 8001388:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800138a:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 800138c:	2200      	movs	r2, #0
 800138e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001390:	480a      	ldr	r0, [pc, #40]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 8001392:	f000 fc04 	bl	8001b9e <HAL_DMA_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 800139c:	f7ff ff62 	bl	8001264 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	4a06      	ldr	r2, [pc, #24]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 80013a4:	655a      	str	r2, [r3, #84]	@ 0x54
 80013a6:	4a05      	ldr	r2, [pc, #20]	@ (80013bc <HAL_SPI_MspInit+0xd0>)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80013ac:	bf00      	nop
 80013ae:	3728      	adds	r7, #40	@ 0x28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40013000 	.word	0x40013000
 80013b8:	40021000 	.word	0x40021000
 80013bc:	20000184 	.word	0x20000184
 80013c0:	40020030 	.word	0x40020030

080013c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <HAL_MspInit+0x44>)
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001408 <HAL_MspInit+0x44>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6193      	str	r3, [r2, #24]
 80013d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <HAL_MspInit+0x44>)
 80013d8:	699b      	ldr	r3, [r3, #24]
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <HAL_MspInit+0x44>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	4a08      	ldr	r2, [pc, #32]	@ (8001408 <HAL_MspInit+0x44>)
 80013e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ec:	61d3      	str	r3, [r2, #28]
 80013ee:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <HAL_MspInit+0x44>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40021000 	.word	0x40021000

0800140c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <NMI_Handler+0x4>

08001414 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <HardFault_Handler+0x4>

0800141c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001420:	bf00      	nop
 8001422:	e7fd      	b.n	8001420 <MemManage_Handler+0x4>

08001424 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <BusFault_Handler+0x4>

0800142c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <UsageFault_Handler+0x4>

08001434 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001442:	b480      	push	{r7}
 8001444:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001446:	bf00      	nop
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001454:	bf00      	nop
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001462:	f000 fa47 	bl	80018f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8001470:	2002      	movs	r0, #2
 8001472:	f000 fecd 	bl	8002210 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  HAL_TIM_Base_Start_IT(&htim7);
 8001476:	4802      	ldr	r0, [pc, #8]	@ (8001480 <EXTI1_IRQHandler+0x14>)
 8001478:	f003 f8be 	bl	80045f8 <HAL_TIM_Base_Start_IT>
  //butonCounter = 0;
  /* USER CODE END EXTI1_IRQn 1 */
}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}
 8001480:	200001c8 	.word	0x200001c8

08001484 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001488:	4802      	ldr	r0, [pc, #8]	@ (8001494 <DMA1_Channel2_IRQHandler+0x10>)
 800148a:	f000 fc2e 	bl	8001cea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	200000c8 	.word	0x200000c8

08001498 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800149c:	4802      	ldr	r0, [pc, #8]	@ (80014a8 <DMA1_Channel3_IRQHandler+0x10>)
 800149e:	f000 fc24 	bl	8001cea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000184 	.word	0x20000184

080014ac <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80014b0:	4802      	ldr	r0, [pc, #8]	@ (80014bc <DMA1_Channel5_IRQHandler+0x10>)
 80014b2:	f000 fc1a 	bl	8001cea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000084 	.word	0x20000084

080014c0 <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80014c4:	4815      	ldr	r0, [pc, #84]	@ (800151c <TIM7_DAC2_IRQHandler+0x5c>)
 80014c6:	f003 f922 	bl	800470e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */
  if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 80014ca:	2102      	movs	r1, #2
 80014cc:	4814      	ldr	r0, [pc, #80]	@ (8001520 <TIM7_DAC2_IRQHandler+0x60>)
 80014ce:	f000 fe6f 	bl	80021b0 <HAL_GPIO_ReadPin>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d105      	bne.n	80014e4 <TIM7_DAC2_IRQHandler+0x24>
	  /*if(butonCounter > 4)
	  {
		  HAL_TIM_Base_Stop_IT(&htim7);
		  screen_status = SET;
	  }*/
	  butonCounter++;
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <TIM7_DAC2_IRQHandler+0x64>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	3301      	adds	r3, #1
 80014de:	4a11      	ldr	r2, [pc, #68]	@ (8001524 <TIM7_DAC2_IRQHandler+0x64>)
 80014e0:	6013      	str	r3, [r2, #0]
		  screen_status = SET;
	  }
	  butonCounter = 0;
  }
  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 80014e2:	e019      	b.n	8001518 <TIM7_DAC2_IRQHandler+0x58>
	  HAL_TIM_Base_Stop_IT(&htim7);
 80014e4:	480d      	ldr	r0, [pc, #52]	@ (800151c <TIM7_DAC2_IRQHandler+0x5c>)
 80014e6:	f003 f8e3 	bl	80046b0 <HAL_TIM_Base_Stop_IT>
	  if(butonCounter >= 300) {
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <TIM7_DAC2_IRQHandler+0x64>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80014f2:	db02      	blt.n	80014fa <TIM7_DAC2_IRQHandler+0x3a>
		  mode = SET;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <TIM7_DAC2_IRQHandler+0x68>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
	  if(butonCounter > 20 && butonCounter < 300) {
 80014fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001524 <TIM7_DAC2_IRQHandler+0x64>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2b14      	cmp	r3, #20
 8001500:	dd07      	ble.n	8001512 <TIM7_DAC2_IRQHandler+0x52>
 8001502:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <TIM7_DAC2_IRQHandler+0x64>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800150a:	da02      	bge.n	8001512 <TIM7_DAC2_IRQHandler+0x52>
		  screen_status = SET;
 800150c:	4b07      	ldr	r3, [pc, #28]	@ (800152c <TIM7_DAC2_IRQHandler+0x6c>)
 800150e:	2201      	movs	r2, #1
 8001510:	701a      	strb	r2, [r3, #0]
	  butonCounter = 0;
 8001512:	4b04      	ldr	r3, [pc, #16]	@ (8001524 <TIM7_DAC2_IRQHandler+0x64>)
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	200001c8 	.word	0x200001c8
 8001520:	48000400 	.word	0x48000400
 8001524:	20000110 	.word	0x20000110
 8001528:	20000114 	.word	0x20000114
 800152c:	2000010c 	.word	0x2000010c

08001530 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <SystemInit+0x20>)
 8001536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800153a:	4a05      	ldr	r2, [pc, #20]	@ (8001550 <SystemInit+0x20>)
 800153c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001540:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <digit3_to_ascii>:


/* INT to CHAR functions--------------------------------------------------------*/
/* USER CODE BEGIN 1 */
void digit3_to_ascii(uint16_t value, char *buffer)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 8001560:	88fb      	ldrh	r3, [r7, #6]
 8001562:	4a1d      	ldr	r2, [pc, #116]	@ (80015d8 <digit3_to_ascii+0x84>)
 8001564:	fba2 2303 	umull	r2, r3, r2, r3
 8001568:	095b      	lsrs	r3, r3, #5
 800156a:	b29b      	uxth	r3, r3
 800156c:	b2db      	uxtb	r3, r3
 800156e:	3330      	adds	r3, #48	@ 0x30
 8001570:	b2da      	uxtb	r2, r3
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 8001576:	88fb      	ldrh	r3, [r7, #6]
 8001578:	4a17      	ldr	r2, [pc, #92]	@ (80015d8 <digit3_to_ascii+0x84>)
 800157a:	fba2 1203 	umull	r1, r2, r2, r3
 800157e:	0952      	lsrs	r2, r2, #5
 8001580:	2164      	movs	r1, #100	@ 0x64
 8001582:	fb01 f202 	mul.w	r2, r1, r2
 8001586:	1a9b      	subs	r3, r3, r2
 8001588:	b29b      	uxth	r3, r3
 800158a:	4a14      	ldr	r2, [pc, #80]	@ (80015dc <digit3_to_ascii+0x88>)
 800158c:	fba2 2303 	umull	r2, r3, r2, r3
 8001590:	08db      	lsrs	r3, r3, #3
 8001592:	b29b      	uxth	r3, r3
 8001594:	b2da      	uxtb	r2, r3
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	3301      	adds	r3, #1
 800159a:	3230      	adds	r2, #48	@ 0x30
 800159c:	b2d2      	uxtb	r2, r2
 800159e:	701a      	strb	r2, [r3, #0]
	buffer[2] = (value % 10) + '0';
 80015a0:	88fa      	ldrh	r2, [r7, #6]
 80015a2:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <digit3_to_ascii+0x88>)
 80015a4:	fba3 1302 	umull	r1, r3, r3, r2
 80015a8:	08d9      	lsrs	r1, r3, #3
 80015aa:	460b      	mov	r3, r1
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	440b      	add	r3, r1
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	3302      	adds	r3, #2
 80015bc:	3230      	adds	r2, #48	@ 0x30
 80015be:	b2d2      	uxtb	r2, r2
 80015c0:	701a      	strb	r2, [r3, #0]
	buffer[3] = '\0';
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	3303      	adds	r3, #3
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	51eb851f 	.word	0x51eb851f
 80015dc:	cccccccd 	.word	0xcccccccd

080015e0 <digit_to_ascii_XX_X>:
	buffer[4] = (value % 10) + '0';
	buffer[5] = '\0';
}

void digit_to_ascii_XX_X(uint16_t value, char *buffer)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	6039      	str	r1, [r7, #0]
 80015ea:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 80015ec:	88fb      	ldrh	r3, [r7, #6]
 80015ee:	4a1f      	ldr	r2, [pc, #124]	@ (800166c <digit_to_ascii_XX_X+0x8c>)
 80015f0:	fba2 2303 	umull	r2, r3, r2, r3
 80015f4:	095b      	lsrs	r3, r3, #5
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	3330      	adds	r3, #48	@ 0x30
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 8001602:	88fb      	ldrh	r3, [r7, #6]
 8001604:	4a19      	ldr	r2, [pc, #100]	@ (800166c <digit_to_ascii_XX_X+0x8c>)
 8001606:	fba2 1203 	umull	r1, r2, r2, r3
 800160a:	0952      	lsrs	r2, r2, #5
 800160c:	2164      	movs	r1, #100	@ 0x64
 800160e:	fb01 f202 	mul.w	r2, r1, r2
 8001612:	1a9b      	subs	r3, r3, r2
 8001614:	b29b      	uxth	r3, r3
 8001616:	4a16      	ldr	r2, [pc, #88]	@ (8001670 <digit_to_ascii_XX_X+0x90>)
 8001618:	fba2 2303 	umull	r2, r3, r2, r3
 800161c:	08db      	lsrs	r3, r3, #3
 800161e:	b29b      	uxth	r3, r3
 8001620:	b2da      	uxtb	r2, r3
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	3301      	adds	r3, #1
 8001626:	3230      	adds	r2, #48	@ 0x30
 8001628:	b2d2      	uxtb	r2, r2
 800162a:	701a      	strb	r2, [r3, #0]
	buffer[2] = '.';
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	3302      	adds	r3, #2
 8001630:	222e      	movs	r2, #46	@ 0x2e
 8001632:	701a      	strb	r2, [r3, #0]
	buffer[3] = (value % 10) + '0';
 8001634:	88fa      	ldrh	r2, [r7, #6]
 8001636:	4b0e      	ldr	r3, [pc, #56]	@ (8001670 <digit_to_ascii_XX_X+0x90>)
 8001638:	fba3 1302 	umull	r1, r3, r3, r2
 800163c:	08d9      	lsrs	r1, r3, #3
 800163e:	460b      	mov	r3, r1
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	440b      	add	r3, r1
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	b29b      	uxth	r3, r3
 800164a:	b2da      	uxtb	r2, r3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	3303      	adds	r3, #3
 8001650:	3230      	adds	r2, #48	@ 0x30
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	701a      	strb	r2, [r3, #0]
	buffer[4] = '\0';
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	3304      	adds	r3, #4
 800165a:	2200      	movs	r2, #0
 800165c:	701a      	strb	r2, [r3, #0]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	51eb851f 	.word	0x51eb851f
 8001670:	cccccccd 	.word	0xcccccccd

08001674 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <MX_TIM7_Init+0x64>)
 8001686:	4a15      	ldr	r2, [pc, #84]	@ (80016dc <MX_TIM7_Init+0x68>)
 8001688:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 800-1;
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <MX_TIM7_Init+0x64>)
 800168c:	f240 321f 	movw	r2, #799	@ 0x31f
 8001690:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001692:	4b11      	ldr	r3, [pc, #68]	@ (80016d8 <MX_TIM7_Init+0x64>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100;
 8001698:	4b0f      	ldr	r3, [pc, #60]	@ (80016d8 <MX_TIM7_Init+0x64>)
 800169a:	2264      	movs	r2, #100	@ 0x64
 800169c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169e:	4b0e      	ldr	r3, [pc, #56]	@ (80016d8 <MX_TIM7_Init+0x64>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80016a4:	480c      	ldr	r0, [pc, #48]	@ (80016d8 <MX_TIM7_Init+0x64>)
 80016a6:	f002 ff4f 	bl	8004548 <HAL_TIM_Base_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80016b0:	f7ff fdd8 	bl	8001264 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b4:	2300      	movs	r3, #0
 80016b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b8:	2300      	movs	r3, #0
 80016ba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80016bc:	1d3b      	adds	r3, r7, #4
 80016be:	4619      	mov	r1, r3
 80016c0:	4805      	ldr	r0, [pc, #20]	@ (80016d8 <MX_TIM7_Init+0x64>)
 80016c2:	f003 f9dd 	bl	8004a80 <HAL_TIMEx_MasterConfigSynchronization>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80016cc:	f7ff fdca 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	200001c8 	.word	0x200001c8
 80016dc:	40001400 	.word	0x40001400

080016e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001724 <HAL_TIM_Base_MspInit+0x44>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d113      	bne.n	800171a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80016f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <HAL_TIM_Base_MspInit+0x48>)
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	4a0c      	ldr	r2, [pc, #48]	@ (8001728 <HAL_TIM_Base_MspInit+0x48>)
 80016f8:	f043 0320 	orr.w	r3, r3, #32
 80016fc:	61d3      	str	r3, [r2, #28]
 80016fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001728 <HAL_TIM_Base_MspInit+0x48>)
 8001700:	69db      	ldr	r3, [r3, #28]
 8001702:	f003 0320 	and.w	r3, r3, #32
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2100      	movs	r1, #0
 800170e:	2037      	movs	r0, #55	@ 0x37
 8001710:	f000 fa0f 	bl	8001b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8001714:	2037      	movs	r0, #55	@ 0x37
 8001716:	f000 fa28 	bl	8001b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40001400 	.word	0x40001400
 8001728:	40021000 	.word	0x40021000

0800172c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001730:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 8001732:	4a15      	ldr	r2, [pc, #84]	@ (8001788 <MX_USART2_UART_Init+0x5c>)
 8001734:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001736:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 8001738:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800173c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800173e:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001744:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 8001746:	2200      	movs	r2, #0
 8001748:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800174a:	4b0e      	ldr	r3, [pc, #56]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001750:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 8001752:	220c      	movs	r2, #12
 8001754:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001756:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800175c:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 800175e:	2200      	movs	r2, #0
 8001760:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001762:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 8001764:	2200      	movs	r2, #0
 8001766:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 800176a:	2200      	movs	r2, #0
 800176c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800176e:	4805      	ldr	r0, [pc, #20]	@ (8001784 <MX_USART2_UART_Init+0x58>)
 8001770:	f003 fa12 	bl	8004b98 <HAL_UART_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800177a:	f7ff fd73 	bl	8001264 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000214 	.word	0x20000214
 8001788:	40004400 	.word	0x40004400

0800178c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	@ 0x28
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
 80017a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a18      	ldr	r2, [pc, #96]	@ (800180c <HAL_UART_MspInit+0x80>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d129      	bne.n	8001802 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ae:	4b18      	ldr	r3, [pc, #96]	@ (8001810 <HAL_UART_MspInit+0x84>)
 80017b0:	69db      	ldr	r3, [r3, #28]
 80017b2:	4a17      	ldr	r2, [pc, #92]	@ (8001810 <HAL_UART_MspInit+0x84>)
 80017b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017b8:	61d3      	str	r3, [r2, #28]
 80017ba:	4b15      	ldr	r3, [pc, #84]	@ (8001810 <HAL_UART_MspInit+0x84>)
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c6:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <HAL_UART_MspInit+0x84>)
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	4a11      	ldr	r2, [pc, #68]	@ (8001810 <HAL_UART_MspInit+0x84>)
 80017cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017d0:	6153      	str	r3, [r2, #20]
 80017d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <HAL_UART_MspInit+0x84>)
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80017de:	f248 0304 	movw	r3, #32772	@ 0x8004
 80017e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e4:	2302      	movs	r3, #2
 80017e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ec:	2303      	movs	r3, #3
 80017ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017f0:	2307      	movs	r3, #7
 80017f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4619      	mov	r1, r3
 80017fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017fe:	f000 fb65 	bl	8001ecc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001802:	bf00      	nop
 8001804:	3728      	adds	r7, #40	@ 0x28
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40004400 	.word	0x40004400
 8001810:	40021000 	.word	0x40021000

08001814 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001814:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800184c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001818:	f7ff fe8a 	bl	8001530 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800181c:	480c      	ldr	r0, [pc, #48]	@ (8001850 <LoopForever+0x6>)
  ldr r1, =_edata
 800181e:	490d      	ldr	r1, [pc, #52]	@ (8001854 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001820:	4a0d      	ldr	r2, [pc, #52]	@ (8001858 <LoopForever+0xe>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001824:	e002      	b.n	800182c <LoopCopyDataInit>

08001826 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001826:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001828:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800182a:	3304      	adds	r3, #4

0800182c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800182c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800182e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001830:	d3f9      	bcc.n	8001826 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001832:	4a0a      	ldr	r2, [pc, #40]	@ (800185c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001834:	4c0a      	ldr	r4, [pc, #40]	@ (8001860 <LoopForever+0x16>)
  movs r3, #0
 8001836:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001838:	e001      	b.n	800183e <LoopFillZerobss>

0800183a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800183a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800183c:	3204      	adds	r2, #4

0800183e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800183e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001840:	d3fb      	bcc.n	800183a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001842:	f003 fd51 	bl	80052e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001846:	f7ff fc03 	bl	8001050 <main>

0800184a <LoopForever>:

LoopForever:
    b LoopForever
 800184a:	e7fe      	b.n	800184a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800184c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001850:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001854:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001858:	0800650c 	.word	0x0800650c
  ldr r2, =_sbss
 800185c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001860:	200002a0 	.word	0x200002a0

08001864 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001864:	e7fe      	b.n	8001864 <ADC1_2_IRQHandler>
	...

08001868 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800186c:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <HAL_Init+0x28>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a07      	ldr	r2, [pc, #28]	@ (8001890 <HAL_Init+0x28>)
 8001872:	f043 0310 	orr.w	r3, r3, #16
 8001876:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001878:	2003      	movs	r0, #3
 800187a:	f000 f94f 	bl	8001b1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800187e:	2000      	movs	r0, #0
 8001880:	f000 f808 	bl	8001894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001884:	f7ff fd9e 	bl	80013c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001888:	2300      	movs	r3, #0
}
 800188a:	4618      	mov	r0, r3
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40022000 	.word	0x40022000

08001894 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800189c:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <HAL_InitTick+0x54>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4b12      	ldr	r3, [pc, #72]	@ (80018ec <HAL_InitTick+0x58>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	4619      	mov	r1, r3
 80018a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 f967 	bl	8001b86 <HAL_SYSTICK_Config>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e00e      	b.n	80018e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b0f      	cmp	r3, #15
 80018c6:	d80a      	bhi.n	80018de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c8:	2200      	movs	r2, #0
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	f04f 30ff 	mov.w	r0, #4294967295
 80018d0:	f000 f92f 	bl	8001b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018d4:	4a06      	ldr	r2, [pc, #24]	@ (80018f0 <HAL_InitTick+0x5c>)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80018da:	2300      	movs	r3, #0
 80018dc:	e000      	b.n	80018e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20000008 	.word	0x20000008
 80018ec:	20000010 	.word	0x20000010
 80018f0:	2000000c 	.word	0x2000000c

080018f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_IncTick+0x20>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	461a      	mov	r2, r3
 80018fe:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <HAL_IncTick+0x24>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4413      	add	r3, r2
 8001904:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <HAL_IncTick+0x24>)
 8001906:	6013      	str	r3, [r2, #0]
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	20000010 	.word	0x20000010
 8001918:	2000029c 	.word	0x2000029c

0800191c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001920:	4b03      	ldr	r3, [pc, #12]	@ (8001930 <HAL_GetTick+0x14>)
 8001922:	681b      	ldr	r3, [r3, #0]
}
 8001924:	4618      	mov	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	2000029c 	.word	0x2000029c

08001934 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800193c:	f7ff ffee 	bl	800191c <HAL_GetTick>
 8001940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800194c:	d005      	beq.n	800195a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_Delay+0x44>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	461a      	mov	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800195a:	bf00      	nop
 800195c:	f7ff ffde 	bl	800191c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	429a      	cmp	r2, r3
 800196a:	d8f7      	bhi.n	800195c <HAL_Delay+0x28>
  {
  }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000010 	.word	0x20000010

0800197c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800198c:	4b0c      	ldr	r3, [pc, #48]	@ (80019c0 <__NVIC_SetPriorityGrouping+0x44>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001998:	4013      	ands	r3, r2
 800199a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ae:	4a04      	ldr	r2, [pc, #16]	@ (80019c0 <__NVIC_SetPriorityGrouping+0x44>)
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	60d3      	str	r3, [r2, #12]
}
 80019b4:	bf00      	nop
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c8:	4b04      	ldr	r3, [pc, #16]	@ (80019dc <__NVIC_GetPriorityGrouping+0x18>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	0a1b      	lsrs	r3, r3, #8
 80019ce:	f003 0307 	and.w	r3, r3, #7
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	db0b      	blt.n	8001a0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	f003 021f 	and.w	r2, r3, #31
 80019f8:	4907      	ldr	r1, [pc, #28]	@ (8001a18 <__NVIC_EnableIRQ+0x38>)
 80019fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fe:	095b      	lsrs	r3, r3, #5
 8001a00:	2001      	movs	r0, #1
 8001a02:	fa00 f202 	lsl.w	r2, r0, r2
 8001a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	e000e100 	.word	0xe000e100

08001a1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	6039      	str	r1, [r7, #0]
 8001a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	db0a      	blt.n	8001a46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	490c      	ldr	r1, [pc, #48]	@ (8001a68 <__NVIC_SetPriority+0x4c>)
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	0112      	lsls	r2, r2, #4
 8001a3c:	b2d2      	uxtb	r2, r2
 8001a3e:	440b      	add	r3, r1
 8001a40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a44:	e00a      	b.n	8001a5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4908      	ldr	r1, [pc, #32]	@ (8001a6c <__NVIC_SetPriority+0x50>)
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	f003 030f 	and.w	r3, r3, #15
 8001a52:	3b04      	subs	r3, #4
 8001a54:	0112      	lsls	r2, r2, #4
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	440b      	add	r3, r1
 8001a5a:	761a      	strb	r2, [r3, #24]
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	e000e100 	.word	0xe000e100
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b089      	sub	sp, #36	@ 0x24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	f1c3 0307 	rsb	r3, r3, #7
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	bf28      	it	cs
 8001a8e:	2304      	movcs	r3, #4
 8001a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	3304      	adds	r3, #4
 8001a96:	2b06      	cmp	r3, #6
 8001a98:	d902      	bls.n	8001aa0 <NVIC_EncodePriority+0x30>
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	3b03      	subs	r3, #3
 8001a9e:	e000      	b.n	8001aa2 <NVIC_EncodePriority+0x32>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	43da      	mvns	r2, r3
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	401a      	ands	r2, r3
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac2:	43d9      	mvns	r1, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac8:	4313      	orrs	r3, r2
         );
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3724      	adds	r7, #36	@ 0x24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ae8:	d301      	bcc.n	8001aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aea:	2301      	movs	r3, #1
 8001aec:	e00f      	b.n	8001b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aee:	4a0a      	ldr	r2, [pc, #40]	@ (8001b18 <SysTick_Config+0x40>)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001af6:	210f      	movs	r1, #15
 8001af8:	f04f 30ff 	mov.w	r0, #4294967295
 8001afc:	f7ff ff8e 	bl	8001a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b00:	4b05      	ldr	r3, [pc, #20]	@ (8001b18 <SysTick_Config+0x40>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b06:	4b04      	ldr	r3, [pc, #16]	@ (8001b18 <SysTick_Config+0x40>)
 8001b08:	2207      	movs	r2, #7
 8001b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	e000e010 	.word	0xe000e010

08001b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff ff29 	bl	800197c <__NVIC_SetPriorityGrouping>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b086      	sub	sp, #24
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4603      	mov	r3, r0
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b44:	f7ff ff3e 	bl	80019c4 <__NVIC_GetPriorityGrouping>
 8001b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	68b9      	ldr	r1, [r7, #8]
 8001b4e:	6978      	ldr	r0, [r7, #20]
 8001b50:	f7ff ff8e 	bl	8001a70 <NVIC_EncodePriority>
 8001b54:	4602      	mov	r2, r0
 8001b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b5a:	4611      	mov	r1, r2
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff5d 	bl	8001a1c <__NVIC_SetPriority>
}
 8001b62:	bf00      	nop
 8001b64:	3718      	adds	r7, #24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff31 	bl	80019e0 <__NVIC_EnableIRQ>
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff ffa2 	bl	8001ad8 <SysTick_Config>
 8001b94:	4603      	mov	r3, r0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b084      	sub	sp, #16
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e037      	b.n	8001c24 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2202      	movs	r2, #2
 8001bb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001bca:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001bce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001bd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001be4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bf0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69db      	ldr	r3, [r3, #28]
 8001bf6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	68fa      	ldr	r2, [r7, #12]
 8001c04:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f940 	bl	8001e8c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2201      	movs	r2, #1
 8001c16:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3710      	adds	r7, #16
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
 8001c38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d101      	bne.n	8001c4c <HAL_DMA_Start_IT+0x20>
 8001c48:	2302      	movs	r3, #2
 8001c4a:	e04a      	b.n	8001ce2 <HAL_DMA_Start_IT+0xb6>
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d13a      	bne.n	8001cd4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2202      	movs	r2, #2
 8001c62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f022 0201 	bic.w	r2, r2, #1
 8001c7a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	68b9      	ldr	r1, [r7, #8]
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f000 f8d4 	bl	8001e30 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d008      	beq.n	8001ca2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 020e 	orr.w	r2, r2, #14
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	e00f      	b.n	8001cc2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f042 020a 	orr.w	r2, r2, #10
 8001cb0:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0204 	bic.w	r2, r2, #4
 8001cc0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f042 0201 	orr.w	r2, r2, #1
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	e005      	b.n	8001ce0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001ce0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b084      	sub	sp, #16
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d06:	2204      	movs	r2, #4
 8001d08:	409a      	lsls	r2, r3
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d024      	beq.n	8001d5c <HAL_DMA_IRQHandler+0x72>
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	f003 0304 	and.w	r3, r3, #4
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d01f      	beq.n	8001d5c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0320 	and.w	r3, r3, #32
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d107      	bne.n	8001d3a <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0204 	bic.w	r2, r2, #4
 8001d38:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d42:	2104      	movs	r1, #4
 8001d44:	fa01 f202 	lsl.w	r2, r1, r2
 8001d48:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d06a      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001d5a:	e065      	b.n	8001e28 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	2202      	movs	r2, #2
 8001d62:	409a      	lsls	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4013      	ands	r3, r2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d02c      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0xdc>
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d027      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0320 	and.w	r3, r3, #32
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d10b      	bne.n	8001d9c <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 020a 	bic.w	r2, r2, #10
 8001d92:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2201      	movs	r2, #1
 8001d98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001da4:	2102      	movs	r1, #2
 8001da6:	fa01 f202 	lsl.w	r2, r1, r2
 8001daa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d035      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001dc4:	e030      	b.n	8001e28 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	2208      	movs	r2, #8
 8001dcc:	409a      	lsls	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d028      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x13e>
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	f003 0308 	and.w	r3, r3, #8
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d023      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f022 020e 	bic.w	r2, r2, #14
 8001dee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001df8:	2101      	movs	r1, #1
 8001dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001dfe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d004      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	4798      	blx	r3
    }
  }
}
 8001e26:	e7ff      	b.n	8001e28 <HAL_DMA_IRQHandler+0x13e>
 8001e28:	bf00      	nop
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
 8001e3c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e46:	2101      	movs	r1, #1
 8001e48:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	683a      	ldr	r2, [r7, #0]
 8001e54:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b10      	cmp	r3, #16
 8001e5c:	d108      	bne.n	8001e70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e6e:	e007      	b.n	8001e80 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68ba      	ldr	r2, [r7, #8]
 8001e76:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	60da      	str	r2, [r3, #12]
}
 8001e80:	bf00      	nop
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <DMA_CalcBaseAndBitshift+0x34>)
 8001e9c:	4413      	add	r3, r2
 8001e9e:	4a09      	ldr	r2, [pc, #36]	@ (8001ec4 <DMA_CalcBaseAndBitshift+0x38>)
 8001ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea4:	091b      	lsrs	r3, r3, #4
 8001ea6:	009a      	lsls	r2, r3, #2
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a06      	ldr	r2, [pc, #24]	@ (8001ec8 <DMA_CalcBaseAndBitshift+0x3c>)
 8001eb0:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	bffdfff8 	.word	0xbffdfff8
 8001ec4:	cccccccd 	.word	0xcccccccd
 8001ec8:	40020000 	.word	0x40020000

08001ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b087      	sub	sp, #28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eda:	e14e      	b.n	800217a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee8:	4013      	ands	r3, r2
 8001eea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 8140 	beq.w	8002174 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 0303 	and.w	r3, r3, #3
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d005      	beq.n	8001f0c <HAL_GPIO_Init+0x40>
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f003 0303 	and.w	r3, r3, #3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d130      	bne.n	8001f6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	2203      	movs	r2, #3
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f42:	2201      	movs	r2, #1
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	091b      	lsrs	r3, r3, #4
 8001f58:	f003 0201 	and.w	r2, r3, #1
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f003 0303 	and.w	r3, r3, #3
 8001f76:	2b03      	cmp	r3, #3
 8001f78:	d017      	beq.n	8001faa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	2203      	movs	r2, #3
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f003 0303 	and.w	r3, r3, #3
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d123      	bne.n	8001ffe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	08da      	lsrs	r2, r3, #3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	3208      	adds	r2, #8
 8001fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	220f      	movs	r2, #15
 8001fce:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd2:	43db      	mvns	r3, r3
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	691a      	ldr	r2, [r3, #16]
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	f003 0307 	and.w	r3, r3, #7
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	08da      	lsrs	r2, r3, #3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	3208      	adds	r2, #8
 8001ff8:	6939      	ldr	r1, [r7, #16]
 8001ffa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	2203      	movs	r2, #3
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	4013      	ands	r3, r2
 8002014:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f003 0203 	and.w	r2, r3, #3
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	005b      	lsls	r3, r3, #1
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	4313      	orrs	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 809a 	beq.w	8002174 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002040:	4b55      	ldr	r3, [pc, #340]	@ (8002198 <HAL_GPIO_Init+0x2cc>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	4a54      	ldr	r2, [pc, #336]	@ (8002198 <HAL_GPIO_Init+0x2cc>)
 8002046:	f043 0301 	orr.w	r3, r3, #1
 800204a:	6193      	str	r3, [r2, #24]
 800204c:	4b52      	ldr	r3, [pc, #328]	@ (8002198 <HAL_GPIO_Init+0x2cc>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	60bb      	str	r3, [r7, #8]
 8002056:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002058:	4a50      	ldr	r2, [pc, #320]	@ (800219c <HAL_GPIO_Init+0x2d0>)
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	089b      	lsrs	r3, r3, #2
 800205e:	3302      	adds	r3, #2
 8002060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002064:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	f003 0303 	and.w	r3, r3, #3
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	220f      	movs	r2, #15
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	43db      	mvns	r3, r3
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4013      	ands	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002082:	d013      	beq.n	80020ac <HAL_GPIO_Init+0x1e0>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a46      	ldr	r2, [pc, #280]	@ (80021a0 <HAL_GPIO_Init+0x2d4>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d00d      	beq.n	80020a8 <HAL_GPIO_Init+0x1dc>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a45      	ldr	r2, [pc, #276]	@ (80021a4 <HAL_GPIO_Init+0x2d8>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d007      	beq.n	80020a4 <HAL_GPIO_Init+0x1d8>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a44      	ldr	r2, [pc, #272]	@ (80021a8 <HAL_GPIO_Init+0x2dc>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d101      	bne.n	80020a0 <HAL_GPIO_Init+0x1d4>
 800209c:	2303      	movs	r3, #3
 800209e:	e006      	b.n	80020ae <HAL_GPIO_Init+0x1e2>
 80020a0:	2305      	movs	r3, #5
 80020a2:	e004      	b.n	80020ae <HAL_GPIO_Init+0x1e2>
 80020a4:	2302      	movs	r3, #2
 80020a6:	e002      	b.n	80020ae <HAL_GPIO_Init+0x1e2>
 80020a8:	2301      	movs	r3, #1
 80020aa:	e000      	b.n	80020ae <HAL_GPIO_Init+0x1e2>
 80020ac:	2300      	movs	r3, #0
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	f002 0203 	and.w	r2, r2, #3
 80020b4:	0092      	lsls	r2, r2, #2
 80020b6:	4093      	lsls	r3, r2
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020be:	4937      	ldr	r1, [pc, #220]	@ (800219c <HAL_GPIO_Init+0x2d0>)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	089b      	lsrs	r3, r3, #2
 80020c4:	3302      	adds	r3, #2
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020cc:	4b37      	ldr	r3, [pc, #220]	@ (80021ac <HAL_GPIO_Init+0x2e0>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	43db      	mvns	r3, r3
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	4013      	ands	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80020f0:	4a2e      	ldr	r2, [pc, #184]	@ (80021ac <HAL_GPIO_Init+0x2e0>)
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020f6:	4b2d      	ldr	r3, [pc, #180]	@ (80021ac <HAL_GPIO_Init+0x2e0>)
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	43db      	mvns	r3, r3
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	4013      	ands	r3, r2
 8002104:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4313      	orrs	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800211a:	4a24      	ldr	r2, [pc, #144]	@ (80021ac <HAL_GPIO_Init+0x2e0>)
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002120:	4b22      	ldr	r3, [pc, #136]	@ (80021ac <HAL_GPIO_Init+0x2e0>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	43db      	mvns	r3, r3
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4013      	ands	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	4313      	orrs	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002144:	4a19      	ldr	r2, [pc, #100]	@ (80021ac <HAL_GPIO_Init+0x2e0>)
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800214a:	4b18      	ldr	r3, [pc, #96]	@ (80021ac <HAL_GPIO_Init+0x2e0>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	43db      	mvns	r3, r3
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4013      	ands	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4313      	orrs	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800216e:	4a0f      	ldr	r2, [pc, #60]	@ (80021ac <HAL_GPIO_Init+0x2e0>)
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	3301      	adds	r3, #1
 8002178:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	fa22 f303 	lsr.w	r3, r2, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	f47f aea9 	bne.w	8001edc <HAL_GPIO_Init+0x10>
  }
}
 800218a:	bf00      	nop
 800218c:	bf00      	nop
 800218e:	371c      	adds	r7, #28
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	40021000 	.word	0x40021000
 800219c:	40010000 	.word	0x40010000
 80021a0:	48000400 	.word	0x48000400
 80021a4:	48000800 	.word	0x48000800
 80021a8:	48000c00 	.word	0x48000c00
 80021ac:	40010400 	.word	0x40010400

080021b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691a      	ldr	r2, [r3, #16]
 80021c0:	887b      	ldrh	r3, [r7, #2]
 80021c2:	4013      	ands	r3, r2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d002      	beq.n	80021ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021c8:	2301      	movs	r3, #1
 80021ca:	73fb      	strb	r3, [r7, #15]
 80021cc:	e001      	b.n	80021d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021ce:	2300      	movs	r3, #0
 80021d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	807b      	strh	r3, [r7, #2]
 80021ec:	4613      	mov	r3, r2
 80021ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021f0:	787b      	ldrb	r3, [r7, #1]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021f6:	887a      	ldrh	r2, [r7, #2]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021fc:	e002      	b.n	8002204 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021fe:	887a      	ldrh	r2, [r7, #2]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800221a:	4b08      	ldr	r3, [pc, #32]	@ (800223c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800221c:	695a      	ldr	r2, [r3, #20]
 800221e:	88fb      	ldrh	r3, [r7, #6]
 8002220:	4013      	ands	r3, r2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d006      	beq.n	8002234 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002226:	4a05      	ldr	r2, [pc, #20]	@ (800223c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002228:	88fb      	ldrh	r3, [r7, #6]
 800222a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800222c:	88fb      	ldrh	r3, [r7, #6]
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f806 	bl	8002240 <HAL_GPIO_EXTI_Callback>
  }
}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	40010400 	.word	0x40010400

08002240 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b082      	sub	sp, #8
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e08d      	b.n	8002384 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800226e:	b2db      	uxtb	r3, r3
 8002270:	2b00      	cmp	r3, #0
 8002272:	d106      	bne.n	8002282 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f7fe fe41 	bl	8000f04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2224      	movs	r2, #36	@ 0x24
 8002286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f022 0201 	bic.w	r2, r2, #1
 8002298:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022a6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	689a      	ldr	r2, [r3, #8]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022b6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d107      	bne.n	80022d0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022cc:	609a      	str	r2, [r3, #8]
 80022ce:	e006      	b.n	80022de <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80022dc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d108      	bne.n	80022f8 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	e007      	b.n	8002308 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	685a      	ldr	r2, [r3, #4]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002306:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6812      	ldr	r2, [r2, #0]
 8002312:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002316:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800231a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	68da      	ldr	r2, [r3, #12]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800232a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	691a      	ldr	r2, [r3, #16]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	695b      	ldr	r3, [r3, #20]
 8002334:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	69d9      	ldr	r1, [r3, #28]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a1a      	ldr	r2, [r3, #32]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	430a      	orrs	r2, r1
 8002354:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f042 0201 	orr.w	r2, r2, #1
 8002364:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2220      	movs	r2, #32
 8002370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3708      	adds	r7, #8
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b20      	cmp	r3, #32
 80023a0:	d138      	bne.n	8002414 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d101      	bne.n	80023b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80023ac:	2302      	movs	r3, #2
 80023ae:	e032      	b.n	8002416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2224      	movs	r2, #36	@ 0x24
 80023bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f022 0201 	bic.w	r2, r2, #1
 80023ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80023de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6819      	ldr	r1, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f042 0201 	orr.w	r2, r2, #1
 80023fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	e000      	b.n	8002416 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002414:	2302      	movs	r3, #2
  }
}
 8002416:	4618      	mov	r0, r3
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002422:	b480      	push	{r7}
 8002424:	b085      	sub	sp, #20
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
 800242a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002432:	b2db      	uxtb	r3, r3
 8002434:	2b20      	cmp	r3, #32
 8002436:	d139      	bne.n	80024ac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800243e:	2b01      	cmp	r3, #1
 8002440:	d101      	bne.n	8002446 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002442:	2302      	movs	r3, #2
 8002444:	e033      	b.n	80024ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2224      	movs	r2, #36	@ 0x24
 8002452:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f022 0201 	bic.w	r2, r2, #1
 8002464:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002474:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	021b      	lsls	r3, r3, #8
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	4313      	orrs	r3, r2
 800247e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f042 0201 	orr.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2220      	movs	r2, #32
 800249c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80024a8:	2300      	movs	r3, #0
 80024aa:	e000      	b.n	80024ae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80024ac:	2302      	movs	r3, #2
  }
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024cc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d102      	bne.n	80024e2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	f000 bff4 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	f000 816d 	beq.w	80027d2 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024f8:	4bb4      	ldr	r3, [pc, #720]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	f003 030c 	and.w	r3, r3, #12
 8002500:	2b04      	cmp	r3, #4
 8002502:	d00c      	beq.n	800251e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002504:	4bb1      	ldr	r3, [pc, #708]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f003 030c 	and.w	r3, r3, #12
 800250c:	2b08      	cmp	r3, #8
 800250e:	d157      	bne.n	80025c0 <HAL_RCC_OscConfig+0x104>
 8002510:	4bae      	ldr	r3, [pc, #696]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800251c:	d150      	bne.n	80025c0 <HAL_RCC_OscConfig+0x104>
 800251e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002522:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002526:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800252a:	fa93 f3a3 	rbit	r3, r3
 800252e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002532:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002536:	fab3 f383 	clz	r3, r3
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2b3f      	cmp	r3, #63	@ 0x3f
 800253e:	d802      	bhi.n	8002546 <HAL_RCC_OscConfig+0x8a>
 8002540:	4ba2      	ldr	r3, [pc, #648]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	e015      	b.n	8002572 <HAL_RCC_OscConfig+0xb6>
 8002546:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800254a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002552:	fa93 f3a3 	rbit	r3, r3
 8002556:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800255a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800255e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002562:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002566:	fa93 f3a3 	rbit	r3, r3
 800256a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800256e:	4b97      	ldr	r3, [pc, #604]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002572:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002576:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800257a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800257e:	fa92 f2a2 	rbit	r2, r2
 8002582:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002586:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800258a:	fab2 f282 	clz	r2, r2
 800258e:	b2d2      	uxtb	r2, r2
 8002590:	f042 0220 	orr.w	r2, r2, #32
 8002594:	b2d2      	uxtb	r2, r2
 8002596:	f002 021f 	and.w	r2, r2, #31
 800259a:	2101      	movs	r1, #1
 800259c:	fa01 f202 	lsl.w	r2, r1, r2
 80025a0:	4013      	ands	r3, r2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 8114 	beq.w	80027d0 <HAL_RCC_OscConfig+0x314>
 80025a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f040 810b 	bne.w	80027d0 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	f000 bf85 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025d0:	d106      	bne.n	80025e0 <HAL_RCC_OscConfig+0x124>
 80025d2:	4b7e      	ldr	r3, [pc, #504]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a7d      	ldr	r2, [pc, #500]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 80025d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	e036      	b.n	800264e <HAL_RCC_OscConfig+0x192>
 80025e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10c      	bne.n	800260a <HAL_RCC_OscConfig+0x14e>
 80025f0:	4b76      	ldr	r3, [pc, #472]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a75      	ldr	r2, [pc, #468]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 80025f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025fa:	6013      	str	r3, [r2, #0]
 80025fc:	4b73      	ldr	r3, [pc, #460]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a72      	ldr	r2, [pc, #456]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002602:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	e021      	b.n	800264e <HAL_RCC_OscConfig+0x192>
 800260a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800260e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800261a:	d10c      	bne.n	8002636 <HAL_RCC_OscConfig+0x17a>
 800261c:	4b6b      	ldr	r3, [pc, #428]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a6a      	ldr	r2, [pc, #424]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002622:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	4b68      	ldr	r3, [pc, #416]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a67      	ldr	r2, [pc, #412]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 800262e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002632:	6013      	str	r3, [r2, #0]
 8002634:	e00b      	b.n	800264e <HAL_RCC_OscConfig+0x192>
 8002636:	4b65      	ldr	r3, [pc, #404]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a64      	ldr	r2, [pc, #400]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 800263c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	4b62      	ldr	r3, [pc, #392]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a61      	ldr	r2, [pc, #388]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002648:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800264c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800264e:	4b5f      	ldr	r3, [pc, #380]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002652:	f023 020f 	bic.w	r2, r3, #15
 8002656:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800265a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	495a      	ldr	r1, [pc, #360]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002664:	4313      	orrs	r3, r2
 8002666:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d054      	beq.n	8002722 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7ff f950 	bl	800191c <HAL_GetTick>
 800267c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002680:	e00a      	b.n	8002698 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002682:	f7ff f94b 	bl	800191c <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b64      	cmp	r3, #100	@ 0x64
 8002690:	d902      	bls.n	8002698 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	f000 bf19 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>
 8002698:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800269c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80026a4:	fa93 f3a3 	rbit	r3, r3
 80026a8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80026ac:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026b0:	fab3 f383 	clz	r3, r3
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80026b8:	d802      	bhi.n	80026c0 <HAL_RCC_OscConfig+0x204>
 80026ba:	4b44      	ldr	r3, [pc, #272]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	e015      	b.n	80026ec <HAL_RCC_OscConfig+0x230>
 80026c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026c4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80026cc:	fa93 f3a3 	rbit	r3, r3
 80026d0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80026d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026d8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80026dc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80026e0:	fa93 f3a3 	rbit	r3, r3
 80026e4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80026e8:	4b38      	ldr	r3, [pc, #224]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 80026ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026f0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80026f4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80026f8:	fa92 f2a2 	rbit	r2, r2
 80026fc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002700:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002704:	fab2 f282 	clz	r2, r2
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	f042 0220 	orr.w	r2, r2, #32
 800270e:	b2d2      	uxtb	r2, r2
 8002710:	f002 021f 	and.w	r2, r2, #31
 8002714:	2101      	movs	r1, #1
 8002716:	fa01 f202 	lsl.w	r2, r1, r2
 800271a:	4013      	ands	r3, r2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d0b0      	beq.n	8002682 <HAL_RCC_OscConfig+0x1c6>
 8002720:	e057      	b.n	80027d2 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002722:	f7ff f8fb 	bl	800191c <HAL_GetTick>
 8002726:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800272a:	e00a      	b.n	8002742 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800272c:	f7ff f8f6 	bl	800191c <HAL_GetTick>
 8002730:	4602      	mov	r2, r0
 8002732:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b64      	cmp	r3, #100	@ 0x64
 800273a:	d902      	bls.n	8002742 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	f000 bec4 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>
 8002742:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002746:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002756:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800275a:	fab3 f383 	clz	r3, r3
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b3f      	cmp	r3, #63	@ 0x3f
 8002762:	d802      	bhi.n	800276a <HAL_RCC_OscConfig+0x2ae>
 8002764:	4b19      	ldr	r3, [pc, #100]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	e015      	b.n	8002796 <HAL_RCC_OscConfig+0x2da>
 800276a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800276e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002772:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002776:	fa93 f3a3 	rbit	r3, r3
 800277a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800277e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002782:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002786:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800278a:	fa93 f3a3 	rbit	r3, r3
 800278e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002792:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <HAL_RCC_OscConfig+0x310>)
 8002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002796:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800279a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800279e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80027a2:	fa92 f2a2 	rbit	r2, r2
 80027a6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80027aa:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80027ae:	fab2 f282 	clz	r2, r2
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	f042 0220 	orr.w	r2, r2, #32
 80027b8:	b2d2      	uxtb	r2, r2
 80027ba:	f002 021f 	and.w	r2, r2, #31
 80027be:	2101      	movs	r1, #1
 80027c0:	fa01 f202 	lsl.w	r2, r1, r2
 80027c4:	4013      	ands	r3, r2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1b0      	bne.n	800272c <HAL_RCC_OscConfig+0x270>
 80027ca:	e002      	b.n	80027d2 <HAL_RCC_OscConfig+0x316>
 80027cc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 816c 	beq.w	8002ac0 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027e8:	4bcc      	ldr	r3, [pc, #816]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 030c 	and.w	r3, r3, #12
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00b      	beq.n	800280c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027f4:	4bc9      	ldr	r3, [pc, #804]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f003 030c 	and.w	r3, r3, #12
 80027fc:	2b08      	cmp	r3, #8
 80027fe:	d16d      	bne.n	80028dc <HAL_RCC_OscConfig+0x420>
 8002800:	4bc6      	ldr	r3, [pc, #792]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d167      	bne.n	80028dc <HAL_RCC_OscConfig+0x420>
 800280c:	2302      	movs	r3, #2
 800280e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002812:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002816:	fa93 f3a3 	rbit	r3, r3
 800281a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800281e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002822:	fab3 f383 	clz	r3, r3
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b3f      	cmp	r3, #63	@ 0x3f
 800282a:	d802      	bhi.n	8002832 <HAL_RCC_OscConfig+0x376>
 800282c:	4bbb      	ldr	r3, [pc, #748]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	e013      	b.n	800285a <HAL_RCC_OscConfig+0x39e>
 8002832:	2302      	movs	r3, #2
 8002834:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002838:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800283c:	fa93 f3a3 	rbit	r3, r3
 8002840:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002844:	2302      	movs	r3, #2
 8002846:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800284a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800284e:	fa93 f3a3 	rbit	r3, r3
 8002852:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002856:	4bb1      	ldr	r3, [pc, #708]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 8002858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285a:	2202      	movs	r2, #2
 800285c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002860:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002864:	fa92 f2a2 	rbit	r2, r2
 8002868:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800286c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002870:	fab2 f282 	clz	r2, r2
 8002874:	b2d2      	uxtb	r2, r2
 8002876:	f042 0220 	orr.w	r2, r2, #32
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	f002 021f 	and.w	r2, r2, #31
 8002880:	2101      	movs	r1, #1
 8002882:	fa01 f202 	lsl.w	r2, r1, r2
 8002886:	4013      	ands	r3, r2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00a      	beq.n	80028a2 <HAL_RCC_OscConfig+0x3e6>
 800288c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002890:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d002      	beq.n	80028a2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	f000 be14 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a2:	4b9e      	ldr	r3, [pc, #632]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	695b      	ldr	r3, [r3, #20]
 80028b6:	21f8      	movs	r1, #248	@ 0xf8
 80028b8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028bc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80028c0:	fa91 f1a1 	rbit	r1, r1
 80028c4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80028c8:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80028cc:	fab1 f181 	clz	r1, r1
 80028d0:	b2c9      	uxtb	r1, r1
 80028d2:	408b      	lsls	r3, r1
 80028d4:	4991      	ldr	r1, [pc, #580]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028da:	e0f1      	b.n	8002ac0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 8083 	beq.w	80029f4 <HAL_RCC_OscConfig+0x538>
 80028ee:	2301      	movs	r3, #1
 80028f0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80028f8:	fa93 f3a3 	rbit	r3, r3
 80028fc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002900:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800290e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	461a      	mov	r2, r3
 8002916:	2301      	movs	r3, #1
 8002918:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291a:	f7fe ffff 	bl	800191c <HAL_GetTick>
 800291e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002922:	e00a      	b.n	800293a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002924:	f7fe fffa 	bl	800191c <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d902      	bls.n	800293a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	f000 bdc8 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>
 800293a:	2302      	movs	r3, #2
 800293c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002940:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002944:	fa93 f3a3 	rbit	r3, r3
 8002948:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800294c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002950:	fab3 f383 	clz	r3, r3
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b3f      	cmp	r3, #63	@ 0x3f
 8002958:	d802      	bhi.n	8002960 <HAL_RCC_OscConfig+0x4a4>
 800295a:	4b70      	ldr	r3, [pc, #448]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	e013      	b.n	8002988 <HAL_RCC_OscConfig+0x4cc>
 8002960:	2302      	movs	r3, #2
 8002962:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002966:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800296a:	fa93 f3a3 	rbit	r3, r3
 800296e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002972:	2302      	movs	r3, #2
 8002974:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002978:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800297c:	fa93 f3a3 	rbit	r3, r3
 8002980:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002984:	4b65      	ldr	r3, [pc, #404]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 8002986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002988:	2202      	movs	r2, #2
 800298a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800298e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002992:	fa92 f2a2 	rbit	r2, r2
 8002996:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800299a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800299e:	fab2 f282 	clz	r2, r2
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	f042 0220 	orr.w	r2, r2, #32
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	f002 021f 	and.w	r2, r2, #31
 80029ae:	2101      	movs	r1, #1
 80029b0:	fa01 f202 	lsl.w	r2, r1, r2
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0b4      	beq.n	8002924 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ba:	4b58      	ldr	r3, [pc, #352]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	21f8      	movs	r1, #248	@ 0xf8
 80029d0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80029d8:	fa91 f1a1 	rbit	r1, r1
 80029dc:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80029e0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80029e4:	fab1 f181 	clz	r1, r1
 80029e8:	b2c9      	uxtb	r1, r1
 80029ea:	408b      	lsls	r3, r1
 80029ec:	494b      	ldr	r1, [pc, #300]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	600b      	str	r3, [r1, #0]
 80029f2:	e065      	b.n	8002ac0 <HAL_RCC_OscConfig+0x604>
 80029f4:	2301      	movs	r3, #1
 80029f6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80029fe:	fa93 f3a3 	rbit	r3, r3
 8002a02:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002a06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a0a:	fab3 f383 	clz	r3, r3
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a14:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a20:	f7fe ff7c 	bl	800191c <HAL_GetTick>
 8002a24:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a28:	e00a      	b.n	8002a40 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a2a:	f7fe ff77 	bl	800191c <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d902      	bls.n	8002a40 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	f000 bd45 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>
 8002a40:	2302      	movs	r3, #2
 8002a42:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a46:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002a4a:	fa93 f3a3 	rbit	r3, r3
 8002a4e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002a52:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a5e:	d802      	bhi.n	8002a66 <HAL_RCC_OscConfig+0x5aa>
 8002a60:	4b2e      	ldr	r3, [pc, #184]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	e013      	b.n	8002a8e <HAL_RCC_OscConfig+0x5d2>
 8002a66:	2302      	movs	r3, #2
 8002a68:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002a70:	fa93 f3a3 	rbit	r3, r3
 8002a74:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002a78:	2302      	movs	r3, #2
 8002a7a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002a7e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a82:	fa93 f3a3 	rbit	r3, r3
 8002a86:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002a8a:	4b24      	ldr	r3, [pc, #144]	@ (8002b1c <HAL_RCC_OscConfig+0x660>)
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8e:	2202      	movs	r2, #2
 8002a90:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002a94:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002a98:	fa92 f2a2 	rbit	r2, r2
 8002a9c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002aa0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002aa4:	fab2 f282 	clz	r2, r2
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	f042 0220 	orr.w	r2, r2, #32
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	f002 021f 	and.w	r2, r2, #31
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8002aba:	4013      	ands	r3, r2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1b4      	bne.n	8002a2a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ac0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0308 	and.w	r3, r3, #8
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 8115 	beq.w	8002d00 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ada:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d07e      	beq.n	8002be4 <HAL_RCC_OscConfig+0x728>
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aec:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002af0:	fa93 f3a3 	rbit	r3, r3
 8002af4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002af8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002afc:	fab3 f383 	clz	r3, r3
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	461a      	mov	r2, r3
 8002b04:	4b06      	ldr	r3, [pc, #24]	@ (8002b20 <HAL_RCC_OscConfig+0x664>)
 8002b06:	4413      	add	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b10:	f7fe ff04 	bl	800191c <HAL_GetTick>
 8002b14:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b18:	e00f      	b.n	8002b3a <HAL_RCC_OscConfig+0x67e>
 8002b1a:	bf00      	nop
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b24:	f7fe fefa 	bl	800191c <HAL_GetTick>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d902      	bls.n	8002b3a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	f000 bcc8 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b40:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b44:	fa93 f3a3 	rbit	r3, r3
 8002b48:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002b4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b50:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002b54:	2202      	movs	r2, #2
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b5c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	fa93 f2a3 	rbit	r2, r3
 8002b66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002b78:	2202      	movs	r2, #2
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	fa93 f2a3 	rbit	r2, r3
 8002b8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b92:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b94:	4bb0      	ldr	r3, [pc, #704]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002b96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002ba0:	2102      	movs	r1, #2
 8002ba2:	6019      	str	r1, [r3, #0]
 8002ba4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	fa93 f1a3 	rbit	r1, r3
 8002bb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002bba:	6019      	str	r1, [r3, #0]
  return result;
 8002bbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	fab3 f383 	clz	r3, r3
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	f003 031f 	and.w	r3, r3, #31
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bdc:	4013      	ands	r3, r2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0a0      	beq.n	8002b24 <HAL_RCC_OscConfig+0x668>
 8002be2:	e08d      	b.n	8002d00 <HAL_RCC_OscConfig+0x844>
 8002be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002bec:	2201      	movs	r2, #1
 8002bee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	fa93 f2a3 	rbit	r2, r3
 8002bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c02:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002c06:	601a      	str	r2, [r3, #0]
  return result;
 8002c08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c0c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002c10:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c12:	fab3 f383 	clz	r3, r3
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	461a      	mov	r2, r3
 8002c1a:	4b90      	ldr	r3, [pc, #576]	@ (8002e5c <HAL_RCC_OscConfig+0x9a0>)
 8002c1c:	4413      	add	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	461a      	mov	r2, r3
 8002c22:	2300      	movs	r3, #0
 8002c24:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c26:	f7fe fe79 	bl	800191c <HAL_GetTick>
 8002c2a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2e:	e00a      	b.n	8002c46 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c30:	f7fe fe74 	bl	800191c <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d902      	bls.n	8002c46 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	f000 bc42 	b.w	80034ca <HAL_RCC_OscConfig+0x100e>
 8002c46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c4a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002c4e:	2202      	movs	r2, #2
 8002c50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c56:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	fa93 f2a3 	rbit	r2, r3
 8002c60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c64:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c6e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002c72:	2202      	movs	r2, #2
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c7a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	fa93 f2a3 	rbit	r2, r3
 8002c84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c88:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c92:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002c96:	2202      	movs	r2, #2
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c9e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	fa93 f2a3 	rbit	r2, r3
 8002ca8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002cb0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cb2:	4b69      	ldr	r3, [pc, #420]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002cb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cba:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002cbe:	2102      	movs	r1, #2
 8002cc0:	6019      	str	r1, [r3, #0]
 8002cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	fa93 f1a3 	rbit	r1, r3
 8002cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002cd8:	6019      	str	r1, [r3, #0]
  return result;
 8002cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cde:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	fab3 f383 	clz	r3, r3
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d197      	bne.n	8002c30 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0304 	and.w	r3, r3, #4
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 819e 	beq.w	8003052 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d1c:	4b4e      	ldr	r3, [pc, #312]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002d1e:	69db      	ldr	r3, [r3, #28]
 8002d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d116      	bne.n	8002d56 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d28:	4b4b      	ldr	r3, [pc, #300]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002d2a:	69db      	ldr	r3, [r3, #28]
 8002d2c:	4a4a      	ldr	r2, [pc, #296]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002d2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d32:	61d3      	str	r3, [r2, #28]
 8002d34:	4b48      	ldr	r3, [pc, #288]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002d3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d40:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002d44:	601a      	str	r2, [r3, #0]
 8002d46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d4a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002d4e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002d50:	2301      	movs	r3, #1
 8002d52:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d56:	4b42      	ldr	r3, [pc, #264]	@ (8002e60 <HAL_RCC_OscConfig+0x9a4>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d11a      	bne.n	8002d98 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d62:	4b3f      	ldr	r3, [pc, #252]	@ (8002e60 <HAL_RCC_OscConfig+0x9a4>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a3e      	ldr	r2, [pc, #248]	@ (8002e60 <HAL_RCC_OscConfig+0x9a4>)
 8002d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d6c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d6e:	f7fe fdd5 	bl	800191c <HAL_GetTick>
 8002d72:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d76:	e009      	b.n	8002d8c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d78:	f7fe fdd0 	bl	800191c <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b64      	cmp	r3, #100	@ 0x64
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e39e      	b.n	80034ca <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d8c:	4b34      	ldr	r3, [pc, #208]	@ (8002e60 <HAL_RCC_OscConfig+0x9a4>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0ef      	beq.n	8002d78 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d106      	bne.n	8002db6 <HAL_RCC_OscConfig+0x8fa>
 8002da8:	4b2b      	ldr	r3, [pc, #172]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	4a2a      	ldr	r2, [pc, #168]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002dae:	f043 0301 	orr.w	r3, r3, #1
 8002db2:	6213      	str	r3, [r2, #32]
 8002db4:	e035      	b.n	8002e22 <HAL_RCC_OscConfig+0x966>
 8002db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10c      	bne.n	8002de0 <HAL_RCC_OscConfig+0x924>
 8002dc6:	4b24      	ldr	r3, [pc, #144]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
 8002dca:	4a23      	ldr	r2, [pc, #140]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002dcc:	f023 0301 	bic.w	r3, r3, #1
 8002dd0:	6213      	str	r3, [r2, #32]
 8002dd2:	4b21      	ldr	r3, [pc, #132]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	4a20      	ldr	r2, [pc, #128]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002dd8:	f023 0304 	bic.w	r3, r3, #4
 8002ddc:	6213      	str	r3, [r2, #32]
 8002dde:	e020      	b.n	8002e22 <HAL_RCC_OscConfig+0x966>
 8002de0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	2b05      	cmp	r3, #5
 8002dee:	d10c      	bne.n	8002e0a <HAL_RCC_OscConfig+0x94e>
 8002df0:	4b19      	ldr	r3, [pc, #100]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	4a18      	ldr	r2, [pc, #96]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002df6:	f043 0304 	orr.w	r3, r3, #4
 8002dfa:	6213      	str	r3, [r2, #32]
 8002dfc:	4b16      	ldr	r3, [pc, #88]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	4a15      	ldr	r2, [pc, #84]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002e02:	f043 0301 	orr.w	r3, r3, #1
 8002e06:	6213      	str	r3, [r2, #32]
 8002e08:	e00b      	b.n	8002e22 <HAL_RCC_OscConfig+0x966>
 8002e0a:	4b13      	ldr	r3, [pc, #76]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	4a12      	ldr	r2, [pc, #72]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002e10:	f023 0301 	bic.w	r3, r3, #1
 8002e14:	6213      	str	r3, [r2, #32]
 8002e16:	4b10      	ldr	r3, [pc, #64]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	4a0f      	ldr	r2, [pc, #60]	@ (8002e58 <HAL_RCC_OscConfig+0x99c>)
 8002e1c:	f023 0304 	bic.w	r3, r3, #4
 8002e20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 8087 	beq.w	8002f42 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e34:	f7fe fd72 	bl	800191c <HAL_GetTick>
 8002e38:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3c:	e012      	b.n	8002e64 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7fe fd6d 	bl	800191c <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d908      	bls.n	8002e64 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e339      	b.n	80034ca <HAL_RCC_OscConfig+0x100e>
 8002e56:	bf00      	nop
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	10908120 	.word	0x10908120
 8002e60:	40007000 	.word	0x40007000
 8002e64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e68:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e74:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	fa93 f2a3 	rbit	r2, r3
 8002e7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e82:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e8c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e90:	2202      	movs	r2, #2
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e98:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	fa93 f2a3 	rbit	r2, r3
 8002ea2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002eaa:	601a      	str	r2, [r3, #0]
  return result;
 8002eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eb0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002eb4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb6:	fab3 f383 	clz	r3, r3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d102      	bne.n	8002ecc <HAL_RCC_OscConfig+0xa10>
 8002ec6:	4b98      	ldr	r3, [pc, #608]	@ (8003128 <HAL_RCC_OscConfig+0xc6c>)
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	e013      	b.n	8002ef4 <HAL_RCC_OscConfig+0xa38>
 8002ecc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ed0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002edc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	fa93 f2a3 	rbit	r2, r3
 8002ee6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eea:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	4b8d      	ldr	r3, [pc, #564]	@ (8003128 <HAL_RCC_OscConfig+0xc6c>)
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ef8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002efc:	2102      	movs	r1, #2
 8002efe:	6011      	str	r1, [r2, #0]
 8002f00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f04:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002f08:	6812      	ldr	r2, [r2, #0]
 8002f0a:	fa92 f1a2 	rbit	r1, r2
 8002f0e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f12:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002f16:	6011      	str	r1, [r2, #0]
  return result;
 8002f18:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f1c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002f20:	6812      	ldr	r2, [r2, #0]
 8002f22:	fab2 f282 	clz	r2, r2
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f2c:	b2d2      	uxtb	r2, r2
 8002f2e:	f002 021f 	and.w	r2, r2, #31
 8002f32:	2101      	movs	r1, #1
 8002f34:	fa01 f202 	lsl.w	r2, r1, r2
 8002f38:	4013      	ands	r3, r2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f43f af7f 	beq.w	8002e3e <HAL_RCC_OscConfig+0x982>
 8002f40:	e07d      	b.n	800303e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f42:	f7fe fceb 	bl	800191c <HAL_GetTick>
 8002f46:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f4a:	e00b      	b.n	8002f64 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f4c:	f7fe fce6 	bl	800191c <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e2b2      	b.n	80034ca <HAL_RCC_OscConfig+0x100e>
 8002f64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f68:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f74:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	fa93 f2a3 	rbit	r2, r3
 8002f7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f82:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002f86:	601a      	str	r2, [r3, #0]
 8002f88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f8c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002f90:	2202      	movs	r2, #2
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f98:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	fa93 f2a3 	rbit	r2, r3
 8002fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fa6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002faa:	601a      	str	r2, [r3, #0]
  return result;
 8002fac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fb0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002fb4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fb6:	fab3 f383 	clz	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d102      	bne.n	8002fcc <HAL_RCC_OscConfig+0xb10>
 8002fc6:	4b58      	ldr	r3, [pc, #352]	@ (8003128 <HAL_RCC_OscConfig+0xc6c>)
 8002fc8:	6a1b      	ldr	r3, [r3, #32]
 8002fca:	e013      	b.n	8002ff4 <HAL_RCC_OscConfig+0xb38>
 8002fcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fdc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	fa93 f2a3 	rbit	r2, r3
 8002fe6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fea:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	4b4d      	ldr	r3, [pc, #308]	@ (8003128 <HAL_RCC_OscConfig+0xc6c>)
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ff8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002ffc:	2102      	movs	r1, #2
 8002ffe:	6011      	str	r1, [r2, #0]
 8003000:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003004:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003008:	6812      	ldr	r2, [r2, #0]
 800300a:	fa92 f1a2 	rbit	r1, r2
 800300e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003012:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003016:	6011      	str	r1, [r2, #0]
  return result;
 8003018:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800301c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	fab2 f282 	clz	r2, r2
 8003026:	b2d2      	uxtb	r2, r2
 8003028:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800302c:	b2d2      	uxtb	r2, r2
 800302e:	f002 021f 	and.w	r2, r2, #31
 8003032:	2101      	movs	r1, #1
 8003034:	fa01 f202 	lsl.w	r2, r1, r2
 8003038:	4013      	ands	r3, r2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d186      	bne.n	8002f4c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800303e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003042:	2b01      	cmp	r3, #1
 8003044:	d105      	bne.n	8003052 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003046:	4b38      	ldr	r3, [pc, #224]	@ (8003128 <HAL_RCC_OscConfig+0xc6c>)
 8003048:	69db      	ldr	r3, [r3, #28]
 800304a:	4a37      	ldr	r2, [pc, #220]	@ (8003128 <HAL_RCC_OscConfig+0xc6c>)
 800304c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003050:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003052:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003056:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 8232 	beq.w	80034c8 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003064:	4b30      	ldr	r3, [pc, #192]	@ (8003128 <HAL_RCC_OscConfig+0xc6c>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b08      	cmp	r3, #8
 800306e:	f000 8201 	beq.w	8003474 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003072:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003076:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	2b02      	cmp	r3, #2
 8003080:	f040 8157 	bne.w	8003332 <HAL_RCC_OscConfig+0xe76>
 8003084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003088:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800308c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003090:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003096:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	fa93 f2a3 	rbit	r2, r3
 80030a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80030a8:	601a      	str	r2, [r3, #0]
  return result;
 80030aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ae:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80030b2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b4:	fab3 f383 	clz	r3, r3
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80030be:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	461a      	mov	r2, r3
 80030c6:	2300      	movs	r3, #0
 80030c8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ca:	f7fe fc27 	bl	800191c <HAL_GetTick>
 80030ce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030d2:	e009      	b.n	80030e8 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d4:	f7fe fc22 	bl	800191c <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e1f0      	b.n	80034ca <HAL_RCC_OscConfig+0x100e>
 80030e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ec:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80030f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030fa:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	fa93 f2a3 	rbit	r2, r3
 8003104:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003108:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800310c:	601a      	str	r2, [r3, #0]
  return result;
 800310e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003112:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003116:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003118:	fab3 f383 	clz	r3, r3
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003120:	d804      	bhi.n	800312c <HAL_RCC_OscConfig+0xc70>
 8003122:	4b01      	ldr	r3, [pc, #4]	@ (8003128 <HAL_RCC_OscConfig+0xc6c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	e029      	b.n	800317c <HAL_RCC_OscConfig+0xcc0>
 8003128:	40021000 	.word	0x40021000
 800312c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003130:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003134:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003138:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800313e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	fa93 f2a3 	rbit	r2, r3
 8003148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800314c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003156:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800315a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003164:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	fa93 f2a3 	rbit	r2, r3
 800316e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003172:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	4bc3      	ldr	r3, [pc, #780]	@ (8003488 <HAL_RCC_OscConfig+0xfcc>)
 800317a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003180:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003184:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003188:	6011      	str	r1, [r2, #0]
 800318a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800318e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003192:	6812      	ldr	r2, [r2, #0]
 8003194:	fa92 f1a2 	rbit	r1, r2
 8003198:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800319c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80031a0:	6011      	str	r1, [r2, #0]
  return result;
 80031a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031a6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	fab2 f282 	clz	r2, r2
 80031b0:	b2d2      	uxtb	r2, r2
 80031b2:	f042 0220 	orr.w	r2, r2, #32
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	f002 021f 	and.w	r2, r2, #31
 80031bc:	2101      	movs	r1, #1
 80031be:	fa01 f202 	lsl.w	r2, r1, r2
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d185      	bne.n	80030d4 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031c8:	4baf      	ldr	r3, [pc, #700]	@ (8003488 <HAL_RCC_OscConfig+0xfcc>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80031d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80031dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	430b      	orrs	r3, r1
 80031ea:	49a7      	ldr	r1, [pc, #668]	@ (8003488 <HAL_RCC_OscConfig+0xfcc>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	604b      	str	r3, [r1, #4]
 80031f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80031f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80031fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003202:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	fa93 f2a3 	rbit	r2, r3
 800320c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003210:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003214:	601a      	str	r2, [r3, #0]
  return result;
 8003216:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800321a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800321e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003220:	fab3 f383 	clz	r3, r3
 8003224:	b2db      	uxtb	r3, r3
 8003226:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800322a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	461a      	mov	r2, r3
 8003232:	2301      	movs	r3, #1
 8003234:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003236:	f7fe fb71 	bl	800191c <HAL_GetTick>
 800323a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800323e:	e009      	b.n	8003254 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003240:	f7fe fb6c 	bl	800191c <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e13a      	b.n	80034ca <HAL_RCC_OscConfig+0x100e>
 8003254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003258:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800325c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003260:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003266:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	fa93 f2a3 	rbit	r2, r3
 8003270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003274:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003278:	601a      	str	r2, [r3, #0]
  return result;
 800327a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800327e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003282:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003284:	fab3 f383 	clz	r3, r3
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b3f      	cmp	r3, #63	@ 0x3f
 800328c:	d802      	bhi.n	8003294 <HAL_RCC_OscConfig+0xdd8>
 800328e:	4b7e      	ldr	r3, [pc, #504]	@ (8003488 <HAL_RCC_OscConfig+0xfcc>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	e027      	b.n	80032e4 <HAL_RCC_OscConfig+0xe28>
 8003294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003298:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800329c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032a6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	fa93 f2a3 	rbit	r2, r3
 80032b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80032b8:	601a      	str	r2, [r3, #0]
 80032ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032be:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80032c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032c6:	601a      	str	r2, [r3, #0]
 80032c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032cc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	fa93 f2a3 	rbit	r2, r3
 80032d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032da:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	4b69      	ldr	r3, [pc, #420]	@ (8003488 <HAL_RCC_OscConfig+0xfcc>)
 80032e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032e8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80032ec:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80032f0:	6011      	str	r1, [r2, #0]
 80032f2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032f6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	fa92 f1a2 	rbit	r1, r2
 8003300:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003304:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003308:	6011      	str	r1, [r2, #0]
  return result;
 800330a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800330e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	fab2 f282 	clz	r2, r2
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	f042 0220 	orr.w	r2, r2, #32
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	f002 021f 	and.w	r2, r2, #31
 8003324:	2101      	movs	r1, #1
 8003326:	fa01 f202 	lsl.w	r2, r1, r2
 800332a:	4013      	ands	r3, r2
 800332c:	2b00      	cmp	r3, #0
 800332e:	d087      	beq.n	8003240 <HAL_RCC_OscConfig+0xd84>
 8003330:	e0ca      	b.n	80034c8 <HAL_RCC_OscConfig+0x100c>
 8003332:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003336:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800333a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800333e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003340:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003344:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	fa93 f2a3 	rbit	r2, r3
 800334e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003352:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003356:	601a      	str	r2, [r3, #0]
  return result;
 8003358:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800335c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003360:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003362:	fab3 f383 	clz	r3, r3
 8003366:	b2db      	uxtb	r3, r3
 8003368:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800336c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	461a      	mov	r2, r3
 8003374:	2300      	movs	r3, #0
 8003376:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7fe fad0 	bl	800191c <HAL_GetTick>
 800337c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003380:	e009      	b.n	8003396 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003382:	f7fe facb 	bl	800191c <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e099      	b.n	80034ca <HAL_RCC_OscConfig+0x100e>
 8003396:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800339e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	fa93 f2a3 	rbit	r2, r3
 80033b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80033ba:	601a      	str	r2, [r3, #0]
  return result;
 80033bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80033c4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033c6:	fab3 f383 	clz	r3, r3
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b3f      	cmp	r3, #63	@ 0x3f
 80033ce:	d802      	bhi.n	80033d6 <HAL_RCC_OscConfig+0xf1a>
 80033d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003488 <HAL_RCC_OscConfig+0xfcc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	e027      	b.n	8003426 <HAL_RCC_OscConfig+0xf6a>
 80033d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033da:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80033de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	fa93 f2a3 	rbit	r2, r3
 80033f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003400:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003404:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800340e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	fa93 f2a3 	rbit	r2, r3
 8003418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	4b19      	ldr	r3, [pc, #100]	@ (8003488 <HAL_RCC_OscConfig+0xfcc>)
 8003424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003426:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800342a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800342e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003432:	6011      	str	r1, [r2, #0]
 8003434:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003438:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800343c:	6812      	ldr	r2, [r2, #0]
 800343e:	fa92 f1a2 	rbit	r1, r2
 8003442:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003446:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800344a:	6011      	str	r1, [r2, #0]
  return result;
 800344c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003450:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003454:	6812      	ldr	r2, [r2, #0]
 8003456:	fab2 f282 	clz	r2, r2
 800345a:	b2d2      	uxtb	r2, r2
 800345c:	f042 0220 	orr.w	r2, r2, #32
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	f002 021f 	and.w	r2, r2, #31
 8003466:	2101      	movs	r1, #1
 8003468:	fa01 f202 	lsl.w	r2, r1, r2
 800346c:	4013      	ands	r3, r2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d187      	bne.n	8003382 <HAL_RCC_OscConfig+0xec6>
 8003472:	e029      	b.n	80034c8 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003478:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	69db      	ldr	r3, [r3, #28]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d103      	bne.n	800348c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e020      	b.n	80034ca <HAL_RCC_OscConfig+0x100e>
 8003488:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800348c:	4b11      	ldr	r3, [pc, #68]	@ (80034d4 <HAL_RCC_OscConfig+0x1018>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003494:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003498:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800349c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d10b      	bne.n	80034c4 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80034ac:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80034b0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80034b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d001      	beq.n	80034c8 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e000      	b.n	80034ca <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40021000 	.word	0x40021000

080034d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b09e      	sub	sp, #120	@ 0x78
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e154      	b.n	800379a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034f0:	4b89      	ldr	r3, [pc, #548]	@ (8003718 <HAL_RCC_ClockConfig+0x240>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0307 	and.w	r3, r3, #7
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d910      	bls.n	8003520 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034fe:	4b86      	ldr	r3, [pc, #536]	@ (8003718 <HAL_RCC_ClockConfig+0x240>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f023 0207 	bic.w	r2, r3, #7
 8003506:	4984      	ldr	r1, [pc, #528]	@ (8003718 <HAL_RCC_ClockConfig+0x240>)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	4313      	orrs	r3, r2
 800350c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800350e:	4b82      	ldr	r3, [pc, #520]	@ (8003718 <HAL_RCC_ClockConfig+0x240>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	683a      	ldr	r2, [r7, #0]
 8003518:	429a      	cmp	r2, r3
 800351a:	d001      	beq.n	8003520 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e13c      	b.n	800379a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d008      	beq.n	800353e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800352c:	4b7b      	ldr	r3, [pc, #492]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	4978      	ldr	r1, [pc, #480]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 800353a:	4313      	orrs	r3, r2
 800353c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 80cd 	beq.w	80036e6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d137      	bne.n	80035c4 <HAL_RCC_ClockConfig+0xec>
 8003554:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003558:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800355c:	fa93 f3a3 	rbit	r3, r3
 8003560:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003562:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003564:	fab3 f383 	clz	r3, r3
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b3f      	cmp	r3, #63	@ 0x3f
 800356c:	d802      	bhi.n	8003574 <HAL_RCC_ClockConfig+0x9c>
 800356e:	4b6b      	ldr	r3, [pc, #428]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	e00f      	b.n	8003594 <HAL_RCC_ClockConfig+0xbc>
 8003574:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003578:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800357c:	fa93 f3a3 	rbit	r3, r3
 8003580:	667b      	str	r3, [r7, #100]	@ 0x64
 8003582:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003586:	663b      	str	r3, [r7, #96]	@ 0x60
 8003588:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800358a:	fa93 f3a3 	rbit	r3, r3
 800358e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003590:	4b62      	ldr	r3, [pc, #392]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 8003592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003594:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003598:	65ba      	str	r2, [r7, #88]	@ 0x58
 800359a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800359c:	fa92 f2a2 	rbit	r2, r2
 80035a0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80035a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80035a4:	fab2 f282 	clz	r2, r2
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	f042 0220 	orr.w	r2, r2, #32
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	f002 021f 	and.w	r2, r2, #31
 80035b4:	2101      	movs	r1, #1
 80035b6:	fa01 f202 	lsl.w	r2, r1, r2
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d171      	bne.n	80036a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0ea      	b.n	800379a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d137      	bne.n	800363c <HAL_RCC_ClockConfig+0x164>
 80035cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035d0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035d4:	fa93 f3a3 	rbit	r3, r3
 80035d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80035da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035dc:	fab3 f383 	clz	r3, r3
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80035e4:	d802      	bhi.n	80035ec <HAL_RCC_ClockConfig+0x114>
 80035e6:	4b4d      	ldr	r3, [pc, #308]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	e00f      	b.n	800360c <HAL_RCC_ClockConfig+0x134>
 80035ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035f4:	fa93 f3a3 	rbit	r3, r3
 80035f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80035fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8003600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003602:	fa93 f3a3 	rbit	r3, r3
 8003606:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003608:	4b44      	ldr	r3, [pc, #272]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 800360a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003610:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003612:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003614:	fa92 f2a2 	rbit	r2, r2
 8003618:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800361a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800361c:	fab2 f282 	clz	r2, r2
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	f042 0220 	orr.w	r2, r2, #32
 8003626:	b2d2      	uxtb	r2, r2
 8003628:	f002 021f 	and.w	r2, r2, #31
 800362c:	2101      	movs	r1, #1
 800362e:	fa01 f202 	lsl.w	r2, r1, r2
 8003632:	4013      	ands	r3, r2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d135      	bne.n	80036a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e0ae      	b.n	800379a <HAL_RCC_ClockConfig+0x2c2>
 800363c:	2302      	movs	r3, #2
 800363e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003642:	fa93 f3a3 	rbit	r3, r3
 8003646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364a:	fab3 f383 	clz	r3, r3
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b3f      	cmp	r3, #63	@ 0x3f
 8003652:	d802      	bhi.n	800365a <HAL_RCC_ClockConfig+0x182>
 8003654:	4b31      	ldr	r3, [pc, #196]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	e00d      	b.n	8003676 <HAL_RCC_ClockConfig+0x19e>
 800365a:	2302      	movs	r3, #2
 800365c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003660:	fa93 f3a3 	rbit	r3, r3
 8003664:	627b      	str	r3, [r7, #36]	@ 0x24
 8003666:	2302      	movs	r3, #2
 8003668:	623b      	str	r3, [r7, #32]
 800366a:	6a3b      	ldr	r3, [r7, #32]
 800366c:	fa93 f3a3 	rbit	r3, r3
 8003670:	61fb      	str	r3, [r7, #28]
 8003672:	4b2a      	ldr	r3, [pc, #168]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	2202      	movs	r2, #2
 8003678:	61ba      	str	r2, [r7, #24]
 800367a:	69ba      	ldr	r2, [r7, #24]
 800367c:	fa92 f2a2 	rbit	r2, r2
 8003680:	617a      	str	r2, [r7, #20]
  return result;
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	fab2 f282 	clz	r2, r2
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	f042 0220 	orr.w	r2, r2, #32
 800368e:	b2d2      	uxtb	r2, r2
 8003690:	f002 021f 	and.w	r2, r2, #31
 8003694:	2101      	movs	r1, #1
 8003696:	fa01 f202 	lsl.w	r2, r1, r2
 800369a:	4013      	ands	r3, r2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d101      	bne.n	80036a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e07a      	b.n	800379a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036a4:	4b1d      	ldr	r3, [pc, #116]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f023 0203 	bic.w	r2, r3, #3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	491a      	ldr	r1, [pc, #104]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036b6:	f7fe f931 	bl	800191c <HAL_GetTick>
 80036ba:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036bc:	e00a      	b.n	80036d4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036be:	f7fe f92d 	bl	800191c <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d901      	bls.n	80036d4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e062      	b.n	800379a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036d4:	4b11      	ldr	r3, [pc, #68]	@ (800371c <HAL_RCC_ClockConfig+0x244>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 020c 	and.w	r2, r3, #12
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d1eb      	bne.n	80036be <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003718 <HAL_RCC_ClockConfig+0x240>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	683a      	ldr	r2, [r7, #0]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d215      	bcs.n	8003720 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036f4:	4b08      	ldr	r3, [pc, #32]	@ (8003718 <HAL_RCC_ClockConfig+0x240>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f023 0207 	bic.w	r2, r3, #7
 80036fc:	4906      	ldr	r1, [pc, #24]	@ (8003718 <HAL_RCC_ClockConfig+0x240>)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	4313      	orrs	r3, r2
 8003702:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003704:	4b04      	ldr	r3, [pc, #16]	@ (8003718 <HAL_RCC_ClockConfig+0x240>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d006      	beq.n	8003720 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e041      	b.n	800379a <HAL_RCC_ClockConfig+0x2c2>
 8003716:	bf00      	nop
 8003718:	40022000 	.word	0x40022000
 800371c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d008      	beq.n	800373e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800372c:	4b1d      	ldr	r3, [pc, #116]	@ (80037a4 <HAL_RCC_ClockConfig+0x2cc>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	491a      	ldr	r1, [pc, #104]	@ (80037a4 <HAL_RCC_ClockConfig+0x2cc>)
 800373a:	4313      	orrs	r3, r2
 800373c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0308 	and.w	r3, r3, #8
 8003746:	2b00      	cmp	r3, #0
 8003748:	d009      	beq.n	800375e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800374a:	4b16      	ldr	r3, [pc, #88]	@ (80037a4 <HAL_RCC_ClockConfig+0x2cc>)
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	4912      	ldr	r1, [pc, #72]	@ (80037a4 <HAL_RCC_ClockConfig+0x2cc>)
 800375a:	4313      	orrs	r3, r2
 800375c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800375e:	f000 f829 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 8003762:	4601      	mov	r1, r0
 8003764:	4b0f      	ldr	r3, [pc, #60]	@ (80037a4 <HAL_RCC_ClockConfig+0x2cc>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800376c:	22f0      	movs	r2, #240	@ 0xf0
 800376e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	fa92 f2a2 	rbit	r2, r2
 8003776:	60fa      	str	r2, [r7, #12]
  return result;
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	fab2 f282 	clz	r2, r2
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	40d3      	lsrs	r3, r2
 8003782:	4a09      	ldr	r2, [pc, #36]	@ (80037a8 <HAL_RCC_ClockConfig+0x2d0>)
 8003784:	5cd3      	ldrb	r3, [r2, r3]
 8003786:	fa21 f303 	lsr.w	r3, r1, r3
 800378a:	4a08      	ldr	r2, [pc, #32]	@ (80037ac <HAL_RCC_ClockConfig+0x2d4>)
 800378c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800378e:	4b08      	ldr	r3, [pc, #32]	@ (80037b0 <HAL_RCC_ClockConfig+0x2d8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f7fe f87e 	bl	8001894 <HAL_InitTick>
  
  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3778      	adds	r7, #120	@ 0x78
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	40021000 	.word	0x40021000
 80037a8:	080064cc 	.word	0x080064cc
 80037ac:	20000008 	.word	0x20000008
 80037b0:	2000000c 	.word	0x2000000c

080037b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b087      	sub	sp, #28
 80037b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	2300      	movs	r3, #0
 80037c0:	60bb      	str	r3, [r7, #8]
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	2300      	movs	r3, #0
 80037c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80037ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003848 <HAL_RCC_GetSysClockFreq+0x94>)
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f003 030c 	and.w	r3, r3, #12
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d002      	beq.n	80037e4 <HAL_RCC_GetSysClockFreq+0x30>
 80037de:	2b08      	cmp	r3, #8
 80037e0:	d003      	beq.n	80037ea <HAL_RCC_GetSysClockFreq+0x36>
 80037e2:	e026      	b.n	8003832 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037e4:	4b19      	ldr	r3, [pc, #100]	@ (800384c <HAL_RCC_GetSysClockFreq+0x98>)
 80037e6:	613b      	str	r3, [r7, #16]
      break;
 80037e8:	e026      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	0c9b      	lsrs	r3, r3, #18
 80037ee:	f003 030f 	and.w	r3, r3, #15
 80037f2:	4a17      	ldr	r2, [pc, #92]	@ (8003850 <HAL_RCC_GetSysClockFreq+0x9c>)
 80037f4:	5cd3      	ldrb	r3, [r2, r3]
 80037f6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80037f8:	4b13      	ldr	r3, [pc, #76]	@ (8003848 <HAL_RCC_GetSysClockFreq+0x94>)
 80037fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fc:	f003 030f 	and.w	r3, r3, #15
 8003800:	4a14      	ldr	r2, [pc, #80]	@ (8003854 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003802:	5cd3      	ldrb	r3, [r2, r3]
 8003804:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d008      	beq.n	8003822 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003810:	4a0e      	ldr	r2, [pc, #56]	@ (800384c <HAL_RCC_GetSysClockFreq+0x98>)
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	fbb2 f2f3 	udiv	r2, r2, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	fb02 f303 	mul.w	r3, r2, r3
 800381e:	617b      	str	r3, [r7, #20]
 8003820:	e004      	b.n	800382c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a0c      	ldr	r2, [pc, #48]	@ (8003858 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003826:	fb02 f303 	mul.w	r3, r2, r3
 800382a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	613b      	str	r3, [r7, #16]
      break;
 8003830:	e002      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003832:	4b06      	ldr	r3, [pc, #24]	@ (800384c <HAL_RCC_GetSysClockFreq+0x98>)
 8003834:	613b      	str	r3, [r7, #16]
      break;
 8003836:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003838:	693b      	ldr	r3, [r7, #16]
}
 800383a:	4618      	mov	r0, r3
 800383c:	371c      	adds	r7, #28
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	40021000 	.word	0x40021000
 800384c:	007a1200 	.word	0x007a1200
 8003850:	080064e4 	.word	0x080064e4
 8003854:	080064f4 	.word	0x080064f4
 8003858:	003d0900 	.word	0x003d0900

0800385c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003860:	4b03      	ldr	r3, [pc, #12]	@ (8003870 <HAL_RCC_GetHCLKFreq+0x14>)
 8003862:	681b      	ldr	r3, [r3, #0]
}
 8003864:	4618      	mov	r0, r3
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	20000008 	.word	0x20000008

08003874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800387a:	f7ff ffef 	bl	800385c <HAL_RCC_GetHCLKFreq>
 800387e:	4601      	mov	r1, r0
 8003880:	4b0b      	ldr	r3, [pc, #44]	@ (80038b0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003888:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800388c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	fa92 f2a2 	rbit	r2, r2
 8003894:	603a      	str	r2, [r7, #0]
  return result;
 8003896:	683a      	ldr	r2, [r7, #0]
 8003898:	fab2 f282 	clz	r2, r2
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	40d3      	lsrs	r3, r2
 80038a0:	4a04      	ldr	r2, [pc, #16]	@ (80038b4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80038a2:	5cd3      	ldrb	r3, [r2, r3]
 80038a4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80038a8:	4618      	mov	r0, r3
 80038aa:	3708      	adds	r7, #8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	40021000 	.word	0x40021000
 80038b4:	080064dc 	.word	0x080064dc

080038b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80038be:	f7ff ffcd 	bl	800385c <HAL_RCC_GetHCLKFreq>
 80038c2:	4601      	mov	r1, r0
 80038c4:	4b0b      	ldr	r3, [pc, #44]	@ (80038f4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80038cc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80038d0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	fa92 f2a2 	rbit	r2, r2
 80038d8:	603a      	str	r2, [r7, #0]
  return result;
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	fab2 f282 	clz	r2, r2
 80038e0:	b2d2      	uxtb	r2, r2
 80038e2:	40d3      	lsrs	r3, r2
 80038e4:	4a04      	ldr	r2, [pc, #16]	@ (80038f8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80038e6:	5cd3      	ldrb	r3, [r2, r3]
 80038e8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80038ec:	4618      	mov	r0, r3
 80038ee:	3708      	adds	r7, #8
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40021000 	.word	0x40021000
 80038f8:	080064dc 	.word	0x080064dc

080038fc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b092      	sub	sp, #72	@ 0x48
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003904:	2300      	movs	r3, #0
 8003906:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003908:	2300      	movs	r3, #0
 800390a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800390c:	2300      	movs	r3, #0
 800390e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800391a:	2b00      	cmp	r3, #0
 800391c:	f000 80cb 	beq.w	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003920:	4b85      	ldr	r3, [pc, #532]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003922:	69db      	ldr	r3, [r3, #28]
 8003924:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d10e      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800392c:	4b82      	ldr	r3, [pc, #520]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	4a81      	ldr	r2, [pc, #516]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003936:	61d3      	str	r3, [r2, #28]
 8003938:	4b7f      	ldr	r3, [pc, #508]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800393a:	69db      	ldr	r3, [r3, #28]
 800393c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003944:	2301      	movs	r3, #1
 8003946:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800394a:	4b7c      	ldr	r3, [pc, #496]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003952:	2b00      	cmp	r3, #0
 8003954:	d118      	bne.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003956:	4b79      	ldr	r3, [pc, #484]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a78      	ldr	r2, [pc, #480]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800395c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003960:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003962:	f7fd ffdb 	bl	800191c <HAL_GetTick>
 8003966:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003968:	e008      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800396a:	f7fd ffd7 	bl	800191c <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b64      	cmp	r3, #100	@ 0x64
 8003976:	d901      	bls.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e0d9      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	4b6f      	ldr	r3, [pc, #444]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0f0      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003988:	4b6b      	ldr	r3, [pc, #428]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003990:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003994:	2b00      	cmp	r3, #0
 8003996:	d07b      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d074      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039a6:	4b64      	ldr	r3, [pc, #400]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80039b4:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b8:	fa93 f3a3 	rbit	r3, r3
 80039bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80039be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039c0:	fab3 f383 	clz	r3, r3
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	461a      	mov	r2, r3
 80039c8:	4b5d      	ldr	r3, [pc, #372]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039ca:	4413      	add	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	461a      	mov	r2, r3
 80039d0:	2301      	movs	r3, #1
 80039d2:	6013      	str	r3, [r2, #0]
 80039d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80039d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039dc:	fa93 f3a3 	rbit	r3, r3
 80039e0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80039e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039e4:	fab3 f383 	clz	r3, r3
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	461a      	mov	r2, r3
 80039ec:	4b54      	ldr	r3, [pc, #336]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039ee:	4413      	add	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	461a      	mov	r2, r3
 80039f4:	2300      	movs	r3, #0
 80039f6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80039f8:	4a4f      	ldr	r2, [pc, #316]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80039fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039fc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80039fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d043      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a08:	f7fd ff88 	bl	800191c <HAL_GetTick>
 8003a0c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a0e:	e00a      	b.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a10:	f7fd ff84 	bl	800191c <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e084      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003a26:	2302      	movs	r3, #2
 8003a28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a2c:	fa93 f3a3 	rbit	r3, r3
 8003a30:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a32:	2302      	movs	r3, #2
 8003a34:	623b      	str	r3, [r7, #32]
 8003a36:	6a3b      	ldr	r3, [r7, #32]
 8003a38:	fa93 f3a3 	rbit	r3, r3
 8003a3c:	61fb      	str	r3, [r7, #28]
  return result;
 8003a3e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a40:	fab3 f383 	clz	r3, r3
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d102      	bne.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8003a50:	4b39      	ldr	r3, [pc, #228]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	e007      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8003a56:	2302      	movs	r3, #2
 8003a58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	fa93 f3a3 	rbit	r3, r3
 8003a60:	617b      	str	r3, [r7, #20]
 8003a62:	4b35      	ldr	r3, [pc, #212]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a66:	2202      	movs	r2, #2
 8003a68:	613a      	str	r2, [r7, #16]
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	fa92 f2a2 	rbit	r2, r2
 8003a70:	60fa      	str	r2, [r7, #12]
  return result;
 8003a72:	68fa      	ldr	r2, [r7, #12]
 8003a74:	fab2 f282 	clz	r2, r2
 8003a78:	b2d2      	uxtb	r2, r2
 8003a7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	f002 021f 	and.w	r2, r2, #31
 8003a84:	2101      	movs	r1, #1
 8003a86:	fa01 f202 	lsl.w	r2, r1, r2
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d0bf      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003a90:	4b29      	ldr	r3, [pc, #164]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003a92:	6a1b      	ldr	r3, [r3, #32]
 8003a94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	4926      	ldr	r1, [pc, #152]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003aa2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d105      	bne.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aaa:	4b23      	ldr	r3, [pc, #140]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	4a22      	ldr	r2, [pc, #136]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003ab0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ab4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac6:	f023 0203 	bic.w	r2, r3, #3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	491a      	ldr	r1, [pc, #104]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0320 	and.w	r3, r3, #32
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d008      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ae0:	4b15      	ldr	r3, [pc, #84]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae4:	f023 0210 	bic.w	r2, r3, #16
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	4912      	ldr	r1, [pc, #72]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d008      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003afe:	4b0e      	ldr	r3, [pc, #56]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b02:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	490b      	ldr	r1, [pc, #44]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d008      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b1c:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	4903      	ldr	r1, [pc, #12]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3748      	adds	r7, #72	@ 0x48
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	40007000 	.word	0x40007000
 8003b40:	10908100 	.word	0x10908100

08003b44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e095      	b.n	8003c82 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d108      	bne.n	8003b70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b66:	d009      	beq.n	8003b7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	61da      	str	r2, [r3, #28]
 8003b6e:	e005      	b.n	8003b7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d106      	bne.n	8003b9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f7fd fba8 	bl	80012ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bbc:	d902      	bls.n	8003bc4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	e002      	b.n	8003bca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003bc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bc8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003bd2:	d007      	beq.n	8003be4 <HAL_SPI_Init+0xa0>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bdc:	d002      	beq.n	8003be4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c26:	ea42 0103 	orr.w	r1, r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c2e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	0c1b      	lsrs	r3, r3, #16
 8003c40:	f003 0204 	and.w	r2, r3, #4
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c52:	f003 0308 	and.w	r3, r3, #8
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003c60:	ea42 0103 	orr.w	r1, r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b088      	sub	sp, #32
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	60f8      	str	r0, [r7, #12]
 8003c92:	60b9      	str	r1, [r7, #8]
 8003c94:	603b      	str	r3, [r7, #0]
 8003c96:	4613      	mov	r3, r2
 8003c98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d101      	bne.n	8003cac <HAL_SPI_Transmit+0x22>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	e15f      	b.n	8003f6c <HAL_SPI_Transmit+0x2e2>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cb4:	f7fd fe32 	bl	800191c <HAL_GetTick>
 8003cb8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003cba:	88fb      	ldrh	r3, [r7, #6]
 8003cbc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d002      	beq.n	8003cd0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003cca:	2302      	movs	r3, #2
 8003ccc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003cce:	e148      	b.n	8003f62 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d002      	beq.n	8003cdc <HAL_SPI_Transmit+0x52>
 8003cd6:	88fb      	ldrh	r3, [r7, #6]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d102      	bne.n	8003ce2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ce0:	e13f      	b.n	8003f62 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	68ba      	ldr	r2, [r7, #8]
 8003cf4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	88fa      	ldrh	r2, [r7, #6]
 8003cfa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	88fa      	ldrh	r2, [r7, #6]
 8003d00:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d2c:	d10f      	bne.n	8003d4e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d58:	2b40      	cmp	r3, #64	@ 0x40
 8003d5a:	d007      	beq.n	8003d6c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d74:	d94f      	bls.n	8003e16 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <HAL_SPI_Transmit+0xfa>
 8003d7e:	8afb      	ldrh	r3, [r7, #22]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d142      	bne.n	8003e0a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d88:	881a      	ldrh	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d94:	1c9a      	adds	r2, r3, #2
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003da8:	e02f      	b.n	8003e0a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d112      	bne.n	8003dde <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dbc:	881a      	ldrh	r2, [r3, #0]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc8:	1c9a      	adds	r2, r3, #2
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ddc:	e015      	b.n	8003e0a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003dde:	f7fd fd9d 	bl	800191c <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d803      	bhi.n	8003df6 <HAL_SPI_Transmit+0x16c>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df4:	d102      	bne.n	8003dfc <HAL_SPI_Transmit+0x172>
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d106      	bne.n	8003e0a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003e08:	e0ab      	b.n	8003f62 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1ca      	bne.n	8003daa <HAL_SPI_Transmit+0x120>
 8003e14:	e080      	b.n	8003f18 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d002      	beq.n	8003e24 <HAL_SPI_Transmit+0x19a>
 8003e1e:	8afb      	ldrh	r3, [r7, #22]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d174      	bne.n	8003f0e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d912      	bls.n	8003e54 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e32:	881a      	ldrh	r2, [r3, #0]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3e:	1c9a      	adds	r2, r3, #2
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	3b02      	subs	r3, #2
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e52:	e05c      	b.n	8003f0e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	330c      	adds	r3, #12
 8003e5e:	7812      	ldrb	r2, [r2, #0]
 8003e60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003e7a:	e048      	b.n	8003f0e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d12b      	bne.n	8003ee2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d912      	bls.n	8003eba <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e98:	881a      	ldrh	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea4:	1c9a      	adds	r2, r3, #2
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	3b02      	subs	r3, #2
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003eb8:	e029      	b.n	8003f0e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	330c      	adds	r3, #12
 8003ec4:	7812      	ldrb	r2, [r2, #0]
 8003ec6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ecc:	1c5a      	adds	r2, r3, #1
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ee0:	e015      	b.n	8003f0e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ee2:	f7fd fd1b 	bl	800191c <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d803      	bhi.n	8003efa <HAL_SPI_Transmit+0x270>
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef8:	d102      	bne.n	8003f00 <HAL_SPI_Transmit+0x276>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d106      	bne.n	8003f0e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003f0c:	e029      	b.n	8003f62 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1b1      	bne.n	8003e7c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	6839      	ldr	r1, [r7, #0]
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f000 facd 	bl	80044bc <SPI_EndRxTxTransaction>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d002      	beq.n	8003f2e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10a      	bne.n	8003f4c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f36:	2300      	movs	r3, #0
 8003f38:	613b      	str	r3, [r7, #16]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	613b      	str	r3, [r7, #16]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	613b      	str	r3, [r7, #16]
 8003f4a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	77fb      	strb	r3, [r7, #31]
 8003f58:	e003      	b.n	8003f62 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003f6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3720      	adds	r7, #32
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f82:	2300      	movs	r3, #0
 8003f84:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d101      	bne.n	8003f94 <HAL_SPI_Transmit_DMA+0x20>
 8003f90:	2302      	movs	r3, #2
 8003f92:	e0d4      	b.n	800413e <HAL_SPI_Transmit_DMA+0x1ca>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d002      	beq.n	8003fae <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003fa8:	2302      	movs	r3, #2
 8003faa:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003fac:	e0c2      	b.n	8004134 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d002      	beq.n	8003fba <HAL_SPI_Transmit_DMA+0x46>
 8003fb4:	88fb      	ldrh	r3, [r7, #6]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d102      	bne.n	8003fc0 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003fbe:	e0b9      	b.n	8004134 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2203      	movs	r2, #3
 8003fc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	68ba      	ldr	r2, [r7, #8]
 8003fd2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	88fa      	ldrh	r2, [r7, #6]
 8003fd8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	88fa      	ldrh	r2, [r7, #6]
 8003fde:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800400a:	d10f      	bne.n	800402c <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800401a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800402a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004030:	4a45      	ldr	r2, [pc, #276]	@ (8004148 <HAL_SPI_Transmit_DMA+0x1d4>)
 8004032:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004038:	4a44      	ldr	r2, [pc, #272]	@ (800414c <HAL_SPI_Transmit_DMA+0x1d8>)
 800403a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004040:	4a43      	ldr	r2, [pc, #268]	@ (8004150 <HAL_SPI_Transmit_DMA+0x1dc>)
 8004042:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004048:	2200      	movs	r2, #0
 800404a:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800405a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004064:	d82d      	bhi.n	80040c2 <HAL_SPI_Transmit_DMA+0x14e>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004070:	d127      	bne.n	80040c2 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004076:	b29b      	uxth	r3, r3
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10f      	bne.n	80040a0 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800408e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004094:	b29b      	uxth	r3, r3
 8004096:	085b      	lsrs	r3, r3, #1
 8004098:	b29a      	uxth	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800409e:	e010      	b.n	80040c2 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040ae:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	085b      	lsrs	r3, r3, #1
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	3301      	adds	r3, #1
 80040bc:	b29a      	uxth	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ca:	4619      	mov	r1, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	330c      	adds	r3, #12
 80040d2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040d8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80040da:	f7fd fda7 	bl	8001c2c <HAL_DMA_Start_IT>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d008      	beq.n	80040f6 <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e8:	f043 0210 	orr.w	r2, r3, #16
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	75fb      	strb	r3, [r7, #23]

    goto error;
 80040f4:	e01e      	b.n	8004134 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004100:	2b40      	cmp	r3, #64	@ 0x40
 8004102:	d007      	beq.n	8004114 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004112:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f042 0220 	orr.w	r2, r2, #32
 8004122:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	685a      	ldr	r2, [r3, #4]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 0202 	orr.w	r2, r2, #2
 8004132:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800413c:	7dfb      	ldrb	r3, [r7, #23]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	08004223 	.word	0x08004223
 800414c:	0800417d 	.word	0x0800417d
 8004150:	0800423f 	.word	0x0800423f

08004154 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004188:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800418a:	f7fd fbc7 	bl	800191c <HAL_GetTick>
 800418e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0320 	and.w	r3, r3, #32
 800419a:	2b20      	cmp	r3, #32
 800419c:	d03b      	beq.n	8004216 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	685a      	ldr	r2, [r3, #4]
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0220 	bic.w	r2, r2, #32
 80041ac:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f022 0202 	bic.w	r2, r2, #2
 80041bc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	2164      	movs	r1, #100	@ 0x64
 80041c2:	6978      	ldr	r0, [r7, #20]
 80041c4:	f000 f97a 	bl	80044bc <SPI_EndRxTxTransaction>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d005      	beq.n	80041da <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041d2:	f043 0220 	orr.w	r2, r3, #32
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10a      	bne.n	80041f8 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041e2:	2300      	movs	r3, #0
 80041e4:	60fb      	str	r3, [r7, #12]
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	60fb      	str	r3, [r7, #12]
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	60fb      	str	r3, [r7, #12]
 80041f6:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	2200      	movs	r2, #0
 80041fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800420e:	6978      	ldr	r0, [r7, #20]
 8004210:	f7ff ffaa 	bl	8004168 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004214:	e002      	b.n	800421c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004216:	6978      	ldr	r0, [r7, #20]
 8004218:	f7fc f91a 	bl	8000450 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b084      	sub	sp, #16
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f7ff ff8f 	bl	8004154 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004236:	bf00      	nop
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800423e:	b580      	push	{r7, lr}
 8004240:	b084      	sub	sp, #16
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f022 0203 	bic.w	r2, r2, #3
 800425a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004260:	f043 0210 	orr.w	r2, r3, #16
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f7ff ff79 	bl	8004168 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004276:	bf00      	nop
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
	...

08004280 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b088      	sub	sp, #32
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	603b      	str	r3, [r7, #0]
 800428c:	4613      	mov	r3, r2
 800428e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004290:	f7fd fb44 	bl	800191c <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004298:	1a9b      	subs	r3, r3, r2
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	4413      	add	r3, r2
 800429e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80042a0:	f7fd fb3c 	bl	800191c <HAL_GetTick>
 80042a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80042a6:	4b39      	ldr	r3, [pc, #228]	@ (800438c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	015b      	lsls	r3, r3, #5
 80042ac:	0d1b      	lsrs	r3, r3, #20
 80042ae:	69fa      	ldr	r2, [r7, #28]
 80042b0:	fb02 f303 	mul.w	r3, r2, r3
 80042b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042b6:	e054      	b.n	8004362 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042be:	d050      	beq.n	8004362 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042c0:	f7fd fb2c 	bl	800191c <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	69fa      	ldr	r2, [r7, #28]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d902      	bls.n	80042d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d13d      	bne.n	8004352 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80042e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042ee:	d111      	bne.n	8004314 <SPI_WaitFlagStateUntilTimeout+0x94>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042f8:	d004      	beq.n	8004304 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004302:	d107      	bne.n	8004314 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004312:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004318:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800431c:	d10f      	bne.n	800433e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800433c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e017      	b.n	8004382 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d101      	bne.n	800435c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004358:	2300      	movs	r3, #0
 800435a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	3b01      	subs	r3, #1
 8004360:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	4013      	ands	r3, r2
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	429a      	cmp	r2, r3
 8004370:	bf0c      	ite	eq
 8004372:	2301      	moveq	r3, #1
 8004374:	2300      	movne	r3, #0
 8004376:	b2db      	uxtb	r3, r3
 8004378:	461a      	mov	r2, r3
 800437a:	79fb      	ldrb	r3, [r7, #7]
 800437c:	429a      	cmp	r2, r3
 800437e:	d19b      	bne.n	80042b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3720      	adds	r7, #32
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	20000008 	.word	0x20000008

08004390 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b08a      	sub	sp, #40	@ 0x28
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
 800439c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800439e:	2300      	movs	r3, #0
 80043a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80043a2:	f7fd fabb 	bl	800191c <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043aa:	1a9b      	subs	r3, r3, r2
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	4413      	add	r3, r2
 80043b0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80043b2:	f7fd fab3 	bl	800191c <HAL_GetTick>
 80043b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	330c      	adds	r3, #12
 80043be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80043c0:	4b3d      	ldr	r3, [pc, #244]	@ (80044b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	4613      	mov	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	00da      	lsls	r2, r3, #3
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	0d1b      	lsrs	r3, r3, #20
 80043d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d2:	fb02 f303 	mul.w	r3, r2, r3
 80043d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80043d8:	e060      	b.n	800449c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80043e0:	d107      	bne.n	80043f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d104      	bne.n	80043f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80043f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f8:	d050      	beq.n	800449c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043fa:	f7fd fa8f 	bl	800191c <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	6a3b      	ldr	r3, [r7, #32]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004406:	429a      	cmp	r2, r3
 8004408:	d902      	bls.n	8004410 <SPI_WaitFifoStateUntilTimeout+0x80>
 800440a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440c:	2b00      	cmp	r3, #0
 800440e:	d13d      	bne.n	800448c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	685a      	ldr	r2, [r3, #4]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800441e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004428:	d111      	bne.n	800444e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004432:	d004      	beq.n	800443e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800443c:	d107      	bne.n	800444e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800444c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004452:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004456:	d10f      	bne.n	8004478 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004476:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e010      	b.n	80044ae <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004492:	2300      	movs	r3, #0
 8004494:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004496:	69bb      	ldr	r3, [r7, #24]
 8004498:	3b01      	subs	r3, #1
 800449a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689a      	ldr	r2, [r3, #8]
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	4013      	ands	r3, r2
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d196      	bne.n	80043da <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3728      	adds	r7, #40	@ 0x28
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	20000008 	.word	0x20000008

080044bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af02      	add	r7, sp, #8
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80044d4:	68f8      	ldr	r0, [r7, #12]
 80044d6:	f7ff ff5b 	bl	8004390 <SPI_WaitFifoStateUntilTimeout>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d007      	beq.n	80044f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e4:	f043 0220 	orr.w	r2, r3, #32
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e027      	b.n	8004540 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2200      	movs	r2, #0
 80044f8:	2180      	movs	r1, #128	@ 0x80
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f7ff fec0 	bl	8004280 <SPI_WaitFlagStateUntilTimeout>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d007      	beq.n	8004516 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800450a:	f043 0220 	orr.w	r2, r3, #32
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e014      	b.n	8004540 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	2200      	movs	r2, #0
 800451e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f7ff ff34 	bl	8004390 <SPI_WaitFifoStateUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d007      	beq.n	800453e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004532:	f043 0220 	orr.w	r2, r3, #32
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e000      	b.n	8004540 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	4618      	mov	r0, r3
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e049      	b.n	80045ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d106      	bne.n	8004574 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fd f8b6 	bl	80016e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2202      	movs	r2, #2
 8004578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3304      	adds	r3, #4
 8004584:	4619      	mov	r1, r3
 8004586:	4610      	mov	r0, r2
 8004588:	f000 f9f6 	bl	8004978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3708      	adds	r7, #8
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
	...

080045f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b085      	sub	sp, #20
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2b01      	cmp	r3, #1
 800460a:	d001      	beq.n	8004610 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e040      	b.n	8004692 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68da      	ldr	r2, [r3, #12]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0201 	orr.w	r2, r2, #1
 8004626:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a1c      	ldr	r2, [pc, #112]	@ (80046a0 <HAL_TIM_Base_Start_IT+0xa8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d00e      	beq.n	8004650 <HAL_TIM_Base_Start_IT+0x58>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800463a:	d009      	beq.n	8004650 <HAL_TIM_Base_Start_IT+0x58>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a18      	ldr	r2, [pc, #96]	@ (80046a4 <HAL_TIM_Base_Start_IT+0xac>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_TIM_Base_Start_IT+0x58>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a17      	ldr	r2, [pc, #92]	@ (80046a8 <HAL_TIM_Base_Start_IT+0xb0>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d115      	bne.n	800467c <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689a      	ldr	r2, [r3, #8]
 8004656:	4b15      	ldr	r3, [pc, #84]	@ (80046ac <HAL_TIM_Base_Start_IT+0xb4>)
 8004658:	4013      	ands	r3, r2
 800465a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2b06      	cmp	r3, #6
 8004660:	d015      	beq.n	800468e <HAL_TIM_Base_Start_IT+0x96>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004668:	d011      	beq.n	800468e <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f042 0201 	orr.w	r2, r2, #1
 8004678:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800467a:	e008      	b.n	800468e <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f042 0201 	orr.w	r2, r2, #1
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	e000      	b.n	8004690 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800468e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	40012c00 	.word	0x40012c00
 80046a4:	40000400 	.word	0x40000400
 80046a8:	40014000 	.word	0x40014000
 80046ac:	00010007 	.word	0x00010007

080046b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68da      	ldr	r2, [r3, #12]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 0201 	bic.w	r2, r2, #1
 80046c6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6a1a      	ldr	r2, [r3, #32]
 80046ce:	f241 1311 	movw	r3, #4369	@ 0x1111
 80046d2:	4013      	ands	r3, r2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10f      	bne.n	80046f8 <HAL_TIM_Base_Stop_IT+0x48>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6a1a      	ldr	r2, [r3, #32]
 80046de:	f240 4344 	movw	r3, #1092	@ 0x444
 80046e2:	4013      	ands	r3, r2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d107      	bne.n	80046f8 <HAL_TIM_Base_Stop_IT+0x48>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 0201 	bic.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr

0800470e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b084      	sub	sp, #16
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d020      	beq.n	8004772 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d01b      	beq.n	8004772 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f06f 0202 	mvn.w	r2, #2
 8004742:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	f003 0303 	and.w	r3, r3, #3
 8004754:	2b00      	cmp	r3, #0
 8004756:	d003      	beq.n	8004760 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 f8ee 	bl	800493a <HAL_TIM_IC_CaptureCallback>
 800475e:	e005      	b.n	800476c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 f8e0 	bl	8004926 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f8f1 	bl	800494e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	f003 0304 	and.w	r3, r3, #4
 8004778:	2b00      	cmp	r3, #0
 800477a:	d020      	beq.n	80047be <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f003 0304 	and.w	r3, r3, #4
 8004782:	2b00      	cmp	r3, #0
 8004784:	d01b      	beq.n	80047be <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f06f 0204 	mvn.w	r2, #4
 800478e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2202      	movs	r2, #2
 8004794:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 f8c8 	bl	800493a <HAL_TIM_IC_CaptureCallback>
 80047aa:	e005      	b.n	80047b8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 f8ba 	bl	8004926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 f8cb 	bl	800494e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f003 0308 	and.w	r3, r3, #8
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d020      	beq.n	800480a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d01b      	beq.n	800480a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f06f 0208 	mvn.w	r2, #8
 80047da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2204      	movs	r2, #4
 80047e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	69db      	ldr	r3, [r3, #28]
 80047e8:	f003 0303 	and.w	r3, r3, #3
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d003      	beq.n	80047f8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 f8a2 	bl	800493a <HAL_TIM_IC_CaptureCallback>
 80047f6:	e005      	b.n	8004804 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f894 	bl	8004926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f8a5 	bl	800494e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	f003 0310 	and.w	r3, r3, #16
 8004810:	2b00      	cmp	r3, #0
 8004812:	d020      	beq.n	8004856 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f003 0310 	and.w	r3, r3, #16
 800481a:	2b00      	cmp	r3, #0
 800481c:	d01b      	beq.n	8004856 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f06f 0210 	mvn.w	r2, #16
 8004826:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2208      	movs	r2, #8
 800482c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69db      	ldr	r3, [r3, #28]
 8004834:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 f87c 	bl	800493a <HAL_TIM_IC_CaptureCallback>
 8004842:	e005      	b.n	8004850 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 f86e 	bl	8004926 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 f87f 	bl	800494e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00c      	beq.n	800487a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	2b00      	cmp	r3, #0
 8004868:	d007      	beq.n	800487a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f06f 0201 	mvn.w	r2, #1
 8004872:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f84c 	bl	8004912 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00c      	beq.n	800489e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800488a:	2b00      	cmp	r3, #0
 800488c:	d007      	beq.n	800489e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004896:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f969 	bl	8004b70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00c      	beq.n	80048c2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d007      	beq.n	80048c2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80048ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 f961 	bl	8004b84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00c      	beq.n	80048e6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d007      	beq.n	80048e6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80048de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 f83e 	bl	8004962 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	f003 0320 	and.w	r3, r3, #32
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00c      	beq.n	800490a <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f003 0320 	and.w	r3, r3, #32
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d007      	beq.n	800490a <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f06f 0220 	mvn.w	r2, #32
 8004902:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f929 	bl	8004b5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800490a:	bf00      	nop
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004956:	bf00      	nop
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
	...

08004978 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a38      	ldr	r2, [pc, #224]	@ (8004a6c <TIM_Base_SetConfig+0xf4>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d007      	beq.n	80049a0 <TIM_Base_SetConfig+0x28>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004996:	d003      	beq.n	80049a0 <TIM_Base_SetConfig+0x28>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a35      	ldr	r2, [pc, #212]	@ (8004a70 <TIM_Base_SetConfig+0xf8>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d108      	bne.n	80049b2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a2d      	ldr	r2, [pc, #180]	@ (8004a6c <TIM_Base_SetConfig+0xf4>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d013      	beq.n	80049e2 <TIM_Base_SetConfig+0x6a>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c0:	d00f      	beq.n	80049e2 <TIM_Base_SetConfig+0x6a>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a2a      	ldr	r2, [pc, #168]	@ (8004a70 <TIM_Base_SetConfig+0xf8>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d00b      	beq.n	80049e2 <TIM_Base_SetConfig+0x6a>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a29      	ldr	r2, [pc, #164]	@ (8004a74 <TIM_Base_SetConfig+0xfc>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d007      	beq.n	80049e2 <TIM_Base_SetConfig+0x6a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a28      	ldr	r2, [pc, #160]	@ (8004a78 <TIM_Base_SetConfig+0x100>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d003      	beq.n	80049e2 <TIM_Base_SetConfig+0x6a>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a27      	ldr	r2, [pc, #156]	@ (8004a7c <TIM_Base_SetConfig+0x104>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d108      	bne.n	80049f4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a14      	ldr	r2, [pc, #80]	@ (8004a6c <TIM_Base_SetConfig+0xf4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d00b      	beq.n	8004a38 <TIM_Base_SetConfig+0xc0>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a14      	ldr	r2, [pc, #80]	@ (8004a74 <TIM_Base_SetConfig+0xfc>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d007      	beq.n	8004a38 <TIM_Base_SetConfig+0xc0>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a13      	ldr	r2, [pc, #76]	@ (8004a78 <TIM_Base_SetConfig+0x100>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d003      	beq.n	8004a38 <TIM_Base_SetConfig+0xc0>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a12      	ldr	r2, [pc, #72]	@ (8004a7c <TIM_Base_SetConfig+0x104>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d103      	bne.n	8004a40 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	691a      	ldr	r2, [r3, #16]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d105      	bne.n	8004a5e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	f023 0201 	bic.w	r2, r3, #1
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	611a      	str	r2, [r3, #16]
  }
}
 8004a5e:	bf00      	nop
 8004a60:	3714      	adds	r7, #20
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	40012c00 	.word	0x40012c00
 8004a70:	40000400 	.word	0x40000400
 8004a74:	40014000 	.word	0x40014000
 8004a78:	40014400 	.word	0x40014400
 8004a7c:	40014800 	.word	0x40014800

08004a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d101      	bne.n	8004a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a94:	2302      	movs	r3, #2
 8004a96:	e054      	b.n	8004b42 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a24      	ldr	r2, [pc, #144]	@ (8004b50 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d108      	bne.n	8004ad4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004ac8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	68fa      	ldr	r2, [r7, #12]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ada:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a17      	ldr	r2, [pc, #92]	@ (8004b50 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d00e      	beq.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b00:	d009      	beq.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a13      	ldr	r2, [pc, #76]	@ (8004b54 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d004      	beq.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a11      	ldr	r2, [pc, #68]	@ (8004b58 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d10c      	bne.n	8004b30 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	40012c00 	.word	0x40012c00
 8004b54:	40000400 	.word	0x40000400
 8004b58:	40014000 	.word	0x40014000

08004b5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e040      	b.n	8004c2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d106      	bne.n	8004bc0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f7fc fde6 	bl	800178c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2224      	movs	r2, #36	@ 0x24
 8004bc4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0201 	bic.w	r2, r2, #1
 8004bd4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f95e 	bl	8004ea0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 f825 	bl	8004c34 <UART_SetConfig>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d101      	bne.n	8004bf4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e01b      	b.n	8004c2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	689a      	ldr	r2, [r3, #8]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f042 0201 	orr.w	r2, r2, #1
 8004c22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f9dd 	bl	8004fe4 <UART_CheckIdleState>
 8004c2a:	4603      	mov	r3, r0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3708      	adds	r7, #8
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	431a      	orrs	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	431a      	orrs	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	69db      	ldr	r3, [r3, #28]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	4b8a      	ldr	r3, [pc, #552]	@ (8004e88 <UART_SetConfig+0x254>)
 8004c60:	4013      	ands	r3, r2
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	6812      	ldr	r2, [r2, #0]
 8004c66:	6979      	ldr	r1, [r7, #20]
 8004c68:	430b      	orrs	r3, r1
 8004c6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	68da      	ldr	r2, [r3, #12]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a78      	ldr	r2, [pc, #480]	@ (8004e8c <UART_SetConfig+0x258>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d120      	bne.n	8004cf2 <UART_SetConfig+0xbe>
 8004cb0:	4b77      	ldr	r3, [pc, #476]	@ (8004e90 <UART_SetConfig+0x25c>)
 8004cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb4:	f003 0303 	and.w	r3, r3, #3
 8004cb8:	2b03      	cmp	r3, #3
 8004cba:	d817      	bhi.n	8004cec <UART_SetConfig+0xb8>
 8004cbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc4 <UART_SetConfig+0x90>)
 8004cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc2:	bf00      	nop
 8004cc4:	08004cd5 	.word	0x08004cd5
 8004cc8:	08004ce1 	.word	0x08004ce1
 8004ccc:	08004ce7 	.word	0x08004ce7
 8004cd0:	08004cdb 	.word	0x08004cdb
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	77fb      	strb	r3, [r7, #31]
 8004cd8:	e01d      	b.n	8004d16 <UART_SetConfig+0xe2>
 8004cda:	2302      	movs	r3, #2
 8004cdc:	77fb      	strb	r3, [r7, #31]
 8004cde:	e01a      	b.n	8004d16 <UART_SetConfig+0xe2>
 8004ce0:	2304      	movs	r3, #4
 8004ce2:	77fb      	strb	r3, [r7, #31]
 8004ce4:	e017      	b.n	8004d16 <UART_SetConfig+0xe2>
 8004ce6:	2308      	movs	r3, #8
 8004ce8:	77fb      	strb	r3, [r7, #31]
 8004cea:	e014      	b.n	8004d16 <UART_SetConfig+0xe2>
 8004cec:	2310      	movs	r3, #16
 8004cee:	77fb      	strb	r3, [r7, #31]
 8004cf0:	e011      	b.n	8004d16 <UART_SetConfig+0xe2>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a67      	ldr	r2, [pc, #412]	@ (8004e94 <UART_SetConfig+0x260>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d102      	bne.n	8004d02 <UART_SetConfig+0xce>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	77fb      	strb	r3, [r7, #31]
 8004d00:	e009      	b.n	8004d16 <UART_SetConfig+0xe2>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a64      	ldr	r2, [pc, #400]	@ (8004e98 <UART_SetConfig+0x264>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d102      	bne.n	8004d12 <UART_SetConfig+0xde>
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	77fb      	strb	r3, [r7, #31]
 8004d10:	e001      	b.n	8004d16 <UART_SetConfig+0xe2>
 8004d12:	2310      	movs	r3, #16
 8004d14:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	69db      	ldr	r3, [r3, #28]
 8004d1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d1e:	d15a      	bne.n	8004dd6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004d20:	7ffb      	ldrb	r3, [r7, #31]
 8004d22:	2b08      	cmp	r3, #8
 8004d24:	d827      	bhi.n	8004d76 <UART_SetConfig+0x142>
 8004d26:	a201      	add	r2, pc, #4	@ (adr r2, 8004d2c <UART_SetConfig+0xf8>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004d51 	.word	0x08004d51
 8004d30:	08004d59 	.word	0x08004d59
 8004d34:	08004d61 	.word	0x08004d61
 8004d38:	08004d77 	.word	0x08004d77
 8004d3c:	08004d67 	.word	0x08004d67
 8004d40:	08004d77 	.word	0x08004d77
 8004d44:	08004d77 	.word	0x08004d77
 8004d48:	08004d77 	.word	0x08004d77
 8004d4c:	08004d6f 	.word	0x08004d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d50:	f7fe fd90 	bl	8003874 <HAL_RCC_GetPCLK1Freq>
 8004d54:	61b8      	str	r0, [r7, #24]
        break;
 8004d56:	e013      	b.n	8004d80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d58:	f7fe fdae 	bl	80038b8 <HAL_RCC_GetPCLK2Freq>
 8004d5c:	61b8      	str	r0, [r7, #24]
        break;
 8004d5e:	e00f      	b.n	8004d80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d60:	4b4e      	ldr	r3, [pc, #312]	@ (8004e9c <UART_SetConfig+0x268>)
 8004d62:	61bb      	str	r3, [r7, #24]
        break;
 8004d64:	e00c      	b.n	8004d80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d66:	f7fe fd25 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 8004d6a:	61b8      	str	r0, [r7, #24]
        break;
 8004d6c:	e008      	b.n	8004d80 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d72:	61bb      	str	r3, [r7, #24]
        break;
 8004d74:	e004      	b.n	8004d80 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004d76:	2300      	movs	r3, #0
 8004d78:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	77bb      	strb	r3, [r7, #30]
        break;
 8004d7e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d074      	beq.n	8004e70 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	005a      	lsls	r2, r3, #1
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	085b      	lsrs	r3, r3, #1
 8004d90:	441a      	add	r2, r3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	2b0f      	cmp	r3, #15
 8004da0:	d916      	bls.n	8004dd0 <UART_SetConfig+0x19c>
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da8:	d212      	bcs.n	8004dd0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	f023 030f 	bic.w	r3, r3, #15
 8004db2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	085b      	lsrs	r3, r3, #1
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	f003 0307 	and.w	r3, r3, #7
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	89fb      	ldrh	r3, [r7, #14]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	89fa      	ldrh	r2, [r7, #14]
 8004dcc:	60da      	str	r2, [r3, #12]
 8004dce:	e04f      	b.n	8004e70 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	77bb      	strb	r3, [r7, #30]
 8004dd4:	e04c      	b.n	8004e70 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004dd6:	7ffb      	ldrb	r3, [r7, #31]
 8004dd8:	2b08      	cmp	r3, #8
 8004dda:	d828      	bhi.n	8004e2e <UART_SetConfig+0x1fa>
 8004ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8004de4 <UART_SetConfig+0x1b0>)
 8004dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de2:	bf00      	nop
 8004de4:	08004e09 	.word	0x08004e09
 8004de8:	08004e11 	.word	0x08004e11
 8004dec:	08004e19 	.word	0x08004e19
 8004df0:	08004e2f 	.word	0x08004e2f
 8004df4:	08004e1f 	.word	0x08004e1f
 8004df8:	08004e2f 	.word	0x08004e2f
 8004dfc:	08004e2f 	.word	0x08004e2f
 8004e00:	08004e2f 	.word	0x08004e2f
 8004e04:	08004e27 	.word	0x08004e27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e08:	f7fe fd34 	bl	8003874 <HAL_RCC_GetPCLK1Freq>
 8004e0c:	61b8      	str	r0, [r7, #24]
        break;
 8004e0e:	e013      	b.n	8004e38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e10:	f7fe fd52 	bl	80038b8 <HAL_RCC_GetPCLK2Freq>
 8004e14:	61b8      	str	r0, [r7, #24]
        break;
 8004e16:	e00f      	b.n	8004e38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e18:	4b20      	ldr	r3, [pc, #128]	@ (8004e9c <UART_SetConfig+0x268>)
 8004e1a:	61bb      	str	r3, [r7, #24]
        break;
 8004e1c:	e00c      	b.n	8004e38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e1e:	f7fe fcc9 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 8004e22:	61b8      	str	r0, [r7, #24]
        break;
 8004e24:	e008      	b.n	8004e38 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e2a:	61bb      	str	r3, [r7, #24]
        break;
 8004e2c:	e004      	b.n	8004e38 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	77bb      	strb	r3, [r7, #30]
        break;
 8004e36:	bf00      	nop
    }

    if (pclk != 0U)
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d018      	beq.n	8004e70 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	085a      	lsrs	r2, r3, #1
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	441a      	add	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e50:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	2b0f      	cmp	r3, #15
 8004e56:	d909      	bls.n	8004e6c <UART_SetConfig+0x238>
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e5e:	d205      	bcs.n	8004e6c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	60da      	str	r2, [r3, #12]
 8004e6a:	e001      	b.n	8004e70 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004e7c:	7fbb      	ldrb	r3, [r7, #30]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3720      	adds	r7, #32
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	efff69f3 	.word	0xefff69f3
 8004e8c:	40013800 	.word	0x40013800
 8004e90:	40021000 	.word	0x40021000
 8004e94:	40004400 	.word	0x40004400
 8004e98:	40004800 	.word	0x40004800
 8004e9c:	007a1200 	.word	0x007a1200

08004ea0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eac:	f003 0308 	and.w	r3, r3, #8
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00a      	beq.n	8004eca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00a      	beq.n	8004eec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	430a      	orrs	r2, r1
 8004eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00a      	beq.n	8004f0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f12:	f003 0304 	and.w	r3, r3, #4
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00a      	beq.n	8004f30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f34:	f003 0310 	and.w	r3, r3, #16
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d00a      	beq.n	8004f52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	f003 0320 	and.w	r3, r3, #32
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00a      	beq.n	8004f74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	430a      	orrs	r2, r1
 8004f72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d01a      	beq.n	8004fb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	430a      	orrs	r2, r1
 8004f94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f9e:	d10a      	bne.n	8004fb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00a      	beq.n	8004fd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	605a      	str	r2, [r3, #4]
  }
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b098      	sub	sp, #96	@ 0x60
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ff4:	f7fc fc92 	bl	800191c <HAL_GetTick>
 8004ff8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0308 	and.w	r3, r3, #8
 8005004:	2b08      	cmp	r3, #8
 8005006:	d12e      	bne.n	8005066 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005008:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005010:	2200      	movs	r2, #0
 8005012:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 f88c 	bl	8005134 <UART_WaitOnFlagUntilTimeout>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d021      	beq.n	8005066 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502a:	e853 3f00 	ldrex	r3, [r3]
 800502e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005036:	653b      	str	r3, [r7, #80]	@ 0x50
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	461a      	mov	r2, r3
 800503e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005040:	647b      	str	r3, [r7, #68]	@ 0x44
 8005042:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005044:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005046:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005048:	e841 2300 	strex	r3, r2, [r1]
 800504c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800504e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1e6      	bne.n	8005022 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2220      	movs	r2, #32
 8005058:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e062      	b.n	800512c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0304 	and.w	r3, r3, #4
 8005070:	2b04      	cmp	r3, #4
 8005072:	d149      	bne.n	8005108 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005074:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005078:	9300      	str	r3, [sp, #0]
 800507a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800507c:	2200      	movs	r2, #0
 800507e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f856 	bl	8005134 <UART_WaitOnFlagUntilTimeout>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d03c      	beq.n	8005108 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005096:	e853 3f00 	ldrex	r3, [r3]
 800509a:	623b      	str	r3, [r7, #32]
   return(result);
 800509c:	6a3b      	ldr	r3, [r7, #32]
 800509e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80050ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050b4:	e841 2300 	strex	r3, r2, [r1]
 80050b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1e6      	bne.n	800508e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	3308      	adds	r3, #8
 80050c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	e853 3f00 	ldrex	r3, [r3]
 80050ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f023 0301 	bic.w	r3, r3, #1
 80050d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	3308      	adds	r3, #8
 80050de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050e0:	61fa      	str	r2, [r7, #28]
 80050e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e4:	69b9      	ldr	r1, [r7, #24]
 80050e6:	69fa      	ldr	r2, [r7, #28]
 80050e8:	e841 2300 	strex	r3, r2, [r1]
 80050ec:	617b      	str	r3, [r7, #20]
   return(result);
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1e5      	bne.n	80050c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e011      	b.n	800512c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2220      	movs	r2, #32
 800510c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2220      	movs	r2, #32
 8005112:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3758      	adds	r7, #88	@ 0x58
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	603b      	str	r3, [r7, #0]
 8005140:	4613      	mov	r3, r2
 8005142:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005144:	e04f      	b.n	80051e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514c:	d04b      	beq.n	80051e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800514e:	f7fc fbe5 	bl	800191c <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	429a      	cmp	r2, r3
 800515c:	d302      	bcc.n	8005164 <UART_WaitOnFlagUntilTimeout+0x30>
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d101      	bne.n	8005168 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e04e      	b.n	8005206 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b00      	cmp	r3, #0
 8005174:	d037      	beq.n	80051e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	2b80      	cmp	r3, #128	@ 0x80
 800517a:	d034      	beq.n	80051e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b40      	cmp	r3, #64	@ 0x40
 8005180:	d031      	beq.n	80051e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f003 0308 	and.w	r3, r3, #8
 800518c:	2b08      	cmp	r3, #8
 800518e:	d110      	bne.n	80051b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2208      	movs	r2, #8
 8005196:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 f838 	bl	800520e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2208      	movs	r2, #8
 80051a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e029      	b.n	8005206 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051c0:	d111      	bne.n	80051e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80051ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 f81e 	bl	800520e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2220      	movs	r2, #32
 80051d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e00f      	b.n	8005206 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	69da      	ldr	r2, [r3, #28]
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	4013      	ands	r3, r2
 80051f0:	68ba      	ldr	r2, [r7, #8]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	bf0c      	ite	eq
 80051f6:	2301      	moveq	r3, #1
 80051f8:	2300      	movne	r3, #0
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	461a      	mov	r2, r3
 80051fe:	79fb      	ldrb	r3, [r7, #7]
 8005200:	429a      	cmp	r2, r3
 8005202:	d0a0      	beq.n	8005146 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800520e:	b480      	push	{r7}
 8005210:	b095      	sub	sp, #84	@ 0x54
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800521e:	e853 3f00 	ldrex	r3, [r3]
 8005222:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005226:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800522a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	461a      	mov	r2, r3
 8005232:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005234:	643b      	str	r3, [r7, #64]	@ 0x40
 8005236:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005238:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800523a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800523c:	e841 2300 	strex	r3, r2, [r1]
 8005240:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005244:	2b00      	cmp	r3, #0
 8005246:	d1e6      	bne.n	8005216 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	3308      	adds	r3, #8
 800524e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	e853 3f00 	ldrex	r3, [r3]
 8005256:	61fb      	str	r3, [r7, #28]
   return(result);
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	f023 0301 	bic.w	r3, r3, #1
 800525e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3308      	adds	r3, #8
 8005266:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005268:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800526a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800526e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005270:	e841 2300 	strex	r3, r2, [r1]
 8005274:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1e5      	bne.n	8005248 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005280:	2b01      	cmp	r3, #1
 8005282:	d118      	bne.n	80052b6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	e853 3f00 	ldrex	r3, [r3]
 8005290:	60bb      	str	r3, [r7, #8]
   return(result);
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f023 0310 	bic.w	r3, r3, #16
 8005298:	647b      	str	r3, [r7, #68]	@ 0x44
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	461a      	mov	r2, r3
 80052a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052a2:	61bb      	str	r3, [r7, #24]
 80052a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a6:	6979      	ldr	r1, [r7, #20]
 80052a8:	69ba      	ldr	r2, [r7, #24]
 80052aa:	e841 2300 	strex	r3, r2, [r1]
 80052ae:	613b      	str	r3, [r7, #16]
   return(result);
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1e6      	bne.n	8005284 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2220      	movs	r2, #32
 80052ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80052ca:	bf00      	nop
 80052cc:	3754      	adds	r7, #84	@ 0x54
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <memset>:
 80052d6:	4402      	add	r2, r0
 80052d8:	4603      	mov	r3, r0
 80052da:	4293      	cmp	r3, r2
 80052dc:	d100      	bne.n	80052e0 <memset+0xa>
 80052de:	4770      	bx	lr
 80052e0:	f803 1b01 	strb.w	r1, [r3], #1
 80052e4:	e7f9      	b.n	80052da <memset+0x4>
	...

080052e8 <__libc_init_array>:
 80052e8:	b570      	push	{r4, r5, r6, lr}
 80052ea:	4d0d      	ldr	r5, [pc, #52]	@ (8005320 <__libc_init_array+0x38>)
 80052ec:	4c0d      	ldr	r4, [pc, #52]	@ (8005324 <__libc_init_array+0x3c>)
 80052ee:	1b64      	subs	r4, r4, r5
 80052f0:	10a4      	asrs	r4, r4, #2
 80052f2:	2600      	movs	r6, #0
 80052f4:	42a6      	cmp	r6, r4
 80052f6:	d109      	bne.n	800530c <__libc_init_array+0x24>
 80052f8:	4d0b      	ldr	r5, [pc, #44]	@ (8005328 <__libc_init_array+0x40>)
 80052fa:	4c0c      	ldr	r4, [pc, #48]	@ (800532c <__libc_init_array+0x44>)
 80052fc:	f000 f818 	bl	8005330 <_init>
 8005300:	1b64      	subs	r4, r4, r5
 8005302:	10a4      	asrs	r4, r4, #2
 8005304:	2600      	movs	r6, #0
 8005306:	42a6      	cmp	r6, r4
 8005308:	d105      	bne.n	8005316 <__libc_init_array+0x2e>
 800530a:	bd70      	pop	{r4, r5, r6, pc}
 800530c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005310:	4798      	blx	r3
 8005312:	3601      	adds	r6, #1
 8005314:	e7ee      	b.n	80052f4 <__libc_init_array+0xc>
 8005316:	f855 3b04 	ldr.w	r3, [r5], #4
 800531a:	4798      	blx	r3
 800531c:	3601      	adds	r6, #1
 800531e:	e7f2      	b.n	8005306 <__libc_init_array+0x1e>
 8005320:	08006504 	.word	0x08006504
 8005324:	08006504 	.word	0x08006504
 8005328:	08006504 	.word	0x08006504
 800532c:	08006508 	.word	0x08006508

08005330 <_init>:
 8005330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005332:	bf00      	nop
 8005334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005336:	bc08      	pop	{r3}
 8005338:	469e      	mov	lr, r3
 800533a:	4770      	bx	lr

0800533c <_fini>:
 800533c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800533e:	bf00      	nop
 8005340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005342:	bc08      	pop	{r3}
 8005344:	469e      	mov	lr, r3
 8005346:	4770      	bx	lr
