/* Generated by Yosys livehd+0.9+ */

module hier_tuple_nested_if6(sum);
  wire [2:0] lg_0;
  output [2:0] sum;
  assign lg_0 = 3'h3;
  assign sum = lg_0;
endmodule
