module frmt1(a,b,c);
    input a;
    input wire b;
    output reg c;
endmodule 

input a,b,c, output e,f 

module frmt2(input a,
            input wire b,
            output reg c
            );
endmodule

module frmt3(input a,input wire b,output reg c);

endmodule

module frmt4(input a, output reg f,
input wire b,d,
output reg c);

endmodule

module frmt5(input a, output reg f,y,
input wire b,d,
output reg c);

endmodule

module frmt5(input a, output reg f,y);
input wire b,d,
inout clk;output reg name1,name2;
reg [7:0] b,d,name2,
output reg c);

endmodule