<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="ram_2port_151/sim/RAM_dct_vecRot_ram_2port_151_byb7zvy.v"
   type="VERILOG"
   library="RAM_dct_vecRot_ram_2port_151" />
 <file
   path="sim/RAM_dct_vecRot.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="RAM_dct_vecRot" />
 <deviceFamily name="arria10" />
</simPackage>
