--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cron_basq_PI.twx cron_basq_PI.ncd -o cron_basq_PI.twr
cron_basq_PI.pcf -ucf cron_basq.ucf

Design file:              cron_basq_PI.ncd
Physical constraint file: cron_basq_PI.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
carga        |    2.283(F)|   -0.528(F)|clock_BUFGP       |   0.000|
min<0>       |    0.357(F)|    0.974(F)|clock_BUFGP       |   0.000|
min<1>       |    0.554(F)|    0.848(F)|clock_BUFGP       |   0.000|
min<2>       |    0.928(F)|    0.516(F)|clock_BUFGP       |   0.000|
min<3>       |    0.513(F)|    0.848(F)|clock_BUFGP       |   0.000|
para_continua|    1.016(F)|    0.461(F)|clock_BUFGP       |   0.000|
qua<0>       |    1.294(F)|    0.209(F)|clock_BUFGP       |   0.000|
qua<1>       |    1.873(F)|   -0.254(F)|clock_BUFGP       |   0.000|
seg<0>       |    2.144(F)|    0.869(F)|clock_BUFGP       |   0.000|
seg<1>       |    0.774(F)|    1.075(F)|clock_BUFGP       |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
minutos<0>  |    8.338(F)|clock_BUFGP       |   0.000|
minutos<1>  |    8.315(F)|clock_BUFGP       |   0.000|
minutos<2>  |    7.943(F)|clock_BUFGP       |   0.000|
minutos<3>  |    7.897(F)|clock_BUFGP       |   0.000|
quarto<0>   |   11.069(F)|clock_BUFGP       |   0.000|
quarto<1>   |   10.105(F)|clock_BUFGP       |   0.000|
quarto<2>   |   12.607(F)|clock_BUFGP       |   0.000|
quarto<3>   |   12.071(F)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    7.149|         |    2.577|    6.895|
reset          |    4.928|    4.928|    3.642|    4.271|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |         |    4.380|
reset          |         |         |    1.486|    1.486|
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 11 02:54:49 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



