v 4
file . "fa_tb.vhdl" "5cce00b07051ab1114c0e2f8c34de3275300225f" "20240210162400.989":
  entity full_adder_tb at 1( 0) + 0 on 15;
  architecture behavioral of full_adder_tb at 7( 88) + 0 on 16;
file . "fm.vhdl" "d1e68f1c8dc398ef5b2122196ccb79c9de889e02" "20240210162348.829":
  entity full_adder at 1( 0) + 0 on 13;
  architecture behavioral of full_adder at 11( 169) + 0 on 14;
