$comment
	File created using the following command:
		vcd file TP2_EV21.msim.vcd -direction
$end
$date
	Sun May 30 20:17:12 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module TP2_EV21_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 11 " DATA_ADDR_IN [10:0] $end
$var reg 33 # UIROM [32:0] $end
$var wire 1 $ ALU [3] $end
$var wire 1 % ALU [2] $end
$var wire 1 & ALU [1] $end
$var wire 1 ' ALU [0] $end
$var wire 1 ( BRANCH_UPDATE $end
$var wire 1 ) C [5] $end
$var wire 1 * C [4] $end
$var wire 1 + C [3] $end
$var wire 1 , C [2] $end
$var wire 1 - C [1] $end
$var wire 1 . C [0] $end
$var wire 1 / DATA_ADD_OUT [10] $end
$var wire 1 0 DATA_ADD_OUT [9] $end
$var wire 1 1 DATA_ADD_OUT [8] $end
$var wire 1 2 DATA_ADD_OUT [7] $end
$var wire 1 3 DATA_ADD_OUT [6] $end
$var wire 1 4 DATA_ADD_OUT [5] $end
$var wire 1 5 DATA_ADD_OUT [4] $end
$var wire 1 6 DATA_ADD_OUT [3] $end
$var wire 1 7 DATA_ADD_OUT [2] $end
$var wire 1 8 DATA_ADD_OUT [1] $end
$var wire 1 9 DATA_ADD_OUT [0] $end
$var wire 1 : KMX $end
$var wire 1 ; M [1] $end
$var wire 1 < M [0] $end
$var wire 1 = SH [1] $end
$var wire 1 > SH [0] $end
$var wire 1 ? T [6] $end
$var wire 1 @ T [5] $end
$var wire 1 A T [4] $end
$var wire 1 B T [3] $end
$var wire 1 C T [2] $end
$var wire 1 D T [1] $end
$var wire 1 E T [0] $end

$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L UIROM[23]~input_o $end
$var wire 1 M UIROM[22]~input_o $end
$var wire 1 N UIROM[21]~input_o $end
$var wire 1 O UIROM[20]~input_o $end
$var wire 1 P UIROM[19]~input_o $end
$var wire 1 Q UIROM[18]~input_o $end
$var wire 1 R BRANCH_UPDATE~output_o $end
$var wire 1 S KMX~output_o $end
$var wire 1 T ALU[3]~output_o $end
$var wire 1 U ALU[2]~output_o $end
$var wire 1 V ALU[1]~output_o $end
$var wire 1 W ALU[0]~output_o $end
$var wire 1 X C[5]~output_o $end
$var wire 1 Y C[4]~output_o $end
$var wire 1 Z C[3]~output_o $end
$var wire 1 [ C[2]~output_o $end
$var wire 1 \ C[1]~output_o $end
$var wire 1 ] C[0]~output_o $end
$var wire 1 ^ DATA_ADD_OUT[10]~output_o $end
$var wire 1 _ DATA_ADD_OUT[9]~output_o $end
$var wire 1 ` DATA_ADD_OUT[8]~output_o $end
$var wire 1 a DATA_ADD_OUT[7]~output_o $end
$var wire 1 b DATA_ADD_OUT[6]~output_o $end
$var wire 1 c DATA_ADD_OUT[5]~output_o $end
$var wire 1 d DATA_ADD_OUT[4]~output_o $end
$var wire 1 e DATA_ADD_OUT[3]~output_o $end
$var wire 1 f DATA_ADD_OUT[2]~output_o $end
$var wire 1 g DATA_ADD_OUT[1]~output_o $end
$var wire 1 h DATA_ADD_OUT[0]~output_o $end
$var wire 1 i M[1]~output_o $end
$var wire 1 j M[0]~output_o $end
$var wire 1 k SH[1]~output_o $end
$var wire 1 l SH[0]~output_o $end
$var wire 1 m T[6]~output_o $end
$var wire 1 n T[5]~output_o $end
$var wire 1 o T[4]~output_o $end
$var wire 1 p T[3]~output_o $end
$var wire 1 q T[2]~output_o $end
$var wire 1 r T[1]~output_o $end
$var wire 1 s T[0]~output_o $end
$var wire 1 t CLK~input_o $end
$var wire 1 u CLK~inputclkctrl_outclk $end
$var wire 1 v UIROM[6]~input_o $end
$var wire 1 w TEST_PIPELINE|inst2|T[1]~feeder_combout $end
$var wire 1 x UIROM[13]~input_o $end
$var wire 1 y TEST_PIPELINE|inst2|C[1]~feeder_combout $end
$var wire 1 z UIROM[0]~input_o $end
$var wire 1 { TEST_PIPELINE|inst2|A[0]~feeder_combout $end
$var wire 1 | UIROM[12]~input_o $end
$var wire 1 } TEST_PIPELINE|inst2|C[0]~feeder_combout $end
$var wire 1 ~ UIROM[1]~input_o $end
$var wire 1 !! TEST_PIPELINE|inst2|A[1]~feeder_combout $end
$var wire 1 "! TEST_PIPELINE|inst3|C_out[1]~feeder_combout $end
$var wire 1 #! TEST_PIPELINE|inst|always0~7_combout $end
$var wire 1 $! UIROM[16]~input_o $end
$var wire 1 %! TEST_PIPELINE|inst6|C3~4_combout $end
$var wire 1 &! TEST_PIPELINE|inst3|C_out[4]~feeder_combout $end
$var wire 1 '! UIROM[7]~input_o $end
$var wire 1 (! TEST_PIPELINE|inst2|T[2]~feeder_combout $end
$var wire 1 )! UIROM[8]~input_o $end
$var wire 1 *! TEST_PIPELINE|inst2|T[3]~feeder_combout $end
$var wire 1 +! TEST_PIPELINE|inst6|T3~5_combout $end
$var wire 1 ,! UIROM[4]~input_o $end
$var wire 1 -! TEST_PIPELINE|inst|always0~9_combout $end
$var wire 1 .! UIROM[10]~input_o $end
$var wire 1 /! TEST_PIPELINE|inst2|T[5]~feeder_combout $end
$var wire 1 0! TEST_PIPELINE|inst6|T3~6_combout $end
$var wire 1 1! UIROM[9]~input_o $end
$var wire 1 2! TEST_PIPELINE|inst3|T_out[5]~feeder_combout $end
$var wire 1 3! TEST_PIPELINE|inst4|T_out[5]~feeder_combout $end
$var wire 1 4! TEST_PIPELINE|inst|HOLD~2_combout $end
$var wire 1 5! UIROM[2]~input_o $end
$var wire 1 6! UIROM[15]~input_o $end
$var wire 1 7! TEST_PIPELINE|inst2|C[3]~feeder_combout $end
$var wire 1 8! TEST_PIPELINE|inst6|C3~2_combout $end
$var wire 1 9! TEST_PIPELINE|inst3|C_out[3]~feeder_combout $end
$var wire 1 :! UIROM[14]~input_o $end
$var wire 1 ;! TEST_PIPELINE|inst6|C3~3_combout $end
$var wire 1 <! UIROM[3]~input_o $end
$var wire 1 =! TEST_PIPELINE|inst|always0~8_combout $end
$var wire 1 >! TEST_PIPELINE|inst|HOLD~3_combout $end
$var wire 1 ?! TEST_PIPELINE|inst6|C3~1_combout $end
$var wire 1 @! TEST_PIPELINE|inst4|C_out[0]~feeder_combout $end
$var wire 1 A! TEST_PIPELINE|inst|always0~3_combout $end
$var wire 1 B! TEST_PIPELINE|inst4|C_out[4]~feeder_combout $end
$var wire 1 C! TEST_PIPELINE|inst|always0~5_combout $end
$var wire 1 D! TEST_PIPELINE|inst4|C_out[3]~feeder_combout $end
$var wire 1 E! TEST_PIPELINE|inst|always0~4_combout $end
$var wire 1 F! TEST_PIPELINE|inst|always0~6_combout $end
$var wire 1 G! TEST_PIPELINE|inst6|C3~0_combout $end
$var wire 1 H! TEST_PIPELINE|inst|always0~0_combout $end
$var wire 1 I! UIROM[5]~input_o $end
$var wire 1 J! TEST_PIPELINE|inst4|T_out[1]~feeder_combout $end
$var wire 1 K! TEST_PIPELINE|inst|HOLD~0_combout $end
$var wire 1 L! TEST_PIPELINE|inst|always0~2_combout $end
$var wire 1 M! TEST_PIPELINE|inst|always0~1_combout $end
$var wire 1 N! TEST_PIPELINE|inst|HOLD~1_combout $end
$var wire 1 O! TEST_PIPELINE|inst6|T3~2_combout $end
$var wire 1 P! TEST_PIPELINE|inst6|T3~0_combout $end
$var wire 1 Q! TEST_PIPELINE|inst3|T_out[0]~feeder_combout $end
$var wire 1 R! TEST_PIPELINE|inst6|T3~3_combout $end
$var wire 1 S! TEST_PIPELINE|inst6|T3~1_combout $end
$var wire 1 T! TEST_PIPELINE|inst3|T_out[4]~feeder_combout $end
$var wire 1 U! TEST_PIPELINE|inst|branch_update~0_combout $end
$var wire 1 V! UIROM[11]~input_o $end
$var wire 1 W! TEST_PIPELINE|inst2|T[6]~feeder_combout $end
$var wire 1 X! TEST_PIPELINE|inst6|T3~4_combout $end
$var wire 1 Y! TEST_PIPELINE|inst|branch_update~1_combout $end
$var wire 1 Z! UIROM[26]~input_o $end
$var wire 1 [! TEST_PIPELINE|inst2|KMx~feeder_combout $end
$var wire 1 \! TEST_PIPELINE|inst2|KMx~q $end
$var wire 1 ]! UIROM[32]~input_o $end
$var wire 1 ^! TEST_PIPELINE|inst6|ALU_out~0_combout $end
$var wire 1 _! TEST_PIPELINE|inst3|ALU_out[3]~feeder_combout $end
$var wire 1 `! UIROM[31]~input_o $end
$var wire 1 a! TEST_PIPELINE|inst2|alu[2]~feeder_combout $end
$var wire 1 b! TEST_PIPELINE|inst6|ALU_out~1_combout $end
$var wire 1 c! TEST_PIPELINE|inst3|ALU_out[2]~feeder_combout $end
$var wire 1 d! UIROM[30]~input_o $end
$var wire 1 e! TEST_PIPELINE|inst6|ALU_out~2_combout $end
$var wire 1 f! TEST_PIPELINE|inst3|ALU_out[1]~feeder_combout $end
$var wire 1 g! UIROM[29]~input_o $end
$var wire 1 h! TEST_PIPELINE|inst6|ALU_out~3_combout $end
$var wire 1 i! TEST_PIPELINE|inst3|ALU_out[0]~feeder_combout $end
$var wire 1 j! UIROM[17]~input_o $end
$var wire 1 k! TEST_PIPELINE|inst2|C[5]~feeder_combout $end
$var wire 1 l! TEST_PIPELINE|inst6|C3~5_combout $end
$var wire 1 m! TEST_PIPELINE|inst3|C_out[5]~feeder_combout $end
$var wire 1 n! TEST_PIPELINE|inst4|C_out[5]~feeder_combout $end
$var wire 1 o! DATA_ADDR_IN[10]~input_o $end
$var wire 1 p! TEST_PIPELINE|inst2|data_address_out[10]~feeder_combout $end
$var wire 1 q! DATA_ADDR_IN[9]~input_o $end
$var wire 1 r! TEST_PIPELINE|inst2|data_address_out[9]~feeder_combout $end
$var wire 1 s! DATA_ADDR_IN[8]~input_o $end
$var wire 1 t! TEST_PIPELINE|inst2|data_address_out[8]~feeder_combout $end
$var wire 1 u! DATA_ADDR_IN[7]~input_o $end
$var wire 1 v! DATA_ADDR_IN[6]~input_o $end
$var wire 1 w! TEST_PIPELINE|inst2|data_address_out[6]~feeder_combout $end
$var wire 1 x! DATA_ADDR_IN[5]~input_o $end
$var wire 1 y! TEST_PIPELINE|inst2|data_address_out[5]~feeder_combout $end
$var wire 1 z! DATA_ADDR_IN[4]~input_o $end
$var wire 1 {! TEST_PIPELINE|inst2|data_address_out[4]~feeder_combout $end
$var wire 1 |! DATA_ADDR_IN[3]~input_o $end
$var wire 1 }! TEST_PIPELINE|inst2|data_address_out[3]~feeder_combout $end
$var wire 1 ~! DATA_ADDR_IN[2]~input_o $end
$var wire 1 !" TEST_PIPELINE|inst2|data_address_out[2]~feeder_combout $end
$var wire 1 "" DATA_ADDR_IN[1]~input_o $end
$var wire 1 #" TEST_PIPELINE|inst2|data_address_out[1]~feeder_combout $end
$var wire 1 $" DATA_ADDR_IN[0]~input_o $end
$var wire 1 %" TEST_PIPELINE|inst2|data_address_out[0]~feeder_combout $end
$var wire 1 &" UIROM[25]~input_o $end
$var wire 1 '" TEST_PIPELINE|inst2|M[1]~feeder_combout $end
$var wire 1 (" TEST_PIPELINE|inst6|M3~0_combout $end
$var wire 1 )" UIROM[24]~input_o $end
$var wire 1 *" TEST_PIPELINE|inst2|M[0]~feeder_combout $end
$var wire 1 +" TEST_PIPELINE|inst6|M3~1_combout $end
$var wire 1 ," UIROM[28]~input_o $end
$var wire 1 -" TEST_PIPELINE|inst2|shifter[1]~feeder_combout $end
$var wire 1 ." TEST_PIPELINE|inst6|SH_out~0_combout $end
$var wire 1 /" TEST_PIPELINE|inst3|SH_out[1]~feeder_combout $end
$var wire 1 0" UIROM[27]~input_o $end
$var wire 1 1" TEST_PIPELINE|inst2|shifter[0]~feeder_combout $end
$var wire 1 2" TEST_PIPELINE|inst6|SH_out~1_combout $end
$var wire 1 3" TEST_PIPELINE|inst3|SH_out[0]~feeder_combout $end
$var wire 1 4" TEST_PIPELINE|inst4|T_out[6]~feeder_combout $end
$var wire 1 5" TEST_PIPELINE|inst4|T_out[4]~feeder_combout $end
$var wire 1 6" TEST_PIPELINE|inst4|T_out[2]~feeder_combout $end
$var wire 1 7" TEST_PIPELINE|inst4|T_out[0]~feeder_combout $end
$var wire 1 8" TEST_PIPELINE|inst6|T3 [6] $end
$var wire 1 9" TEST_PIPELINE|inst6|T3 [5] $end
$var wire 1 :" TEST_PIPELINE|inst6|T3 [4] $end
$var wire 1 ;" TEST_PIPELINE|inst6|T3 [3] $end
$var wire 1 <" TEST_PIPELINE|inst6|T3 [2] $end
$var wire 1 =" TEST_PIPELINE|inst6|T3 [1] $end
$var wire 1 >" TEST_PIPELINE|inst6|T3 [0] $end
$var wire 1 ?" TEST_PIPELINE|inst3|T_out [6] $end
$var wire 1 @" TEST_PIPELINE|inst3|T_out [5] $end
$var wire 1 A" TEST_PIPELINE|inst3|T_out [4] $end
$var wire 1 B" TEST_PIPELINE|inst3|T_out [3] $end
$var wire 1 C" TEST_PIPELINE|inst3|T_out [2] $end
$var wire 1 D" TEST_PIPELINE|inst3|T_out [1] $end
$var wire 1 E" TEST_PIPELINE|inst3|T_out [0] $end
$var wire 1 F" TEST_PIPELINE|inst3|ALU_out [3] $end
$var wire 1 G" TEST_PIPELINE|inst3|ALU_out [2] $end
$var wire 1 H" TEST_PIPELINE|inst3|ALU_out [1] $end
$var wire 1 I" TEST_PIPELINE|inst3|ALU_out [0] $end
$var wire 1 J" TEST_PIPELINE|inst6|M3 [1] $end
$var wire 1 K" TEST_PIPELINE|inst6|M3 [0] $end
$var wire 1 L" TEST_PIPELINE|inst2|data_address_out [10] $end
$var wire 1 M" TEST_PIPELINE|inst2|data_address_out [9] $end
$var wire 1 N" TEST_PIPELINE|inst2|data_address_out [8] $end
$var wire 1 O" TEST_PIPELINE|inst2|data_address_out [7] $end
$var wire 1 P" TEST_PIPELINE|inst2|data_address_out [6] $end
$var wire 1 Q" TEST_PIPELINE|inst2|data_address_out [5] $end
$var wire 1 R" TEST_PIPELINE|inst2|data_address_out [4] $end
$var wire 1 S" TEST_PIPELINE|inst2|data_address_out [3] $end
$var wire 1 T" TEST_PIPELINE|inst2|data_address_out [2] $end
$var wire 1 U" TEST_PIPELINE|inst2|data_address_out [1] $end
$var wire 1 V" TEST_PIPELINE|inst2|data_address_out [0] $end
$var wire 1 W" TEST_PIPELINE|inst4|C_out [5] $end
$var wire 1 X" TEST_PIPELINE|inst4|C_out [4] $end
$var wire 1 Y" TEST_PIPELINE|inst4|C_out [3] $end
$var wire 1 Z" TEST_PIPELINE|inst4|C_out [2] $end
$var wire 1 [" TEST_PIPELINE|inst4|C_out [1] $end
$var wire 1 \" TEST_PIPELINE|inst4|C_out [0] $end
$var wire 1 ]" TEST_PIPELINE|inst4|T_out [6] $end
$var wire 1 ^" TEST_PIPELINE|inst4|T_out [5] $end
$var wire 1 _" TEST_PIPELINE|inst4|T_out [4] $end
$var wire 1 `" TEST_PIPELINE|inst4|T_out [3] $end
$var wire 1 a" TEST_PIPELINE|inst4|T_out [2] $end
$var wire 1 b" TEST_PIPELINE|inst4|T_out [1] $end
$var wire 1 c" TEST_PIPELINE|inst4|T_out [0] $end
$var wire 1 d" TEST_PIPELINE|inst3|SH_out [1] $end
$var wire 1 e" TEST_PIPELINE|inst3|SH_out [0] $end
$var wire 1 f" TEST_PIPELINE|inst6|ALU_out [3] $end
$var wire 1 g" TEST_PIPELINE|inst6|ALU_out [2] $end
$var wire 1 h" TEST_PIPELINE|inst6|ALU_out [1] $end
$var wire 1 i" TEST_PIPELINE|inst6|ALU_out [0] $end
$var wire 1 j" TEST_PIPELINE|inst3|C_out [5] $end
$var wire 1 k" TEST_PIPELINE|inst3|C_out [4] $end
$var wire 1 l" TEST_PIPELINE|inst3|C_out [3] $end
$var wire 1 m" TEST_PIPELINE|inst3|C_out [2] $end
$var wire 1 n" TEST_PIPELINE|inst3|C_out [1] $end
$var wire 1 o" TEST_PIPELINE|inst3|C_out [0] $end
$var wire 1 p" TEST_PIPELINE|inst2|M [1] $end
$var wire 1 q" TEST_PIPELINE|inst2|M [0] $end
$var wire 1 r" TEST_PIPELINE|inst2|T [6] $end
$var wire 1 s" TEST_PIPELINE|inst2|T [5] $end
$var wire 1 t" TEST_PIPELINE|inst2|T [4] $end
$var wire 1 u" TEST_PIPELINE|inst2|T [3] $end
$var wire 1 v" TEST_PIPELINE|inst2|T [2] $end
$var wire 1 w" TEST_PIPELINE|inst2|T [1] $end
$var wire 1 x" TEST_PIPELINE|inst2|T [0] $end
$var wire 1 y" TEST_PIPELINE|inst2|A [4] $end
$var wire 1 z" TEST_PIPELINE|inst2|A [3] $end
$var wire 1 {" TEST_PIPELINE|inst2|A [2] $end
$var wire 1 |" TEST_PIPELINE|inst2|A [1] $end
$var wire 1 }" TEST_PIPELINE|inst2|A [0] $end
$var wire 1 ~" TEST_PIPELINE|inst6|C3 [5] $end
$var wire 1 !# TEST_PIPELINE|inst6|C3 [4] $end
$var wire 1 "# TEST_PIPELINE|inst6|C3 [3] $end
$var wire 1 ## TEST_PIPELINE|inst6|C3 [2] $end
$var wire 1 $# TEST_PIPELINE|inst6|C3 [1] $end
$var wire 1 %# TEST_PIPELINE|inst6|C3 [0] $end
$var wire 1 &# TEST_PIPELINE|inst6|SH_out [1] $end
$var wire 1 '# TEST_PIPELINE|inst6|SH_out [0] $end
$var wire 1 (# TEST_PIPELINE|inst2|alu [3] $end
$var wire 1 )# TEST_PIPELINE|inst2|alu [2] $end
$var wire 1 *# TEST_PIPELINE|inst2|alu [1] $end
$var wire 1 +# TEST_PIPELINE|inst2|alu [0] $end
$var wire 1 ,# TEST_PIPELINE|inst2|C [5] $end
$var wire 1 -# TEST_PIPELINE|inst2|C [4] $end
$var wire 1 .# TEST_PIPELINE|inst2|C [3] $end
$var wire 1 /# TEST_PIPELINE|inst2|C [2] $end
$var wire 1 0# TEST_PIPELINE|inst2|C [1] $end
$var wire 1 1# TEST_PIPELINE|inst2|C [0] $end
$var wire 1 2# TEST_PIPELINE|inst2|shifter [1] $end
$var wire 1 3# TEST_PIPELINE|inst2|shifter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10101010101 "
b0 #
0'
0&
0%
0$
0(
0.
0-
0,
0+
0*
0)
09
08
07
06
05
04
03
02
01
00
0/
0:
0<
0;
0>
0=
0E
0D
0C
0B
0A
0@
0?
0F
1G
xH
1I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
1E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
1p!
0q!
0r!
1s!
1t!
0u!
1v!
1w!
0x!
0y!
1z!
1{!
0|!
0}!
1~!
1!"
0""
0#"
1$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
0>"
0="
0<"
0;"
0:"
09"
08"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0I"
0H"
0G"
0F"
0K"
0J"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0\"
0["
0Z"
0Y"
0X"
0W"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0e"
0d"
0i"
0h"
0g"
0f"
0o"
0n"
0m"
0l"
0k"
0j"
0q"
0p"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0}"
0|"
0{"
0z"
0y"
0%#
0$#
0##
0"#
0!#
0~"
0'#
0&#
0+#
0*#
0)#
0(#
01#
00#
0/#
0.#
0-#
0,#
03#
02#
$end
#100000
1!
1t
1u
1V"
1T"
1R"
1P"
1N"
1L"
1^
1`
1b
1d
1f
1h
19
17
15
13
11
1/
#110000
b100000000000000000000000000 #
b100000000100000000000000000 #
b100000000100010000000000000 #
b100000000100010000001000000 #
1v
1x
1j!
1Z!
1w
1y
1k!
1[!
#200000
0!
0t
0u
#300000
1!
1t
1u
1,#
10#
1w"
1\!
1S
1:
1l!
1G!
1O!
#320000
b100000000100010000101000000 #
b100000000100010000111000000 #
b100010000111000000 #
b10000111000000 #
b111000000 #
b110000000 #
0v
1'!
1)!
0x
0j!
0Z!
0w
1(!
1*!
0y
0k!
0[!
#400000
0!
0t
0u
#500000
1!
1t
1u
1~"
0,#
1="
1$#
1u"
1v"
00#
0w"
0\!
0S
0H!
0:
1m!
0l!
1"!
1+!
1R!
0G!
0O!
#510000
b10000000 #
b0 #
b100000000000000000000000000 #
b100000000100000000000000000 #
b100000000100010000000000000 #
b100000000100010000001000000 #
1v
0'!
0)!
1x
1j!
1Z!
1w
0(!
0*!
1y
1k!
1[!
#600000
0!
0t
0u
#700000
1!
1t
1u
1j"
0~"
1,#
1<"
1D"
0="
0$#
1;"
0u"
0v"
1n"
10#
1w"
1\!
1S
1H!
0#!
1:
1n!
0m!
1l!
1J!
0"!
0+!
0R!
1G!
1O!
#710000
b10000100000000100010000001000000 #
b10100100000000100010000001000000 #
b10100100100000100010000001000000 #
b10100100100010100010000001000000 #
b10100100100010100010010001000000 #
b10100100100010100010011001000000 #
b10100100100010100010011001100000 #
1I!
11!
1.!
1P
1L
1g!
1`!
1/!
1a!
#800000
0!
0t
0u
#900000
1!
1t
1u
0j"
1~"
1+#
1)#
1C"
0<"
0D"
1="
1x"
1$#
1t"
1s"
1B"
0;"
0n"
1W"
1b"
1["
1\
1r
1X
1K!
0H!
1#!
0A!
1)
1D
1-
0n!
1m!
1h!
1b!
16"
0J!
1P!
1"!
1S!
10!
1N!
1e!
1^!
0S!
0P!
0O!
1?!
00!
#910000
b10100000100010100010011001100000 #
b10100000100010000010011001100000 #
b10100000100010000000011001100000 #
b10100000100010000000011000100000 #
b100000100010000000011000100000 #
b100010000000011000100000 #
b10000000011000100000 #
b11000100000 #
b1000100000 #
b100000 #
b0 #
0I!
0v
01!
0.!
0x
0j!
0P
0L
0Z!
0g!
0`!
0w
0/!
0y
0k!
0[!
0a!
#1000000
0!
0t
0u
#1100000
1!
1t
1u
1j"
0,#
1i"
0+#
1h"
1g"
0)#
1f"
0C"
1D"
0="
0x"
1%#
0t"
0s"
0B"
1n"
00#
0w"
1a"
0W"
0\!
0b"
1`"
0["
0\
1p
0r
0S
0X
1q
0K!
0#!
1A!
1C
0)
0:
0D
1B
0-
1n!
1i!
1f!
1c!
1_!
06"
1J!
0N!
0l!
0h!
0e!
0b!
0^!
0G!
0?!
#1200000
0!
0t
0u
#1300000
1!
1t
1u
0~"
0i"
0h"
0g"
0f"
0D"
0$#
1o"
0%#
0a"
1W"
1I"
1H"
1G"
1F"
1b"
0`"
1["
1\
0p
1r
1T
1U
1V
1W
1X
0q
1H!
0A!
0C
1)
1'
1&
1%
1$
1D
0B
1-
0m!
0i!
0f!
0c!
0_!
0J!
0"!
1@!
#1400000
0!
0t
0u
#1500000
1!
1t
1u
0j"
0o"
0n"
0I"
0H"
0G"
0F"
0b"
1\"
1]
0r
0T
0U
0V
0W
1#!
0'
0&
0%
0$
0D
1.
0n!
0@!
#1600000
0!
0t
0u
#1700000
1!
1t
1u
0W"
0["
0\"
0]
0\
0X
1A!
0)
0-
0.
#1800000
0!
0t
0u
#1900000
1!
1t
1u
#2000000
0!
0t
0u
#2100000
1!
1t
1u
#2200000
0!
0t
0u
#2300000
1!
1t
1u
#2400000
0!
0t
0u
#2500000
1!
1t
1u
#2600000
0!
0t
0u
#2700000
1!
1t
1u
#2800000
0!
0t
0u
#2900000
1!
1t
1u
#3000000
0!
0t
0u
#3100000
1!
1t
1u
#3200000
0!
0t
0u
#3300000
1!
1t
1u
#3400000
0!
0t
0u
#3500000
1!
1t
1u
#3600000
0!
0t
0u
#3700000
1!
1t
1u
#3800000
0!
0t
0u
#3900000
1!
1t
1u
#4000000
0!
0t
0u
#4100000
1!
1t
1u
#4200000
0!
0t
0u
#4300000
1!
1t
1u
#4400000
0!
0t
0u
#4500000
1!
1t
1u
#4600000
0!
0t
0u
#4700000
1!
1t
1u
#4800000
0!
0t
0u
#4900000
1!
1t
1u
#5000000
0!
0t
0u
#5100000
1!
1t
1u
#5200000
0!
0t
0u
#5300000
1!
1t
1u
#5400000
0!
0t
0u
#5500000
1!
1t
1u
#5600000
0!
0t
0u
#5700000
1!
1t
1u
#5800000
0!
0t
0u
#5900000
1!
1t
1u
#6000000
0!
0t
0u
#6100000
1!
1t
1u
#6200000
0!
0t
0u
#6300000
1!
1t
1u
#6400000
0!
0t
0u
#6500000
1!
1t
1u
#6600000
0!
0t
0u
#6700000
1!
1t
1u
#6800000
0!
0t
0u
#6900000
1!
1t
1u
#7000000
0!
0t
0u
#7100000
1!
1t
1u
#7200000
0!
0t
0u
#7300000
1!
1t
1u
#7400000
0!
0t
0u
#7500000
1!
1t
1u
#7600000
0!
0t
0u
#7700000
1!
1t
1u
#7800000
0!
0t
0u
#7900000
1!
1t
1u
#8000000
0!
0t
0u
#8100000
1!
1t
1u
#8200000
0!
0t
0u
#8300000
1!
1t
1u
#8400000
0!
0t
0u
#8500000
1!
1t
1u
#8600000
0!
0t
0u
#8700000
1!
1t
1u
#8800000
0!
0t
0u
#8900000
1!
1t
1u
#9000000
0!
0t
0u
#9100000
1!
1t
1u
#9200000
0!
0t
0u
#9300000
1!
1t
1u
#9400000
0!
0t
0u
#9500000
1!
1t
1u
#9600000
0!
0t
0u
#9700000
1!
1t
1u
#9800000
0!
0t
0u
#9900000
1!
1t
1u
#10000000
