{"Markus Hegland": [0, ["Algorithms for Block Bidiagonal Systems on Vector and Parallel Computers", ["Markus Hegland", "Michael R. Osborne"], "https://doi.org/10.1145/277830.277835", "ics", 1998], ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "Michael R. Osborne": [0, ["Algorithms for Block Bidiagonal Systems on Vector and Parallel Computers", ["Markus Hegland", "Michael R. Osborne"], "https://doi.org/10.1145/277830.277835", "ics", 1998], ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "Peter Christen": [0, ["A Parallel Iterative Linear System Solver with Dynamic Load Balancing", ["Peter Christen"], "https://doi.org/10.1145/277830.277836", "ics", 1998]], "Richard P. Brent": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "L. Grosz": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "David L. Harrar II": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "Margaret Kahn": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "G. Keating": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "G. Mercer": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "Ole Moller Nielsen": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "Bing Bing Zhou": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "M. Nakanishi": [0, ["Development of a Mathematical Subroutine Library for Fujitsu Vector Parallel Processors", ["Richard P. Brent", "L. Grosz", "David L. Harrar II", "Markus Hegland", "Margaret Kahn", "G. Keating", "G. Mercer", "Ole Moller Nielsen", "Michael R. Osborne", "Bing Bing Zhou", "M. Nakanishi"], "https://doi.org/10.1145/277830.277837", "ics", 1998]], "Jose Gonzalez": [0, ["The Potential of Data Value Speculation to Boost ILP", ["Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1145/277830.277840", "ics", 1998]], "Antonio Gonzalez": [0, ["The Potential of Data Value Speculation to Boost ILP", ["Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1145/277830.277840", "ics", 1998], ["Speculative Multithreaded Processors", ["Pedro Marcuello", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/277830.277850", "ics", 1998]], "Bryan Black": [0, ["Load Execution Latency Reduction", ["Bryan Black", "Brian Mueller", "Stephanie Postal", "Ryan N. Rakvic", "Noppanunt Utamaphethai", "John Paul Shen"], "https://doi.org/10.1145/277830.277842", "ics", 1998]], "Brian Mueller": [0, ["Load Execution Latency Reduction", ["Bryan Black", "Brian Mueller", "Stephanie Postal", "Ryan N. Rakvic", "Noppanunt Utamaphethai", "John Paul Shen"], "https://doi.org/10.1145/277830.277842", "ics", 1998]], "Stephanie Postal": [0, ["Load Execution Latency Reduction", ["Bryan Black", "Brian Mueller", "Stephanie Postal", "Ryan N. Rakvic", "Noppanunt Utamaphethai", "John Paul Shen"], "https://doi.org/10.1145/277830.277842", "ics", 1998]], "Ryan N. Rakvic": [0, ["Load Execution Latency Reduction", ["Bryan Black", "Brian Mueller", "Stephanie Postal", "Ryan N. Rakvic", "Noppanunt Utamaphethai", "John Paul Shen"], "https://doi.org/10.1145/277830.277842", "ics", 1998]], "Noppanunt Utamaphethai": [0, ["Load Execution Latency Reduction", ["Bryan Black", "Brian Mueller", "Stephanie Postal", "Ryan N. Rakvic", "Noppanunt Utamaphethai", "John Paul Shen"], "https://doi.org/10.1145/277830.277842", "ics", 1998]], "John Paul Shen": [0, ["Load Execution Latency Reduction", ["Bryan Black", "Brian Mueller", "Stephanie Postal", "Ryan N. Rakvic", "Noppanunt Utamaphethai", "John Paul Shen"], "https://doi.org/10.1145/277830.277842", "ics", 1998]], "Luis Villa": [0, ["A Performance Study of Out-of-order Vector Architectures and Short Registers", ["Luis Villa", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/277830.277844", "ics", 1998]], "Roger Espasa": [0, ["A Performance Study of Out-of-order Vector Architectures and Short Registers", ["Luis Villa", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/277830.277844", "ics", 1998], ["Vector Architectures: Past, Present and Future", ["Roger Espasa", "Mateo Valero", "James E. Smith"], "https://doi.org/10.1145/277830.277935", "ics", 1998]], "Mateo Valero": [0, ["A Performance Study of Out-of-order Vector Architectures and Short Registers", ["Luis Villa", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/277830.277844", "ics", 1998], ["Vector Architectures: Past, Present and Future", ["Roger Espasa", "Mateo Valero", "James E. Smith"], "https://doi.org/10.1145/277830.277935", "ics", 1998], ["Resource Widening Versus Replication: Limits and Performance-cost Trade-off", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1145/277830.277938", "ics", 1998]], "Rong-Guey Chang": [7.393102578134858e-06, ["Efficient Support of Parallel Sparse Computation for Array Intrinsic Functions of Fortran 90", ["Rong-Guey Chang", "Tyng-Ruey Chuang", "Jenq Kuen Lee"], "https://doi.org/10.1145/277830.277845", "ics", 1998]], "Tyng-Ruey Chuang": [0, ["Efficient Support of Parallel Sparse Computation for Array Intrinsic Functions of Fortran 90", ["Rong-Guey Chang", "Tyng-Ruey Chuang", "Jenq Kuen Lee"], "https://doi.org/10.1145/277830.277845", "ics", 1998]], "Jenq Kuen Lee": [3.6324301899703926e-10, ["Efficient Support of Parallel Sparse Computation for Array Intrinsic Functions of Fortran 90", ["Rong-Guey Chang", "Tyng-Ruey Chuang", "Jenq Kuen Lee"], "https://doi.org/10.1145/277830.277845", "ics", 1998]], "David Koufaty": [0, ["Comparing Data Forwarding and Prefetching for Communication-induced Misses in Shared-memory MPs", ["David Koufaty", "Josep Torrellas"], "https://doi.org/10.1145/277830.277847", "ics", 1998]], "Josep Torrellas": [0, ["Comparing Data Forwarding and Prefetching for Communication-induced Misses in Shared-memory MPs", ["David Koufaty", "Josep Torrellas"], "https://doi.org/10.1145/277830.277847", "ics", 1998], ["Hardware and Software Support for Speculative Execution of Sequential Binaries on a Chip-multiprocessor", ["Venkata Krishnan", "Josep Torrellas"], "https://doi.org/10.1145/277830.277852", "ics", 1998]], "Dhruva R. Chakrabarti": [0, ["An Efficient Uniform Run-time Scheme for Mixed Regular-irregular Applications", ["Dhruva R. Chakrabarti", "U. Nagaraj Shenoy", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1145/277830.277848", "ics", 1998]], "U. Nagaraj Shenoy": [0, ["An Efficient Uniform Run-time Scheme for Mixed Regular-irregular Applications", ["Dhruva R. Chakrabarti", "U. Nagaraj Shenoy", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1145/277830.277848", "ics", 1998], ["A Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests", ["Mahmut T. Kandemir", "Alok N. Choudhary", "U. Nagaraj Shenoy", "Prithviraj Banerjee", "J. Ramanujam"], "https://doi.org/10.1145/277830.277849", "ics", 1998]], "Alok N. Choudhary": [0, ["An Efficient Uniform Run-time Scheme for Mixed Regular-irregular Applications", ["Dhruva R. Chakrabarti", "U. Nagaraj Shenoy", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1145/277830.277848", "ics", 1998], ["A Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests", ["Mahmut T. Kandemir", "Alok N. Choudhary", "U. Nagaraj Shenoy", "Prithviraj Banerjee", "J. Ramanujam"], "https://doi.org/10.1145/277830.277849", "ics", 1998]], "Prithviraj Banerjee": [0, ["An Efficient Uniform Run-time Scheme for Mixed Regular-irregular Applications", ["Dhruva R. Chakrabarti", "U. Nagaraj Shenoy", "Alok N. Choudhary", "Prithviraj Banerjee"], "https://doi.org/10.1145/277830.277848", "ics", 1998], ["A Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests", ["Mahmut T. Kandemir", "Alok N. Choudhary", "U. Nagaraj Shenoy", "Prithviraj Banerjee", "J. Ramanujam"], "https://doi.org/10.1145/277830.277849", "ics", 1998], ["Parallel Compiled Event Driven VHDL Simulation", ["Venkatram Krishnaswamy", "Prithviraj Banerjee"], "https://doi.org/10.1145/277830.277901", "ics", 1998]], "Mahmut T. Kandemir": [0, ["A Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests", ["Mahmut T. Kandemir", "Alok N. Choudhary", "U. Nagaraj Shenoy", "Prithviraj Banerjee", "J. Ramanujam"], "https://doi.org/10.1145/277830.277849", "ics", 1998]], "J. Ramanujam": [0, ["A Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests", ["Mahmut T. Kandemir", "Alok N. Choudhary", "U. Nagaraj Shenoy", "Prithviraj Banerjee", "J. Ramanujam"], "https://doi.org/10.1145/277830.277849", "ics", 1998]], "Pedro Marcuello": [0, ["Speculative Multithreaded Processors", ["Pedro Marcuello", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/277830.277850", "ics", 1998]], "Jordi Tubella": [0, ["Speculative Multithreaded Processors", ["Pedro Marcuello", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/277830.277850", "ics", 1998]], "Venkata Krishnan": [0, ["Hardware and Software Support for Speculative Execution of Sequential Binaries on a Chip-multiprocessor", ["Venkata Krishnan", "Josep Torrellas"], "https://doi.org/10.1145/277830.277852", "ics", 1998]], "Iffat H. Kazi": [0, ["Coarse-grained Speculative Execution in Shared-memory Multiprocessors", ["Iffat H. Kazi", "David J. Lilja"], "https://doi.org/10.1145/277830.277853", "ics", 1998]], "David J. Lilja": [0, ["Coarse-grained Speculative Execution in Shared-memory Multiprocessors", ["Iffat H. Kazi", "David J. Lilja"], "https://doi.org/10.1145/277830.277853", "ics", 1998]], "Pritpal S. Ahuja": [0, ["Multipath Execution: Opportunities and Limits", ["Pritpal S. Ahuja", "Kevin Skadron", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277854", "ics", 1998]], "Kevin Skadron": [0, ["Multipath Execution: Opportunities and Limits", ["Pritpal S. Ahuja", "Kevin Skadron", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277854", "ics", 1998]], "Margaret Martonosi": [0, ["Multipath Execution: Opportunities and Limits", ["Pritpal S. Ahuja", "Kevin Skadron", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277854", "ics", 1998], ["Monitoring Shared Virtual Memory Performance on a Myrinet-based PC Cluster", ["Cheng Liao", "Dongming Jiang", "Liviu Iftode", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277886", "ics", 1998]], "Douglas W. Clark": [0, ["Multipath Execution: Opportunities and Limits", ["Pritpal S. Ahuja", "Kevin Skadron", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277854", "ics", 1998], ["Monitoring Shared Virtual Memory Performance on a Myrinet-based PC Cluster", ["Cheng Liao", "Dongming Jiang", "Liviu Iftode", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277886", "ics", 1998]], "Siegfried Benkner": [0, ["High-level Management of Communication Schedules in HPF-like Languages", ["Siegfried Benkner", "Piyush Mehrotra", "John Van Rosendale", "Hans P. Zima"], "https://doi.org/10.1145/277830.277855", "ics", 1998]], "Piyush Mehrotra": [0, ["High-level Management of Communication Schedules in HPF-like Languages", ["Siegfried Benkner", "Piyush Mehrotra", "John Van Rosendale", "Hans P. Zima"], "https://doi.org/10.1145/277830.277855", "ics", 1998]], "John Van Rosendale": [0, ["High-level Management of Communication Schedules in HPF-like Languages", ["Siegfried Benkner", "Piyush Mehrotra", "John Van Rosendale", "Hans P. Zima"], "https://doi.org/10.1145/277830.277855", "ics", 1998]], "Hans P. Zima": [0, ["High-level Management of Communication Schedules in HPF-like Languages", ["Siegfried Benkner", "Piyush Mehrotra", "John Van Rosendale", "Hans P. Zima"], "https://doi.org/10.1145/277830.277855", "ics", 1998]], "Thomas Fahringer": [0, ["Problem and Machine Sensitive Communication Optimization", ["Thomas Fahringer", "Eduard Mehofer"], "https://doi.org/10.1145/277830.277856", "ics", 1998]], "Eduard Mehofer": [0, ["Problem and Machine Sensitive Communication Optimization", ["Thomas Fahringer", "Eduard Mehofer"], "https://doi.org/10.1145/277830.277856", "ics", 1998]], "Gerald Roth": [0, ["Loop Fusion in High Performance Fortran", ["Gerald Roth", "Ken Kennedy"], "https://doi.org/10.1145/277830.277857", "ics", 1998]], "Ken Kennedy": [0, ["Loop Fusion in High Performance Fortran", ["Gerald Roth", "Ken Kennedy"], "https://doi.org/10.1145/277830.277857", "ics", 1998]], "Marta Jimenez": [0, ["A General Algorithm for Tiling the Register Level", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez", "Enric Morancho"], "https://doi.org/10.1145/277830.277859", "ics", 1998]], "Jose M. Llaberia": [0, ["A General Algorithm for Tiling the Register Level", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez", "Enric Morancho"], "https://doi.org/10.1145/277830.277859", "ics", 1998]], "Agustin Fernandez": [0, ["A General Algorithm for Tiling the Register Level", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez", "Enric Morancho"], "https://doi.org/10.1145/277830.277859", "ics", 1998]], "Enric Morancho": [0, ["A General Algorithm for Tiling the Register Level", ["Marta Jimenez", "Jose M. Llaberia", "Agustin Fernandez", "Enric Morancho"], "https://doi.org/10.1145/277830.277859", "ics", 1998]], "Neil T. Spring": [0, ["Application Level Scheduling of Gene Sequence Comparison on Metacomputers", ["Neil T. Spring", "Richard Wolski"], "https://doi.org/10.1145/277830.277860", "ics", 1998]], "Richard Wolski": [0, ["Application Level Scheduling of Gene Sequence Comparison on Metacomputers", ["Neil T. Spring", "Richard Wolski"], "https://doi.org/10.1145/277830.277860", "ics", 1998]], "Toshiya Kimura": [0, ["Local Area Metacomputing for Multidisciplinary Problems: A Case Study for Fluid/Structure Coupled Simulation", ["Toshiya Kimura", "Hiroshi Takemiya"], "https://doi.org/10.1145/277830.277861", "ics", 1998]], "Hiroshi Takemiya": [0, ["Local Area Metacomputing for Multidisciplinary Problems: A Case Study for Fluid/Structure Coupled Simulation", ["Toshiya Kimura", "Hiroshi Takemiya"], "https://doi.org/10.1145/277830.277861", "ics", 1998]], "Dingchao Li": [0, ["Exploiting Heterogeneous Parallelism in the Presence of Communication Delays", ["Dingchao Li", "Yuji Iwahori", "Naohiro Ishii"], "https://doi.org/10.1145/277830.277862", "ics", 1998]], "Yuji Iwahori": [0, ["Exploiting Heterogeneous Parallelism in the Presence of Communication Delays", ["Dingchao Li", "Yuji Iwahori", "Naohiro Ishii"], "https://doi.org/10.1145/277830.277862", "ics", 1998]], "Naohiro Ishii": [0, ["Exploiting Heterogeneous Parallelism in the Presence of Communication Delays", ["Dingchao Li", "Yuji Iwahori", "Naohiro Ishii"], "https://doi.org/10.1145/277830.277862", "ics", 1998]], "Jorg Henrichs": [0, ["Optimizing and Load Balancing Metacomputing Applications", ["Jorg Henrichs"], "https://doi.org/10.1145/277830.277864", "ics", 1998]], "Cosimo Anglano": [0, ["Predicting Parallel Applications Performance on Non-Dedicated Cluster Platforms", ["Cosimo Anglano"], "https://doi.org/10.1145/277830.277866", "ics", 1998]], "Francois Bodin": [0, ["A User Level Program Transformation Tool", ["Francois Bodin", "Yann Mevel", "Rene Quiniou"], "https://doi.org/10.1145/277830.277868", "ics", 1998]], "Yann Mevel": [0, ["A User Level Program Transformation Tool", ["Francois Bodin", "Yann Mevel", "Rene Quiniou"], "https://doi.org/10.1145/277830.277868", "ics", 1998]], "Rene Quiniou": [0, ["A User Level Program Transformation Tool", ["Francois Bodin", "Yann Mevel", "Rene Quiniou"], "https://doi.org/10.1145/277830.277868", "ics", 1998]], "William M. Pottenger": [0, ["The Role of Associativity and Commutativity in the Detection and Transformation of Loop-level Parallelism", ["William M. Pottenger"], "https://doi.org/10.1145/277830.277870", "ics", 1998]], "Weng-Long Chang": [0.0009117769659496844, ["The Infinity Lambda Test", ["Weng-Long Chang", "Chih-Ping Chu"], "https://doi.org/10.1145/277830.277872", "ics", 1998]], "Chih-Ping Chu": [5.923323271872505e-07, ["The Infinity Lambda Test", ["Weng-Long Chang", "Chih-Ping Chu"], "https://doi.org/10.1145/277830.277872", "ics", 1998]], "Sungdo Moon": [0.9978378713130951, ["Predicated Array Data-flow Analysis for Run-time Parallelization", ["Sungdo Moon", "Mary W. Hall", "Brian R. Murphy"], "https://doi.org/10.1145/277830.277874", "ics", 1998], ["Measuring the Effectiveness of Automatic Parallelization in SUIF", ["Byoungro So", "Sungdo Moon", "Mary W. Hall"], "https://doi.org/10.1145/277830.277876", "ics", 1998]], "Mary W. Hall": [0, ["Predicated Array Data-flow Analysis for Run-time Parallelization", ["Sungdo Moon", "Mary W. Hall", "Brian R. Murphy"], "https://doi.org/10.1145/277830.277874", "ics", 1998], ["Measuring the Effectiveness of Automatic Parallelization in SUIF", ["Byoungro So", "Sungdo Moon", "Mary W. Hall"], "https://doi.org/10.1145/277830.277876", "ics", 1998]], "Brian R. Murphy": [0, ["Predicated Array Data-flow Analysis for Run-time Parallelization", ["Sungdo Moon", "Mary W. Hall", "Brian R. Murphy"], "https://doi.org/10.1145/277830.277874", "ics", 1998]], "Byoungro So": [0.9999265074729919, ["Measuring the Effectiveness of Automatic Parallelization in SUIF", ["Byoungro So", "Sungdo Moon", "Mary W. Hall"], "https://doi.org/10.1145/277830.277876", "ics", 1998]], "Maciej Brodowicz": [0, ["PARADISE: An Advanced Featured Parallel File System", ["Maciej Brodowicz", "Olin Johnson"], "https://doi.org/10.1145/277830.277878", "ics", 1998]], "Olin Johnson": [0, ["PARADISE: An Advanced Featured Parallel File System", ["Maciej Brodowicz", "Olin Johnson"], "https://doi.org/10.1145/277830.277878", "ics", 1998]], "Jan-Jan Wu": [0.18475975468754768, ["Distributed Data Structure Design for Scientific Computation", ["Jan-Jan Wu", "Pangfeng Liu"], "https://doi.org/10.1145/277830.277879", "ics", 1998]], "Pangfeng Liu": [0, ["Distributed Data Structure Design for Scientific Computation", ["Jan-Jan Wu", "Pangfeng Liu"], "https://doi.org/10.1145/277830.277879", "ics", 1998]], "Lars Lundberg": [0, ["Bounding on the Gain of Optimizing Data Layout in Vector Processors", ["Lars Lundberg", "Daniel Haggander"], "https://doi.org/10.1145/277830.277882", "ics", 1998]], "Daniel Haggander": [0, ["Bounding on the Gain of Optimizing Data Layout in Vector Processors", ["Lars Lundberg", "Daniel Haggander"], "https://doi.org/10.1145/277830.277882", "ics", 1998]], "Francis OCarroll": [0, ["The Design and Implementation of Zero Copy MPI Using Commodity Hardware with a High Performance Network", ["Francis OCarroll", "Hiroshi Tezuka", "Atsushi Hori", "Yutaka Ishikawa"], "https://doi.org/10.1145/277830.277883", "ics", 1998]], "Hiroshi Tezuka": [0, ["The Design and Implementation of Zero Copy MPI Using Commodity Hardware with a High Performance Network", ["Francis OCarroll", "Hiroshi Tezuka", "Atsushi Hori", "Yutaka Ishikawa"], "https://doi.org/10.1145/277830.277883", "ics", 1998]], "Atsushi Hori": [0, ["The Design and Implementation of Zero Copy MPI Using Commodity Hardware with a High Performance Network", ["Francis OCarroll", "Hiroshi Tezuka", "Atsushi Hori", "Yutaka Ishikawa"], "https://doi.org/10.1145/277830.277883", "ics", 1998]], "Yutaka Ishikawa": [0, ["The Design and Implementation of Zero Copy MPI Using Commodity Hardware with a High Performance Network", ["Francis OCarroll", "Hiroshi Tezuka", "Atsushi Hori", "Yutaka Ishikawa"], "https://doi.org/10.1145/277830.277883", "ics", 1998]], "Cheng Liao": [0, ["Monitoring Shared Virtual Memory Performance on a Myrinet-based PC Cluster", ["Cheng Liao", "Dongming Jiang", "Liviu Iftode", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277886", "ics", 1998]], "Dongming Jiang": [0, ["Monitoring Shared Virtual Memory Performance on a Myrinet-based PC Cluster", ["Cheng Liao", "Dongming Jiang", "Liviu Iftode", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277886", "ics", 1998]], "Liviu Iftode": [0, ["Monitoring Shared Virtual Memory Performance on a Myrinet-based PC Cluster", ["Cheng Liao", "Dongming Jiang", "Liviu Iftode", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1145/277830.277886", "ics", 1998], ["Evaluation of Hardware Write Propagation Support for Next-generation Shared Virtual Memory Clusters", ["Angelos Bilas", "Liviu Iftode", "Jaswinder Pal Singh"], "https://doi.org/10.1145/277830.277893", "ics", 1998]], "Takashi Matsumoto": [0, ["MBCF: A Protected and Virtualized High-Speed User-Level Memory-Based Communication Facility", ["Takashi Matsumoto", "Kei Hiraki"], "https://doi.org/10.1145/277830.277889", "ics", 1998], ["Speculative Execution Model with Duplication", ["Kei Hiraki", "Junji Tamatsukuri", "Takashi Matsumoto"], "https://doi.org/10.1145/277830.277907", "ics", 1998]], "Kei Hiraki": [0, ["MBCF: A Protected and Virtualized High-Speed User-Level Memory-Based Communication Facility", ["Takashi Matsumoto", "Kei Hiraki"], "https://doi.org/10.1145/277830.277889", "ics", 1998], ["Speculative Execution Model with Duplication", ["Kei Hiraki", "Junji Tamatsukuri", "Takashi Matsumoto"], "https://doi.org/10.1145/277830.277907", "ics", 1998]], "Osamu Tatebe": [0, ["Highly Efficient Implementation of MPI Point-to-Point Communication Using Remote Memory Operations", ["Osamu Tatebe", "Yuetsu Kodama", "Satoshi Sekiguchi", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/277830.277890", "ics", 1998]], "Yuetsu Kodama": [0, ["Highly Efficient Implementation of MPI Point-to-Point Communication Using Remote Memory Operations", ["Osamu Tatebe", "Yuetsu Kodama", "Satoshi Sekiguchi", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/277830.277890", "ics", 1998], ["Load Balanced Parallel Radix Sort", ["Andrew Sohn", "Yuetsu Kodama"], "https://doi.org/10.1145/277830.277903", "ics", 1998]], "Satoshi Sekiguchi": [0, ["Highly Efficient Implementation of MPI Point-to-Point Communication Using Remote Memory Operations", ["Osamu Tatebe", "Yuetsu Kodama", "Satoshi Sekiguchi", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/277830.277890", "ics", 1998]], "Yoshinori Yamaguchi": [0, ["Highly Efficient Implementation of MPI Point-to-Point Communication Using Remote Memory Operations", ["Osamu Tatebe", "Yuetsu Kodama", "Satoshi Sekiguchi", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/277830.277890", "ics", 1998]], "Angelos Bilas": [0, ["Evaluation of Hardware Write Propagation Support for Next-generation Shared Virtual Memory Clusters", ["Angelos Bilas", "Liviu Iftode", "Jaswinder Pal Singh"], "https://doi.org/10.1145/277830.277893", "ics", 1998]], "Jaswinder Pal Singh": [0, ["Evaluation of Hardware Write Propagation Support for Next-generation Shared Virtual Memory Clusters", ["Angelos Bilas", "Liviu Iftode", "Jaswinder Pal Singh"], "https://doi.org/10.1145/277830.277893", "ics", 1998]], "Paul D. Coddington": [0, ["Techniques for Empirical Testing of Parallel Random Number Generators", ["Paul D. Coddington", "Sung Hoon Ko"], "https://doi.org/10.1145/277830.277895", "ics", 1998]], "Sung Hoon Ko": [0.9927604496479034, ["Techniques for Empirical Testing of Parallel Random Number Generators", ["Paul D. Coddington", "Sung Hoon Ko"], "https://doi.org/10.1145/277830.277895", "ics", 1998]], "Alexis Vartanian": [0, ["Evaluation of High Performance Multicache Parallel Texture Mapping", ["Alexis Vartanian", "Jean-Luc Bechennec", "Nathalie Drach-Temam"], "https://doi.org/10.1145/277830.277898", "ics", 1998]], "Jean-Luc Bechennec": [0, ["Evaluation of High Performance Multicache Parallel Texture Mapping", ["Alexis Vartanian", "Jean-Luc Bechennec", "Nathalie Drach-Temam"], "https://doi.org/10.1145/277830.277898", "ics", 1998]], "Nathalie Drach-Temam": [0, ["Evaluation of High Performance Multicache Parallel Texture Mapping", ["Alexis Vartanian", "Jean-Luc Bechennec", "Nathalie Drach-Temam"], "https://doi.org/10.1145/277830.277898", "ics", 1998]], "Venkatram Krishnaswamy": [0, ["Parallel Compiled Event Driven VHDL Simulation", ["Venkatram Krishnaswamy", "Prithviraj Banerjee"], "https://doi.org/10.1145/277830.277901", "ics", 1998]], "Andrew Sohn": [8.938485951404118e-09, ["Load Balanced Parallel Radix Sort", ["Andrew Sohn", "Yuetsu Kodama"], "https://doi.org/10.1145/277830.277903", "ics", 1998]], "Kenji Suehiro": [0, ["Integer Sorting on Shared-Memory Vector Parallel Computers", ["Kenji Suehiro", "Hitoshi Murai", "Yoshiki Seo"], "https://doi.org/10.1145/277830.277904", "ics", 1998]], "Hitoshi Murai": [0, ["Integer Sorting on Shared-Memory Vector Parallel Computers", ["Kenji Suehiro", "Hitoshi Murai", "Yoshiki Seo"], "https://doi.org/10.1145/277830.277904", "ics", 1998]], "Yoshiki Seo": [2.0231783696283978e-11, ["Integer Sorting on Shared-Memory Vector Parallel Computers", ["Kenji Suehiro", "Hitoshi Murai", "Yoshiki Seo"], "https://doi.org/10.1145/277830.277904", "ics", 1998]], "Junji Tamatsukuri": [0, ["Speculative Execution Model with Duplication", ["Kei Hiraki", "Junji Tamatsukuri", "Takashi Matsumoto"], "https://doi.org/10.1145/277830.277907", "ics", 1998]], "Suvas Vajracharya": [0, ["Dependence Driven Execution for Multiprogrammed Multiprocessor", ["Suvas Vajracharya", "Dirk Grunwald"], "https://doi.org/10.1145/277830.277908", "ics", 1998]], "Dirk Grunwald": [0, ["Dependence Driven Execution for Multiprogrammed Multiprocessor", ["Suvas Vajracharya", "Dirk Grunwald"], "https://doi.org/10.1145/277830.277908", "ics", 1998]], "Eleftherios D. Polychronopoulos": [0, ["Kernel-level Scheduling for the Nano-threads Programming Model", ["Eleftherios D. Polychronopoulos", "Xavier Martorell", "Dimitrios S. Nikolopoulos", "Jesus Labarta", "Theodore S. Papatheodorou", "Nacho Navarro"], "https://doi.org/10.1145/277830.277911", "ics", 1998]], "Xavier Martorell": [0, ["Kernel-level Scheduling for the Nano-threads Programming Model", ["Eleftherios D. Polychronopoulos", "Xavier Martorell", "Dimitrios S. Nikolopoulos", "Jesus Labarta", "Theodore S. Papatheodorou", "Nacho Navarro"], "https://doi.org/10.1145/277830.277911", "ics", 1998]], "Dimitrios S. Nikolopoulos": [0, ["Kernel-level Scheduling for the Nano-threads Programming Model", ["Eleftherios D. Polychronopoulos", "Xavier Martorell", "Dimitrios S. Nikolopoulos", "Jesus Labarta", "Theodore S. Papatheodorou", "Nacho Navarro"], "https://doi.org/10.1145/277830.277911", "ics", 1998]], "Jesus Labarta": [0, ["Kernel-level Scheduling for the Nano-threads Programming Model", ["Eleftherios D. Polychronopoulos", "Xavier Martorell", "Dimitrios S. Nikolopoulos", "Jesus Labarta", "Theodore S. Papatheodorou", "Nacho Navarro"], "https://doi.org/10.1145/277830.277911", "ics", 1998]], "Theodore S. Papatheodorou": [0, ["Kernel-level Scheduling for the Nano-threads Programming Model", ["Eleftherios D. Polychronopoulos", "Xavier Martorell", "Dimitrios S. Nikolopoulos", "Jesus Labarta", "Theodore S. Papatheodorou", "Nacho Navarro"], "https://doi.org/10.1145/277830.277911", "ics", 1998]], "Nacho Navarro": [0, ["Kernel-level Scheduling for the Nano-threads Programming Model", ["Eleftherios D. Polychronopoulos", "Xavier Martorell", "Dimitrios S. Nikolopoulos", "Jesus Labarta", "Theodore S. Papatheodorou", "Nacho Navarro"], "https://doi.org/10.1145/277830.277911", "ics", 1998]], "Jeong-Si Kim": [0.9997655749320984, ["Scalable On-the-fly Detection of the First Races in Parallel Programs", ["Jeong-Si Kim", "Yong-Kee Jun"], "https://doi.org/10.1145/277830.277914", "ics", 1998]], "Yong-Kee Jun": [0.9923533797264099, ["Scalable On-the-fly Detection of the First Races in Parallel Programs", ["Jeong-Si Kim", "Yong-Kee Jun"], "https://doi.org/10.1145/277830.277914", "ics", 1998]], "Gabriel Rivera": [0, ["Eliminating Conflict Misses for High Performance Architectures", ["Gabriel Rivera", "Chau-Wen Tseng"], "https://doi.org/10.1145/277830.277917", "ics", 1998]], "Chau-Wen Tseng": [0, ["Eliminating Conflict Misses for High Performance Architectures", ["Gabriel Rivera", "Chau-Wen Tseng"], "https://doi.org/10.1145/277830.277917", "ics", 1998]], "Matthias M. Muller": [0, ["Prefetching on the Cray-T3E", ["Matthias M. Muller", "Thomas M. Warschko", "Walter F. Tichy"], "https://doi.org/10.1145/277830.277919", "ics", 1998]], "Thomas M. Warschko": [0, ["Prefetching on the Cray-T3E", ["Matthias M. Muller", "Thomas M. Warschko", "Walter F. Tichy"], "https://doi.org/10.1145/277830.277919", "ics", 1998]], "Walter F. Tichy": [0, ["Prefetching on the Cray-T3E", ["Matthias M. Muller", "Thomas M. Warschko", "Walter F. Tichy"], "https://doi.org/10.1145/277830.277919", "ics", 1998]], "Pablo Ibanez": [0, ["Characterization and Improvement of Load/Store Cache-based Prefetching", ["Pablo Ibanez", "Victor Vinals", "Jose Luis Briz", "Maria Jesus Garzaran"], "https://doi.org/10.1145/277830.277921", "ics", 1998]], "Victor Vinals": [0, ["Characterization and Improvement of Load/Store Cache-based Prefetching", ["Pablo Ibanez", "Victor Vinals", "Jose Luis Briz", "Maria Jesus Garzaran"], "https://doi.org/10.1145/277830.277921", "ics", 1998]], "Jose Luis Briz": [0, ["Characterization and Improvement of Load/Store Cache-based Prefetching", ["Pablo Ibanez", "Victor Vinals", "Jose Luis Briz", "Maria Jesus Garzaran"], "https://doi.org/10.1145/277830.277921", "ics", 1998]], "Maria Jesus Garzaran": [0, ["Characterization and Improvement of Load/Store Cache-based Prefetching", ["Pablo Ibanez", "Victor Vinals", "Jose Luis Briz", "Maria Jesus Garzaran"], "https://doi.org/10.1145/277830.277921", "ics", 1998]], "Chi-Hung Chi": [0, ["Hardware-driven Prefetching for Pointer Data References", ["Chi-Hung Chi", "Chin-Ming Cheung"], "https://doi.org/10.1145/277830.277924", "ics", 1998]], "Chin-Ming Cheung": [0, ["Hardware-driven Prefetching for Pointer Data References", ["Chi-Hung Chi", "Chin-Ming Cheung"], "https://doi.org/10.1145/277830.277924", "ics", 1998]], "Ricardo Bianchini": [0, ["Data Prefetching for Software DSMs", ["Ricardo Bianchini", "Raquel Pinto", "Claudio Luis de Amorim"], "https://doi.org/10.1145/277830.277925", "ics", 1998], ["OPTNET: A Cost-effective Optical Network for Multiprocessors", ["Enrique V. Carrera", "Ricardo Bianchini"], "https://doi.org/10.1145/277830.277929", "ics", 1998]], "Raquel Pinto": [0, ["Data Prefetching for Software DSMs", ["Ricardo Bianchini", "Raquel Pinto", "Claudio Luis de Amorim"], "https://doi.org/10.1145/277830.277925", "ics", 1998]], "Claudio Luis de Amorim": [0, ["Data Prefetching for Software DSMs", ["Ricardo Bianchini", "Raquel Pinto", "Claudio Luis de Amorim"], "https://doi.org/10.1145/277830.277925", "ics", 1998]], "Yomin Hou": [0, ["Depth Contention-free Broadcasting on Torus Networks", ["Yomin Hou", "Chien-Min Wang", "Lih-Hsing Hsu"], "https://doi.org/10.1145/277830.277926", "ics", 1998]], "Chien-Min Wang": [1.6844240349200845e-06, ["Depth Contention-free Broadcasting on Torus Networks", ["Yomin Hou", "Chien-Min Wang", "Lih-Hsing Hsu"], "https://doi.org/10.1145/277830.277926", "ics", 1998]], "Lih-Hsing Hsu": [0, ["Depth Contention-free Broadcasting on Torus Networks", ["Yomin Hou", "Chien-Min Wang", "Lih-Hsing Hsu"], "https://doi.org/10.1145/277830.277926", "ics", 1998]], "Enrique V. Carrera": [0, ["OPTNET: A Cost-effective Optical Network for Multiprocessors", ["Enrique V. Carrera", "Ricardo Bianchini"], "https://doi.org/10.1145/277830.277929", "ics", 1998]], "Cruz Izu": [0, ["Applying Segment Routing to k-ary n-cube Networks", ["Cruz Izu", "Agustin Arruabarrena"], "https://doi.org/10.1145/277830.277931", "ics", 1998]], "Agustin Arruabarrena": [0, ["Applying Segment Routing to k-ary n-cube Networks", ["Cruz Izu", "Agustin Arruabarrena"], "https://doi.org/10.1145/277830.277931", "ics", 1998]], "Sajal K. Das": [0, ["Dynamic Load Balancing for Adaptive Meshes Using Symmetric Broadcast Networks", ["Sajal K. Das", "Daniel J. Harvey", "Rupak Biswas"], "https://doi.org/10.1145/277830.277934", "ics", 1998]], "Daniel J. Harvey": [0, ["Dynamic Load Balancing for Adaptive Meshes Using Symmetric Broadcast Networks", ["Sajal K. Das", "Daniel J. Harvey", "Rupak Biswas"], "https://doi.org/10.1145/277830.277934", "ics", 1998]], "Rupak Biswas": [0, ["Dynamic Load Balancing for Adaptive Meshes Using Symmetric Broadcast Networks", ["Sajal K. Das", "Daniel J. Harvey", "Rupak Biswas"], "https://doi.org/10.1145/277830.277934", "ics", 1998]], "James E. Smith": [0, ["Vector Architectures: Past, Present and Future", ["Roger Espasa", "Mateo Valero", "James E. Smith"], "https://doi.org/10.1145/277830.277935", "ics", 1998]], "Rakefet Kol": [0, ["Kin: A High Performance Asynchronous Processor Architecture", ["Rakefet Kol", "Ran Ginosar"], "https://doi.org/10.1145/277830.277937", "ics", 1998]], "Ran Ginosar": [0, ["Kin: A High Performance Asynchronous Processor Architecture", ["Rakefet Kol", "Ran Ginosar"], "https://doi.org/10.1145/277830.277937", "ics", 1998]], "David Lopez": [0, ["Resource Widening Versus Replication: Limits and Performance-cost Trade-off", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1145/277830.277938", "ics", 1998]], "Josep Llosa": [0, ["Resource Widening Versus Replication: Limits and Performance-cost Trade-off", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1145/277830.277938", "ics", 1998]], "Eduard Ayguade": [0, ["Resource Widening Versus Replication: Limits and Performance-cost Trade-off", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1145/277830.277938", "ics", 1998]], "Jude A. Rivers": [0, ["Utilizing Reuse Information in Data Cache Management", ["Jude A. Rivers", "Edward S. Tam", "Gary S. Tyson", "Edward S. Davidson", "Matthew K. Farrens"], "https://doi.org/10.1145/277830.277941", "ics", 1998]], "Edward S. Tam": [0, ["Utilizing Reuse Information in Data Cache Management", ["Jude A. Rivers", "Edward S. Tam", "Gary S. Tyson", "Edward S. Davidson", "Matthew K. Farrens"], "https://doi.org/10.1145/277830.277941", "ics", 1998]], "Gary S. Tyson": [0, ["Utilizing Reuse Information in Data Cache Management", ["Jude A. Rivers", "Edward S. Tam", "Gary S. Tyson", "Edward S. Davidson", "Matthew K. Farrens"], "https://doi.org/10.1145/277830.277941", "ics", 1998]], "Edward S. Davidson": [0, ["Utilizing Reuse Information in Data Cache Management", ["Jude A. Rivers", "Edward S. Tam", "Gary S. Tyson", "Edward S. Davidson", "Matthew K. Farrens"], "https://doi.org/10.1145/277830.277941", "ics", 1998]], "Matthew K. Farrens": [0, ["Utilizing Reuse Information in Data Cache Management", ["Jude A. Rivers", "Edward S. Tam", "Gary S. Tyson", "Edward S. Davidson", "Matthew K. Farrens"], "https://doi.org/10.1145/277830.277941", "ics", 1998]], "Stefanos Kaxiras": [0, ["A Study of Three Dynamic Approaches to Handle Widely Shared Data in Shared-memory Multiprocessors", ["Stefanos Kaxiras", "Stein Gjessing", "James R. Goodman"], "https://doi.org/10.1145/277830.277943", "ics", 1998]], "Stein Gjessing": [0, ["A Study of Three Dynamic Approaches to Handle Widely Shared Data in Shared-memory Multiprocessors", ["Stefanos Kaxiras", "Stein Gjessing", "James R. Goodman"], "https://doi.org/10.1145/277830.277943", "ics", 1998]], "James R. Goodman": [0, ["A Study of Three Dynamic Approaches to Handle Widely Shared Data in Shared-memory Multiprocessors", ["Stefanos Kaxiras", "Stein Gjessing", "James R. Goodman"], "https://doi.org/10.1145/277830.277943", "ics", 1998]]}