// Seed: 3590950659
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_5 = 1'b0;
  always @(posedge 1'b0) begin
    if (1'b0 && 1 && 1) begin
      assume ({id_5, id_4});
    end
  end
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  supply1 id_2 = (1);
  module_0(
      id_2, id_2, id_1, id_2
  );
  assign id_1 = {id_2{id_2}};
  assign id_1 = !id_2;
endmodule
