- status: 0 - openlane design prep
  runtime_s: 3.9
  runtime_ts: 0h0m3s898ms
- status: 1 - synthesis - yosys
  runtime_s: 1.86
  runtime_ts: 0h0m1s861ms
- status: 2 - sta - openroad
  runtime_s: 0.9
  runtime_ts: 0h0m0s895ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.19
  runtime_ts: 0h0m1s185ms
- status: 4 - ioplace - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s905ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s912ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.94
  runtime_ts: 0h0m0s937ms
- status: 7 - random global placement - openlane
  runtime_s: 0.69
  runtime_ts: 0h0m0s690ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 1.23
  runtime_ts: 0h0m1s229ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.99
  runtime_ts: 0h0m0s987ms
- status: 10 - resizer timing optimizations - openroad
  runtime_s: 1.16
  runtime_ts: 0h0m1s161ms
- status: 11 - resizer design optimizations - openroad
  runtime_s: 1.36
  runtime_ts: 0h0m1s363ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 1.32
  runtime_ts: 0h0m1s324ms
- status: 13 - detailed placement - openroad
  runtime_s: 0.96
  runtime_ts: 0h0m0s956ms
- status: 15 - write verilog - openroad
  runtime_s: 0.87
  runtime_ts: 0h0m0s872ms
- status: 15 - global routing - openroad
  runtime_s: 1.05
  runtime_ts: 0h0m1s52ms
- status: 16 - fill insertion - openroad
  runtime_s: 0.98
  runtime_ts: 0h0m0s984ms
- status: 17 - detailed_routing - openroad
  runtime_s: 1.91
  runtime_ts: 0h0m1s907ms
- status: 18 - wire lengths - openlane
  runtime_s: 0.59
  runtime_ts: 0h0m0s591ms
- status: 19 - parasitics extraction - openroad
  runtime_s: 0.87
  runtime_ts: 0h0m0s872ms
- status: 20 - sta - openroad
  runtime_s: 2.79
  runtime_ts: 0h0m2s790ms
- status: 21 - parasitics extraction - openroad
  runtime_s: 0.93
  runtime_ts: 0h0m0s931ms
- status: 22 - sta - openroad
  runtime_s: 2.73
  runtime_ts: 0h0m2s726ms
- status: 23 - parasitics extraction - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s906ms
- status: 24 - sta - openroad
  runtime_s: 2.82
  runtime_ts: 0h0m2s819ms
- status: 25 - sta - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s798ms
- status: 26 - ir drop report - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s911ms
- status: 27 - gdsii - magic
  runtime_s: 2.61
  runtime_ts: 0h0m2s610ms
- status: 28 - gdsii - klayout
  runtime_s: 0.85
  runtime_ts: 0h0m0s847ms
- status: 29 - xor - klayout
  runtime_s: 0.67
  runtime_ts: 0h0m0s668ms
- status: 30 - spice extraction - magic
  runtime_s: 0.82
  runtime_ts: 0h0m0s820ms
- status: 32 - write verilog - openroad
  runtime_s: 0.92
  runtime_ts: 0h0m0s918ms
- status: 32 - write powered verilog - openlane
  runtime_s: 1.12
  runtime_ts: 0h0m1s125ms
- status: 33 - lvs - netgen
  runtime_s: 0.21
  runtime_ts: 0h0m0s213ms
- status: 34 - drc - magic
  runtime_s: 2.09
  runtime_ts: 0h0m2s87ms
- status: 35 - antenna check - openroad
  runtime_s: 0.95
  runtime_ts: 0h0m0s949ms
- status: 36 - erc - circuit validity checker
  runtime_s: 0.34
  runtime_ts: 0h0m0s345ms
---
- status: routed
  runtime_s: 28.0
  runtime_ts: 0h0m28s0ms
- status: flow completed
  runtime_s: 56.0
  runtime_ts: 0h0m56s0ms
