

================================================================
== Vitis HLS Report for 'IDCT2B32'
================================================================
* Date:           Mon Dec 22 13:39:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.412 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.332 ns|  13.332 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_31_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_31_val" [src/IDCT2.cpp:132]   --->   Operation 6 'read' 'in_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_30_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_30_val" [src/IDCT2.cpp:132]   --->   Operation 7 'read' 'in_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_29_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_29_val" [src/IDCT2.cpp:132]   --->   Operation 8 'read' 'in_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_28_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_28_val" [src/IDCT2.cpp:132]   --->   Operation 9 'read' 'in_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_27_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_27_val" [src/IDCT2.cpp:132]   --->   Operation 10 'read' 'in_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_26_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_26_val" [src/IDCT2.cpp:132]   --->   Operation 11 'read' 'in_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_25_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_25_val" [src/IDCT2.cpp:132]   --->   Operation 12 'read' 'in_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_24_val" [src/IDCT2.cpp:132]   --->   Operation 13 'read' 'in_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_23_val" [src/IDCT2.cpp:132]   --->   Operation 14 'read' 'in_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_22_val" [src/IDCT2.cpp:132]   --->   Operation 15 'read' 'in_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_21_val" [src/IDCT2.cpp:132]   --->   Operation 16 'read' 'in_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_20_val" [src/IDCT2.cpp:132]   --->   Operation 17 'read' 'in_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_19_val" [src/IDCT2.cpp:132]   --->   Operation 18 'read' 'in_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_18_val" [src/IDCT2.cpp:132]   --->   Operation 19 'read' 'in_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_17_val" [src/IDCT2.cpp:132]   --->   Operation 20 'read' 'in_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_16_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_16_val" [src/IDCT2.cpp:132]   --->   Operation 21 'read' 'in_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_15_val" [src/IDCT2.cpp:132]   --->   Operation 22 'read' 'in_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_14_val" [src/IDCT2.cpp:132]   --->   Operation 23 'read' 'in_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_13_val" [src/IDCT2.cpp:132]   --->   Operation 24 'read' 'in_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_12_val" [src/IDCT2.cpp:132]   --->   Operation 25 'read' 'in_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_11_val" [src/IDCT2.cpp:132]   --->   Operation 26 'read' 'in_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_10_val" [src/IDCT2.cpp:132]   --->   Operation 27 'read' 'in_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_9_val" [src/IDCT2.cpp:132]   --->   Operation 28 'read' 'in_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_8_val" [src/IDCT2.cpp:132]   --->   Operation 29 'read' 'in_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_7_val" [src/IDCT2.cpp:132]   --->   Operation 30 'read' 'in_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_6_val" [src/IDCT2.cpp:132]   --->   Operation 31 'read' 'in_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_5_val" [src/IDCT2.cpp:132]   --->   Operation 32 'read' 'in_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_4_val" [src/IDCT2.cpp:132]   --->   Operation 33 'read' 'in_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:132]   --->   Operation 34 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_2_val" [src/IDCT2.cpp:132]   --->   Operation 35 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:132]   --->   Operation 36 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:132]   --->   Operation 37 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [5/5] (1.90ns)   --->   "%call_ret = call i512 @IDCT2B16, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i26 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read" [src/IDCT2.cpp:152]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 39 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156 = muxlogic i32 %in_13_val_read"   --->   Operation 39 'muxlogic' 'muxLogicI0_to_mul_ln156' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 40 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156 = muxlogic i32 4294967265"   --->   Operation 40 'muxlogic' 'muxLogicI1_to_mul_ln156' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 41 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_1 = muxlogic i32 %in_19_val_read"   --->   Operation 41 'muxlogic' 'muxLogicI0_to_mul_ln157_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 42 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_1 = muxlogic i32 4294967211"   --->   Operation 42 'muxlogic' 'muxLogicI1_to_mul_ln157_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 43 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_2 = muxlogic i32 %in_21_val_read"   --->   Operation 43 'muxlogic' 'muxLogicI0_to_mul_ln157_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 44 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_2 = muxlogic i32 4294967206"   --->   Operation 44 'muxlogic' 'muxLogicI1_to_mul_ln157_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 45 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_3 = muxlogic i32 %in_23_val_read"   --->   Operation 45 'muxlogic' 'muxLogicI0_to_mul_ln157_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 46 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_3 = muxlogic i32 4294967208"   --->   Operation 46 'muxlogic' 'muxLogicI1_to_mul_ln157_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 47 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_4 = muxlogic i32 %in_25_val_read"   --->   Operation 47 'muxlogic' 'muxLogicI0_to_mul_ln157_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 48 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_4 = muxlogic i32 4294967218"   --->   Operation 48 'muxlogic' 'muxLogicI1_to_mul_ln157_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 49 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_3 = muxlogic i32 %in_9_val_read"   --->   Operation 49 'muxlogic' 'muxLogicI0_to_mul_ln156_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 50 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_3 = muxlogic i32 4294967242"   --->   Operation 50 'muxlogic' 'muxLogicI1_to_mul_ln156_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 51 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_4 = muxlogic i32 %in_11_val_read"   --->   Operation 51 'muxlogic' 'muxLogicI0_to_mul_ln156_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 52 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_4 = muxlogic i32 4294967214"   --->   Operation 52 'muxlogic' 'muxLogicI1_to_mul_ln156_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 53 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_5 = muxlogic i32 %in_13_val_read"   --->   Operation 53 'muxlogic' 'muxLogicI0_to_mul_ln156_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 54 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_5 = muxlogic i32 4294967206"   --->   Operation 54 'muxlogic' 'muxLogicI1_to_mul_ln156_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 55 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_8 = muxlogic i32 %in_7_val_read"   --->   Operation 55 'muxlogic' 'muxLogicI0_to_mul_ln156_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 56 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_8 = muxlogic i32 4294967229"   --->   Operation 56 'muxlogic' 'muxLogicI1_to_mul_ln156_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 57 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_9 = muxlogic i32 %in_9_val_read"   --->   Operation 57 'muxlogic' 'muxLogicI0_to_mul_ln156_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 58 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_9 = muxlogic i32 4294967206"   --->   Operation 58 'muxlogic' 'muxLogicI1_to_mul_ln156_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 59 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_10 = muxlogic i32 %in_11_val_read"   --->   Operation 59 'muxlogic' 'muxLogicI0_to_mul_ln156_10' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 60 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_10 = muxlogic i32 4294967223"   --->   Operation 60 'muxlogic' 'muxLogicI1_to_mul_ln156_10' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 61 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_11 = muxlogic i32 %in_13_val_read"   --->   Operation 61 'muxlogic' 'muxLogicI0_to_mul_ln156_11' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 62 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_11 = muxlogic i32 4294967274"   --->   Operation 62 'muxlogic' 'muxLogicI1_to_mul_ln156_11' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 63 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_9 = muxlogic i32 %in_25_val_read"   --->   Operation 63 'muxlogic' 'muxLogicI0_to_mul_ln157_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 64 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_9 = muxlogic i32 4294967235"   --->   Operation 64 'muxlogic' 'muxLogicI1_to_mul_ln157_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 65 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_12 = muxlogic i32 %in_5_val_read"   --->   Operation 65 'muxlogic' 'muxLogicI0_to_mul_ln156_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 66 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_12 = muxlogic i32 4294967242"   --->   Operation 66 'muxlogic' 'muxLogicI1_to_mul_ln156_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 67 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_13 = muxlogic i32 %in_7_val_read"   --->   Operation 67 'muxlogic' 'muxLogicI0_to_mul_ln156_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 68 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_13 = muxlogic i32 4294967206"   --->   Operation 68 'muxlogic' 'muxLogicI1_to_mul_ln156_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 69 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_14 = muxlogic i32 %in_9_val_read"   --->   Operation 69 'muxlogic' 'muxLogicI0_to_mul_ln156_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 70 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_14 = muxlogic i32 4294967235"   --->   Operation 70 'muxlogic' 'muxLogicI1_to_mul_ln156_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 71 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_12 = muxlogic i32 %in_19_val_read"   --->   Operation 71 'muxlogic' 'muxLogicI0_to_mul_ln157_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 72 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_12 = muxlogic i32 4294967250"   --->   Operation 72 'muxlogic' 'muxLogicI1_to_mul_ln157_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 73 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_13 = muxlogic i32 %in_23_val_read"   --->   Operation 73 'muxlogic' 'muxLogicI0_to_mul_ln157_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 74 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_13 = muxlogic i32 4294967229"   --->   Operation 74 'muxlogic' 'muxLogicI1_to_mul_ln157_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 75 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_15 = muxlogic i32 %in_5_val_read"   --->   Operation 75 'muxlogic' 'muxLogicI0_to_mul_ln156_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 76 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_15 = muxlogic i32 4294967214"   --->   Operation 76 'muxlogic' 'muxLogicI1_to_mul_ln156_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 77 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_16 = muxlogic i32 %in_7_val_read"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_mul_ln156_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 78 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_16 = muxlogic i32 4294967223"   --->   Operation 78 'muxlogic' 'muxLogicI1_to_mul_ln156_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 79 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_17 = muxlogic i32 %in_15_val_read"   --->   Operation 79 'muxlogic' 'muxLogicI0_to_mul_ln156_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 80 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_17 = muxlogic i32 4294967274"   --->   Operation 80 'muxlogic' 'muxLogicI1_to_mul_ln156_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 81 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_14 = muxlogic i32 %in_17_val_read"   --->   Operation 81 'muxlogic' 'muxLogicI0_to_mul_ln157_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 82 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_14 = muxlogic i32 4294967208"   --->   Operation 82 'muxlogic' 'muxLogicI1_to_mul_ln157_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 83 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_15 = muxlogic i32 %in_19_val_read"   --->   Operation 83 'muxlogic' 'muxLogicI0_to_mul_ln157_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 84 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_15 = muxlogic i32 4294967235"   --->   Operation 84 'muxlogic' 'muxLogicI1_to_mul_ln157_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 85 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_16 = muxlogic i32 %in_27_val_read"   --->   Operation 85 'muxlogic' 'muxLogicI0_to_mul_ln157_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 86 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_16 = muxlogic i32 4294967258"   --->   Operation 86 'muxlogic' 'muxLogicI1_to_mul_ln157_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 87 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_17 = muxlogic i32 %in_31_val_read"   --->   Operation 87 'muxlogic' 'muxLogicI0_to_mul_ln157_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 88 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_17 = muxlogic i32 4294967250"   --->   Operation 88 'muxlogic' 'muxLogicI1_to_mul_ln157_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 89 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_18 = muxlogic i32 %in_7_val_read"   --->   Operation 89 'muxlogic' 'muxLogicI0_to_mul_ln156_18' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 90 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_18 = muxlogic i32 4294967274"   --->   Operation 90 'muxlogic' 'muxLogicI1_to_mul_ln156_18' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 91 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_19 = muxlogic i32 %in_13_val_read"   --->   Operation 91 'muxlogic' 'muxLogicI0_to_mul_ln156_19' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 92 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_19 = muxlogic i32 4294967258"   --->   Operation 92 'muxlogic' 'muxLogicI1_to_mul_ln156_19' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 93 [1/1] (0.85ns)   --->   "%tmp3 = add i32 %in_15_val_read, i32 %in_5_val_read" [src/IDCT2.cpp:132]   --->   Operation 93 'add' 'tmp3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_tmp4 = muxlogic i32 %tmp3"   --->   Operation 94 'muxlogic' 'muxLogicI0_to_tmp4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 95 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_tmp4 = muxlogic i32 4294967206"   --->   Operation 95 'muxlogic' 'muxLogicI1_to_tmp4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 96 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_20 = muxlogic i32 %in_3_val_read"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_mul_ln156_20' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 97 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_20 = muxlogic i32 4294967242"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_mul_ln156_20' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 98 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_21 = muxlogic i32 %in_5_val_read"   --->   Operation 98 'muxlogic' 'muxLogicI0_to_mul_ln156_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 99 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_21 = muxlogic i32 4294967218"   --->   Operation 99 'muxlogic' 'muxLogicI1_to_mul_ln156_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 100 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_22 = muxlogic i32 %in_11_val_read"   --->   Operation 100 'muxlogic' 'muxLogicI0_to_mul_ln156_22' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 101 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_22 = muxlogic i32 4294967274"   --->   Operation 101 'muxlogic' 'muxLogicI1_to_mul_ln156_22' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 102 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_21 = muxlogic i32 %in_21_val_read"   --->   Operation 102 'muxlogic' 'muxLogicI0_to_mul_ln157_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 103 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_21 = muxlogic i32 4294967208"   --->   Operation 103 'muxlogic' 'muxLogicI1_to_mul_ln157_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 104 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_23 = muxlogic i32 %in_31_val_read"   --->   Operation 104 'muxlogic' 'muxLogicI0_to_mul_ln157_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 105 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_23 = muxlogic i32 4294967235"   --->   Operation 105 'muxlogic' 'muxLogicI1_to_mul_ln157_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 106 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_23 = muxlogic i32 %in_3_val_read"   --->   Operation 106 'muxlogic' 'muxLogicI0_to_mul_ln156_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 107 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_23 = muxlogic i32 4294967223"   --->   Operation 107 'muxlogic' 'muxLogicI1_to_mul_ln156_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 108 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_24 = muxlogic i32 %in_5_val_read"   --->   Operation 108 'muxlogic' 'muxLogicI0_to_mul_ln156_24' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 109 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_24 = muxlogic i32 4294967250"   --->   Operation 109 'muxlogic' 'muxLogicI1_to_mul_ln156_24' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 110 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_25 = muxlogic i32 %in_11_val_read"   --->   Operation 110 'muxlogic' 'muxLogicI0_to_mul_ln156_25' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 111 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_25 = muxlogic i32 4294967208"   --->   Operation 111 'muxlogic' 'muxLogicI1_to_mul_ln156_25' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 112 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_27 = muxlogic i32 %in_3_val_read"   --->   Operation 112 'muxlogic' 'muxLogicI0_to_mul_ln156_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 113 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_27 = muxlogic i32 4294967211"   --->   Operation 113 'muxlogic' 'muxLogicI1_to_mul_ln156_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 114 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_28 = muxlogic i32 %in_9_val_read"   --->   Operation 114 'muxlogic' 'muxLogicI0_to_mul_ln156_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 115 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_28 = muxlogic i32 4294967250"   --->   Operation 115 'muxlogic' 'muxLogicI1_to_mul_ln156_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 116 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_29 = muxlogic i32 %in_11_val_read"   --->   Operation 116 'muxlogic' 'muxLogicI0_to_mul_ln156_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 117 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_29 = muxlogic i32 4294967235"   --->   Operation 117 'muxlogic' 'muxLogicI1_to_mul_ln156_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 118 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_27 = muxlogic i32 %in_25_val_read"   --->   Operation 118 'muxlogic' 'muxLogicI0_to_mul_ln157_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 119 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_27 = muxlogic i32 4294967274"   --->   Operation 119 'muxlogic' 'muxLogicI1_to_mul_ln157_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 120 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_28 = muxlogic i32 %in_31_val_read"   --->   Operation 120 'muxlogic' 'muxLogicI0_to_mul_ln157_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 121 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_28 = muxlogic i32 4294967223"   --->   Operation 121 'muxlogic' 'muxLogicI1_to_mul_ln157_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 122 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_30 = muxlogic i32 %in_3_val_read"   --->   Operation 122 'muxlogic' 'muxLogicI0_to_mul_ln156_30' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 123 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_30 = muxlogic i32 4294967206"   --->   Operation 123 'muxlogic' 'muxLogicI1_to_mul_ln156_30' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 124 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_29 = muxlogic i32 %in_21_val_read"   --->   Operation 124 'muxlogic' 'muxLogicI0_to_mul_ln157_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 125 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_29 = muxlogic i32 4294967211"   --->   Operation 125 'muxlogic' 'muxLogicI1_to_mul_ln157_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 126 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_32 = muxlogic i32 %in_3_val_read"   --->   Operation 126 'muxlogic' 'muxLogicI0_to_mul_ln156_32' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 127 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_32 = muxlogic i32 4294967208"   --->   Operation 127 'muxlogic' 'muxLogicI1_to_mul_ln156_32' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 128 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_33 = muxlogic i32 %in_9_val_read"   --->   Operation 128 'muxlogic' 'muxLogicI0_to_mul_ln156_33' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 129 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_33 = muxlogic i32 4294967229"   --->   Operation 129 'muxlogic' 'muxLogicI1_to_mul_ln156_33' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 130 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_34 = muxlogic i32 %in_13_val_read"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_mul_ln156_34' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 131 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_34 = muxlogic i32 4294967250"   --->   Operation 131 'muxlogic' 'muxLogicI1_to_mul_ln156_34' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 132 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_31 = muxlogic i32 %in_19_val_read"   --->   Operation 132 'muxlogic' 'muxLogicI0_to_mul_ln157_31' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 133 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_31 = muxlogic i32 4294967218"   --->   Operation 133 'muxlogic' 'muxLogicI1_to_mul_ln157_31' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 134 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_32 = muxlogic i32 %in_31_val_read"   --->   Operation 134 'muxlogic' 'muxLogicI0_to_mul_ln157_32' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 135 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_32 = muxlogic i32 4294967214"   --->   Operation 135 'muxlogic' 'muxLogicI1_to_mul_ln157_32' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 136 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_35 = muxlogic i32 %in_3_val_read"   --->   Operation 136 'muxlogic' 'muxLogicI0_to_mul_ln156_35' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 137 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_35 = muxlogic i32 4294967218"   --->   Operation 137 'muxlogic' 'muxLogicI1_to_mul_ln156_35' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 138 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_36 = muxlogic i32 %in_7_val_read"   --->   Operation 138 'muxlogic' 'muxLogicI0_to_mul_ln156_36' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 139 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_36 = muxlogic i32 4294967235"   --->   Operation 139 'muxlogic' 'muxLogicI1_to_mul_ln156_36' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 140 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_37 = muxlogic i32 %in_13_val_read"   --->   Operation 140 'muxlogic' 'muxLogicI0_to_mul_ln156_37' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 141 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_37 = muxlogic i32 4294967208"   --->   Operation 141 'muxlogic' 'muxLogicI1_to_mul_ln156_37' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 142 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_34 = muxlogic i32 %in_19_val_read"   --->   Operation 142 'muxlogic' 'muxLogicI0_to_mul_ln157_34' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 143 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_34 = muxlogic i32 4294967274"   --->   Operation 143 'muxlogic' 'muxLogicI1_to_mul_ln157_34' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 144 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_38 = muxlogic i32 %in_3_val_read"   --->   Operation 144 'muxlogic' 'muxLogicI0_to_mul_ln156_38' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 145 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_38 = muxlogic i32 4294967235"   --->   Operation 145 'muxlogic' 'muxLogicI1_to_mul_ln156_38' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 146 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_39 = muxlogic i32 %in_11_val_read"   --->   Operation 146 'muxlogic' 'muxLogicI0_to_mul_ln156_39' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 147 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_39 = muxlogic i32 4294967258"   --->   Operation 147 'muxlogic' 'muxLogicI1_to_mul_ln156_39' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 148 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_38 = muxlogic i32 %in_21_val_read"   --->   Operation 148 'muxlogic' 'muxLogicI0_to_mul_ln157_38' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 149 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_38 = muxlogic i32 4294967214"   --->   Operation 149 'muxlogic' 'muxLogicI1_to_mul_ln157_38' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 150 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_40 = muxlogic i32 %in_31_val_read"   --->   Operation 150 'muxlogic' 'muxLogicI0_to_mul_ln157_40' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 151 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_40 = muxlogic i32 4294967208"   --->   Operation 151 'muxlogic' 'muxLogicI1_to_mul_ln157_40' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 152 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_40 = muxlogic i32 %in_3_val_read"   --->   Operation 152 'muxlogic' 'muxLogicI0_to_mul_ln156_40' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 153 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_40 = muxlogic i32 4294967258"   --->   Operation 153 'muxlogic' 'muxLogicI1_to_mul_ln156_40' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 154 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_44 = muxlogic i32 %in_11_val_read"   --->   Operation 154 'muxlogic' 'muxLogicI0_to_mul_ln156_44' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 155 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_44 = muxlogic i32 4294967250"   --->   Operation 155 'muxlogic' 'muxLogicI1_to_mul_ln156_44' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 156 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_43 = muxlogic i32 %in_19_val_read"   --->   Operation 156 'muxlogic' 'muxLogicI0_to_mul_ln157_43' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 157 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_43 = muxlogic i32 4294967223"   --->   Operation 157 'muxlogic' 'muxLogicI1_to_mul_ln157_43' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 158 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_44 = muxlogic i32 %in_23_val_read"   --->   Operation 158 'muxlogic' 'muxLogicI0_to_mul_ln157_44' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 159 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_44 = muxlogic i32 4294967214"   --->   Operation 159 'muxlogic' 'muxLogicI1_to_mul_ln157_44' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 160 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_45 = muxlogic i32 %in_27_val_read"   --->   Operation 160 'muxlogic' 'muxLogicI0_to_mul_ln157_45' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 161 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_45 = muxlogic i32 4294967208"   --->   Operation 161 'muxlogic' 'muxLogicI1_to_mul_ln157_45' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 162 [4/5] (2.40ns)   --->   "%call_ret = call i512 @IDCT2B16, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i26 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read" [src/IDCT2.cpp:152]   --->   Operation 162 'call' 'call_ret' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 163 [1/1] (0.85ns)   --->   "%add_ln156 = add i32 %in_3_val_read, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 163 'add' 'add_ln156' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln156_11 = shl i32 %in_7_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 164 'shl' 'shl_ln156_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln156_12 = shl i32 %in_7_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 165 'shl' 'shl_ln156_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.85ns)   --->   "%add_ln156_3 = add i32 %shl_ln156_11, i32 %shl_ln156_12" [src/IDCT2.cpp:156]   --->   Operation 166 'add' 'add_ln156_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln156_14 = shl i32 %in_9_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 167 'shl' 'shl_ln156_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln156_15 = shl i32 %in_9_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 168 'shl' 'shl_ln156_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.85ns)   --->   "%add_ln156_6 = add i32 %shl_ln156_14, i32 %shl_ln156_15" [src/IDCT2.cpp:156]   --->   Operation 169 'add' 'add_ln156_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln156_17 = shl i32 %in_11_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 170 'shl' 'shl_ln156_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln156_18 = shl i32 %in_11_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 171 'shl' 'shl_ln156_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.85ns)   --->   "%add_ln156_8 = add i32 %shl_ln156_17, i32 %shl_ln156_18" [src/IDCT2.cpp:156]   --->   Operation 172 'add' 'add_ln156_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln156_20 = shl i32 %in_13_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 173 'shl' 'shl_ln156_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln156_21 = shl i32 %in_13_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 174 'shl' 'shl_ln156_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.85ns)   --->   "%add_ln156_9 = add i32 %shl_ln156_20, i32 %shl_ln156_21" [src/IDCT2.cpp:156]   --->   Operation 175 'add' 'add_ln156_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_10 = add i32 %add_ln156_9, i32 %in_13_val_read" [src/IDCT2.cpp:156]   --->   Operation 176 'add' 'add_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln156_22 = shl i32 %in_15_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 177 'shl' 'shl_ln156_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln157_11 = shl i32 %in_25_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 178 'shl' 'shl_ln157_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln157_17 = shl i32 %in_31_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 179 'shl' 'shl_ln157_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_11 = add i32 %add_ln156_10, i32 %shl_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 180 'add' 'add_ln157_11' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln156_32 = shl i32 %in_11_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 181 'shl' 'shl_ln156_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156 = muxlogic i32 %in_13_val_read"   --->   Operation 182 'muxlogic' 'muxLogicI0_to_mul_ln156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156 = muxlogic i32 4294967265"   --->   Operation 183 'muxlogic' 'muxLogicI1_to_mul_ln156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156 = mul i32 %in_13_val_read, i32 4294967265" [src/IDCT2.cpp:156]   --->   Operation 184 'mul' 'mul_ln156' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_1 = muxlogic i32 %in_15_val_read"   --->   Operation 185 'muxlogic' 'muxLogicI0_to_mul_ln156_1' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 186 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_1 = muxlogic i32 4294967242"   --->   Operation 186 'muxlogic' 'muxLogicI1_to_mul_ln156_1' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 187 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157 = muxlogic i32 %in_17_val_read"   --->   Operation 187 'muxlogic' 'muxLogicI0_to_mul_ln157' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 188 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157 = muxlogic i32 4294967223"   --->   Operation 188 'muxlogic' 'muxLogicI1_to_mul_ln157' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 189 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_1 = muxlogic i32 %in_19_val_read"   --->   Operation 189 'muxlogic' 'muxLogicI0_to_mul_ln157_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_1 = muxlogic i32 4294967211"   --->   Operation 190 'muxlogic' 'muxLogicI1_to_mul_ln157_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_1 = mul i32 %in_19_val_read, i32 4294967211" [src/IDCT2.cpp:157]   --->   Operation 191 'mul' 'mul_ln157_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_2 = muxlogic i32 %in_21_val_read"   --->   Operation 192 'muxlogic' 'muxLogicI0_to_mul_ln157_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_2 = muxlogic i32 4294967206"   --->   Operation 193 'muxlogic' 'muxLogicI1_to_mul_ln157_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_2 = mul i32 %in_21_val_read, i32 4294967206" [src/IDCT2.cpp:157]   --->   Operation 194 'mul' 'mul_ln157_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_3 = muxlogic i32 %in_23_val_read"   --->   Operation 195 'muxlogic' 'muxLogicI0_to_mul_ln157_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_3 = muxlogic i32 4294967208"   --->   Operation 196 'muxlogic' 'muxLogicI1_to_mul_ln157_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_3 = mul i32 %in_23_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 197 'mul' 'mul_ln157_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_4 = muxlogic i32 %in_25_val_read"   --->   Operation 198 'muxlogic' 'muxLogicI0_to_mul_ln157_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_4 = muxlogic i32 4294967218"   --->   Operation 199 'muxlogic' 'muxLogicI1_to_mul_ln157_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_4 = mul i32 %in_25_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 200 'mul' 'mul_ln157_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_5 = muxlogic i32 %in_27_val_read"   --->   Operation 201 'muxlogic' 'muxLogicI0_to_mul_ln157_5' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 202 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_5 = muxlogic i32 4294967235"   --->   Operation 202 'muxlogic' 'muxLogicI1_to_mul_ln157_5' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 203 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_6 = muxlogic i32 %in_29_val_read"   --->   Operation 203 'muxlogic' 'muxLogicI0_to_mul_ln157_6' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 204 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_6 = muxlogic i32 4294967258"   --->   Operation 204 'muxlogic' 'muxLogicI1_to_mul_ln157_6' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln157_7 = muxlogic i32 %in_31_val_read"   --->   Operation 205 'muxlogic' 'muxLogicI0_to_mul_ln157_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln157_7 = muxlogic i32 4294967283"   --->   Operation 206 'muxlogic' 'muxLogicI1_to_mul_ln157_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [2/2] (2.19ns) (share mux size 93)   --->   "%mul_ln157_7 = mul i32 %in_31_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 207 'mul' 'mul_ln157_7' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln156_2 = muxlogic i32 %in_7_val_read"   --->   Operation 208 'muxlogic' 'muxLogicI0_to_mul_ln156_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln156_2 = muxlogic i32 4294967283"   --->   Operation 209 'muxlogic' 'muxLogicI1_to_mul_ln156_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (2.19ns) (share mux size 93)   --->   "%mul_ln156_2 = mul i32 %in_7_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 210 'mul' 'mul_ln156_2' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_3 = muxlogic i32 %in_9_val_read"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_mul_ln156_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_3 = muxlogic i32 4294967242"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_mul_ln156_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_3 = mul i32 %in_9_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 213 'mul' 'mul_ln156_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_4 = muxlogic i32 %in_11_val_read"   --->   Operation 214 'muxlogic' 'muxLogicI0_to_mul_ln156_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_4 = muxlogic i32 4294967214"   --->   Operation 215 'muxlogic' 'muxLogicI1_to_mul_ln156_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_4 = mul i32 %in_11_val_read, i32 4294967214" [src/IDCT2.cpp:156]   --->   Operation 216 'mul' 'mul_ln156_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_5 = muxlogic i32 %in_13_val_read"   --->   Operation 217 'muxlogic' 'muxLogicI0_to_mul_ln156_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_5 = muxlogic i32 4294967206"   --->   Operation 218 'muxlogic' 'muxLogicI1_to_mul_ln156_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_5 = mul i32 %in_13_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 219 'mul' 'mul_ln156_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_6 = muxlogic i32 %in_15_val_read"   --->   Operation 220 'muxlogic' 'muxLogicI0_to_mul_ln156_6' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 221 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_6 = muxlogic i32 4294967218"   --->   Operation 221 'muxlogic' 'muxLogicI1_to_mul_ln156_6' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 222 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_8 = muxlogic i32 %in_17_val_read"   --->   Operation 222 'muxlogic' 'muxLogicI0_to_mul_ln157_8' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 223 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_8 = muxlogic i32 4294967250"   --->   Operation 223 'muxlogic' 'muxLogicI1_to_mul_ln157_8' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sub_ln157_12)   --->   "%shl_ln157_22 = shl i32 %in_25_val_read, i32 7" [src/IDCT2.cpp:157]   --->   Operation 224 'shl' 'shl_ln157_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln157_12 = sub i32 %shl_ln157_22, i32 %shl_ln157_11" [src/IDCT2.cpp:157]   --->   Operation 225 'sub' 'sub_ln157_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln157_29 = shl i32 %in_31_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 226 'shl' 'shl_ln157_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln157_30 = shl i32 %in_31_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 227 'shl' 'shl_ln157_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.85ns)   --->   "%sub_ln157_15 = sub i32 %shl_ln157_29, i32 %shl_ln157_30" [src/IDCT2.cpp:157]   --->   Operation 228 'sub' 'sub_ln157_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln157_31 = shl i32 %in_31_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 229 'shl' 'shl_ln157_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln156_34 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 230 'shl' 'shl_ln156_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln156_35 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 231 'shl' 'shl_ln156_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.85ns)   --->   "%add_ln156_16 = add i32 %shl_ln156_34, i32 %shl_ln156_35" [src/IDCT2.cpp:156]   --->   Operation 232 'add' 'add_ln156_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln156_7 = muxlogic i32 %in_5_val_read"   --->   Operation 233 'muxlogic' 'muxLogicI0_to_mul_ln156_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln156_7 = muxlogic i32 4294967283"   --->   Operation 234 'muxlogic' 'muxLogicI1_to_mul_ln156_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [2/2] (2.19ns) (share mux size 93)   --->   "%mul_ln156_7 = mul i32 %in_5_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 235 'mul' 'mul_ln156_7' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_8 = muxlogic i32 %in_7_val_read"   --->   Operation 236 'muxlogic' 'muxLogicI0_to_mul_ln156_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_8 = muxlogic i32 4294967229"   --->   Operation 237 'muxlogic' 'muxLogicI1_to_mul_ln156_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_8 = mul i32 %in_7_val_read, i32 4294967229" [src/IDCT2.cpp:156]   --->   Operation 238 'mul' 'mul_ln156_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_9 = muxlogic i32 %in_9_val_read"   --->   Operation 239 'muxlogic' 'muxLogicI0_to_mul_ln156_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_9 = muxlogic i32 4294967206"   --->   Operation 240 'muxlogic' 'muxLogicI1_to_mul_ln156_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_9 = mul i32 %in_9_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 241 'mul' 'mul_ln156_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_10 = muxlogic i32 %in_11_val_read"   --->   Operation 242 'muxlogic' 'muxLogicI0_to_mul_ln156_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_10 = muxlogic i32 4294967223"   --->   Operation 243 'muxlogic' 'muxLogicI1_to_mul_ln156_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_10 = mul i32 %in_11_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 244 'mul' 'mul_ln156_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_11 = muxlogic i32 %in_13_val_read"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_mul_ln156_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_11 = muxlogic i32 4294967274"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_mul_ln156_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_11 = mul i32 %in_13_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 247 'mul' 'mul_ln156_11' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_9 = muxlogic i32 %in_25_val_read"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_mul_ln157_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_9 = muxlogic i32 4294967235"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_mul_ln157_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_9 = mul i32 %in_25_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 250 'mul' 'mul_ln157_9' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_10 = muxlogic i32 %in_27_val_read"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_mul_ln157_10' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 252 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_10 = muxlogic i32 4294967206"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_mul_ln157_10' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 253 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_11 = muxlogic i32 %in_29_val_read"   --->   Operation 253 'muxlogic' 'muxLogicI0_to_mul_ln157_11' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 254 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_11 = muxlogic i32 4294967218"   --->   Operation 254 'muxlogic' 'muxLogicI1_to_mul_ln157_11' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 255 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_12 = muxlogic i32 %in_5_val_read"   --->   Operation 255 'muxlogic' 'muxLogicI0_to_mul_ln156_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_12 = muxlogic i32 4294967242"   --->   Operation 256 'muxlogic' 'muxLogicI1_to_mul_ln156_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_12 = mul i32 %in_5_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 257 'mul' 'mul_ln156_12' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_13 = muxlogic i32 %in_7_val_read"   --->   Operation 258 'muxlogic' 'muxLogicI0_to_mul_ln156_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_13 = muxlogic i32 4294967206"   --->   Operation 259 'muxlogic' 'muxLogicI1_to_mul_ln156_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_13 = mul i32 %in_7_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 260 'mul' 'mul_ln156_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_14 = muxlogic i32 %in_9_val_read"   --->   Operation 261 'muxlogic' 'muxLogicI0_to_mul_ln156_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_14 = muxlogic i32 4294967235"   --->   Operation 262 'muxlogic' 'muxLogicI1_to_mul_ln156_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_14 = mul i32 %in_9_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 263 'mul' 'mul_ln156_14' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.85ns)   --->   "%sub_ln156_20 = sub i32 %shl_ln156_18, i32 %shl_ln156_32" [src/IDCT2.cpp:156]   --->   Operation 264 'sub' 'sub_ln156_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_21 = add i32 %sub_ln156_20, i32 %in_11_val_read" [src/IDCT2.cpp:156]   --->   Operation 265 'add' 'add_ln156_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_22)   --->   "%shl_ln156_42 = shl i32 %in_13_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 266 'shl' 'shl_ln156_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln156_22 = add i32 %shl_ln156_20, i32 %shl_ln156_42" [src/IDCT2.cpp:156]   --->   Operation 267 'add' 'add_ln156_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln156_44 = shl i32 %in_15_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 268 'shl' 'shl_ln156_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.85ns)   --->   "%add_ln156_23 = add i32 %shl_ln156_22, i32 %shl_ln156_44" [src/IDCT2.cpp:156]   --->   Operation 269 'add' 'add_ln156_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_12 = muxlogic i32 %in_19_val_read"   --->   Operation 270 'muxlogic' 'muxLogicI0_to_mul_ln157_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_12 = muxlogic i32 4294967250"   --->   Operation 271 'muxlogic' 'muxLogicI1_to_mul_ln157_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_12 = mul i32 %in_19_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 272 'mul' 'mul_ln157_12' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_13 = muxlogic i32 %in_23_val_read"   --->   Operation 273 'muxlogic' 'muxLogicI0_to_mul_ln157_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_13 = muxlogic i32 4294967229"   --->   Operation 274 'muxlogic' 'muxLogicI1_to_mul_ln157_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_13 = mul i32 %in_23_val_read, i32 4294967229" [src/IDCT2.cpp:157]   --->   Operation 275 'mul' 'mul_ln157_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_246 = add i32 %shl_ln157_29, i32 %shl_ln157_30" [src/IDCT2.cpp:157]   --->   Operation 276 'add' 'add_ln157_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_27 = sub i32 %add_ln157_246, i32 %shl_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 277 'sub' 'sub_ln157_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 278 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_77 = add i32 %add_ln156_21, i32 %sub_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 278 'add' 'add_ln157_77' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 279 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_15 = muxlogic i32 %in_5_val_read"   --->   Operation 279 'muxlogic' 'muxLogicI0_to_mul_ln156_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_15 = muxlogic i32 4294967214"   --->   Operation 280 'muxlogic' 'muxLogicI1_to_mul_ln156_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_15 = mul i32 %in_5_val_read, i32 4294967214" [src/IDCT2.cpp:156]   --->   Operation 281 'mul' 'mul_ln156_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_16 = muxlogic i32 %in_7_val_read"   --->   Operation 282 'muxlogic' 'muxLogicI0_to_mul_ln156_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_16 = muxlogic i32 4294967223"   --->   Operation 283 'muxlogic' 'muxLogicI1_to_mul_ln156_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_16 = mul i32 %in_7_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 284 'mul' 'mul_ln156_16' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.85ns)   --->   "%add_ln156_27 = add i32 %add_ln156_8, i32 %shl_ln156_32" [src/IDCT2.cpp:156]   --->   Operation 285 'add' 'add_ln156_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_17 = muxlogic i32 %in_15_val_read"   --->   Operation 286 'muxlogic' 'muxLogicI0_to_mul_ln156_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_17 = muxlogic i32 4294967274"   --->   Operation 287 'muxlogic' 'muxLogicI1_to_mul_ln156_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_17 = mul i32 %in_15_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 288 'mul' 'mul_ln156_17' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_14 = muxlogic i32 %in_17_val_read"   --->   Operation 289 'muxlogic' 'muxLogicI0_to_mul_ln157_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_14 = muxlogic i32 4294967208"   --->   Operation 290 'muxlogic' 'muxLogicI1_to_mul_ln157_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_14 = mul i32 %in_17_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 291 'mul' 'mul_ln157_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_15 = muxlogic i32 %in_19_val_read"   --->   Operation 292 'muxlogic' 'muxLogicI0_to_mul_ln157_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_15 = muxlogic i32 4294967235"   --->   Operation 293 'muxlogic' 'muxLogicI1_to_mul_ln157_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_15 = mul i32 %in_19_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 294 'mul' 'mul_ln157_15' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln157_42 = shl i32 %in_25_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 295 'shl' 'shl_ln157_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_16 = muxlogic i32 %in_27_val_read"   --->   Operation 296 'muxlogic' 'muxLogicI0_to_mul_ln157_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_16 = muxlogic i32 4294967258"   --->   Operation 297 'muxlogic' 'muxLogicI1_to_mul_ln157_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_16 = mul i32 %in_27_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 298 'mul' 'mul_ln157_16' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.85ns)   --->   "%tmp = sub i32 %in_23_val_read, i32 %in_29_val_read" [src/IDCT2.cpp:132]   --->   Operation 299 'sub' 'tmp' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node p_sub432)   --->   "%empty = shl i32 %tmp, i32 7" [src/IDCT2.cpp:132]   --->   Operation 300 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node p_sub432)   --->   "%empty_271 = shl i32 %tmp, i32 5" [src/IDCT2.cpp:132]   --->   Operation 301 'shl' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.85ns) (out node of the LUT)   --->   "%p_sub432 = sub i32 %empty, i32 %empty_271" [src/IDCT2.cpp:132]   --->   Operation 302 'sub' 'p_sub432' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_17 = muxlogic i32 %in_31_val_read"   --->   Operation 303 'muxlogic' 'muxLogicI0_to_mul_ln157_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_17 = muxlogic i32 4294967250"   --->   Operation 304 'muxlogic' 'muxLogicI1_to_mul_ln157_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_17 = mul i32 %in_31_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 305 'mul' 'mul_ln157_17' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_18 = muxlogic i32 %in_7_val_read"   --->   Operation 306 'muxlogic' 'muxLogicI0_to_mul_ln156_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_18 = muxlogic i32 4294967274"   --->   Operation 307 'muxlogic' 'muxLogicI1_to_mul_ln156_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_18 = mul i32 %in_7_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 308 'mul' 'mul_ln156_18' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_19 = muxlogic i32 %in_13_val_read"   --->   Operation 309 'muxlogic' 'muxLogicI0_to_mul_ln156_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_19 = muxlogic i32 4294967258"   --->   Operation 310 'muxlogic' 'muxLogicI1_to_mul_ln156_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_19 = mul i32 %in_13_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 311 'mul' 'mul_ln156_19' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_19 = muxlogic i32 %in_23_val_read"   --->   Operation 312 'muxlogic' 'muxLogicI0_to_mul_ln157_19' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 313 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_19 = muxlogic i32 4294967250"   --->   Operation 313 'muxlogic' 'muxLogicI1_to_mul_ln157_19' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 314 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_20 = muxlogic i32 %in_25_val_read"   --->   Operation 314 'muxlogic' 'muxLogicI0_to_mul_ln157_20' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 315 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_20 = muxlogic i32 4294967208"   --->   Operation 315 'muxlogic' 'muxLogicI1_to_mul_ln157_20' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 316 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_tmp4 = muxlogic i32 %tmp3"   --->   Operation 316 'muxlogic' 'muxLogicI0_to_tmp4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_tmp4 = muxlogic i32 4294967206"   --->   Operation 317 'muxlogic' 'muxLogicI1_to_tmp4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [2/2] (2.15ns) (share mux size 93)   --->   "%tmp4 = mul i32 %tmp3, i32 4294967206" [src/IDCT2.cpp:132]   --->   Operation 318 'mul' 'tmp4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln157_45 = shl i32 %in_31_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 319 'shl' 'shl_ln157_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.85ns)   --->   "%sub_ln157_33 = sub i32 %shl_ln157_45, i32 %shl_ln157_30" [src/IDCT2.cpp:157]   --->   Operation 320 'sub' 'sub_ln157_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_20 = muxlogic i32 %in_3_val_read"   --->   Operation 321 'muxlogic' 'muxLogicI0_to_mul_ln156_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_20 = muxlogic i32 4294967242"   --->   Operation 322 'muxlogic' 'muxLogicI1_to_mul_ln156_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_20 = mul i32 %in_3_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 323 'mul' 'mul_ln156_20' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_21 = muxlogic i32 %in_5_val_read"   --->   Operation 324 'muxlogic' 'muxLogicI0_to_mul_ln156_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_21 = muxlogic i32 4294967218"   --->   Operation 325 'muxlogic' 'muxLogicI1_to_mul_ln156_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_21 = mul i32 %in_5_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 326 'mul' 'mul_ln156_21' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_22 = muxlogic i32 %in_11_val_read"   --->   Operation 327 'muxlogic' 'muxLogicI0_to_mul_ln156_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_22 = muxlogic i32 4294967274"   --->   Operation 328 'muxlogic' 'muxLogicI1_to_mul_ln156_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_22 = mul i32 %in_11_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 329 'mul' 'mul_ln156_22' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_21 = muxlogic i32 %in_21_val_read"   --->   Operation 330 'muxlogic' 'muxLogicI0_to_mul_ln157_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_21 = muxlogic i32 4294967208"   --->   Operation 331 'muxlogic' 'muxLogicI1_to_mul_ln157_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_21 = mul i32 %in_21_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 332 'mul' 'mul_ln157_21' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_255)   --->   "%shl_ln157_48 = shl i32 %in_25_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 333 'shl' 'shl_ln157_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln157_255 = add i32 %shl_ln157_42, i32 %shl_ln157_48" [src/IDCT2.cpp:157]   --->   Operation 334 'add' 'add_ln157_255' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_22 = muxlogic i32 %in_29_val_read"   --->   Operation 335 'muxlogic' 'muxLogicI0_to_mul_ln157_22' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 336 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_22 = muxlogic i32 4294967223"   --->   Operation 336 'muxlogic' 'muxLogicI1_to_mul_ln157_22' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 337 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_23 = muxlogic i32 %in_31_val_read"   --->   Operation 337 'muxlogic' 'muxLogicI0_to_mul_ln157_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_23 = muxlogic i32 4294967235"   --->   Operation 338 'muxlogic' 'muxLogicI1_to_mul_ln157_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_23 = mul i32 %in_31_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 339 'mul' 'mul_ln157_23' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_23 = muxlogic i32 %in_3_val_read"   --->   Operation 340 'muxlogic' 'muxLogicI0_to_mul_ln156_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_23 = muxlogic i32 4294967223"   --->   Operation 341 'muxlogic' 'muxLogicI1_to_mul_ln156_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_23 = mul i32 %in_3_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 342 'mul' 'mul_ln156_23' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_24 = muxlogic i32 %in_5_val_read"   --->   Operation 343 'muxlogic' 'muxLogicI0_to_mul_ln156_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_24 = muxlogic i32 4294967250"   --->   Operation 344 'muxlogic' 'muxLogicI1_to_mul_ln156_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_24 = mul i32 %in_5_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 345 'mul' 'mul_ln156_24' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_25 = muxlogic i32 %in_11_val_read"   --->   Operation 346 'muxlogic' 'muxLogicI0_to_mul_ln156_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_25 = muxlogic i32 4294967208"   --->   Operation 347 'muxlogic' 'muxLogicI1_to_mul_ln156_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_25 = mul i32 %in_11_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 348 'mul' 'mul_ln156_25' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln156_26 = muxlogic i32 %in_13_val_read"   --->   Operation 349 'muxlogic' 'muxLogicI0_to_mul_ln156_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln156_26 = muxlogic i32 4294967283"   --->   Operation 350 'muxlogic' 'muxLogicI1_to_mul_ln156_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [2/2] (2.19ns) (share mux size 93)   --->   "%mul_ln156_26 = mul i32 %in_13_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 351 'mul' 'mul_ln156_26' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_24 = muxlogic i32 %in_25_val_read"   --->   Operation 352 'muxlogic' 'muxLogicI0_to_mul_ln157_24' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 353 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_24 = muxlogic i32 4294967258"   --->   Operation 353 'muxlogic' 'muxLogicI1_to_mul_ln157_24' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 354 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_25 = muxlogic i32 %in_27_val_read"   --->   Operation 354 'muxlogic' 'muxLogicI0_to_mul_ln157_25' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 355 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_25 = muxlogic i32 4294967218"   --->   Operation 355 'muxlogic' 'muxLogicI1_to_mul_ln157_25' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 356 [1/1] (0.85ns)   --->   "%tmp6 = sub i32 %in_15_val_read, i32 %in_19_val_read" [src/IDCT2.cpp:132]   --->   Operation 356 'sub' 'tmp6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.85ns)   --->   "%add_ln157_260 = add i32 %shl_ln157_45, i32 %shl_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 357 'add' 'add_ln157_260' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_27 = muxlogic i32 %in_3_val_read"   --->   Operation 358 'muxlogic' 'muxLogicI0_to_mul_ln156_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_27 = muxlogic i32 4294967211"   --->   Operation 359 'muxlogic' 'muxLogicI1_to_mul_ln156_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_27 = mul i32 %in_3_val_read, i32 4294967211" [src/IDCT2.cpp:156]   --->   Operation 360 'mul' 'mul_ln156_27' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_28 = muxlogic i32 %in_9_val_read"   --->   Operation 361 'muxlogic' 'muxLogicI0_to_mul_ln156_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_28 = muxlogic i32 4294967250"   --->   Operation 362 'muxlogic' 'muxLogicI1_to_mul_ln156_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_28 = mul i32 %in_9_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 363 'mul' 'mul_ln156_28' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_29 = muxlogic i32 %in_11_val_read"   --->   Operation 364 'muxlogic' 'muxLogicI0_to_mul_ln156_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_29 = muxlogic i32 4294967235"   --->   Operation 365 'muxlogic' 'muxLogicI1_to_mul_ln156_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_29 = mul i32 %in_11_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 366 'mul' 'mul_ln156_29' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_26 = muxlogic i32 %in_23_val_read"   --->   Operation 367 'muxlogic' 'muxLogicI0_to_mul_ln157_26' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 368 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_26 = muxlogic i32 4294967218"   --->   Operation 368 'muxlogic' 'muxLogicI1_to_mul_ln157_26' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 369 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_27 = muxlogic i32 %in_25_val_read"   --->   Operation 369 'muxlogic' 'muxLogicI0_to_mul_ln157_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_27 = muxlogic i32 4294967274"   --->   Operation 370 'muxlogic' 'muxLogicI1_to_mul_ln157_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_27 = mul i32 %in_25_val_read, i32 4294967274" [src/IDCT2.cpp:157]   --->   Operation 371 'mul' 'mul_ln157_27' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.85ns)   --->   "%tmp9 = sub i32 %in_27_val_read, i32 %in_17_val_read" [src/IDCT2.cpp:132]   --->   Operation 372 'sub' 'tmp9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_28 = muxlogic i32 %in_31_val_read"   --->   Operation 373 'muxlogic' 'muxLogicI0_to_mul_ln157_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_28 = muxlogic i32 4294967223"   --->   Operation 374 'muxlogic' 'muxLogicI1_to_mul_ln157_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_28 = mul i32 %in_31_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 375 'mul' 'mul_ln157_28' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_30 = muxlogic i32 %in_3_val_read"   --->   Operation 376 'muxlogic' 'muxLogicI0_to_mul_ln156_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_30 = muxlogic i32 4294967206"   --->   Operation 377 'muxlogic' 'muxLogicI1_to_mul_ln156_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_30 = mul i32 %in_3_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 378 'mul' 'mul_ln156_30' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node sub_ln156_42)   --->   "%shl_ln156_51 = shl i32 %in_11_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 379 'shl' 'shl_ln156_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln156_42 = sub i32 %shl_ln156_51, i32 %in_11_val_read" [src/IDCT2.cpp:156]   --->   Operation 380 'sub' 'sub_ln156_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_31 = muxlogic i32 %in_15_val_read"   --->   Operation 381 'muxlogic' 'muxLogicI0_to_mul_ln156_31' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 382 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_31 = muxlogic i32 4294967208"   --->   Operation 382 'muxlogic' 'muxLogicI1_to_mul_ln156_31' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 383 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_29 = muxlogic i32 %in_21_val_read"   --->   Operation 383 'muxlogic' 'muxLogicI0_to_mul_ln157_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_29 = muxlogic i32 4294967211"   --->   Operation 384 'muxlogic' 'muxLogicI1_to_mul_ln157_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_29 = mul i32 %in_21_val_read, i32 4294967211" [src/IDCT2.cpp:157]   --->   Operation 385 'mul' 'mul_ln157_29' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_30 = muxlogic i32 %in_27_val_read"   --->   Operation 386 'muxlogic' 'muxLogicI0_to_mul_ln157_30' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 387 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_30 = muxlogic i32 4294967214"   --->   Operation 387 'muxlogic' 'muxLogicI1_to_mul_ln157_30' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_267)   --->   "%shl_ln157_51 = shl i32 %in_31_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 388 'shl' 'shl_ln157_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln157_267 = add i32 %shl_ln157_45, i32 %shl_ln157_51" [src/IDCT2.cpp:157]   --->   Operation 389 'add' 'add_ln157_267' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_56 = sub i32 %add_ln157_267, i32 %shl_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 390 'sub' 'sub_ln157_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 391 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_162 = add i32 %sub_ln156_42, i32 %sub_ln157_56" [src/IDCT2.cpp:157]   --->   Operation 391 'add' 'add_ln157_162' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 392 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_32 = muxlogic i32 %in_3_val_read"   --->   Operation 392 'muxlogic' 'muxLogicI0_to_mul_ln156_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_32 = muxlogic i32 4294967208"   --->   Operation 393 'muxlogic' 'muxLogicI1_to_mul_ln156_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_32 = mul i32 %in_3_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 394 'mul' 'mul_ln156_32' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_33 = muxlogic i32 %in_9_val_read"   --->   Operation 395 'muxlogic' 'muxLogicI0_to_mul_ln156_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_33 = muxlogic i32 4294967229"   --->   Operation 396 'muxlogic' 'muxLogicI1_to_mul_ln156_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_33 = mul i32 %in_9_val_read, i32 4294967229" [src/IDCT2.cpp:156]   --->   Operation 397 'mul' 'mul_ln156_33' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_34 = muxlogic i32 %in_13_val_read"   --->   Operation 398 'muxlogic' 'muxLogicI0_to_mul_ln156_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_34 = muxlogic i32 4294967250"   --->   Operation 399 'muxlogic' 'muxLogicI1_to_mul_ln156_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_34 = mul i32 %in_13_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 400 'mul' 'mul_ln156_34' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_31 = muxlogic i32 %in_19_val_read"   --->   Operation 401 'muxlogic' 'muxLogicI0_to_mul_ln157_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_31 = muxlogic i32 4294967218"   --->   Operation 402 'muxlogic' 'muxLogicI1_to_mul_ln157_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_31 = mul i32 %in_19_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 403 'mul' 'mul_ln157_31' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.85ns)   --->   "%tmp12 = sub i32 %in_11_val_read, i32 %in_25_val_read" [src/IDCT2.cpp:132]   --->   Operation 404 'sub' 'tmp12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node p_sub187)   --->   "%empty_282 = shl i32 %tmp12, i32 7" [src/IDCT2.cpp:132]   --->   Operation 405 'shl' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node p_sub187)   --->   "%empty_283 = shl i32 %tmp12, i32 5" [src/IDCT2.cpp:132]   --->   Operation 406 'shl' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.85ns) (out node of the LUT)   --->   "%p_sub187 = sub i32 %empty_282, i32 %empty_283" [src/IDCT2.cpp:132]   --->   Operation 407 'sub' 'p_sub187' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_32 = muxlogic i32 %in_31_val_read"   --->   Operation 408 'muxlogic' 'muxLogicI0_to_mul_ln157_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_32 = muxlogic i32 4294967214"   --->   Operation 409 'muxlogic' 'muxLogicI1_to_mul_ln157_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_32 = mul i32 %in_31_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 410 'mul' 'mul_ln157_32' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_35 = muxlogic i32 %in_3_val_read"   --->   Operation 411 'muxlogic' 'muxLogicI0_to_mul_ln156_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_35 = muxlogic i32 4294967218"   --->   Operation 412 'muxlogic' 'muxLogicI1_to_mul_ln156_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_35 = mul i32 %in_3_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 413 'mul' 'mul_ln156_35' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_36 = muxlogic i32 %in_7_val_read"   --->   Operation 414 'muxlogic' 'muxLogicI0_to_mul_ln156_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_36 = muxlogic i32 4294967235"   --->   Operation 415 'muxlogic' 'muxLogicI1_to_mul_ln156_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_36 = mul i32 %in_7_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 416 'mul' 'mul_ln156_36' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_37 = muxlogic i32 %in_13_val_read"   --->   Operation 417 'muxlogic' 'muxLogicI0_to_mul_ln156_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_37 = muxlogic i32 4294967208"   --->   Operation 418 'muxlogic' 'muxLogicI1_to_mul_ln156_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_37 = mul i32 %in_13_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 419 'mul' 'mul_ln156_37' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_33 = muxlogic i32 %in_17_val_read"   --->   Operation 420 'muxlogic' 'muxLogicI0_to_mul_ln157_33' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 421 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_33 = muxlogic i32 4294967258"   --->   Operation 421 'muxlogic' 'muxLogicI1_to_mul_ln157_33' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 422 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_34 = muxlogic i32 %in_19_val_read"   --->   Operation 422 'muxlogic' 'muxLogicI0_to_mul_ln157_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_34 = muxlogic i32 4294967274"   --->   Operation 423 'muxlogic' 'muxLogicI1_to_mul_ln157_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_34 = mul i32 %in_19_val_read, i32 4294967274" [src/IDCT2.cpp:157]   --->   Operation 424 'mul' 'mul_ln157_34' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_36 = muxlogic i32 %in_29_val_read"   --->   Operation 425 'muxlogic' 'muxLogicI0_to_mul_ln157_36' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 426 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_36 = muxlogic i32 4294967250"   --->   Operation 426 'muxlogic' 'muxLogicI1_to_mul_ln157_36' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 427 [1/1] (0.85ns)   --->   "%tmp15 = sub i32 %in_5_val_read, i32 %in_23_val_read" [src/IDCT2.cpp:132]   --->   Operation 427 'sub' 'tmp15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.85ns)   --->   "%add_ln157_275 = add i32 %add_ln157_267, i32 %shl_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 428 'add' 'add_ln157_275' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_38 = muxlogic i32 %in_3_val_read"   --->   Operation 429 'muxlogic' 'muxLogicI0_to_mul_ln156_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_38 = muxlogic i32 4294967235"   --->   Operation 430 'muxlogic' 'muxLogicI1_to_mul_ln156_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_38 = mul i32 %in_3_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 431 'mul' 'mul_ln156_38' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_39 = muxlogic i32 %in_11_val_read"   --->   Operation 432 'muxlogic' 'muxLogicI0_to_mul_ln156_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_39 = muxlogic i32 4294967258"   --->   Operation 433 'muxlogic' 'muxLogicI1_to_mul_ln156_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_39 = mul i32 %in_11_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 434 'mul' 'mul_ln156_39' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_37 = muxlogic i32 %in_17_val_read"   --->   Operation 435 'muxlogic' 'muxLogicI0_to_mul_ln157_37' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 436 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_37 = muxlogic i32 4294967218"   --->   Operation 436 'muxlogic' 'muxLogicI1_to_mul_ln157_37' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 437 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_38 = muxlogic i32 %in_21_val_read"   --->   Operation 437 'muxlogic' 'muxLogicI0_to_mul_ln157_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_38 = muxlogic i32 4294967214"   --->   Operation 438 'muxlogic' 'muxLogicI1_to_mul_ln157_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_38 = mul i32 %in_21_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 439 'mul' 'mul_ln157_38' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln157_39 = muxlogic i32 %in_25_val_read"   --->   Operation 440 'muxlogic' 'muxLogicI0_to_mul_ln157_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln157_39 = muxlogic i32 4294967283"   --->   Operation 441 'muxlogic' 'muxLogicI1_to_mul_ln157_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [2/2] (2.19ns) (share mux size 93)   --->   "%mul_ln157_39 = mul i32 %in_25_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 442 'mul' 'mul_ln157_39' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_40 = muxlogic i32 %in_31_val_read"   --->   Operation 443 'muxlogic' 'muxLogicI0_to_mul_ln157_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_40 = muxlogic i32 4294967208"   --->   Operation 444 'muxlogic' 'muxLogicI1_to_mul_ln157_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_40 = mul i32 %in_31_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 445 'mul' 'mul_ln157_40' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_40 = muxlogic i32 %in_3_val_read"   --->   Operation 446 'muxlogic' 'muxLogicI0_to_mul_ln156_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_40 = muxlogic i32 4294967258"   --->   Operation 447 'muxlogic' 'muxLogicI1_to_mul_ln156_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_40 = mul i32 %in_3_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 448 'mul' 'mul_ln156_40' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_41 = muxlogic i32 %in_7_val_read"   --->   Operation 449 'muxlogic' 'muxLogicI0_to_mul_ln156_41' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 450 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_41 = muxlogic i32 4294967218"   --->   Operation 450 'muxlogic' 'muxLogicI1_to_mul_ln156_41' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 451 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_42 = muxlogic i32 %in_15_val_read"   --->   Operation 451 'muxlogic' 'muxLogicI0_to_mul_ln156_42' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 452 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_42 = muxlogic i32 4294967223"   --->   Operation 452 'muxlogic' 'muxLogicI1_to_mul_ln156_42' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 453 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_41 = muxlogic i32 %in_25_val_read"   --->   Operation 453 'muxlogic' 'muxLogicI0_to_mul_ln157_41' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 454 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_41 = muxlogic i32 4294967250"   --->   Operation 454 'muxlogic' 'muxLogicI1_to_mul_ln157_41' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 455 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_42 = muxlogic i32 %in_29_val_read"   --->   Operation 455 'muxlogic' 'muxLogicI0_to_mul_ln157_42' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 456 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_42 = muxlogic i32 4294967214"   --->   Operation 456 'muxlogic' 'muxLogicI1_to_mul_ln157_42' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 457 [1/1] (0.85ns)   --->   "%tmp18 = sub i32 %in_31_val_read, i32 %in_11_val_read" [src/IDCT2.cpp:132]   --->   Operation 457 'sub' 'tmp18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln156_43 = muxlogic i32 %in_3_val_read"   --->   Operation 458 'muxlogic' 'muxLogicI0_to_mul_ln156_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln156_43 = muxlogic i32 4294967283"   --->   Operation 459 'muxlogic' 'muxLogicI1_to_mul_ln156_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [2/2] (2.19ns) (share mux size 93)   --->   "%mul_ln156_43 = mul i32 %in_3_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 460 'mul' 'mul_ln156_43' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_44 = muxlogic i32 %in_11_val_read"   --->   Operation 461 'muxlogic' 'muxLogicI0_to_mul_ln156_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_44 = muxlogic i32 4294967250"   --->   Operation 462 'muxlogic' 'muxLogicI1_to_mul_ln156_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_44 = mul i32 %in_11_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 463 'mul' 'mul_ln156_44' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_45 = muxlogic i32 %in_15_val_read"   --->   Operation 464 'muxlogic' 'muxLogicI0_to_mul_ln156_45' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 465 [2/2] (1.35ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_45 = muxlogic i32 4294967235"   --->   Operation 465 'muxlogic' 'muxLogicI1_to_mul_ln156_45' <Predicate = true> <Delay = 1.35>
ST_2 : Operation 466 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_43 = muxlogic i32 %in_19_val_read"   --->   Operation 466 'muxlogic' 'muxLogicI0_to_mul_ln157_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_43 = muxlogic i32 4294967223"   --->   Operation 467 'muxlogic' 'muxLogicI1_to_mul_ln157_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_43 = mul i32 %in_19_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 468 'mul' 'mul_ln157_43' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_44 = muxlogic i32 %in_23_val_read"   --->   Operation 469 'muxlogic' 'muxLogicI0_to_mul_ln157_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_44 = muxlogic i32 4294967214"   --->   Operation 470 'muxlogic' 'muxLogicI1_to_mul_ln157_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_44 = mul i32 %in_23_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 471 'mul' 'mul_ln157_44' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_45 = muxlogic i32 %in_27_val_read"   --->   Operation 472 'muxlogic' 'muxLogicI0_to_mul_ln157_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_45 = muxlogic i32 4294967208"   --->   Operation 473 'muxlogic' 'muxLogicI1_to_mul_ln157_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_45 = mul i32 %in_27_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 474 'mul' 'mul_ln157_45' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.85ns)   --->   "%tmp21 = sub i32 %in_29_val_read, i32 %in_31_val_read" [src/IDCT2.cpp:132]   --->   Operation 475 'sub' 'tmp21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%empty_294 = shl i32 %tmp21, i32 7" [src/IDCT2.cpp:132]   --->   Operation 476 'shl' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%empty_295 = shl i32 %tmp21, i32 5" [src/IDCT2.cpp:132]   --->   Operation 477 'shl' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub = sub i32 %empty_294, i32 %empty_295" [src/IDCT2.cpp:132]   --->   Operation 478 'sub' 'p_sub' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%empty_296 = shl i32 %tmp21, i32 3" [src/IDCT2.cpp:132]   --->   Operation 479 'shl' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%p_sub35 = sub i32 %p_sub, i32 %empty_296" [src/IDCT2.cpp:132]   --->   Operation 480 'sub' 'p_sub35' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 481 [3/5] (2.40ns)   --->   "%call_ret = call i512 @IDCT2B16, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i26 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read" [src/IDCT2.cpp:152]   --->   Operation 481 'call' 'call_ret' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln156 = shl i32 %in_1_val_read, i32 7" [src/IDCT2.cpp:156]   --->   Operation 482 'shl' 'shl_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln156_1 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 483 'shl' 'shl_ln156_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156 = sub i32 %shl_ln156, i32 %shl_ln156_1" [src/IDCT2.cpp:156]   --->   Operation 484 'sub' 'sub_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln156_2 = shl i32 %in_1_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 485 'shl' 'shl_ln156_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_1 = sub i32 %sub_ln156, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 486 'sub' 'sub_ln156_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln156_3 = shl i32 %in_1_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 487 'shl' 'shl_ln156_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_1 = add i32 %sub_ln156_1, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 488 'add' 'add_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln156_4 = shl i32 %add_ln156, i32 7" [src/IDCT2.cpp:156]   --->   Operation 489 'shl' 'shl_ln156_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln156_5 = shl i32 %add_ln156, i32 5" [src/IDCT2.cpp:156]   --->   Operation 490 'shl' 'shl_ln156_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_2 = sub i32 %shl_ln156_4, i32 %shl_ln156_5" [src/IDCT2.cpp:156]   --->   Operation 491 'sub' 'sub_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%shl_ln156_6 = shl i32 %add_ln156, i32 3" [src/IDCT2.cpp:156]   --->   Operation 492 'shl' 'shl_ln156_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_3 = sub i32 %sub_ln156_2, i32 %shl_ln156_6" [src/IDCT2.cpp:156]   --->   Operation 493 'sub' 'sub_ln156_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln156_7 = shl i32 %add_ln156, i32 1" [src/IDCT2.cpp:156]   --->   Operation 494 'shl' 'shl_ln156_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_2 = add i32 %sub_ln156_3, i32 %shl_ln156_7" [src/IDCT2.cpp:156]   --->   Operation 495 'add' 'add_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln156_8 = shl i32 %in_5_val_read, i32 7" [src/IDCT2.cpp:156]   --->   Operation 496 'shl' 'shl_ln156_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln156_9 = shl i32 %in_5_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 497 'shl' 'shl_ln156_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_4 = sub i32 %shl_ln156_8, i32 %shl_ln156_9" [src/IDCT2.cpp:156]   --->   Operation 498 'sub' 'sub_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln156_10 = shl i32 %in_5_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 499 'shl' 'shl_ln156_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_5 = sub i32 %sub_ln156_4, i32 %shl_ln156_10" [src/IDCT2.cpp:156]   --->   Operation 500 'sub' 'sub_ln156_5' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%shl_ln156_13 = shl i32 %in_7_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 501 'shl' 'shl_ln156_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.85ns)   --->   "%add_ln156_4 = add i32 %add_ln156_3, i32 %shl_ln156_13" [src/IDCT2.cpp:156]   --->   Operation 502 'add' 'add_ln156_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_5 = add i32 %add_ln156_4, i32 %in_7_val_read" [src/IDCT2.cpp:156]   --->   Operation 503 'add' 'add_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln156_16 = shl i32 %in_9_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 504 'shl' 'shl_ln156_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.85ns)   --->   "%add_ln156_7 = add i32 %add_ln156_6, i32 %shl_ln156_16" [src/IDCT2.cpp:156]   --->   Operation 505 'add' 'add_ln156_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln156_19 = shl i32 %in_11_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 506 'shl' 'shl_ln156_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.85ns)   --->   "%sub_ln156_6 = sub i32 %add_ln156_8, i32 %shl_ln156_19" [src/IDCT2.cpp:156]   --->   Operation 507 'sub' 'sub_ln156_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln156_23 = shl i32 %in_15_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 508 'shl' 'shl_ln156_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_11 = add i32 %shl_ln156_22, i32 %shl_ln156_23" [src/IDCT2.cpp:156]   --->   Operation 509 'add' 'add_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 510 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_7 = sub i32 %add_ln156_11, i32 %in_15_val_read" [src/IDCT2.cpp:156]   --->   Operation 510 'sub' 'sub_ln156_7' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln157 = shl i32 %in_17_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 511 'shl' 'shl_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln157_1 = shl i32 %in_17_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 512 'shl' 'shl_ln157_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157 = sub i32 %shl_ln157, i32 %shl_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 513 'sub' 'sub_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 514 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_231 = add i32 %sub_ln157, i32 %in_17_val_read" [src/IDCT2.cpp:157]   --->   Operation 514 'add' 'add_ln157_231' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%shl_ln157_2 = shl i32 %in_19_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 515 'shl' 'shl_ln157_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%shl_ln157_3 = shl i32 %in_19_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 516 'shl' 'shl_ln157_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.85ns)   --->   "%sub_ln157_1 = sub i32 %shl_ln157_2, i32 %shl_ln157_3" [src/IDCT2.cpp:157]   --->   Operation 517 'sub' 'sub_ln157_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln157_4 = shl i32 %in_19_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 518 'shl' 'shl_ln157_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_2 = sub i32 %sub_ln157_1, i32 %shl_ln157_4" [src/IDCT2.cpp:157]   --->   Operation 519 'sub' 'sub_ln157_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%shl_ln157_5 = shl i32 %in_21_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 520 'shl' 'shl_ln157_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%shl_ln157_6 = shl i32 %in_21_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 521 'shl' 'shl_ln157_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_3 = sub i32 %shl_ln157_5, i32 %shl_ln157_6" [src/IDCT2.cpp:157]   --->   Operation 522 'sub' 'sub_ln157_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln157_7 = shl i32 %in_21_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 523 'shl' 'shl_ln157_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_4 = sub i32 %sub_ln157_3, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 524 'sub' 'sub_ln157_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln157_8 = shl i32 %in_23_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 525 'shl' 'shl_ln157_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%shl_ln157_9 = shl i32 %in_23_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 526 'shl' 'shl_ln157_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_232 = add i32 %shl_ln157_8, i32 %shl_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 527 'add' 'add_ln157_232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln157_10 = shl i32 %in_23_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 528 'shl' 'shl_ln157_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_5 = sub i32 %add_ln157_232, i32 %shl_ln157_10" [src/IDCT2.cpp:157]   --->   Operation 529 'sub' 'sub_ln157_5' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 530 [1/1] (0.85ns)   --->   "%sub_ln157_6 = sub i32 %shl_ln157_11, i32 %in_25_val_read" [src/IDCT2.cpp:157]   --->   Operation 530 'sub' 'sub_ln157_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln157_12 = shl i32 %in_27_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 531 'shl' 'shl_ln157_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln157_13 = shl i32 %in_27_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 532 'shl' 'shl_ln157_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_7 = sub i32 %shl_ln157_12, i32 %shl_ln157_13" [src/IDCT2.cpp:157]   --->   Operation 533 'sub' 'sub_ln157_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%shl_ln157_14 = shl i32 %in_27_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 534 'shl' 'shl_ln157_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_8 = sub i32 %sub_ln157_7, i32 %shl_ln157_14" [src/IDCT2.cpp:157]   --->   Operation 535 'sub' 'sub_ln157_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln157_15 = shl i32 %in_29_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 536 'shl' 'shl_ln157_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%shl_ln157_16 = shl i32 %in_29_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 537 'shl' 'shl_ln157_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_9 = sub i32 %shl_ln157_15, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 538 'sub' 'sub_ln157_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 539 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_233 = add i32 %sub_ln157_9, i32 %in_29_val_read" [src/IDCT2.cpp:157]   --->   Operation 539 'add' 'add_ln157_233' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157 = add i32 %add_ln157_233, i32 %sub_ln157_6" [src/IDCT2.cpp:157]   --->   Operation 540 'add' 'add_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 541 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_1 = add i32 %add_ln157, i32 %sub_ln157_8" [src/IDCT2.cpp:157]   --->   Operation 541 'add' 'add_ln157_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 542 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_3 = add i32 %sub_ln157_4, i32 %sub_ln157_2" [src/IDCT2.cpp:157]   --->   Operation 542 'add' 'add_ln157_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 543 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_7 = add i32 %sub_ln156_5, i32 %add_ln156_5" [src/IDCT2.cpp:157]   --->   Operation 543 'add' 'add_ln157_7' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 544 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_8 = add i32 %add_ln156_2, i32 %sub_ln156_6" [src/IDCT2.cpp:157]   --->   Operation 544 'add' 'add_ln157_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_10 = add i32 %add_ln156_7, i32 %sub_ln156_7" [src/IDCT2.cpp:157]   --->   Operation 545 'add' 'add_ln157_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 546 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_12 = add i32 %add_ln157_11, i32 %add_ln157_10" [src/IDCT2.cpp:157]   --->   Operation 546 'add' 'add_ln157_12' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln156_24 = shl i32 %in_3_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 547 'shl' 'shl_ln156_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln156_25 = shl i32 %in_3_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 548 'shl' 'shl_ln156_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.85ns)   --->   "%add_ln156_12 = add i32 %shl_ln156_24, i32 %shl_ln156_25" [src/IDCT2.cpp:156]   --->   Operation 549 'add' 'add_ln156_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln156_26 = shl i32 %in_3_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 550 'shl' 'shl_ln156_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_13 = add i32 %add_ln156_12, i32 %shl_ln156_26" [src/IDCT2.cpp:156]   --->   Operation 551 'add' 'add_ln156_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln156_27 = shl i32 %in_5_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 552 'shl' 'shl_ln156_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%shl_ln156_28 = shl i32 %in_5_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 553 'shl' 'shl_ln156_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_14 = add i32 %shl_ln156_27, i32 %shl_ln156_28" [src/IDCT2.cpp:156]   --->   Operation 554 'add' 'add_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 555 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_8 = sub i32 %add_ln156_14, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 555 'sub' 'sub_ln156_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_9 = sub i32 %shl_ln156_11, i32 %shl_ln156_12" [src/IDCT2.cpp:156]   --->   Operation 556 'sub' 'sub_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%shl_ln156_29 = shl i32 %in_7_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 557 'shl' 'shl_ln156_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_10 = sub i32 %sub_ln156_9, i32 %shl_ln156_29" [src/IDCT2.cpp:156]   --->   Operation 558 'sub' 'sub_ln156_10' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln156_30 = shl i32 %in_9_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 559 'shl' 'shl_ln156_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%shl_ln156_31 = shl i32 %in_9_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 560 'shl' 'shl_ln156_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_11 = sub i32 %shl_ln156_30, i32 %shl_ln156_31" [src/IDCT2.cpp:156]   --->   Operation 561 'sub' 'sub_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 562 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_12 = sub i32 %sub_ln156_11, i32 %shl_ln156_16" [src/IDCT2.cpp:156]   --->   Operation 562 'sub' 'sub_ln156_12' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 563 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156 = mul i32 %in_13_val_read, i32 4294967265" [src/IDCT2.cpp:156]   --->   Operation 563 'mul' 'mul_ln156' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_1 = muxlogic i32 %in_15_val_read"   --->   Operation 564 'muxlogic' 'muxLogicI0_to_mul_ln156_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_1 = muxlogic i32 4294967242"   --->   Operation 565 'muxlogic' 'muxLogicI1_to_mul_ln156_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_1 = mul i32 %in_15_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 566 'mul' 'mul_ln156_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157 = muxlogic i32 %in_17_val_read"   --->   Operation 567 'muxlogic' 'muxLogicI0_to_mul_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157 = muxlogic i32 4294967223"   --->   Operation 568 'muxlogic' 'muxLogicI1_to_mul_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157 = mul i32 %in_17_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 569 'mul' 'mul_ln157' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_1 = mul i32 %in_19_val_read, i32 4294967211" [src/IDCT2.cpp:157]   --->   Operation 570 'mul' 'mul_ln157_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_2 = mul i32 %in_21_val_read, i32 4294967206" [src/IDCT2.cpp:157]   --->   Operation 571 'mul' 'mul_ln157_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_3 = mul i32 %in_23_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 572 'mul' 'mul_ln157_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_4 = mul i32 %in_25_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 573 'mul' 'mul_ln157_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_5 = muxlogic i32 %in_27_val_read"   --->   Operation 574 'muxlogic' 'muxLogicI0_to_mul_ln157_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 575 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_5 = muxlogic i32 4294967235"   --->   Operation 575 'muxlogic' 'muxLogicI1_to_mul_ln157_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 576 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_5 = mul i32 %in_27_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 576 'mul' 'mul_ln157_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_6 = muxlogic i32 %in_29_val_read"   --->   Operation 577 'muxlogic' 'muxLogicI0_to_mul_ln157_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 578 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_6 = muxlogic i32 4294967258"   --->   Operation 578 'muxlogic' 'muxLogicI1_to_mul_ln157_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_6 = mul i32 %in_29_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 579 'mul' 'mul_ln157_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_7 = mul i32 %in_31_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 580 'mul' 'mul_ln157_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.85ns)   --->   "%add_ln157_16 = add i32 %mul_ln157_4, i32 %mul_ln157_3" [src/IDCT2.cpp:157]   --->   Operation 581 'add' 'add_ln157_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.85ns)   --->   "%add_ln157_19 = add i32 %mul_ln157_2, i32 %mul_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 582 'add' 'add_ln157_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_23 = add i32 %add_ln156_13, i32 %sub_ln156_8" [src/IDCT2.cpp:157]   --->   Operation 583 'add' 'add_ln157_23' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 584 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_24 = add i32 %add_ln156_1, i32 %sub_ln156_12" [src/IDCT2.cpp:157]   --->   Operation 584 'add' 'add_ln157_24' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_26 = add i32 %sub_ln156_10, i32 %mul_ln156" [src/IDCT2.cpp:157]   --->   Operation 585 'add' 'add_ln157_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 586 [1/1] (0.85ns)   --->   "%sub_ln157_10 = sub i32 %mul_ln157_7, i32 %shl_ln156_32" [src/IDCT2.cpp:157]   --->   Operation 586 'sub' 'sub_ln157_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_29 = add i32 %sub_ln157_10, i32 %add_ln157_26" [src/IDCT2.cpp:157]   --->   Operation 587 'add' 'add_ln157_29' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln156_33 = shl i32 %in_3_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 588 'shl' 'shl_ln156_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_15 = add i32 %shl_ln156_24, i32 %shl_ln156_33" [src/IDCT2.cpp:156]   --->   Operation 589 'add' 'add_ln156_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 590 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_13 = sub i32 %add_ln156_15, i32 %in_3_val_read" [src/IDCT2.cpp:156]   --->   Operation 590 'sub' 'sub_ln156_13' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_14 = sub i32 %shl_ln156_9, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 591 'sub' 'sub_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 592 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_2 = mul i32 %in_7_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 592 'mul' 'mul_ln156_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_3 = mul i32 %in_9_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 593 'mul' 'mul_ln156_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_4 = mul i32 %in_11_val_read, i32 4294967214" [src/IDCT2.cpp:156]   --->   Operation 594 'mul' 'mul_ln156_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_5 = mul i32 %in_13_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 595 'mul' 'mul_ln156_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_6 = muxlogic i32 %in_15_val_read"   --->   Operation 596 'muxlogic' 'muxLogicI0_to_mul_ln156_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_6 = muxlogic i32 4294967218"   --->   Operation 597 'muxlogic' 'muxLogicI1_to_mul_ln156_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_6 = mul i32 %in_15_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 598 'mul' 'mul_ln156_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_8 = muxlogic i32 %in_17_val_read"   --->   Operation 599 'muxlogic' 'muxLogicI0_to_mul_ln157_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 600 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_8 = muxlogic i32 4294967250"   --->   Operation 600 'muxlogic' 'muxLogicI1_to_mul_ln157_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 601 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_8 = mul i32 %in_17_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 601 'mul' 'mul_ln157_8' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%shl_ln157_18 = shl i32 %in_19_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 602 'shl' 'shl_ln157_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%shl_ln157_19 = shl i32 %in_21_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 603 'shl' 'shl_ln157_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln157_20 = shl i32 %in_21_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 604 'shl' 'shl_ln157_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.85ns)   --->   "%add_ln157_234 = add i32 %shl_ln157_19, i32 %shl_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 605 'add' 'add_ln157_234' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_11 = sub i32 %add_ln157_234, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 606 'sub' 'sub_ln157_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%shl_ln157_21 = shl i32 %in_23_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 607 'shl' 'shl_ln157_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.85ns)   --->   "%add_ln157_235 = add i32 %shl_ln157_21, i32 %shl_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 608 'add' 'add_ln157_235' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_236 = add i32 %add_ln157_235, i32 %in_23_val_read" [src/IDCT2.cpp:157]   --->   Operation 609 'add' 'add_ln157_236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln157_23 = shl i32 %in_25_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 610 'shl' 'shl_ln157_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_13 = sub i32 %sub_ln157_12, i32 %shl_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 611 'sub' 'sub_ln157_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln157_24 = shl i32 %in_25_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 612 'shl' 'shl_ln157_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_237 = add i32 %sub_ln157_13, i32 %shl_ln157_24" [src/IDCT2.cpp:157]   --->   Operation 613 'add' 'add_ln157_237' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%shl_ln157_25 = shl i32 %in_27_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 614 'shl' 'shl_ln157_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%shl_ln157_26 = shl i32 %in_27_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 615 'shl' 'shl_ln157_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.85ns)   --->   "%add_ln157_238 = add i32 %shl_ln157_25, i32 %shl_ln157_26" [src/IDCT2.cpp:157]   --->   Operation 616 'add' 'add_ln157_238' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln157_27 = shl i32 %in_27_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 617 'shl' 'shl_ln157_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_239 = add i32 %add_ln157_238, i32 %shl_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 618 'add' 'add_ln157_239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 619 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_240 = add i32 %add_ln157_239, i32 %in_27_val_read" [src/IDCT2.cpp:157]   --->   Operation 619 'add' 'add_ln157_240' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln157_28 = shl i32 %in_29_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 620 'shl' 'shl_ln157_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_14 = sub i32 %shl_ln157_28, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 621 'sub' 'sub_ln157_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 622 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_241 = add i32 %sub_ln157_14, i32 %in_29_val_read" [src/IDCT2.cpp:157]   --->   Operation 622 'add' 'add_ln157_241' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_16 = sub i32 %sub_ln157_15, i32 %shl_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 623 'sub' 'sub_ln157_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 624 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_32 = add i32 %add_ln157_237, i32 %add_ln157_236" [src/IDCT2.cpp:157]   --->   Operation 624 'add' 'add_ln157_32' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 625 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_17 = sub i32 %sub_ln157_11, i32 %shl_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 625 'sub' 'sub_ln157_17' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 626 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_39 = add i32 %sub_ln156_13, i32 %sub_ln156_14" [src/IDCT2.cpp:157]   --->   Operation 626 'add' 'add_ln157_39' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 627 [1/1] (0.85ns)   --->   "%add_ln157_40 = add i32 %sub_ln156_1, i32 %mul_ln156_3" [src/IDCT2.cpp:157]   --->   Operation 627 'add' 'add_ln157_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_43 = add i32 %mul_ln156_2, i32 %mul_ln156_5" [src/IDCT2.cpp:157]   --->   Operation 628 'add' 'add_ln157_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 629 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_44 = add i32 %mul_ln156_4, i32 %sub_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 629 'add' 'add_ln157_44' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 630 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_45 = add i32 %add_ln157_44, i32 %add_ln157_43" [src/IDCT2.cpp:157]   --->   Operation 630 'add' 'add_ln157_45' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 631 [1/1] (0.00ns)   --->   "%shl_ln156_36 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 631 'shl' 'shl_ln156_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.85ns)   --->   "%add_ln156_17 = add i32 %add_ln156_16, i32 %shl_ln156_36" [src/IDCT2.cpp:156]   --->   Operation 632 'add' 'add_ln156_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_18 = add i32 %add_ln156_17, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 633 'add' 'add_ln156_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 634 [1/1] (0.85ns)   --->   "%sub_ln156_15 = sub i32 %shl_ln156_24, i32 %shl_ln156_25" [src/IDCT2.cpp:156]   --->   Operation 634 'sub' 'sub_ln156_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_16 = sub i32 %sub_ln156_15, i32 %shl_ln156_26" [src/IDCT2.cpp:156]   --->   Operation 635 'sub' 'sub_ln156_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 636 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_7 = mul i32 %in_5_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 636 'mul' 'mul_ln156_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 637 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_8 = mul i32 %in_7_val_read, i32 4294967229" [src/IDCT2.cpp:156]   --->   Operation 637 'mul' 'mul_ln156_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_9 = mul i32 %in_9_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 638 'mul' 'mul_ln156_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_10 = mul i32 %in_11_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 639 'mul' 'mul_ln156_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_11 = mul i32 %in_13_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 640 'mul' 'mul_ln156_11' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln156_37 = shl i32 %in_15_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 641 'shl' 'shl_ln156_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%shl_ln156_38 = shl i32 %in_15_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 642 'shl' 'shl_ln156_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_19 = add i32 %shl_ln156_37, i32 %shl_ln156_38" [src/IDCT2.cpp:156]   --->   Operation 643 'add' 'add_ln156_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln156_39 = shl i32 %in_15_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 644 'shl' 'shl_ln156_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_17 = sub i32 %add_ln156_19, i32 %shl_ln156_39" [src/IDCT2.cpp:156]   --->   Operation 645 'sub' 'sub_ln156_17' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_242)   --->   "%shl_ln157_32 = shl i32 %in_17_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 646 'shl' 'shl_ln157_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln157_242 = add i32 %shl_ln157, i32 %shl_ln157_32" [src/IDCT2.cpp:157]   --->   Operation 647 'add' 'add_ln157_242' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%shl_ln157_33 = shl i32 %in_17_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 648 'shl' 'shl_ln157_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.85ns)   --->   "%add_ln157_243 = add i32 %add_ln157_242, i32 %shl_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 649 'add' 'add_ln157_243' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%shl_ln157_34 = shl i32 %in_19_val_read, i32 7" [src/IDCT2.cpp:157]   --->   Operation 650 'shl' 'shl_ln157_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%shl_ln157_35 = shl i32 %in_19_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 651 'shl' 'shl_ln157_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_18 = sub i32 %shl_ln157_34, i32 %shl_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 652 'sub' 'sub_ln157_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 653 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_19 = sub i32 %sub_ln157_18, i32 %shl_ln157_3" [src/IDCT2.cpp:157]   --->   Operation 653 'sub' 'sub_ln157_19' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 654 [1/1] (0.85ns)   --->   "%sub_ln157_20 = sub i32 %shl_ln157_5, i32 %shl_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 654 'sub' 'sub_ln157_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_21 = sub i32 %sub_ln157_20, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 655 'sub' 'sub_ln157_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln157_36 = shl i32 %in_23_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 656 'shl' 'shl_ln157_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_9 = mul i32 %in_25_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 657 'mul' 'mul_ln157_9' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_10 = muxlogic i32 %in_27_val_read"   --->   Operation 658 'muxlogic' 'muxLogicI0_to_mul_ln157_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 659 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_10 = muxlogic i32 4294967206"   --->   Operation 659 'muxlogic' 'muxLogicI1_to_mul_ln157_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 660 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_10 = mul i32 %in_27_val_read, i32 4294967206" [src/IDCT2.cpp:157]   --->   Operation 660 'mul' 'mul_ln157_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_11 = muxlogic i32 %in_29_val_read"   --->   Operation 661 'muxlogic' 'muxLogicI0_to_mul_ln157_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 662 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_11 = muxlogic i32 4294967218"   --->   Operation 662 'muxlogic' 'muxLogicI1_to_mul_ln157_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_11 = mul i32 %in_29_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 663 'mul' 'mul_ln157_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_22 = sub i32 %in_31_val_read, i32 %shl_ln157_29" [src/IDCT2.cpp:157]   --->   Operation 664 'sub' 'sub_ln157_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 665 [1/1] (0.85ns)   --->   "%sub_ln157_23 = sub i32 %mul_ln157_9, i32 %shl_ln157_36" [src/IDCT2.cpp:157]   --->   Operation 665 'sub' 'sub_ln157_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_52 = add i32 %sub_ln157_21, i32 %sub_ln157_19" [src/IDCT2.cpp:157]   --->   Operation 666 'add' 'add_ln157_52' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 667 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_56 = add i32 %sub_ln156_16, i32 %mul_ln156_7" [src/IDCT2.cpp:157]   --->   Operation 667 'add' 'add_ln157_56' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 668 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_57 = add i32 %add_ln156_18, i32 %mul_ln156_9" [src/IDCT2.cpp:157]   --->   Operation 668 'add' 'add_ln157_57' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_59 = add i32 %mul_ln156_8, i32 %mul_ln156_11" [src/IDCT2.cpp:157]   --->   Operation 669 'add' 'add_ln157_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 670 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_60 = add i32 %mul_ln156_10, i32 %sub_ln157_22" [src/IDCT2.cpp:157]   --->   Operation 670 'add' 'add_ln157_60' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 671 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_61 = add i32 %add_ln157_60, i32 %add_ln157_59" [src/IDCT2.cpp:157]   --->   Operation 671 'add' 'add_ln157_61' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_20 = add i32 %add_ln156_16, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 672 'add' 'add_ln156_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%shl_ln156_40 = shl i32 %in_3_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 673 'shl' 'shl_ln156_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node sub_ln156_18)   --->   "%shl_ln156_41 = shl i32 %in_3_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 674 'shl' 'shl_ln156_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln156_18 = sub i32 %shl_ln156_40, i32 %shl_ln156_41" [src/IDCT2.cpp:156]   --->   Operation 675 'sub' 'sub_ln156_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_19 = sub i32 %sub_ln156_18, i32 %shl_ln156_26" [src/IDCT2.cpp:156]   --->   Operation 676 'sub' 'sub_ln156_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 677 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_12 = mul i32 %in_5_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 677 'mul' 'mul_ln156_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 678 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_13 = mul i32 %in_7_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 678 'mul' 'mul_ln156_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_14 = mul i32 %in_9_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 679 'mul' 'mul_ln156_14' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln156_43 = shl i32 %in_13_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 680 'shl' 'shl_ln156_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.85ns)   --->   "%sub_ln156_21 = sub i32 %add_ln156_22, i32 %shl_ln156_43" [src/IDCT2.cpp:156]   --->   Operation 681 'sub' 'sub_ln156_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_24 = add i32 %add_ln156_23, i32 %shl_ln156_23" [src/IDCT2.cpp:156]   --->   Operation 682 'add' 'add_ln156_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 683 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln156_25 = add i32 %add_ln156_24, i32 %in_15_val_read" [src/IDCT2.cpp:156]   --->   Operation 683 'add' 'add_ln156_25' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%shl_ln157_37 = shl i32 %in_17_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 684 'shl' 'shl_ln157_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.85ns)   --->   "%sub_ln157_24 = sub i32 %shl_ln157_37, i32 %in_17_val_read" [src/IDCT2.cpp:157]   --->   Operation 685 'sub' 'sub_ln157_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_12 = mul i32 %in_19_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 686 'mul' 'mul_ln157_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_13 = mul i32 %in_23_val_read, i32 4294967229" [src/IDCT2.cpp:157]   --->   Operation 687 'mul' 'mul_ln157_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%shl_ln157_38 = shl i32 %in_25_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 688 'shl' 'shl_ln157_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_244 = add i32 %shl_ln157_25, i32 %shl_ln157_13" [src/IDCT2.cpp:157]   --->   Operation 689 'add' 'add_ln157_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 690 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_245 = add i32 %add_ln157_244, i32 %in_27_val_read" [src/IDCT2.cpp:157]   --->   Operation 690 'add' 'add_ln157_245' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln157_39 = shl i32 %in_29_val_read, i32 7" [src/IDCT2.cpp:157]   --->   Operation 691 'shl' 'shl_ln157_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln157_40 = shl i32 %in_29_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 692 'shl' 'shl_ln157_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_25 = sub i32 %shl_ln157_39, i32 %shl_ln157_40" [src/IDCT2.cpp:157]   --->   Operation 693 'sub' 'sub_ln157_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%shl_ln157_41 = shl i32 %in_29_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 694 'shl' 'shl_ln157_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_26 = sub i32 %sub_ln157_25, i32 %shl_ln157_41" [src/IDCT2.cpp:157]   --->   Operation 695 'sub' 'sub_ln157_26' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_64 = add i32 %add_ln157_245, i32 %sub_ln157_26" [src/IDCT2.cpp:157]   --->   Operation 696 'add' 'add_ln157_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 697 [1/1] (0.85ns)   --->   "%add_ln157_65 = add i32 %shl_ln157_38, i32 %mul_ln157_13" [src/IDCT2.cpp:157]   --->   Operation 697 'add' 'add_ln157_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 698 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_66 = add i32 %add_ln157_65, i32 %add_ln157_64" [src/IDCT2.cpp:157]   --->   Operation 698 'add' 'add_ln157_66' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_67 = add i32 %sub_ln157_24, i32 %add_ln156_25" [src/IDCT2.cpp:157]   --->   Operation 699 'add' 'add_ln157_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 700 [1/1] (0.85ns)   --->   "%add_ln157_68 = add i32 %mul_ln157_2, i32 %mul_ln157_12" [src/IDCT2.cpp:157]   --->   Operation 700 'add' 'add_ln157_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_70 = add i32 %add_ln157_68, i32 %add_ln157_67" [src/IDCT2.cpp:157]   --->   Operation 701 'add' 'add_ln157_70' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 702 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_72 = add i32 %sub_ln156_19, i32 %mul_ln156_12" [src/IDCT2.cpp:157]   --->   Operation 702 'add' 'add_ln157_72' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 703 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_73 = add i32 %add_ln156_20, i32 %mul_ln156_14" [src/IDCT2.cpp:157]   --->   Operation 703 'add' 'add_ln157_73' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_75 = add i32 %mul_ln156_13, i32 %sub_ln156_21" [src/IDCT2.cpp:157]   --->   Operation 704 'add' 'add_ln157_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 705 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_78 = add i32 %add_ln157_77, i32 %add_ln157_75" [src/IDCT2.cpp:157]   --->   Operation 705 'add' 'add_ln157_78' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 706 [1/1] (0.85ns)   --->   "%sub_ln156_22 = sub i32 %add_ln156_16, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 706 'sub' 'sub_ln156_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 707 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_15 = mul i32 %in_5_val_read, i32 4294967214" [src/IDCT2.cpp:156]   --->   Operation 707 'mul' 'mul_ln156_15' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_16 = mul i32 %in_7_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 708 'mul' 'mul_ln156_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%shl_ln156_45 = shl i32 %in_9_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 709 'shl' 'shl_ln156_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.85ns)   --->   "%sub_ln156_23 = sub i32 %shl_ln156_15, i32 %shl_ln156_45" [src/IDCT2.cpp:156]   --->   Operation 710 'sub' 'sub_ln156_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_26 = add i32 %sub_ln156_23, i32 %in_9_val_read" [src/IDCT2.cpp:156]   --->   Operation 711 'add' 'add_ln156_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_28 = add i32 %add_ln156_27, i32 %in_11_val_read" [src/IDCT2.cpp:156]   --->   Operation 712 'add' 'add_ln156_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%shl_ln156_46 = shl i32 %in_13_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 713 'shl' 'shl_ln156_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_29 = add i32 %shl_ln156_20, i32 %shl_ln156_46" [src/IDCT2.cpp:156]   --->   Operation 714 'add' 'add_ln156_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 715 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_24 = sub i32 %add_ln156_29, i32 %in_13_val_read" [src/IDCT2.cpp:156]   --->   Operation 715 'sub' 'sub_ln156_24' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 716 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_17 = mul i32 %in_15_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 716 'mul' 'mul_ln156_17' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_14 = mul i32 %in_17_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 717 'mul' 'mul_ln157_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_15 = mul i32 %in_19_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 718 'mul' 'mul_ln157_15' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.85ns)   --->   "%sub_ln157_28 = sub i32 %shl_ln157_19, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 719 'sub' 'sub_ln157_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_29 = sub i32 %shl_ln157_42, i32 %shl_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 720 'sub' 'sub_ln157_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 721 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_30 = sub i32 %sub_ln157_29, i32 %shl_ln157_24" [src/IDCT2.cpp:157]   --->   Operation 721 'sub' 'sub_ln157_30' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 722 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_16 = mul i32 %in_27_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 722 'mul' 'mul_ln157_16' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%empty_272 = shl i32 %tmp, i32 3" [src/IDCT2.cpp:132]   --->   Operation 723 'shl' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub434 = sub i32 %p_sub432, i32 %empty_272" [src/IDCT2.cpp:132]   --->   Operation 724 'sub' 'p_sub434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%empty_273 = shl i32 %tmp, i32 1" [src/IDCT2.cpp:132]   --->   Operation 725 'shl' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %p_sub434, i32 %empty_273" [src/IDCT2.cpp:132]   --->   Operation 726 'add' 'tmp2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 727 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_17 = mul i32 %in_31_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 727 'mul' 'mul_ln157_17' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_80 = add i32 %tmp2, i32 %sub_ln157_30" [src/IDCT2.cpp:157]   --->   Operation 728 'add' 'add_ln157_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 729 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_81 = add i32 %add_ln157_80, i32 %mul_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 729 'add' 'add_ln157_81' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_82 = add i32 %sub_ln157_28, i32 %mul_ln156_17" [src/IDCT2.cpp:157]   --->   Operation 730 'add' 'add_ln157_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 731 [1/1] (0.85ns)   --->   "%add_ln157_84 = add i32 %mul_ln157_15, i32 %mul_ln157_14" [src/IDCT2.cpp:157]   --->   Operation 731 'add' 'add_ln157_84' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_85 = add i32 %add_ln157_84, i32 %add_ln157_82" [src/IDCT2.cpp:157]   --->   Operation 732 'add' 'add_ln157_85' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 733 [1/1] (0.85ns)   --->   "%sub_ln157_31 = sub i32 %mul_ln156_15, i32 %shl_ln156_33" [src/IDCT2.cpp:157]   --->   Operation 733 'sub' 'sub_ln157_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_88 = add i32 %sub_ln156_22, i32 %add_ln156_26" [src/IDCT2.cpp:157]   --->   Operation 734 'add' 'add_ln157_88' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_91 = add i32 %mul_ln156_16, i32 %sub_ln156_24" [src/IDCT2.cpp:157]   --->   Operation 735 'add' 'add_ln157_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 736 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_92 = add i32 %add_ln156_28, i32 %mul_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 736 'add' 'add_ln157_92' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 737 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_93 = add i32 %add_ln157_92, i32 %add_ln157_91" [src/IDCT2.cpp:157]   --->   Operation 737 'add' 'add_ln157_93' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 738 [1/1] (0.85ns)   --->   "%add_ln156_30 = add i32 %shl_ln156_34, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 738 'add' 'add_ln156_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_31 = add i32 %add_ln156_30, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 739 'add' 'add_ln156_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_25 = sub i32 %in_3_val_read, i32 %shl_ln156_40" [src/IDCT2.cpp:156]   --->   Operation 740 'sub' 'sub_ln156_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 741 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_18 = mul i32 %in_7_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 741 'mul' 'mul_ln156_18' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 742 [1/1] (0.85ns)   --->   "%sub_ln156_26 = sub i32 %add_ln156_6, i32 %shl_ln156_16" [src/IDCT2.cpp:156]   --->   Operation 742 'sub' 'sub_ln156_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_32 = add i32 %shl_ln156_17, i32 %shl_ln156_32" [src/IDCT2.cpp:156]   --->   Operation 743 'add' 'add_ln156_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 744 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_27 = sub i32 %add_ln156_32, i32 %in_11_val_read" [src/IDCT2.cpp:156]   --->   Operation 744 'sub' 'sub_ln156_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 745 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_19 = mul i32 %in_13_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 745 'mul' 'mul_ln156_19' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln157_18 = muxlogic i32 %in_17_val_read"   --->   Operation 746 'muxlogic' 'muxLogicI0_to_mul_ln157_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln157_18 = muxlogic i32 4294967283"   --->   Operation 747 'muxlogic' 'muxLogicI1_to_mul_ln157_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [2/2] (2.19ns) (share mux size 93)   --->   "%mul_ln157_18 = mul i32 %in_17_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 748 'mul' 'mul_ln157_18' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln157_43 = shl i32 %in_19_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 749 'shl' 'shl_ln157_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.85ns)   --->   "%add_ln157_247 = add i32 %shl_ln157_2, i32 %shl_ln157_43" [src/IDCT2.cpp:157]   --->   Operation 750 'add' 'add_ln157_247' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_248 = add i32 %add_ln157_247, i32 %shl_ln157_4" [src/IDCT2.cpp:157]   --->   Operation 751 'add' 'add_ln157_248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln157_44 = shl i32 %in_21_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 752 'shl' 'shl_ln157_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_32 = sub i32 %shl_ln157_5, i32 %shl_ln157_44" [src/IDCT2.cpp:157]   --->   Operation 753 'sub' 'sub_ln157_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 754 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_249 = add i32 %sub_ln157_32, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 754 'add' 'add_ln157_249' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 755 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_19 = muxlogic i32 %in_23_val_read"   --->   Operation 755 'muxlogic' 'muxLogicI0_to_mul_ln157_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 756 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_19 = muxlogic i32 4294967250"   --->   Operation 756 'muxlogic' 'muxLogicI1_to_mul_ln157_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 757 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_19 = mul i32 %in_23_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 757 'mul' 'mul_ln157_19' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 758 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_20 = muxlogic i32 %in_25_val_read"   --->   Operation 758 'muxlogic' 'muxLogicI0_to_mul_ln157_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_20 = muxlogic i32 4294967208"   --->   Operation 759 'muxlogic' 'muxLogicI1_to_mul_ln157_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_20 = mul i32 %in_25_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 760 'mul' 'mul_ln157_20' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.85ns)   --->   "%add_ln157_250 = add i32 %shl_ln157_28, i32 %shl_ln157_15" [src/IDCT2.cpp:157]   --->   Operation 761 'add' 'add_ln157_250' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_251 = add i32 %add_ln157_250, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 762 'add' 'add_ln157_251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 763 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_252 = add i32 %add_ln157_251, i32 %in_29_val_read" [src/IDCT2.cpp:157]   --->   Operation 763 'add' 'add_ln157_252' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 764 [1/2] (0.29ns) (share mux size 93)   --->   "%tmp4 = mul i32 %tmp3, i32 4294967206" [src/IDCT2.cpp:132]   --->   Operation 764 'mul' 'tmp4' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_34 = sub i32 %sub_ln157_33, i32 %shl_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 765 'sub' 'sub_ln157_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 766 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_99 = add i32 %add_ln157_249, i32 %add_ln157_248" [src/IDCT2.cpp:157]   --->   Operation 766 'add' 'add_ln157_99' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 767 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_102 = add i32 %sub_ln156_25, i32 %mul_ln156_18" [src/IDCT2.cpp:157]   --->   Operation 767 'add' 'add_ln157_102' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 768 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_103 = add i32 %add_ln156_31, i32 %sub_ln156_27" [src/IDCT2.cpp:157]   --->   Operation 768 'add' 'add_ln157_103' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_106 = add i32 %sub_ln156_26, i32 %tmp4" [src/IDCT2.cpp:157]   --->   Operation 769 'add' 'add_ln157_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 770 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_107 = add i32 %mul_ln156_19, i32 %sub_ln157_34" [src/IDCT2.cpp:157]   --->   Operation 770 'add' 'add_ln157_107' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 771 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_108 = add i32 %add_ln157_107, i32 %add_ln157_106" [src/IDCT2.cpp:157]   --->   Operation 771 'add' 'add_ln157_108' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_33 = add i32 %shl_ln156_34, i32 %shl_ln156_36" [src/IDCT2.cpp:156]   --->   Operation 772 'add' 'add_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 773 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_28 = sub i32 %add_ln156_33, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 773 'sub' 'sub_ln156_28' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 774 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_20 = mul i32 %in_3_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 774 'mul' 'mul_ln156_20' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 775 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_21 = mul i32 %in_5_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 775 'mul' 'mul_ln156_21' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%shl_ln156_47 = shl i32 %in_7_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 776 'shl' 'shl_ln156_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%shl_ln156_48 = shl i32 %in_7_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 777 'shl' 'shl_ln156_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_34 = add i32 %shl_ln156_47, i32 %shl_ln156_48" [src/IDCT2.cpp:156]   --->   Operation 778 'add' 'add_ln156_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 779 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_29 = sub i32 %add_ln156_34, i32 %shl_ln156_29" [src/IDCT2.cpp:156]   --->   Operation 779 'sub' 'sub_ln156_29' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 780 [1/1] (0.85ns)   --->   "%add_ln156_35 = add i32 %add_ln156_6, i32 %shl_ln156_45" [src/IDCT2.cpp:156]   --->   Operation 780 'add' 'add_ln156_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_36 = add i32 %add_ln156_35, i32 %in_9_val_read" [src/IDCT2.cpp:156]   --->   Operation 781 'add' 'add_ln156_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 782 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_22 = mul i32 %in_11_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 782 'mul' 'mul_ln156_22' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node sub_ln157_36)   --->   "%shl_ln157_46 = shl i32 %in_17_val_read, i32 7" [src/IDCT2.cpp:157]   --->   Operation 783 'shl' 'shl_ln157_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 784 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln157_36 = sub i32 %shl_ln157_46, i32 %shl_ln157_37" [src/IDCT2.cpp:157]   --->   Operation 784 'sub' 'sub_ln157_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%shl_ln157_47 = shl i32 %in_17_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 785 'shl' 'shl_ln157_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_37 = sub i32 %sub_ln157_36, i32 %shl_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 786 'sub' 'sub_ln157_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 787 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_253 = add i32 %sub_ln157_37, i32 %shl_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 787 'add' 'add_ln157_253' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 788 [1/1] (0.85ns)   --->   "%sub_ln157_38 = sub i32 %shl_ln157_43, i32 %shl_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 788 'sub' 'sub_ln157_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_254 = add i32 %sub_ln157_38, i32 %in_19_val_read" [src/IDCT2.cpp:157]   --->   Operation 789 'add' 'add_ln157_254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 790 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_21 = mul i32 %in_21_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 790 'mul' 'mul_ln157_21' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 791 [1/1] (0.85ns)   --->   "%sub_ln157_39 = sub i32 %in_23_val_read, i32 %shl_ln157_8" [src/IDCT2.cpp:157]   --->   Operation 791 'sub' 'sub_ln157_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_256 = add i32 %add_ln157_255, i32 %shl_ln157_24" [src/IDCT2.cpp:157]   --->   Operation 792 'add' 'add_ln157_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_40 = sub i32 %shl_ln157_25, i32 %shl_ln157_26" [src/IDCT2.cpp:157]   --->   Operation 793 'sub' 'sub_ln157_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 794 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_41 = sub i32 %sub_ln157_40, i32 %shl_ln157_14" [src/IDCT2.cpp:157]   --->   Operation 794 'sub' 'sub_ln157_41' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 795 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_22 = muxlogic i32 %in_29_val_read"   --->   Operation 795 'muxlogic' 'muxLogicI0_to_mul_ln157_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_22 = muxlogic i32 4294967223"   --->   Operation 796 'muxlogic' 'muxLogicI1_to_mul_ln157_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 797 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_22 = mul i32 %in_29_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 797 'mul' 'mul_ln157_22' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_23 = mul i32 %in_31_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 798 'mul' 'mul_ln157_23' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_112 = add i32 %add_ln157_256, i32 %sub_ln157_39" [src/IDCT2.cpp:157]   --->   Operation 799 'add' 'add_ln157_112' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 800 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_115 = add i32 %mul_ln157_21, i32 %add_ln157_254" [src/IDCT2.cpp:157]   --->   Operation 800 'add' 'add_ln157_115' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 801 [1/1] (0.85ns)   --->   "%add_ln157_118 = add i32 %mul_ln156_20, i32 %mul_ln156_21" [src/IDCT2.cpp:157]   --->   Operation 801 'add' 'add_ln157_118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 802 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_119 = add i32 %sub_ln156_28, i32 %add_ln156_36" [src/IDCT2.cpp:157]   --->   Operation 802 'add' 'add_ln157_119' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_121 = add i32 %sub_ln156_29, i32 %mul_ln156_5" [src/IDCT2.cpp:157]   --->   Operation 803 'add' 'add_ln157_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 804 [1/1] (0.85ns)   --->   "%add_ln157_122 = add i32 %mul_ln156_22, i32 %mul_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 804 'add' 'add_ln157_122' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_123 = add i32 %add_ln157_122, i32 %add_ln157_121" [src/IDCT2.cpp:157]   --->   Operation 805 'add' 'add_ln157_123' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 806 [1/1] (0.85ns)   --->   "%sub_ln156_30 = sub i32 %shl_ln156_34, i32 %shl_ln156_36" [src/IDCT2.cpp:156]   --->   Operation 806 'sub' 'sub_ln156_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_37 = add i32 %sub_ln156_30, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 807 'add' 'add_ln156_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 808 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_23 = mul i32 %in_3_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 808 'mul' 'mul_ln156_23' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_24 = mul i32 %in_5_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 809 'mul' 'mul_ln156_24' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.85ns)   --->   "%add_ln156_38 = add i32 %add_ln156_3, i32 %shl_ln156_29" [src/IDCT2.cpp:156]   --->   Operation 810 'add' 'add_ln156_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.85ns)   --->   "%sub_ln156_31 = sub i32 %shl_ln156_30, i32 %in_9_val_read" [src/IDCT2.cpp:156]   --->   Operation 811 'sub' 'sub_ln156_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_25 = mul i32 %in_11_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 812 'mul' 'mul_ln156_25' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_26 = mul i32 %in_13_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 813 'mul' 'mul_ln156_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_42 = sub i32 %shl_ln157_19, i32 %shl_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 814 'sub' 'sub_ln157_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 815 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_43 = sub i32 %sub_ln157_42, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 815 'sub' 'sub_ln157_43' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%shl_ln157_49 = shl i32 %in_23_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 816 'shl' 'shl_ln157_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_257 = add i32 %shl_ln157_21, i32 %shl_ln157_49" [src/IDCT2.cpp:157]   --->   Operation 817 'add' 'add_ln157_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 818 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_258 = add i32 %add_ln157_257, i32 %shl_ln157_36" [src/IDCT2.cpp:157]   --->   Operation 818 'add' 'add_ln157_258' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_259 = add i32 %add_ln157_258, i32 %in_23_val_read" [src/IDCT2.cpp:157]   --->   Operation 819 'add' 'add_ln157_259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 820 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_24 = muxlogic i32 %in_25_val_read"   --->   Operation 820 'muxlogic' 'muxLogicI0_to_mul_ln157_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 821 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_24 = muxlogic i32 4294967258"   --->   Operation 821 'muxlogic' 'muxLogicI1_to_mul_ln157_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_24 = mul i32 %in_25_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 822 'mul' 'mul_ln157_24' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_25 = muxlogic i32 %in_27_val_read"   --->   Operation 823 'muxlogic' 'muxLogicI0_to_mul_ln157_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_25 = muxlogic i32 4294967218"   --->   Operation 824 'muxlogic' 'muxLogicI1_to_mul_ln157_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 825 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_25 = mul i32 %in_27_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 825 'mul' 'mul_ln157_25' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_44 = sub i32 %shl_ln157_28, i32 %shl_ln157_41" [src/IDCT2.cpp:157]   --->   Operation 826 'sub' 'sub_ln157_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln157_50 = shl i32 %in_29_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 827 'shl' 'shl_ln157_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_45 = sub i32 %sub_ln157_44, i32 %shl_ln157_50" [src/IDCT2.cpp:157]   --->   Operation 828 'sub' 'sub_ln157_45' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node p_sub319)   --->   "%empty_274 = shl i32 %tmp6, i32 7" [src/IDCT2.cpp:132]   --->   Operation 829 'shl' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node p_sub319)   --->   "%empty_275 = shl i32 %tmp6, i32 5" [src/IDCT2.cpp:132]   --->   Operation 830 'shl' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.85ns) (out node of the LUT)   --->   "%p_sub319 = sub i32 %empty_274, i32 %empty_275" [src/IDCT2.cpp:132]   --->   Operation 831 'sub' 'p_sub319' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%empty_276 = shl i32 %tmp6, i32 3" [src/IDCT2.cpp:132]   --->   Operation 832 'shl' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub321 = sub i32 %p_sub319, i32 %empty_276" [src/IDCT2.cpp:132]   --->   Operation 833 'sub' 'p_sub321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 834 [1/1] (0.00ns)   --->   "%empty_277 = shl i32 %tmp6, i32 1" [src/IDCT2.cpp:132]   --->   Operation 834 'shl' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %p_sub321, i32 %empty_277" [src/IDCT2.cpp:132]   --->   Operation 835 'add' 'tmp7' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_46 = sub i32 %add_ln157_260, i32 %in_31_val_read" [src/IDCT2.cpp:157]   --->   Operation 836 'sub' 'sub_ln157_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 837 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_47 = sub i32 %add_ln157_259, i32 %shl_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 837 'sub' 'sub_ln157_47' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 838 [1/1] (0.85ns)   --->   "%add_ln157_131 = add i32 %mul_ln156_23, i32 %mul_ln156_24" [src/IDCT2.cpp:157]   --->   Operation 838 'add' 'add_ln157_131' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_132 = add i32 %add_ln156_37, i32 %sub_ln156_31" [src/IDCT2.cpp:157]   --->   Operation 839 'add' 'add_ln157_132' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_134 = add i32 %add_ln156_38, i32 %mul_ln156_26" [src/IDCT2.cpp:157]   --->   Operation 840 'add' 'add_ln157_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 841 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_135 = add i32 %mul_ln156_25, i32 %sub_ln157_46" [src/IDCT2.cpp:157]   --->   Operation 841 'add' 'add_ln157_135' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 842 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_136 = add i32 %add_ln157_135, i32 %add_ln157_134" [src/IDCT2.cpp:157]   --->   Operation 842 'add' 'add_ln157_136' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 843 [1/1] (0.85ns)   --->   "%sub_ln156_32 = sub i32 %shl_ln156_34, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 843 'sub' 'sub_ln156_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_33 = sub i32 %sub_ln156_32, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 844 'sub' 'sub_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 845 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_27 = mul i32 %in_3_val_read, i32 4294967211" [src/IDCT2.cpp:156]   --->   Operation 845 'mul' 'mul_ln156_27' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.00ns)   --->   "%shl_ln156_49 = shl i32 %in_7_val_read, i32 7" [src/IDCT2.cpp:156]   --->   Operation 846 'shl' 'shl_ln156_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_34 = sub i32 %shl_ln156_49, i32 %shl_ln156_47" [src/IDCT2.cpp:156]   --->   Operation 847 'sub' 'sub_ln156_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 848 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_35 = sub i32 %sub_ln156_34, i32 %shl_ln156_48" [src/IDCT2.cpp:156]   --->   Operation 848 'sub' 'sub_ln156_35' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 849 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_28 = mul i32 %in_9_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 849 'mul' 'mul_ln156_28' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 850 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_29 = mul i32 %in_11_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 850 'mul' 'mul_ln156_29' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 851 [1/1] (0.85ns)   --->   "%add_ln156_39 = add i32 %add_ln156_22, i32 %shl_ln156_43" [src/IDCT2.cpp:156]   --->   Operation 851 'add' 'add_ln156_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_36 = sub i32 %shl_ln156_44, i32 %shl_ln156_23" [src/IDCT2.cpp:156]   --->   Operation 852 'sub' 'sub_ln156_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 853 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln156_40 = add i32 %sub_ln156_36, i32 %in_15_val_read" [src/IDCT2.cpp:156]   --->   Operation 853 'add' 'add_ln156_40' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 854 [1/1] (0.85ns)   --->   "%add_ln157_261 = add i32 %shl_ln157_35, i32 %shl_ln157_3" [src/IDCT2.cpp:157]   --->   Operation 854 'add' 'add_ln157_261' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_48 = sub i32 %add_ln157_261, i32 %shl_ln157_4" [src/IDCT2.cpp:157]   --->   Operation 855 'sub' 'sub_ln157_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_262 = add i32 %shl_ln157_5, i32 %shl_ln157_44" [src/IDCT2.cpp:157]   --->   Operation 856 'add' 'add_ln157_262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 857 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_49 = sub i32 %add_ln157_262, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 857 'sub' 'sub_ln157_49' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 858 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_26 = muxlogic i32 %in_23_val_read"   --->   Operation 858 'muxlogic' 'muxLogicI0_to_mul_ln157_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_26 = muxlogic i32 4294967218"   --->   Operation 859 'muxlogic' 'muxLogicI1_to_mul_ln157_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 860 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_26 = mul i32 %in_23_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 860 'mul' 'mul_ln157_26' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 861 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_27 = mul i32 %in_25_val_read, i32 4294967274" [src/IDCT2.cpp:157]   --->   Operation 861 'mul' 'mul_ln157_27' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_50 = sub i32 %in_29_val_read, i32 %shl_ln157_40" [src/IDCT2.cpp:157]   --->   Operation 862 'sub' 'sub_ln157_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 863 [1/1] (0.00ns)   --->   "%empty_278 = shl i32 %tmp9, i32 7" [src/IDCT2.cpp:132]   --->   Operation 863 'shl' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%empty_279 = shl i32 %tmp9, i32 5" [src/IDCT2.cpp:132]   --->   Operation 864 'shl' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub275 = sub i32 %empty_278, i32 %empty_279" [src/IDCT2.cpp:132]   --->   Operation 865 'sub' 'p_sub275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 866 [1/1] (0.00ns)   --->   "%empty_280 = shl i32 %tmp9, i32 3" [src/IDCT2.cpp:132]   --->   Operation 866 'shl' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 867 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%p_sub277 = sub i32 %p_sub275, i32 %empty_280" [src/IDCT2.cpp:132]   --->   Operation 867 'sub' 'p_sub277' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 868 [1/1] (0.00ns)   --->   "%empty_281 = shl i32 %tmp9, i32 1" [src/IDCT2.cpp:132]   --->   Operation 868 'shl' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i32 %p_sub277, i32 %empty_281" [src/IDCT2.cpp:132]   --->   Operation 869 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 870 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_28 = mul i32 %in_31_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 870 'mul' 'mul_ln157_28' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 871 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_138 = add i32 %sub_ln157_50, i32 %mul_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 871 'add' 'add_ln157_138' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 872 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_139 = add i32 %add_ln157_138, i32 %tmp10" [src/IDCT2.cpp:157]   --->   Operation 872 'add' 'add_ln157_139' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 873 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_141 = add i32 %sub_ln157_49, i32 %sub_ln157_48" [src/IDCT2.cpp:157]   --->   Operation 873 'add' 'add_ln157_141' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 874 [1/1] (0.85ns)   --->   "%sub_ln157_51 = sub i32 %mul_ln156_27, i32 %shl_ln156_28" [src/IDCT2.cpp:157]   --->   Operation 874 'sub' 'sub_ln157_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_145 = add i32 %sub_ln156_33, i32 %mul_ln156_28" [src/IDCT2.cpp:157]   --->   Operation 875 'add' 'add_ln157_145' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_147 = add i32 %sub_ln156_35, i32 %add_ln156_39" [src/IDCT2.cpp:157]   --->   Operation 876 'add' 'add_ln157_147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 877 [1/1] (0.85ns)   --->   "%add_ln157_148 = add i32 %mul_ln156_29, i32 %mul_ln157_28" [src/IDCT2.cpp:157]   --->   Operation 877 'add' 'add_ln157_148' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_149 = add i32 %add_ln157_148, i32 %add_ln157_147" [src/IDCT2.cpp:157]   --->   Operation 878 'add' 'add_ln157_149' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 879 [1/1] (0.85ns)   --->   "%sub_ln156_37 = sub i32 %shl_ln156_34, i32 %shl_ln156_35" [src/IDCT2.cpp:156]   --->   Operation 879 'sub' 'sub_ln156_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_38 = sub i32 %sub_ln156_37, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 880 'sub' 'sub_ln156_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 881 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_30 = mul i32 %in_3_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 881 'mul' 'mul_ln156_30' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 882 [1/1] (0.85ns)   --->   "%add_ln156_41 = add i32 %shl_ln156_9, i32 %shl_ln156_10" [src/IDCT2.cpp:156]   --->   Operation 882 'add' 'add_ln156_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 883 [1/1] (0.00ns)   --->   "%shl_ln156_50 = shl i32 %in_5_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 883 'shl' 'shl_ln156_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_39 = sub i32 %add_ln156_41, i32 %shl_ln156_50" [src/IDCT2.cpp:156]   --->   Operation 884 'sub' 'sub_ln156_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_40 = sub i32 %shl_ln156_11, i32 %shl_ln156_48" [src/IDCT2.cpp:156]   --->   Operation 885 'sub' 'sub_ln156_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 886 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_41 = sub i32 %sub_ln156_40, i32 %shl_ln156_29" [src/IDCT2.cpp:156]   --->   Operation 886 'sub' 'sub_ln156_41' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_43 = sub i32 %shl_ln156_20, i32 %shl_ln156_46" [src/IDCT2.cpp:156]   --->   Operation 887 'sub' 'sub_ln156_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 888 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln156_42 = add i32 %sub_ln156_43, i32 %in_13_val_read" [src/IDCT2.cpp:156]   --->   Operation 888 'add' 'add_ln156_42' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 889 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_31 = muxlogic i32 %in_15_val_read"   --->   Operation 889 'muxlogic' 'muxLogicI0_to_mul_ln156_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 890 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_31 = muxlogic i32 4294967208"   --->   Operation 890 'muxlogic' 'muxLogicI1_to_mul_ln156_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_31 = mul i32 %in_15_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 891 'mul' 'mul_ln156_31' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_52 = sub i32 %shl_ln157_37, i32 %shl_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 892 'sub' 'sub_ln157_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 893 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_53 = sub i32 %sub_ln157_52, i32 %shl_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 893 'sub' 'sub_ln157_53' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 894 [1/1] (0.85ns)   --->   "%add_ln157_263 = add i32 %shl_ln157_2, i32 %shl_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 894 'add' 'add_ln157_263' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_54 = sub i32 %add_ln157_263, i32 %in_19_val_read" [src/IDCT2.cpp:157]   --->   Operation 895 'sub' 'sub_ln157_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 896 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_29 = mul i32 %in_21_val_read, i32 4294967211" [src/IDCT2.cpp:157]   --->   Operation 896 'mul' 'mul_ln157_29' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.85ns)   --->   "%sub_ln157_55 = sub i32 %shl_ln157_49, i32 %shl_ln157_36" [src/IDCT2.cpp:157]   --->   Operation 897 'sub' 'sub_ln157_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_264 = add i32 %sub_ln157_55, i32 %in_23_val_read" [src/IDCT2.cpp:157]   --->   Operation 898 'add' 'add_ln157_264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_265 = add i32 %shl_ln157_42, i32 %shl_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 899 'add' 'add_ln157_265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 900 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_266 = add i32 %add_ln157_265, i32 %in_25_val_read" [src/IDCT2.cpp:157]   --->   Operation 900 'add' 'add_ln157_266' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 901 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_30 = muxlogic i32 %in_27_val_read"   --->   Operation 901 'muxlogic' 'muxLogicI0_to_mul_ln157_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 902 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_30 = muxlogic i32 4294967214"   --->   Operation 902 'muxlogic' 'muxLogicI1_to_mul_ln157_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_30 = mul i32 %in_27_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 903 'mul' 'mul_ln157_30' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 904 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_152 = add i32 %add_ln157_266, i32 %add_ln157_264" [src/IDCT2.cpp:157]   --->   Operation 904 'add' 'add_ln157_152' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 905 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_155 = add i32 %mul_ln157_29, i32 %sub_ln157_54" [src/IDCT2.cpp:157]   --->   Operation 905 'add' 'add_ln157_155' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 906 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_158 = add i32 %mul_ln156_30, i32 %sub_ln156_39" [src/IDCT2.cpp:157]   --->   Operation 906 'add' 'add_ln157_158' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 907 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_159 = add i32 %sub_ln156_38, i32 %mul_ln156_9" [src/IDCT2.cpp:157]   --->   Operation 907 'add' 'add_ln157_159' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_161 = add i32 %sub_ln156_41, i32 %add_ln156_42" [src/IDCT2.cpp:157]   --->   Operation 908 'add' 'add_ln157_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 909 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_163 = add i32 %add_ln157_162, i32 %add_ln157_161" [src/IDCT2.cpp:157]   --->   Operation 909 'add' 'add_ln157_163' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 910 [1/1] (0.85ns)   --->   "%add_ln156_43 = add i32 %shl_ln156_1, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 910 'add' 'add_ln156_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_44 = sub i32 %add_ln156_43, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 911 'sub' 'sub_ln156_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 912 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_32 = mul i32 %in_3_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 912 'mul' 'mul_ln156_32' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.85ns)   --->   "%add_ln156_44 = add i32 %shl_ln156_27, i32 %shl_ln156_10" [src/IDCT2.cpp:156]   --->   Operation 913 'add' 'add_ln156_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_45 = add i32 %add_ln156_44, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 914 'add' 'add_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 915 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_33 = mul i32 %in_9_val_read, i32 4294967229" [src/IDCT2.cpp:156]   --->   Operation 915 'mul' 'mul_ln156_33' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_34 = mul i32 %in_13_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 916 'mul' 'mul_ln156_34' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_45 = sub i32 %in_15_val_read, i32 %shl_ln156_37" [src/IDCT2.cpp:156]   --->   Operation 917 'sub' 'sub_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_268 = add i32 %add_ln157_242, i32 %shl_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 918 'add' 'add_ln157_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 919 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_269 = add i32 %add_ln157_268, i32 %in_17_val_read" [src/IDCT2.cpp:157]   --->   Operation 919 'add' 'add_ln157_269' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 920 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_31 = mul i32 %in_19_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 920 'mul' 'mul_ln157_31' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.85ns)   --->   "%sub_ln157_57 = sub i32 %shl_ln157_6, i32 %shl_ln157_44" [src/IDCT2.cpp:157]   --->   Operation 921 'sub' 'sub_ln157_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_270 = add i32 %sub_ln157_57, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 922 'add' 'add_ln157_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_58 = sub i32 %shl_ln157_21, i32 %shl_ln157_36" [src/IDCT2.cpp:157]   --->   Operation 923 'sub' 'sub_ln157_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 924 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_271 = add i32 %sub_ln157_58, i32 %in_23_val_read" [src/IDCT2.cpp:157]   --->   Operation 924 'add' 'add_ln157_271' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_59 = sub i32 %shl_ln157_25, i32 %shl_ln157_13" [src/IDCT2.cpp:157]   --->   Operation 925 'sub' 'sub_ln157_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 926 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_60 = sub i32 %sub_ln157_59, i32 %shl_ln157_14" [src/IDCT2.cpp:157]   --->   Operation 926 'sub' 'sub_ln157_60' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_61 = sub i32 %shl_ln157_40, i32 %shl_ln157_41" [src/IDCT2.cpp:157]   --->   Operation 927 'sub' 'sub_ln157_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 928 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_62 = sub i32 %sub_ln157_61, i32 %shl_ln157_50" [src/IDCT2.cpp:157]   --->   Operation 928 'sub' 'sub_ln157_62' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 929 [1/1] (0.00ns)   --->   "%empty_284 = shl i32 %tmp12, i32 3" [src/IDCT2.cpp:132]   --->   Operation 929 'shl' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub189 = sub i32 %p_sub187, i32 %empty_284" [src/IDCT2.cpp:132]   --->   Operation 930 'sub' 'p_sub189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%empty_285 = shl i32 %tmp12, i32 1" [src/IDCT2.cpp:132]   --->   Operation 931 'shl' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp13 = add i32 %p_sub189, i32 %empty_285" [src/IDCT2.cpp:132]   --->   Operation 932 'add' 'tmp13' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 933 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_32 = mul i32 %in_31_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 933 'mul' 'mul_ln157_32' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_165 = add i32 %sub_ln157_62, i32 %tmp13" [src/IDCT2.cpp:157]   --->   Operation 934 'add' 'add_ln157_165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 935 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_166 = add i32 %add_ln157_165, i32 %sub_ln157_60" [src/IDCT2.cpp:157]   --->   Operation 935 'add' 'add_ln157_166' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 936 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_168 = add i32 %add_ln157_270, i32 %mul_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 936 'add' 'add_ln157_168' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 937 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_171 = add i32 %mul_ln156_32, i32 %add_ln156_45" [src/IDCT2.cpp:157]   --->   Operation 937 'add' 'add_ln157_171' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 938 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_172 = add i32 %sub_ln156_44, i32 %mul_ln156_33" [src/IDCT2.cpp:157]   --->   Operation 938 'add' 'add_ln157_172' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 939 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_63 = sub i32 %sub_ln156_45, i32 %shl_ln156_13" [src/IDCT2.cpp:157]   --->   Operation 939 'sub' 'sub_ln157_63' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_175 = add i32 %mul_ln156_34, i32 %mul_ln157_32" [src/IDCT2.cpp:157]   --->   Operation 940 'add' 'add_ln157_175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 941 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_176 = add i32 %add_ln157_175, i32 %sub_ln157_63" [src/IDCT2.cpp:157]   --->   Operation 941 'add' 'add_ln157_176' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 942 [1/1] (0.85ns)   --->   "%sub_ln156_46 = sub i32 %shl_ln156_1, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 942 'sub' 'sub_ln156_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_35 = mul i32 %in_3_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 943 'mul' 'mul_ln156_35' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 944 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_36 = mul i32 %in_7_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 944 'mul' 'mul_ln156_36' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node sub_ln156_47)   --->   "%shl_ln156_52 = shl i32 %in_11_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 945 'shl' 'shl_ln156_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 946 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln156_47 = sub i32 %shl_ln156_17, i32 %shl_ln156_52" [src/IDCT2.cpp:156]   --->   Operation 946 'sub' 'sub_ln156_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_48 = sub i32 %sub_ln156_47, i32 %shl_ln156_19" [src/IDCT2.cpp:156]   --->   Operation 947 'sub' 'sub_ln156_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 948 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_37 = mul i32 %in_13_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 948 'mul' 'mul_ln156_37' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.85ns)   --->   "%add_ln156_46 = add i32 %add_ln156_23, i32 %shl_ln156_39" [src/IDCT2.cpp:156]   --->   Operation 949 'add' 'add_ln156_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_33 = muxlogic i32 %in_17_val_read"   --->   Operation 950 'muxlogic' 'muxLogicI0_to_mul_ln157_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_33 = muxlogic i32 4294967258"   --->   Operation 951 'muxlogic' 'muxLogicI1_to_mul_ln157_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_33 = mul i32 %in_17_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 952 'mul' 'mul_ln157_33' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_34 = mul i32 %in_19_val_read, i32 4294967274" [src/IDCT2.cpp:157]   --->   Operation 953 'mul' 'mul_ln157_34' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.85ns)   --->   "%add_ln157_272 = add i32 %shl_ln157_5, i32 %shl_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 954 'add' 'add_ln157_272' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_273 = add i32 %add_ln157_272, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 955 'add' 'add_ln157_273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_274 = add i32 %shl_ln157_42, i32 %shl_ln157_38" [src/IDCT2.cpp:157]   --->   Operation 956 'add' 'add_ln157_274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 957 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_64 = sub i32 %add_ln157_274, i32 %in_25_val_read" [src/IDCT2.cpp:157]   --->   Operation 957 'sub' 'sub_ln157_64' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln157_35 = muxlogic i32 %in_27_val_read"   --->   Operation 958 'muxlogic' 'muxLogicI0_to_mul_ln157_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln157_35 = muxlogic i32 4294967283"   --->   Operation 959 'muxlogic' 'muxLogicI1_to_mul_ln157_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [2/2] (2.19ns) (share mux size 93)   --->   "%mul_ln157_35 = mul i32 %in_27_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 960 'mul' 'mul_ln157_35' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_36 = muxlogic i32 %in_29_val_read"   --->   Operation 961 'muxlogic' 'muxLogicI0_to_mul_ln157_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 962 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_36 = muxlogic i32 4294967250"   --->   Operation 962 'muxlogic' 'muxLogicI1_to_mul_ln157_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_36 = mul i32 %in_29_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 963 'mul' 'mul_ln157_36' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node p_sub160)   --->   "%empty_286 = shl i32 %tmp15, i32 7" [src/IDCT2.cpp:132]   --->   Operation 964 'shl' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node p_sub160)   --->   "%empty_287 = shl i32 %tmp15, i32 5" [src/IDCT2.cpp:132]   --->   Operation 965 'shl' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 966 [1/1] (0.85ns) (out node of the LUT)   --->   "%p_sub160 = sub i32 %empty_286, i32 %empty_287" [src/IDCT2.cpp:132]   --->   Operation 966 'sub' 'p_sub160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%empty_288 = shl i32 %tmp15, i32 3" [src/IDCT2.cpp:132]   --->   Operation 967 'shl' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub162 = sub i32 %p_sub160, i32 %empty_288" [src/IDCT2.cpp:132]   --->   Operation 968 'sub' 'p_sub162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%empty_289 = shl i32 %tmp15, i32 1" [src/IDCT2.cpp:132]   --->   Operation 969 'shl' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp16 = add i32 %p_sub162, i32 %empty_289" [src/IDCT2.cpp:132]   --->   Operation 970 'add' 'tmp16' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_276 = add i32 %add_ln157_275, i32 %in_31_val_read" [src/IDCT2.cpp:157]   --->   Operation 971 'add' 'add_ln157_276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 972 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_181 = add i32 %add_ln157_273, i32 %mul_ln157_34" [src/IDCT2.cpp:157]   --->   Operation 972 'add' 'add_ln157_181' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 973 [1/1] (0.85ns)   --->   "%add_ln157_184 = add i32 %mul_ln156_35, i32 %mul_ln156_36" [src/IDCT2.cpp:157]   --->   Operation 973 'add' 'add_ln157_184' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_185 = add i32 %sub_ln156_46, i32 %sub_ln156_48" [src/IDCT2.cpp:157]   --->   Operation 974 'add' 'add_ln157_185' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_187 = add i32 %shl_ln156_45, i32 %add_ln156_46" [src/IDCT2.cpp:157]   --->   Operation 975 'add' 'add_ln157_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 976 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_188 = add i32 %mul_ln156_37, i32 %add_ln157_276" [src/IDCT2.cpp:157]   --->   Operation 976 'add' 'add_ln157_188' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 977 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_189 = add i32 %add_ln157_188, i32 %add_ln157_187" [src/IDCT2.cpp:157]   --->   Operation 977 'add' 'add_ln157_189' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_49 = sub i32 %shl_ln156_1, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 978 'sub' 'sub_ln156_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 979 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_50 = sub i32 %sub_ln156_49, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 979 'sub' 'sub_ln156_50' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 980 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_38 = mul i32 %in_3_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 980 'mul' 'mul_ln156_38' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.00ns)   --->   "%shl_ln156_53 = shl i32 %in_5_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 981 'shl' 'shl_ln156_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_47 = add i32 %shl_ln156_27, i32 %shl_ln156_53" [src/IDCT2.cpp:156]   --->   Operation 982 'add' 'add_ln156_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 983 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln156_48 = add i32 %add_ln156_47, i32 %shl_ln156_28" [src/IDCT2.cpp:156]   --->   Operation 983 'add' 'add_ln156_48' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_49 = add i32 %add_ln156_48, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 984 'add' 'add_ln156_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 985 [1/1] (0.85ns)   --->   "%add_ln156_50 = add i32 %shl_ln156_14, i32 %shl_ln156_31" [src/IDCT2.cpp:156]   --->   Operation 985 'add' 'add_ln156_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_51 = add i32 %add_ln156_50, i32 %in_9_val_read" [src/IDCT2.cpp:156]   --->   Operation 986 'add' 'add_ln156_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 987 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_39 = mul i32 %in_11_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 987 'mul' 'mul_ln156_39' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_51 = sub i32 %shl_ln156_22, i32 %shl_ln156_44" [src/IDCT2.cpp:156]   --->   Operation 988 'sub' 'sub_ln156_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 989 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_52 = sub i32 %sub_ln156_51, i32 %shl_ln156_39" [src/IDCT2.cpp:156]   --->   Operation 989 'sub' 'sub_ln156_52' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 990 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_37 = muxlogic i32 %in_17_val_read"   --->   Operation 990 'muxlogic' 'muxLogicI0_to_mul_ln157_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_37 = muxlogic i32 4294967218"   --->   Operation 991 'muxlogic' 'muxLogicI1_to_mul_ln157_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_37 = mul i32 %in_17_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 992 'mul' 'mul_ln157_37' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_277 = add i32 %sub_ln157_19, i32 %shl_ln157_4" [src/IDCT2.cpp:157]   --->   Operation 993 'add' 'add_ln157_277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 994 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_38 = mul i32 %in_21_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 994 'mul' 'mul_ln157_38' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.85ns)   --->   "%sub_ln157_65 = sub i32 %shl_ln157_21, i32 %shl_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 995 'sub' 'sub_ln157_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_66 = sub i32 %sub_ln157_65, i32 %shl_ln157_10" [src/IDCT2.cpp:157]   --->   Operation 996 'sub' 'sub_ln157_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 997 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_39 = mul i32 %in_25_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 997 'mul' 'mul_ln157_39' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.85ns)   --->   "%sub_ln157_67 = sub i32 %in_27_val_read, i32 %shl_ln157_12" [src/IDCT2.cpp:157]   --->   Operation 998 'sub' 'sub_ln157_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_278 = add i32 %shl_ln157_28, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 999 'add' 'add_ln157_278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1000 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_68 = sub i32 %add_ln157_278, i32 %in_29_val_read" [src/IDCT2.cpp:157]   --->   Operation 1000 'sub' 'sub_ln157_68' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1001 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_40 = mul i32 %in_31_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 1001 'mul' 'mul_ln157_40' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_192 = add i32 %mul_ln157_39, i32 %sub_ln157_66" [src/IDCT2.cpp:157]   --->   Operation 1002 'add' 'add_ln157_192' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1003 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_195 = add i32 %mul_ln157_38, i32 %add_ln157_277" [src/IDCT2.cpp:157]   --->   Operation 1003 'add' 'add_ln157_195' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1004 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_198 = add i32 %mul_ln156_38, i32 %add_ln156_49" [src/IDCT2.cpp:157]   --->   Operation 1004 'add' 'add_ln157_198' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1005 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_199 = add i32 %sub_ln156_50, i32 %add_ln156_51" [src/IDCT2.cpp:157]   --->   Operation 1005 'add' 'add_ln157_199' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1006 [1/1] (0.85ns)   --->   "%sub_ln157_69 = sub i32 %mul_ln156_13, i32 %shl_ln156_46" [src/IDCT2.cpp:157]   --->   Operation 1006 'sub' 'sub_ln157_69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_202 = add i32 %mul_ln156_39, i32 %mul_ln157_40" [src/IDCT2.cpp:157]   --->   Operation 1007 'add' 'add_ln157_202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1008 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_203 = add i32 %add_ln157_202, i32 %sub_ln157_69" [src/IDCT2.cpp:157]   --->   Operation 1008 'add' 'add_ln157_203' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1009 [1/1] (0.85ns)   --->   "%sub_ln156_53 = sub i32 %shl_ln156_35, i32 %shl_ln156_36" [src/IDCT2.cpp:156]   --->   Operation 1009 'sub' 'sub_ln156_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_52 = add i32 %sub_ln156_53, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 1010 'add' 'add_ln156_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1011 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_40 = mul i32 %in_3_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 1011 'mul' 'mul_ln156_40' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1012 [1/1] (0.85ns)   --->   "%sub_ln156_54 = sub i32 %shl_ln156_27, i32 %shl_ln156_28" [src/IDCT2.cpp:156]   --->   Operation 1012 'sub' 'sub_ln156_54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_53 = add i32 %sub_ln156_54, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 1013 'add' 'add_ln156_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1014 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_41 = muxlogic i32 %in_7_val_read"   --->   Operation 1014 'muxlogic' 'muxLogicI0_to_mul_ln156_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1015 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_41 = muxlogic i32 4294967218"   --->   Operation 1015 'muxlogic' 'muxLogicI1_to_mul_ln156_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1016 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_41 = mul i32 %in_7_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 1016 'mul' 'mul_ln156_41' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (0.00ns)   --->   "%shl_ln156_54 = shl i32 %in_9_val_read, i32 7" [src/IDCT2.cpp:156]   --->   Operation 1017 'shl' 'shl_ln156_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_55 = sub i32 %shl_ln156_54, i32 %shl_ln156_30" [src/IDCT2.cpp:156]   --->   Operation 1018 'sub' 'sub_ln156_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1019 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_56 = sub i32 %sub_ln156_55, i32 %shl_ln156_31" [src/IDCT2.cpp:156]   --->   Operation 1019 'sub' 'sub_ln156_56' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_54 = add i32 %add_ln156_22, i32 %shl_ln156_46" [src/IDCT2.cpp:156]   --->   Operation 1020 'add' 'add_ln156_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1021 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln156_55 = add i32 %add_ln156_54, i32 %in_13_val_read" [src/IDCT2.cpp:156]   --->   Operation 1021 'add' 'add_ln156_55' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1022 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_42 = muxlogic i32 %in_15_val_read"   --->   Operation 1022 'muxlogic' 'muxLogicI0_to_mul_ln156_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1023 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_42 = muxlogic i32 4294967223"   --->   Operation 1023 'muxlogic' 'muxLogicI1_to_mul_ln156_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1024 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln156_42 = mul i32 %in_15_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 1024 'mul' 'mul_ln156_42' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_70 = sub i32 %shl_ln157, i32 %shl_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 1025 'sub' 'sub_ln157_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1026 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_71 = sub i32 %sub_ln157_70, i32 %shl_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 1026 'sub' 'sub_ln157_71' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_72 = sub i32 %in_19_val_read, i32 %shl_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 1027 'sub' 'sub_ln157_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_73 = sub i32 %shl_ln157_8, i32 %shl_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 1028 'sub' 'sub_ln157_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1029 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_74 = sub i32 %sub_ln157_73, i32 %shl_ln157_10" [src/IDCT2.cpp:157]   --->   Operation 1029 'sub' 'sub_ln157_74' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1030 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_41 = muxlogic i32 %in_25_val_read"   --->   Operation 1030 'muxlogic' 'muxLogicI0_to_mul_ln157_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1031 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_41 = muxlogic i32 4294967250"   --->   Operation 1031 'muxlogic' 'muxLogicI1_to_mul_ln157_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1032 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln157_41 = mul i32 %in_25_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 1032 'mul' 'mul_ln157_41' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_279 = add i32 %shl_ln157_25, i32 %shl_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 1033 'add' 'add_ln157_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1034 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_75 = sub i32 %add_ln157_279, i32 %in_27_val_read" [src/IDCT2.cpp:157]   --->   Operation 1034 'sub' 'sub_ln157_75' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1035 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln157_42 = muxlogic i32 %in_29_val_read"   --->   Operation 1035 'muxlogic' 'muxLogicI0_to_mul_ln157_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1036 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln157_42 = muxlogic i32 4294967214"   --->   Operation 1036 'muxlogic' 'muxLogicI1_to_mul_ln157_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [2/2] (2.15ns) (share mux size 93)   --->   "%mul_ln157_42 = mul i32 %in_29_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 1037 'mul' 'mul_ln157_42' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.00ns)   --->   "%empty_290 = shl i32 %tmp18, i32 7" [src/IDCT2.cpp:132]   --->   Operation 1038 'shl' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%empty_291 = shl i32 %tmp18, i32 5" [src/IDCT2.cpp:132]   --->   Operation 1039 'shl' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub70 = sub i32 %empty_290, i32 %empty_291" [src/IDCT2.cpp:132]   --->   Operation 1040 'sub' 'p_sub70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1041 [1/1] (0.00ns)   --->   "%empty_292 = shl i32 %tmp18, i32 3" [src/IDCT2.cpp:132]   --->   Operation 1041 'shl' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1042 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%p_sub72 = sub i32 %p_sub70, i32 %empty_292" [src/IDCT2.cpp:132]   --->   Operation 1042 'sub' 'p_sub72' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%empty_293 = shl i32 %tmp18, i32 1" [src/IDCT2.cpp:132]   --->   Operation 1043 'shl' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %p_sub72, i32 %empty_293" [src/IDCT2.cpp:132]   --->   Operation 1044 'add' 'tmp19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_207 = add i32 %sub_ln157_74, i32 %sub_ln157_71" [src/IDCT2.cpp:157]   --->   Operation 1045 'add' 'add_ln157_207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1046 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_208 = add i32 %shl_ln157_44, i32 %sub_ln157_72" [src/IDCT2.cpp:157]   --->   Operation 1046 'add' 'add_ln157_208' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1047 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_209 = add i32 %add_ln157_208, i32 %add_ln157_207" [src/IDCT2.cpp:157]   --->   Operation 1047 'add' 'add_ln157_209' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1048 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_211 = add i32 %mul_ln156_40, i32 %add_ln156_53" [src/IDCT2.cpp:157]   --->   Operation 1048 'add' 'add_ln157_211' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1049 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_212 = add i32 %add_ln156_52, i32 %sub_ln156_56" [src/IDCT2.cpp:157]   --->   Operation 1049 'add' 'add_ln157_212' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1050 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_215 = add i32 %add_ln156_55, i32 %tmp19" [src/IDCT2.cpp:157]   --->   Operation 1050 'add' 'add_ln157_215' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1051 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_43 = mul i32 %in_3_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 1051 'mul' 'mul_ln156_43' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1052 [1/1] (0.85ns)   --->   "%sub_ln156_57 = sub i32 %shl_ln156_9, i32 %shl_ln156_10" [src/IDCT2.cpp:156]   --->   Operation 1052 'sub' 'sub_ln156_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_58 = sub i32 %sub_ln156_57, i32 %shl_ln156_50" [src/IDCT2.cpp:156]   --->   Operation 1053 'sub' 'sub_ln156_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1054 [1/1] (0.85ns)   --->   "%sub_ln156_59 = sub i32 %in_7_val_read, i32 %shl_ln156_47" [src/IDCT2.cpp:156]   --->   Operation 1054 'sub' 'sub_ln156_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.85ns)   --->   "%add_ln156_56 = add i32 %shl_ln156_30, i32 %shl_ln156_31" [src/IDCT2.cpp:156]   --->   Operation 1055 'add' 'add_ln156_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_60 = sub i32 %add_ln156_56, i32 %shl_ln156_16" [src/IDCT2.cpp:156]   --->   Operation 1056 'sub' 'sub_ln156_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1057 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_44 = mul i32 %in_11_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 1057 'mul' 'mul_ln156_44' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_61 = sub i32 %shl_ln156_20, i32 %shl_ln156_21" [src/IDCT2.cpp:156]   --->   Operation 1058 'sub' 'sub_ln156_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1059 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln156_62 = sub i32 %sub_ln156_61, i32 %shl_ln156_43" [src/IDCT2.cpp:156]   --->   Operation 1059 'sub' 'sub_ln156_62' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1060 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI0_to_mul_ln156_45 = muxlogic i32 %in_15_val_read"   --->   Operation 1060 'muxlogic' 'muxLogicI0_to_mul_ln156_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/2] (0.00ns) (share mux size 93)   --->   "%muxLogicI1_to_mul_ln156_45 = muxlogic i32 4294967235"   --->   Operation 1061 'muxlogic' 'muxLogicI1_to_mul_ln156_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1062 [2/2] (2.18ns) (share mux size 93)   --->   "%mul_ln156_45 = mul i32 %in_15_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 1062 'mul' 'mul_ln156_45' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.85ns)   --->   "%add_ln157_280 = add i32 %shl_ln157, i32 %shl_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 1063 'add' 'add_ln157_280' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_76 = sub i32 %add_ln157_280, i32 %in_17_val_read" [src/IDCT2.cpp:157]   --->   Operation 1064 'sub' 'sub_ln157_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1065 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_43 = mul i32 %in_19_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 1065 'mul' 'mul_ln157_43' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_281 = add i32 %shl_ln157_5, i32 %shl_ln157_6" [src/IDCT2.cpp:157]   --->   Operation 1066 'add' 'add_ln157_281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1067 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_77 = sub i32 %add_ln157_281, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 1067 'sub' 'sub_ln157_77' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1068 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_44 = mul i32 %in_23_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 1068 'mul' 'mul_ln157_44' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (0.85ns)   --->   "%add_ln157_282 = add i32 %add_ln157_255, i32 %shl_ln157_38" [src/IDCT2.cpp:157]   --->   Operation 1069 'add' 'add_ln157_282' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_283 = add i32 %add_ln157_282, i32 %in_25_val_read" [src/IDCT2.cpp:157]   --->   Operation 1070 'add' 'add_ln157_283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1071 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_45 = mul i32 %in_27_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 1071 'mul' 'mul_ln157_45' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1072 [1/1] (0.00ns)   --->   "%empty_297 = shl i32 %tmp21, i32 1" [src/IDCT2.cpp:132]   --->   Operation 1072 'shl' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i32 %p_sub35, i32 %empty_297" [src/IDCT2.cpp:132]   --->   Operation 1073 'add' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1074 [1/1] (0.85ns)   --->   "%add_ln157_218 = add i32 %mul_ln157_45, i32 %mul_ln157_44" [src/IDCT2.cpp:157]   --->   Operation 1074 'add' 'add_ln157_218' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_219 = add i32 %add_ln157_218, i32 %add_ln157_283" [src/IDCT2.cpp:157]   --->   Operation 1075 'add' 'add_ln157_219' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1076 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_221 = add i32 %mul_ln157_43, i32 %sub_ln157_76" [src/IDCT2.cpp:157]   --->   Operation 1076 'add' 'add_ln157_221' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1077 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_224 = add i32 %mul_ln156_43, i32 %sub_ln156_58" [src/IDCT2.cpp:157]   --->   Operation 1077 'add' 'add_ln157_224' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1078 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_225 = add i32 %shl_ln156_36, i32 %sub_ln156_60" [src/IDCT2.cpp:157]   --->   Operation 1078 'add' 'add_ln157_225' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_227 = add i32 %sub_ln156_59, i32 %sub_ln156_62" [src/IDCT2.cpp:157]   --->   Operation 1079 'add' 'add_ln157_227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1080 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_228 = add i32 %mul_ln156_44, i32 %tmp22" [src/IDCT2.cpp:157]   --->   Operation 1080 'add' 'add_ln157_228' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1081 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_229 = add i32 %add_ln157_228, i32 %add_ln157_227" [src/IDCT2.cpp:157]   --->   Operation 1081 'add' 'add_ln157_229' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 1082 [2/5] (2.40ns)   --->   "%call_ret = call i512 @IDCT2B16, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i26 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read" [src/IDCT2.cpp:152]   --->   Operation 1082 'call' 'call_ret' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 1083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_2 = add i32 %sub_ln157_5, i32 %add_ln157_231" [src/IDCT2.cpp:157]   --->   Operation 1083 'add' 'add_ln157_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1084 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_4 = add i32 %add_ln157_3, i32 %add_ln157_2" [src/IDCT2.cpp:157]   --->   Operation 1084 'add' 'add_ln157_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_5 = add i32 %add_ln157_4, i32 %add_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 1085 'add' 'add_ln157_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_9 = add i32 %add_ln157_8, i32 %add_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 1086 'add' 'add_ln157_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1087 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_14 = add i32 %add_ln157_12, i32 %add_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 1087 'add' 'add_ln157_14' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1088 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_6 = add i32 %add_ln157_14, i32 %add_ln157_5" [src/IDCT2.cpp:157]   --->   Operation 1088 'add' 'add_ln157_6' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1089 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_1 = mul i32 %in_15_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 1089 'mul' 'mul_ln156_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1090 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157 = mul i32 %in_17_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 1090 'mul' 'mul_ln157' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1091 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_5 = mul i32 %in_27_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 1091 'mul' 'mul_ln157_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1092 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_6 = mul i32 %in_29_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 1092 'mul' 'mul_ln157_6' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_15 = add i32 %mul_ln157_5, i32 %mul_ln157_6" [src/IDCT2.cpp:157]   --->   Operation 1093 'add' 'add_ln157_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1094 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_17 = add i32 %add_ln157_16, i32 %add_ln157_15" [src/IDCT2.cpp:157]   --->   Operation 1094 'add' 'add_ln157_17' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_18 = add i32 %mul_ln157, i32 %mul_ln156_1" [src/IDCT2.cpp:157]   --->   Operation 1095 'add' 'add_ln157_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1096 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_21 = add i32 %add_ln157_19, i32 %add_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 1096 'add' 'add_ln157_21' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_22 = add i32 %add_ln157_21, i32 %add_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 1097 'add' 'add_ln157_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_25 = add i32 %add_ln157_24, i32 %add_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 1098 'add' 'add_ln157_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1099 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_30 = add i32 %add_ln157_29, i32 %add_ln157_25" [src/IDCT2.cpp:157]   --->   Operation 1099 'add' 'add_ln157_30' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1100 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_13 = add i32 %add_ln157_30, i32 %add_ln157_22" [src/IDCT2.cpp:157]   --->   Operation 1100 'add' 'add_ln157_13' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1101 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_6 = mul i32 %in_15_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 1101 'mul' 'mul_ln156_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1102 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_8 = mul i32 %in_17_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 1102 'mul' 'mul_ln157_8' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_31 = add i32 %add_ln157_240, i32 %add_ln157_241" [src/IDCT2.cpp:157]   --->   Operation 1103 'add' 'add_ln157_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1104 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_33 = add i32 %add_ln157_32, i32 %add_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 1104 'add' 'add_ln157_33' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_35 = add i32 %mul_ln157_8, i32 %mul_ln156_6" [src/IDCT2.cpp:157]   --->   Operation 1105 'add' 'add_ln157_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1106 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_37 = add i32 %sub_ln157_17, i32 %add_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 1106 'add' 'add_ln157_37' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_38 = add i32 %add_ln157_37, i32 %add_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 1107 'add' 'add_ln157_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_42 = add i32 %add_ln157_40, i32 %add_ln157_39" [src/IDCT2.cpp:157]   --->   Operation 1108 'add' 'add_ln157_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1109 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_46 = add i32 %add_ln157_45, i32 %add_ln157_42" [src/IDCT2.cpp:157]   --->   Operation 1109 'add' 'add_ln157_46' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1110 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_20 = add i32 %add_ln157_46, i32 %add_ln157_38" [src/IDCT2.cpp:157]   --->   Operation 1110 'add' 'add_ln157_20' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1111 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_10 = mul i32 %in_27_val_read, i32 4294967206" [src/IDCT2.cpp:157]   --->   Operation 1111 'mul' 'mul_ln157_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1112 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_11 = mul i32 %in_29_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 1112 'mul' 'mul_ln157_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_47 = add i32 %mul_ln157_10, i32 %mul_ln157_11" [src/IDCT2.cpp:157]   --->   Operation 1113 'add' 'add_ln157_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1114 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_50 = add i32 %sub_ln157_23, i32 %add_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 1114 'add' 'add_ln157_50' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_51 = add i32 %add_ln157_243, i32 %sub_ln156_17" [src/IDCT2.cpp:157]   --->   Operation 1115 'add' 'add_ln157_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1116 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_53 = add i32 %add_ln157_52, i32 %add_ln157_51" [src/IDCT2.cpp:157]   --->   Operation 1116 'add' 'add_ln157_53' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_54 = add i32 %add_ln157_53, i32 %add_ln157_50" [src/IDCT2.cpp:157]   --->   Operation 1117 'add' 'add_ln157_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_58 = add i32 %add_ln157_57, i32 %add_ln157_56" [src/IDCT2.cpp:157]   --->   Operation 1118 'add' 'add_ln157_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1119 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_63 = add i32 %add_ln157_61, i32 %add_ln157_58" [src/IDCT2.cpp:157]   --->   Operation 1119 'add' 'add_ln157_63' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1120 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_27 = add i32 %add_ln157_63, i32 %add_ln157_54" [src/IDCT2.cpp:157]   --->   Operation 1120 'add' 'add_ln157_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_71 = add i32 %add_ln157_70, i32 %add_ln157_66" [src/IDCT2.cpp:157]   --->   Operation 1121 'add' 'add_ln157_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_74 = add i32 %add_ln157_73, i32 %add_ln157_72" [src/IDCT2.cpp:157]   --->   Operation 1122 'add' 'add_ln157_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1123 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_79 = add i32 %add_ln157_78, i32 %add_ln157_74" [src/IDCT2.cpp:157]   --->   Operation 1123 'add' 'add_ln157_79' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1124 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_34 = add i32 %add_ln157_79, i32 %add_ln157_71" [src/IDCT2.cpp:157]   --->   Operation 1124 'add' 'add_ln157_34' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_86 = add i32 %add_ln157_85, i32 %add_ln157_81" [src/IDCT2.cpp:157]   --->   Operation 1125 'add' 'add_ln157_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_89 = add i32 %add_ln157_88, i32 %sub_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 1126 'add' 'add_ln157_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1127 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_94 = add i32 %add_ln157_93, i32 %add_ln157_89" [src/IDCT2.cpp:157]   --->   Operation 1127 'add' 'add_ln157_94' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1128 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_41 = add i32 %add_ln157_94, i32 %add_ln157_86" [src/IDCT2.cpp:157]   --->   Operation 1128 'add' 'add_ln157_41' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1129 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_18 = mul i32 %in_17_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 1129 'mul' 'mul_ln157_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1130 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_19 = mul i32 %in_23_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 1130 'mul' 'mul_ln157_19' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1131 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_20 = mul i32 %in_25_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 1131 'mul' 'mul_ln157_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_95 = add i32 %add_ln157_252, i32 %mul_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 1132 'add' 'add_ln157_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1133 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln157_35 = sub i32 %add_ln157_95, i32 %shl_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 1133 'sub' 'sub_ln157_35' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_98 = add i32 %mul_ln157_19, i32 %mul_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 1134 'add' 'add_ln157_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1135 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_100 = add i32 %add_ln157_99, i32 %add_ln157_98" [src/IDCT2.cpp:157]   --->   Operation 1135 'add' 'add_ln157_100' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_101 = add i32 %add_ln157_100, i32 %sub_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 1136 'add' 'add_ln157_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_105 = add i32 %add_ln157_103, i32 %add_ln157_102" [src/IDCT2.cpp:157]   --->   Operation 1137 'add' 'add_ln157_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1138 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_109 = add i32 %add_ln157_108, i32 %add_ln157_105" [src/IDCT2.cpp:157]   --->   Operation 1138 'add' 'add_ln157_109' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1139 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_48 = add i32 %add_ln157_109, i32 %add_ln157_101" [src/IDCT2.cpp:157]   --->   Operation 1139 'add' 'add_ln157_48' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1140 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_22 = mul i32 %in_29_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 1140 'mul' 'mul_ln157_22' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_110 = add i32 %sub_ln157_41, i32 %mul_ln157_22" [src/IDCT2.cpp:157]   --->   Operation 1141 'add' 'add_ln157_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1142 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_113 = add i32 %add_ln157_112, i32 %add_ln157_110" [src/IDCT2.cpp:157]   --->   Operation 1142 'add' 'add_ln157_113' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_114 = add i32 %add_ln157_253, i32 %shl_ln156_23" [src/IDCT2.cpp:157]   --->   Operation 1143 'add' 'add_ln157_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1144 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_116 = add i32 %add_ln157_115, i32 %add_ln157_114" [src/IDCT2.cpp:157]   --->   Operation 1144 'add' 'add_ln157_116' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_117 = add i32 %add_ln157_116, i32 %add_ln157_113" [src/IDCT2.cpp:157]   --->   Operation 1145 'add' 'add_ln157_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_120 = add i32 %add_ln157_119, i32 %add_ln157_118" [src/IDCT2.cpp:157]   --->   Operation 1146 'add' 'add_ln157_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1147 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_124 = add i32 %add_ln157_123, i32 %add_ln157_120" [src/IDCT2.cpp:157]   --->   Operation 1147 'add' 'add_ln157_124' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1148 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_55 = add i32 %add_ln157_124, i32 %add_ln157_117" [src/IDCT2.cpp:157]   --->   Operation 1148 'add' 'add_ln157_55' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1149 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_24 = mul i32 %in_25_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 1149 'mul' 'mul_ln157_24' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1150 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_25 = mul i32 %in_27_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 1150 'mul' 'mul_ln157_25' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_125 = add i32 %sub_ln157_45, i32 %mul_ln157_24" [src/IDCT2.cpp:157]   --->   Operation 1151 'add' 'add_ln157_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1152 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_126 = add i32 %add_ln157_125, i32 %mul_ln157_25" [src/IDCT2.cpp:157]   --->   Operation 1152 'add' 'add_ln157_126' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_128 = add i32 %sub_ln157_43, i32 %tmp7" [src/IDCT2.cpp:157]   --->   Operation 1153 'add' 'add_ln157_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1154 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_129 = add i32 %add_ln157_128, i32 %sub_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 1154 'add' 'add_ln157_129' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_130 = add i32 %add_ln157_129, i32 %add_ln157_126" [src/IDCT2.cpp:157]   --->   Operation 1155 'add' 'add_ln157_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_133 = add i32 %add_ln157_132, i32 %add_ln157_131" [src/IDCT2.cpp:157]   --->   Operation 1156 'add' 'add_ln157_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1157 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_137 = add i32 %add_ln157_136, i32 %add_ln157_133" [src/IDCT2.cpp:157]   --->   Operation 1157 'add' 'add_ln157_137' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1158 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_62 = add i32 %add_ln157_137, i32 %add_ln157_130" [src/IDCT2.cpp:157]   --->   Operation 1158 'add' 'add_ln157_62' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1159 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_26 = mul i32 %in_23_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 1159 'mul' 'mul_ln157_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_140 = add i32 %mul_ln157_26, i32 %add_ln156_40" [src/IDCT2.cpp:157]   --->   Operation 1160 'add' 'add_ln157_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1161 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_142 = add i32 %add_ln157_141, i32 %add_ln157_140" [src/IDCT2.cpp:157]   --->   Operation 1161 'add' 'add_ln157_142' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_143 = add i32 %add_ln157_142, i32 %add_ln157_139" [src/IDCT2.cpp:157]   --->   Operation 1162 'add' 'add_ln157_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_146 = add i32 %add_ln157_145, i32 %sub_ln157_51" [src/IDCT2.cpp:157]   --->   Operation 1163 'add' 'add_ln157_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1164 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_150 = add i32 %add_ln157_149, i32 %add_ln157_146" [src/IDCT2.cpp:157]   --->   Operation 1164 'add' 'add_ln157_150' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1165 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_69 = add i32 %add_ln157_150, i32 %add_ln157_143" [src/IDCT2.cpp:157]   --->   Operation 1165 'add' 'add_ln157_69' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1166 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_31 = mul i32 %in_15_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 1166 'mul' 'mul_ln156_31' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1167 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_30 = mul i32 %in_27_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 1167 'mul' 'mul_ln157_30' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_151 = add i32 %mul_ln157_30, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 1168 'add' 'add_ln157_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1169 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_153 = add i32 %add_ln157_152, i32 %add_ln157_151" [src/IDCT2.cpp:157]   --->   Operation 1169 'add' 'add_ln157_153' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_154 = add i32 %sub_ln157_53, i32 %mul_ln156_31" [src/IDCT2.cpp:157]   --->   Operation 1170 'add' 'add_ln157_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1171 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_156 = add i32 %add_ln157_155, i32 %add_ln157_154" [src/IDCT2.cpp:157]   --->   Operation 1171 'add' 'add_ln157_156' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_157 = add i32 %add_ln157_156, i32 %add_ln157_153" [src/IDCT2.cpp:157]   --->   Operation 1172 'add' 'add_ln157_157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_160 = add i32 %add_ln157_159, i32 %add_ln157_158" [src/IDCT2.cpp:157]   --->   Operation 1173 'add' 'add_ln157_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1174 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_164 = add i32 %add_ln157_163, i32 %add_ln157_160" [src/IDCT2.cpp:157]   --->   Operation 1174 'add' 'add_ln157_164' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1175 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_76 = add i32 %add_ln157_164, i32 %add_ln157_157" [src/IDCT2.cpp:157]   --->   Operation 1175 'add' 'add_ln157_76' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_167 = add i32 %add_ln157_271, i32 %add_ln157_269" [src/IDCT2.cpp:157]   --->   Operation 1176 'add' 'add_ln157_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1177 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_169 = add i32 %add_ln157_168, i32 %add_ln157_167" [src/IDCT2.cpp:157]   --->   Operation 1177 'add' 'add_ln157_169' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_170 = add i32 %add_ln157_169, i32 %add_ln157_166" [src/IDCT2.cpp:157]   --->   Operation 1178 'add' 'add_ln157_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_173 = add i32 %add_ln157_172, i32 %add_ln157_171" [src/IDCT2.cpp:157]   --->   Operation 1179 'add' 'add_ln157_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1180 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_177 = add i32 %add_ln157_176, i32 %add_ln157_173" [src/IDCT2.cpp:157]   --->   Operation 1180 'add' 'add_ln157_177' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1181 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_83 = add i32 %add_ln157_177, i32 %add_ln157_170" [src/IDCT2.cpp:157]   --->   Operation 1181 'add' 'add_ln157_83' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1182 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_33 = mul i32 %in_17_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 1182 'mul' 'mul_ln157_33' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1183 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_35 = mul i32 %in_27_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 1183 'mul' 'mul_ln157_35' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1184 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_36 = mul i32 %in_29_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 1184 'mul' 'mul_ln157_36' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_178 = add i32 %mul_ln157_36, i32 %sub_ln157_64" [src/IDCT2.cpp:157]   --->   Operation 1185 'add' 'add_ln157_178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1186 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_179 = add i32 %add_ln157_178, i32 %mul_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 1186 'add' 'add_ln157_179' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_180 = add i32 %tmp16, i32 %mul_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 1187 'add' 'add_ln157_180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1188 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_182 = add i32 %add_ln157_181, i32 %add_ln157_180" [src/IDCT2.cpp:157]   --->   Operation 1188 'add' 'add_ln157_182' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_183 = add i32 %add_ln157_182, i32 %add_ln157_179" [src/IDCT2.cpp:157]   --->   Operation 1189 'add' 'add_ln157_183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_186 = add i32 %add_ln157_185, i32 %add_ln157_184" [src/IDCT2.cpp:157]   --->   Operation 1190 'add' 'add_ln157_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1191 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_190 = add i32 %add_ln157_189, i32 %add_ln157_186" [src/IDCT2.cpp:157]   --->   Operation 1191 'add' 'add_ln157_190' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1192 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_90 = add i32 %add_ln157_190, i32 %add_ln157_183" [src/IDCT2.cpp:157]   --->   Operation 1192 'add' 'add_ln157_90' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1193 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_37 = mul i32 %in_17_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 1193 'mul' 'mul_ln157_37' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_191 = add i32 %sub_ln157_67, i32 %sub_ln157_68" [src/IDCT2.cpp:157]   --->   Operation 1194 'add' 'add_ln157_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1195 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_193 = add i32 %add_ln157_192, i32 %add_ln157_191" [src/IDCT2.cpp:157]   --->   Operation 1195 'add' 'add_ln157_193' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_194 = add i32 %mul_ln157_37, i32 %sub_ln156_52" [src/IDCT2.cpp:157]   --->   Operation 1196 'add' 'add_ln157_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1197 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_196 = add i32 %add_ln157_195, i32 %add_ln157_194" [src/IDCT2.cpp:157]   --->   Operation 1197 'add' 'add_ln157_196' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_197 = add i32 %add_ln157_196, i32 %add_ln157_193" [src/IDCT2.cpp:157]   --->   Operation 1198 'add' 'add_ln157_197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_200 = add i32 %add_ln157_199, i32 %add_ln157_198" [src/IDCT2.cpp:157]   --->   Operation 1199 'add' 'add_ln157_200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1200 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_204 = add i32 %add_ln157_203, i32 %add_ln157_200" [src/IDCT2.cpp:157]   --->   Operation 1200 'add' 'add_ln157_204' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1201 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_97 = add i32 %add_ln157_204, i32 %add_ln157_197" [src/IDCT2.cpp:157]   --->   Operation 1201 'add' 'add_ln157_97' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1202 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_41 = mul i32 %in_7_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 1202 'mul' 'mul_ln156_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1203 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln156_42 = mul i32 %in_15_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 1203 'mul' 'mul_ln156_42' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1204 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln157_41 = mul i32 %in_25_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 1204 'mul' 'mul_ln157_41' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1205 [1/2] (0.29ns) (share mux size 93)   --->   "%mul_ln157_42 = mul i32 %in_29_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 1205 'mul' 'mul_ln157_42' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_205 = add i32 %mul_ln157_42, i32 %mul_ln157_41" [src/IDCT2.cpp:157]   --->   Operation 1206 'add' 'add_ln157_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1207 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_206 = add i32 %add_ln157_205, i32 %sub_ln157_75" [src/IDCT2.cpp:157]   --->   Operation 1207 'add' 'add_ln157_206' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_213 = add i32 %add_ln157_212, i32 %add_ln157_211" [src/IDCT2.cpp:157]   --->   Operation 1208 'add' 'add_ln157_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_214 = add i32 %mul_ln156_41, i32 %mul_ln156_42" [src/IDCT2.cpp:157]   --->   Operation 1209 'add' 'add_ln157_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1210 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_216 = add i32 %add_ln157_215, i32 %add_ln157_214" [src/IDCT2.cpp:157]   --->   Operation 1210 'add' 'add_ln157_216' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1211 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_217 = add i32 %add_ln157_216, i32 %add_ln157_213" [src/IDCT2.cpp:157]   --->   Operation 1211 'add' 'add_ln157_217' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1212 [1/2] (0.28ns) (share mux size 93)   --->   "%mul_ln156_45 = mul i32 %in_15_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 1212 'mul' 'mul_ln156_45' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_220 = add i32 %sub_ln157_77, i32 %mul_ln156_45" [src/IDCT2.cpp:157]   --->   Operation 1213 'add' 'add_ln157_220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1214 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_222 = add i32 %add_ln157_221, i32 %add_ln157_220" [src/IDCT2.cpp:157]   --->   Operation 1214 'add' 'add_ln157_222' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_223 = add i32 %add_ln157_222, i32 %add_ln157_219" [src/IDCT2.cpp:157]   --->   Operation 1215 'add' 'add_ln157_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_226 = add i32 %add_ln157_225, i32 %add_ln157_224" [src/IDCT2.cpp:157]   --->   Operation 1216 'add' 'add_ln157_226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1217 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_230 = add i32 %add_ln157_229, i32 %add_ln157_226" [src/IDCT2.cpp:157]   --->   Operation 1217 'add' 'add_ln157_230' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1218 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_111 = add i32 %add_ln157_230, i32 %add_ln157_223" [src/IDCT2.cpp:157]   --->   Operation 1218 'add' 'add_ln157_111' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.90>
ST_5 : Operation 1219 [1/5] (0.85ns)   --->   "%call_ret = call i512 @IDCT2B16, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i26 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read" [src/IDCT2.cpp:152]   --->   Operation 1219 'call' 'call_ret' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 1220 [1/1] (0.00ns)   --->   "%evens = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1220 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1221 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1221 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1222 [1/1] (0.00ns)   --->   "%evens_2 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1222 'extractvalue' 'evens_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1223 [1/1] (0.00ns)   --->   "%evens_3 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1223 'extractvalue' 'evens_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1224 [1/1] (0.00ns)   --->   "%evens_4 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1224 'extractvalue' 'evens_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1225 [1/1] (0.00ns)   --->   "%evens_5 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1225 'extractvalue' 'evens_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1226 [1/1] (0.00ns)   --->   "%evens_6 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1226 'extractvalue' 'evens_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1227 [1/1] (0.00ns)   --->   "%evens_7 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1227 'extractvalue' 'evens_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1228 [1/1] (0.00ns)   --->   "%evens_8 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1228 'extractvalue' 'evens_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1229 [1/1] (0.00ns)   --->   "%evens_9 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1229 'extractvalue' 'evens_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1230 [1/1] (0.00ns)   --->   "%evens_32 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1230 'extractvalue' 'evens_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1231 [1/1] (0.00ns)   --->   "%evens_33 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1231 'extractvalue' 'evens_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1232 [1/1] (0.00ns)   --->   "%evens_34 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1232 'extractvalue' 'evens_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1233 [1/1] (0.00ns)   --->   "%evens_35 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1233 'extractvalue' 'evens_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1234 [1/1] (0.00ns)   --->   "%evens_36 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1234 'extractvalue' 'evens_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1235 [1/1] (0.00ns)   --->   "%evens_37 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 1235 'extractvalue' 'evens_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_210 = add i32 %add_ln157_209, i32 %add_ln157_206" [src/IDCT2.cpp:157]   --->   Operation 1236 'add' 'add_ln157_210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1237 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln157_104 = add i32 %add_ln157_217, i32 %add_ln157_210" [src/IDCT2.cpp:157]   --->   Operation 1237 'add' 'add_ln157_104' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 1238 [1/1] (0.85ns)   --->   "%add_ln160 = add i32 %evens, i32 %add_ln157_6" [src/IDCT2.cpp:160]   --->   Operation 1238 'add' 'add_ln160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1239 [1/1] (0.85ns)   --->   "%add_ln161 = add i32 %evens_1, i32 %add_ln157_13" [src/IDCT2.cpp:161]   --->   Operation 1239 'add' 'add_ln161' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1240 [1/1] (0.85ns)   --->   "%add_ln162 = add i32 %evens_2, i32 %add_ln157_20" [src/IDCT2.cpp:162]   --->   Operation 1240 'add' 'add_ln162' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1241 [1/1] (0.85ns)   --->   "%add_ln163 = add i32 %evens_3, i32 %add_ln157_27" [src/IDCT2.cpp:163]   --->   Operation 1241 'add' 'add_ln163' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1242 [1/1] (0.85ns)   --->   "%add_ln164 = add i32 %evens_4, i32 %add_ln157_34" [src/IDCT2.cpp:164]   --->   Operation 1242 'add' 'add_ln164' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1243 [1/1] (0.85ns)   --->   "%add_ln165 = add i32 %evens_5, i32 %add_ln157_41" [src/IDCT2.cpp:165]   --->   Operation 1243 'add' 'add_ln165' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1244 [1/1] (0.85ns)   --->   "%add_ln166 = add i32 %evens_6, i32 %add_ln157_48" [src/IDCT2.cpp:166]   --->   Operation 1244 'add' 'add_ln166' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1245 [1/1] (0.85ns)   --->   "%add_ln167 = add i32 %evens_7, i32 %add_ln157_55" [src/IDCT2.cpp:167]   --->   Operation 1245 'add' 'add_ln167' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1246 [1/1] (0.85ns)   --->   "%add_ln168 = add i32 %evens_8, i32 %add_ln157_62" [src/IDCT2.cpp:168]   --->   Operation 1246 'add' 'add_ln168' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1247 [1/1] (0.85ns)   --->   "%add_ln169 = add i32 %evens_9, i32 %add_ln157_69" [src/IDCT2.cpp:169]   --->   Operation 1247 'add' 'add_ln169' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1248 [1/1] (0.85ns)   --->   "%add_ln170 = add i32 %evens_32, i32 %add_ln157_76" [src/IDCT2.cpp:170]   --->   Operation 1248 'add' 'add_ln170' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1249 [1/1] (0.85ns)   --->   "%add_ln171 = add i32 %evens_33, i32 %add_ln157_83" [src/IDCT2.cpp:171]   --->   Operation 1249 'add' 'add_ln171' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1250 [1/1] (0.85ns)   --->   "%add_ln172 = add i32 %evens_34, i32 %add_ln157_90" [src/IDCT2.cpp:172]   --->   Operation 1250 'add' 'add_ln172' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1251 [1/1] (0.85ns)   --->   "%add_ln173 = add i32 %evens_35, i32 %add_ln157_97" [src/IDCT2.cpp:173]   --->   Operation 1251 'add' 'add_ln173' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1252 [1/1] (0.85ns)   --->   "%add_ln174 = add i32 %evens_36, i32 %add_ln157_104" [src/IDCT2.cpp:174]   --->   Operation 1252 'add' 'add_ln174' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1253 [1/1] (0.85ns)   --->   "%add_ln175 = add i32 %evens_37, i32 %add_ln157_111" [src/IDCT2.cpp:175]   --->   Operation 1253 'add' 'add_ln175' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1254 [1/1] (0.85ns)   --->   "%sub_ln176 = sub i32 %evens_37, i32 %add_ln157_111" [src/IDCT2.cpp:176]   --->   Operation 1254 'sub' 'sub_ln176' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1255 [1/1] (0.85ns)   --->   "%sub_ln177 = sub i32 %evens_36, i32 %add_ln157_104" [src/IDCT2.cpp:177]   --->   Operation 1255 'sub' 'sub_ln177' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1256 [1/1] (0.85ns)   --->   "%sub_ln178 = sub i32 %evens_35, i32 %add_ln157_97" [src/IDCT2.cpp:178]   --->   Operation 1256 'sub' 'sub_ln178' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1257 [1/1] (0.85ns)   --->   "%sub_ln179 = sub i32 %evens_34, i32 %add_ln157_90" [src/IDCT2.cpp:179]   --->   Operation 1257 'sub' 'sub_ln179' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1258 [1/1] (0.85ns)   --->   "%sub_ln180 = sub i32 %evens_33, i32 %add_ln157_83" [src/IDCT2.cpp:180]   --->   Operation 1258 'sub' 'sub_ln180' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1259 [1/1] (0.85ns)   --->   "%sub_ln181 = sub i32 %evens_32, i32 %add_ln157_76" [src/IDCT2.cpp:181]   --->   Operation 1259 'sub' 'sub_ln181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1260 [1/1] (0.85ns)   --->   "%sub_ln182 = sub i32 %evens_9, i32 %add_ln157_69" [src/IDCT2.cpp:182]   --->   Operation 1260 'sub' 'sub_ln182' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1261 [1/1] (0.85ns)   --->   "%sub_ln183 = sub i32 %evens_8, i32 %add_ln157_62" [src/IDCT2.cpp:183]   --->   Operation 1261 'sub' 'sub_ln183' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1262 [1/1] (0.85ns)   --->   "%sub_ln184 = sub i32 %evens_7, i32 %add_ln157_55" [src/IDCT2.cpp:184]   --->   Operation 1262 'sub' 'sub_ln184' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1263 [1/1] (0.85ns)   --->   "%sub_ln185 = sub i32 %evens_6, i32 %add_ln157_48" [src/IDCT2.cpp:185]   --->   Operation 1263 'sub' 'sub_ln185' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1264 [1/1] (0.85ns)   --->   "%sub_ln186 = sub i32 %evens_5, i32 %add_ln157_41" [src/IDCT2.cpp:186]   --->   Operation 1264 'sub' 'sub_ln186' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1265 [1/1] (0.85ns)   --->   "%sub_ln187 = sub i32 %evens_4, i32 %add_ln157_34" [src/IDCT2.cpp:187]   --->   Operation 1265 'sub' 'sub_ln187' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1266 [1/1] (0.85ns)   --->   "%sub_ln188 = sub i32 %evens_3, i32 %add_ln157_27" [src/IDCT2.cpp:188]   --->   Operation 1266 'sub' 'sub_ln188' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1267 [1/1] (0.85ns)   --->   "%sub_ln189 = sub i32 %evens_2, i32 %add_ln157_20" [src/IDCT2.cpp:189]   --->   Operation 1267 'sub' 'sub_ln189' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1268 [1/1] (0.85ns)   --->   "%sub_ln190 = sub i32 %evens_1, i32 %add_ln157_13" [src/IDCT2.cpp:190]   --->   Operation 1268 'sub' 'sub_ln190' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1269 [1/1] (0.85ns)   --->   "%sub_ln191 = sub i32 %evens, i32 %add_ln157_6" [src/IDCT2.cpp:191]   --->   Operation 1269 'sub' 'sub_ln191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1270 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i32 %add_ln160" [src/IDCT2.cpp:192]   --->   Operation 1270 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1271 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i32 %add_ln161" [src/IDCT2.cpp:192]   --->   Operation 1271 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1272 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i32 %add_ln162" [src/IDCT2.cpp:192]   --->   Operation 1272 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1273 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i32 %add_ln163" [src/IDCT2.cpp:192]   --->   Operation 1273 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1274 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i32 %add_ln164" [src/IDCT2.cpp:192]   --->   Operation 1274 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1275 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i32 %add_ln165" [src/IDCT2.cpp:192]   --->   Operation 1275 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1276 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i32 %add_ln166" [src/IDCT2.cpp:192]   --->   Operation 1276 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1277 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i32 %add_ln167" [src/IDCT2.cpp:192]   --->   Operation 1277 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1278 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i32 %add_ln168" [src/IDCT2.cpp:192]   --->   Operation 1278 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1279 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i32 %add_ln169" [src/IDCT2.cpp:192]   --->   Operation 1279 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1280 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_9, i32 %add_ln170" [src/IDCT2.cpp:192]   --->   Operation 1280 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1281 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i32 %add_ln171" [src/IDCT2.cpp:192]   --->   Operation 1281 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1282 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i32 %add_ln172" [src/IDCT2.cpp:192]   --->   Operation 1282 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1283 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i32 %add_ln173" [src/IDCT2.cpp:192]   --->   Operation 1283 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1284 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i32 %add_ln174" [src/IDCT2.cpp:192]   --->   Operation 1284 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1285 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i32 %add_ln175" [src/IDCT2.cpp:192]   --->   Operation 1285 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1286 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i32 %sub_ln176" [src/IDCT2.cpp:192]   --->   Operation 1286 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1287 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i32 %sub_ln177" [src/IDCT2.cpp:192]   --->   Operation 1287 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1288 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i32 %sub_ln178" [src/IDCT2.cpp:192]   --->   Operation 1288 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1289 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i32 %sub_ln179" [src/IDCT2.cpp:192]   --->   Operation 1289 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1290 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i32 %sub_ln180" [src/IDCT2.cpp:192]   --->   Operation 1290 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1291 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i32 %sub_ln181" [src/IDCT2.cpp:192]   --->   Operation 1291 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1292 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i32 %sub_ln182" [src/IDCT2.cpp:192]   --->   Operation 1292 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1293 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i32 %sub_ln183" [src/IDCT2.cpp:192]   --->   Operation 1293 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1294 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i32 %sub_ln184" [src/IDCT2.cpp:192]   --->   Operation 1294 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1295 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i32 %sub_ln185" [src/IDCT2.cpp:192]   --->   Operation 1295 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1296 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i32 %sub_ln186" [src/IDCT2.cpp:192]   --->   Operation 1296 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1297 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i32 %sub_ln187" [src/IDCT2.cpp:192]   --->   Operation 1297 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1298 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i32 %sub_ln188" [src/IDCT2.cpp:192]   --->   Operation 1298 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1299 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i32 %sub_ln189" [src/IDCT2.cpp:192]   --->   Operation 1299 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1300 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i32 %sub_ln190" [src/IDCT2.cpp:192]   --->   Operation 1300 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1301 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1024 %mrv_30, i32 %sub_ln191" [src/IDCT2.cpp:192]   --->   Operation 1301 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1302 [1/1] (0.00ns)   --->   "%ret_ln192 = ret i1024 %mrv_31" [src/IDCT2.cpp:192]   --->   Operation 1302 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.200ns
The critical path consists of the following:
	wire read operation ('in_15_val_read', src/IDCT2.cpp:132) on port 'in_15_val' (src/IDCT2.cpp:132) [49]  (0.000 ns)
	'add' operation 32 bit ('tmp3', src/IDCT2.cpp:132) [505]  (0.850 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_tmp4') [506]  (1.350 ns)

 <State 2>: 2.409ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret', src/IDCT2.cpp:152) to 'IDCT2B16' [65]  (2.409 ns)

 <State 3>: 2.409ns
The critical path consists of the following:
	'call' operation 512 bit ('call_ret', src/IDCT2.cpp:152) to 'IDCT2B16' [65]  (2.409 ns)

 <State 4>: 2.412ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln157_18', src/IDCT2.cpp:157) [489]  (0.298 ns)
	'add' operation 32 bit ('add_ln157_98', src/IDCT2.cpp:157) [514]  (0.000 ns)
	'add' operation 32 bit ('add_ln157_100', src/IDCT2.cpp:157) [516]  (1.057 ns)
	'add' operation 32 bit ('add_ln157_101', src/IDCT2.cpp:157) [517]  (0.000 ns)
	'add' operation 32 bit ('add_ln157_48', src/IDCT2.cpp:157) [525]  (1.057 ns)

 <State 5>: 1.907ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln157_210', src/IDCT2.cpp:157) [936]  (0.000 ns)
	'add' operation 32 bit ('add_ln157_104', src/IDCT2.cpp:157) [944]  (1.057 ns)
	'add' operation 32 bit ('add_ln174', src/IDCT2.cpp:174) [1012]  (0.850 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
