# Copyright (C) 1991-2008 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		Test1_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM240T100C5
set_global_assignment -name TOP_LEVEL_ENTITY Test1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:08:45  NOVEMBER 06, 2008"
set_global_assignment -name LAST_QUARTUS_VERSION 8.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name DEVICE_FILTER_PACKAGE TQFP
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 100
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_85 -to LED1
set_location_assignment PIN_86 -to LED2
set_location_assignment PIN_82 -to CLK_48MHZ
set_location_assignment PIN_99 -to I_CLKRX
set_location_assignment PIN_87 -to I_CLKTX
set_location_assignment PIN_100 -to Q_CLKRX
set_location_assignment PIN_88 -to Q_CLKTX
set_location_assignment PIN_97 -to RXOE1
set_location_assignment PIN_98 -to RXOE2
set_location_assignment PIN_89 -to TXOE1
set_location_assignment PIN_90 -to TXOE2
set_location_assignment PIN_52 -to PTT
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS OUTPUT DRIVING AN UNSPECIFIED SIGNAL"
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF
set_location_assignment PIN_70 -to CBCLK
set_location_assignment PIN_21 -to DCLK
set_location_assignment PIN_20 -to DIN
set_location_assignment PIN_19 -to DLD
set_location_assignment PIN_33 -to CC
set_location_assignment PIN_68 -to CLRCLK
set_location_assignment PIN_17 -to DDS_CLK
set_location_assignment PIN_4 -to CSB
set_location_assignment PIN_1 -to SCLK
set_location_assignment PIN_2 -to SDIO
set_location_assignment PIN_8 -to DDS_OUT
set_location_assignment PIN_5 -to IO_UPD
set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS OFF
set_global_assignment -name VERILOG_FILE Test1.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Test1.vwf
set_global_assignment -name MISC_FILE "C:/HPSDR/trunk/Phoenix/CPLD/Test1.dpf"