##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_intClock             | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_intClock(FFB)        | N/A                   | Target: 1.71 MHz   | 
Clock: Clock_2                  | Frequency: 63.08 MHz  | Target: 0.00 MHz   | 
Clock: CyHFCLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1                | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: Display_I2C_SCBCLK       | N/A                   | Target: 8.00 MHz   | 
Clock: Display_I2C_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz   | 
Clock: UART_Clock               | N/A                   | Target: 1.41 MHz   | 
Clock: UART_Clock(FFB)          | N/A                   | Target: 1.38 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        2.5e+008         249984147   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
cooler_sensor(0)_PAD  23867         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 63.08 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : \CoolerWarning:udb:u0\/cs_addr_0
Capture Clock  : \CoolerWarning:udb:u0\/clock
Path slack     : 249984147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                      -11530
--------------------------------------------   --------- 
End-of-path required time (ps)                 249988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                          model name     delay     AT      slack  edge  Fanout
--------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q         macrocell5      1250   1250  249984147  RISE       1
\CoolerWarning:udb:u0\/cs_addr_0  datapathcell1   3073   4323  249984147  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : \CoolerWarning:udb:u0\/cs_addr_0
Capture Clock  : \CoolerWarning:udb:u0\/clock
Path slack     : 249984147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                      -11530
--------------------------------------------   --------- 
End-of-path required time (ps)                 249988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                          model name     delay     AT      slack  edge  Fanout
--------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q         macrocell5      1250   1250  249984147  RISE       1
\CoolerWarning:udb:u0\/cs_addr_0  datapathcell1   3073   4323  249984147  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : \CoolerWarning:udb:u0\/cs_addr_0
Capture Clock  : \CoolerWarning:udb:u0\/clock
Path slack     : 249984147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                      -11530
--------------------------------------------   --------- 
End-of-path required time (ps)                 249988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                          model name     delay     AT      slack  edge  Fanout
--------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q         macrocell5      1250   1250  249984147  RISE       1
\CoolerWarning:udb:u0\/cs_addr_0  datapathcell1   3073   4323  249984147  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_1\/q
Path End       : \CoolerWarning:udb:u0\/cs_addr_1
Capture Clock  : \CoolerWarning:udb:u0\/clock
Path slack     : 249984162p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                      -11530
--------------------------------------------   --------- 
End-of-path required time (ps)                 249988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                          model name     delay     AT      slack  edge  Fanout
--------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:state_1\/q         macrocell4      1250   1250  249984162  RISE       1
\CoolerWarning:udb:u0\/cs_addr_1  datapathcell1   3058   4308  249984162  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/ce1_comb
Path End       : Net_1552/main_7
Capture Clock  : Net_1552/clock_0
Path slack     : 249988851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                         model name     delay     AT      slack  edge  Fanout
-------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/ce1_comb  datapathcell1   5030   5030  249988851  RISE       1
Net_1552/main_7                  macrocell2      2609   7639  249988851  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/ce1_comb
Path End       : \CoolerWarning:r_rising_edge_bounce\/main_6
Capture Clock  : \CoolerWarning:r_rising_edge_bounce\/clock_0
Path slack     : 249988851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/ce1_comb              datapathcell1   5030   5030  249988851  RISE       1
\CoolerWarning:r_rising_edge_bounce\/main_6  macrocell6      2609   7639  249988851  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/ce1_comb
Path End       : \CoolerWarning:r_falling_edge\/main_6
Capture Clock  : \CoolerWarning:r_falling_edge\/clock_0
Path slack     : 249988851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                               model name     delay     AT      slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/ce1_comb        datapathcell1   5030   5030  249988851  RISE       1
\CoolerWarning:r_falling_edge\/main_6  macrocell7      2609   7639  249988851  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/ce1_comb
Path End       : \CoolerWarning:r_rising_edge\/main_6
Capture Clock  : \CoolerWarning:r_rising_edge\/clock_0
Path slack     : 249988862p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                              model name     delay     AT      slack  edge  Fanout
------------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/ce1_comb       datapathcell1   5030   5030  249988851  RISE       1
\CoolerWarning:r_rising_edge\/main_6  macrocell3      2598   7628  249988862  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/ce1_comb
Path End       : \CoolerWarning:state_0\/main_6
Capture Clock  : \CoolerWarning:state_0\/clock_0
Path slack     : 249988862p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                         model name     delay     AT      slack  edge  Fanout
-------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/ce1_comb  datapathcell1   5030   5030  249988851  RISE       1
\CoolerWarning:state_0\/main_6   macrocell5      2598   7628  249988862  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/z0_comb
Path End       : Net_1552/main_4
Capture Clock  : Net_1552/clock_0
Path slack     : 249990028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                        model name     delay     AT      slack  edge  Fanout
------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/z0_comb  datapathcell1   3850   3850  249990028  RISE       1
Net_1552/main_4                 macrocell2      2612   6462  249990028  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/z0_comb
Path End       : \CoolerWarning:r_rising_edge_bounce\/main_3
Capture Clock  : \CoolerWarning:r_rising_edge_bounce\/clock_0
Path slack     : 249990028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/z0_comb               datapathcell1   3850   3850  249990028  RISE       1
\CoolerWarning:r_rising_edge_bounce\/main_3  macrocell6      2612   6462  249990028  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/z0_comb
Path End       : \CoolerWarning:r_falling_edge\/main_3
Capture Clock  : \CoolerWarning:r_falling_edge\/clock_0
Path slack     : 249990028p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                               model name     delay     AT      slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/z0_comb         datapathcell1   3850   3850  249990028  RISE       1
\CoolerWarning:r_falling_edge\/main_3  macrocell7      2612   6462  249990028  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/z0_comb
Path End       : \CoolerWarning:r_rising_edge\/main_3
Capture Clock  : \CoolerWarning:r_rising_edge\/clock_0
Path slack     : 249990039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                              model name     delay     AT      slack  edge  Fanout
------------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/z0_comb        datapathcell1   3850   3850  249990028  RISE       1
\CoolerWarning:r_rising_edge\/main_3  macrocell3      2601   6451  249990039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/z0_comb
Path End       : \CoolerWarning:state_1\/main_3
Capture Clock  : \CoolerWarning:state_1\/clock_0
Path slack     : 249990039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                        model name     delay     AT      slack  edge  Fanout
------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/z0_comb  datapathcell1   3850   3850  249990028  RISE       1
\CoolerWarning:state_1\/main_3  macrocell4      2601   6451  249990039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:udb:u0\/z0_comb
Path End       : \CoolerWarning:state_0\/main_3
Capture Clock  : \CoolerWarning:state_0\/clock_0
Path slack     : 249990039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:udb:u0\/clock                              datapathcell1              0      0  RISE       1

Data path
pin name                        model name     delay     AT      slack  edge  Fanout
------------------------------  -------------  -----  -----  ---------  ----  ------
\CoolerWarning:udb:u0\/z0_comb  datapathcell1   3850   3850  249990028  RISE       1
\CoolerWarning:state_0\/main_3  macrocell5      2601   6451  249990039  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1552/q
Path End       : Net_1552/main_0
Capture Clock  : Net_1552/clock_0
Path slack     : 249990812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1552/q       macrocell2    1250   1250  249990812  RISE       1
Net_1552/main_0  macrocell2    4428   5678  249990812  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : \CoolerWarning:r_rising_edge\/main_2
Capture Clock  : \CoolerWarning:r_rising_edge\/clock_0
Path slack     : 249992173p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q             macrocell5    1250   1250  249984147  RISE       1
\CoolerWarning:r_rising_edge\/main_2  macrocell3    3067   4317  249992173  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : \CoolerWarning:state_1\/main_2
Capture Clock  : \CoolerWarning:state_1\/clock_0
Path slack     : 249992173p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q       macrocell5    1250   1250  249984147  RISE       1
\CoolerWarning:state_1\/main_2  macrocell4    3067   4317  249992173  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : \CoolerWarning:state_0\/main_2
Capture Clock  : \CoolerWarning:state_0\/clock_0
Path slack     : 249992173p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q       macrocell5    1250   1250  249984147  RISE       1
\CoolerWarning:state_0\/main_2  macrocell5    3067   4317  249992173  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_1\/q
Path End       : Net_1552/main_2
Capture Clock  : Net_1552/clock_0
Path slack     : 249992187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4303
-------------------------------------   ---- 
End-of-path arrival time (ps)           4303
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                   model name   delay     AT      slack  edge  Fanout
-------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_1\/q  macrocell4    1250   1250  249984162  RISE       1
Net_1552/main_2            macrocell2    3053   4303  249992187  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_1\/q
Path End       : \CoolerWarning:r_rising_edge_bounce\/main_1
Capture Clock  : \CoolerWarning:r_rising_edge_bounce\/clock_0
Path slack     : 249992187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4303
-------------------------------------   ---- 
End-of-path arrival time (ps)           4303
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_1\/q                    macrocell4    1250   1250  249984162  RISE       1
\CoolerWarning:r_rising_edge_bounce\/main_1  macrocell6    3053   4303  249992187  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_1\/q
Path End       : \CoolerWarning:r_falling_edge\/main_1
Capture Clock  : \CoolerWarning:r_falling_edge\/clock_0
Path slack     : 249992187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4303
-------------------------------------   ---- 
End-of-path arrival time (ps)           4303
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_1\/q              macrocell4    1250   1250  249984162  RISE       1
\CoolerWarning:r_falling_edge\/main_1  macrocell7    3053   4303  249992187  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_1\/q
Path End       : \CoolerWarning:r_rising_edge\/main_1
Capture Clock  : \CoolerWarning:r_rising_edge\/clock_0
Path slack     : 249992292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_1\/q             macrocell4    1250   1250  249984162  RISE       1
\CoolerWarning:r_rising_edge\/main_1  macrocell3    2948   4198  249992292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_1\/q
Path End       : \CoolerWarning:state_1\/main_1
Capture Clock  : \CoolerWarning:state_1\/clock_0
Path slack     : 249992292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_1\/q       macrocell4    1250   1250  249984162  RISE       1
\CoolerWarning:state_1\/main_1  macrocell4    2948   4198  249992292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_1\/q
Path End       : \CoolerWarning:state_0\/main_1
Capture Clock  : \CoolerWarning:state_0\/clock_0
Path slack     : 249992292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_1\/q       macrocell4    1250   1250  249984162  RISE       1
\CoolerWarning:state_0\/main_1  macrocell5    2948   4198  249992292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : Net_1552/main_3
Capture Clock  : Net_1552/clock_0
Path slack     : 249992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                   model name   delay     AT      slack  edge  Fanout
-------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q  macrocell5    1250   1250  249984147  RISE       1
Net_1552/main_3            macrocell2    2944   4194  249992296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : \CoolerWarning:r_rising_edge_bounce\/main_2
Capture Clock  : \CoolerWarning:r_rising_edge_bounce\/clock_0
Path slack     : 249992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q                    macrocell5    1250   1250  249984147  RISE       1
\CoolerWarning:r_rising_edge_bounce\/main_2  macrocell6    2944   4194  249992296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:state_0\/q
Path End       : \CoolerWarning:r_falling_edge\/main_2
Capture Clock  : \CoolerWarning:r_falling_edge\/clock_0
Path slack     : 249992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:state_0\/q              macrocell5    1250   1250  249984147  RISE       1
\CoolerWarning:r_falling_edge\/main_2  macrocell7    2944   4194  249992296  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_falling_edge\/q
Path End       : Net_1552/main_6
Capture Clock  : Net_1552/clock_0
Path slack     : 249992465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_falling_edge\/q  macrocell7    1250   1250  249992465  RISE       1
Net_1552/main_6                   macrocell2    2775   4025  249992465  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_falling_edge\/q
Path End       : \CoolerWarning:r_rising_edge_bounce\/main_5
Capture Clock  : \CoolerWarning:r_rising_edge_bounce\/clock_0
Path slack     : 249992465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_falling_edge\/q             macrocell7    1250   1250  249992465  RISE       1
\CoolerWarning:r_rising_edge_bounce\/main_5  macrocell6    2775   4025  249992465  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_falling_edge\/q
Path End       : \CoolerWarning:r_falling_edge\/main_5
Capture Clock  : \CoolerWarning:r_falling_edge\/clock_0
Path slack     : 249992465p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_falling_edge\/q       macrocell7    1250   1250  249992465  RISE       1
\CoolerWarning:r_falling_edge\/main_5  macrocell7    2775   4025  249992465  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_falling_edge\/q
Path End       : \CoolerWarning:r_rising_edge\/main_5
Capture Clock  : \CoolerWarning:r_rising_edge\/clock_0
Path slack     : 249992470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_falling_edge\/q      macrocell7    1250   1250  249992465  RISE       1
\CoolerWarning:r_rising_edge\/main_5  macrocell3    2770   4020  249992470  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_falling_edge\/q
Path End       : \CoolerWarning:state_1\/main_5
Capture Clock  : \CoolerWarning:state_1\/clock_0
Path slack     : 249992470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_falling_edge\/q  macrocell7    1250   1250  249992465  RISE       1
\CoolerWarning:state_1\/main_5    macrocell4    2770   4020  249992470  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_falling_edge\/q
Path End       : \CoolerWarning:state_0\/main_5
Capture Clock  : \CoolerWarning:state_0\/clock_0
Path slack     : 249992470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_falling_edge\/q  macrocell7    1250   1250  249992465  RISE       1
\CoolerWarning:state_0\/main_5    macrocell5    2770   4020  249992470  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge_bounce\/q
Path End       : \CoolerWarning:r_rising_edge\/main_4
Capture Clock  : \CoolerWarning:r_rising_edge\/clock_0
Path slack     : 249992638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge_bounce\/q  macrocell6    1250   1250  249992638  RISE       1
\CoolerWarning:r_rising_edge\/main_4    macrocell3    2602   3852  249992638  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge_bounce\/q
Path End       : \CoolerWarning:state_1\/main_4
Capture Clock  : \CoolerWarning:state_1\/clock_0
Path slack     : 249992638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge_bounce\/q  macrocell6    1250   1250  249992638  RISE       1
\CoolerWarning:state_1\/main_4          macrocell4    2602   3852  249992638  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge_bounce\/q
Path End       : \CoolerWarning:state_0\/main_4
Capture Clock  : \CoolerWarning:state_0\/clock_0
Path slack     : 249992638p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge_bounce\/q  macrocell6    1250   1250  249992638  RISE       1
\CoolerWarning:state_0\/main_4          macrocell5    2602   3852  249992638  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge_bounce\/q
Path End       : Net_1552/main_5
Capture Clock  : Net_1552/clock_0
Path slack     : 249992639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge_bounce\/q  macrocell6    1250   1250  249992638  RISE       1
Net_1552/main_5                         macrocell2    2601   3851  249992639  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge_bounce\/q
Path End       : \CoolerWarning:r_rising_edge_bounce\/main_4
Capture Clock  : \CoolerWarning:r_rising_edge_bounce\/clock_0
Path slack     : 249992639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge_bounce\/q       macrocell6    1250   1250  249992638  RISE       1
\CoolerWarning:r_rising_edge_bounce\/main_4  macrocell6    2601   3851  249992639  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge_bounce\/q
Path End       : \CoolerWarning:r_falling_edge\/main_4
Capture Clock  : \CoolerWarning:r_falling_edge\/clock_0
Path slack     : 249992639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge_bounce\/q  macrocell6    1250   1250  249992638  RISE       1
\CoolerWarning:r_falling_edge\/main_4   macrocell7    2601   3851  249992639  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge\/q
Path End       : Net_1552/main_1
Capture Clock  : Net_1552/clock_0
Path slack     : 249992658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge\/q  macrocell3    1250   1250  249992658  RISE       1
Net_1552/main_1                  macrocell2    2582   3832  249992658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1552/clock_0                                          macrocell2                 0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge\/q
Path End       : \CoolerWarning:r_rising_edge_bounce\/main_0
Capture Clock  : \CoolerWarning:r_rising_edge_bounce\/clock_0
Path slack     : 249992658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge\/q              macrocell3    1250   1250  249992658  RISE       1
\CoolerWarning:r_rising_edge_bounce\/main_0  macrocell6    2582   3832  249992658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge_bounce\/clock_0              macrocell6                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge\/q
Path End       : \CoolerWarning:r_falling_edge\/main_0
Capture Clock  : \CoolerWarning:r_falling_edge\/clock_0
Path slack     : 249992658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge\/q        macrocell3    1250   1250  249992658  RISE       1
\CoolerWarning:r_falling_edge\/main_0  macrocell7    2582   3832  249992658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_falling_edge\/clock_0                    macrocell7                 0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge\/q
Path End       : \CoolerWarning:r_rising_edge\/main_0
Capture Clock  : \CoolerWarning:r_rising_edge\/clock_0
Path slack     : 249992661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge\/q       macrocell3    1250   1250  249992658  RISE       1
\CoolerWarning:r_rising_edge\/main_0  macrocell3    2579   3829  249992661  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge\/q
Path End       : \CoolerWarning:state_1\/main_0
Capture Clock  : \CoolerWarning:state_1\/clock_0
Path slack     : 249992661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge\/q  macrocell3    1250   1250  249992658  RISE       1
\CoolerWarning:state_1\/main_0   macrocell4    2579   3829  249992661  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_1\/clock_0                           macrocell4                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CoolerWarning:r_rising_edge\/q
Path End       : \CoolerWarning:state_0\/main_0
Capture Clock  : \CoolerWarning:state_0\/clock_0
Path slack     : 249992661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   250000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                 249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:r_rising_edge\/clock_0                     macrocell3                 0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\CoolerWarning:r_rising_edge\/q  macrocell3    1250   1250  249992658  RISE       1
\CoolerWarning:state_0\/main_0   macrocell5    2579   3829  249992661  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\CoolerWarning:state_0\/clock_0                           macrocell5                 0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

