%  ISA.tex
%  Document created by seblovett on seblovett-Ubuntu
%  Date created: Tue 01 Apr 2014 20:08:47 BST
%  <+Last Edited: Wed 02 Apr 2014 14:03:24 BST by hl13g10 on octopus +>


\section{Instruction Set}

Discuss what instructions are implemented
In total, ten instructions are implemented in the design.
There are fully documented in table \ref{tab:isa}. 

\begin{table}
\caption{Instruction Set and their operations}
\label{tab:isa}
\begin{tabular}{ccc} \hline 
Instruction & Acronym & Operation \\ \hline
Store Switches & STSW Rn & Rn $\leftarrow$ Switches[7:0] \\
Store Accumulator & STACC Rn & Rn $\leftarrow$ Acc \\
Wait while 0 & WAIT0 & if(Switches[8] == 1) Pc++ \\
Wait while 1 & WAIT1 & if(Switches[8] == 0) Pc++ \\
Absolute Jump & JMPA Imm & PC $\leftarrow$ Acc + Imm \\
Load Upper Immediate & LUI Imm & Acc $\leftarrow$ {Imm, 4'b0000} \\
Add Immediate & ADDI Imm & Acc $\leftarrow$ Acc + Imm \\
Add Register & ADD Rn & Acc $\leftarrow$ Acc + Rn \\
Multiply Register & MULT Rn & Acc $\leftarrow$ Acc * Rn \\
Pass Register & PASSA Rn & Acc $\leftarrow$ Rn \\ \hline
\end{tabular}
\end{table}


The operation of each instruction

Instruction format

