ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_it.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_it.c"
  20              		.section	.text.NMI_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	NMI_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	NMI_Handler:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_it.c ****   *
  16:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_it.c ****   */
  18:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_it.c **** 
  20:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_it.c **** #include "main.h"
  22:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  23:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_it.c **** 
  27:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_it.c **** 
  30:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** 
  32:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f4xx_it.c **** 
  35:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f4xx_it.c **** 
  37:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f4xx_it.c **** 
  40:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f4xx_it.c **** 
  42:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_it.c **** 
  45:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_it.c **** 
  47:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_it.c **** 
  50:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_it.c **** 
  52:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f4xx_it.c **** 
  55:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f4xx_it.c **** 
  57:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
  59:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  60:Core/Src/stm32f4xx_it.c **** extern SPI_HandleTypeDef hspi1;
  61:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim7;
  62:Core/Src/stm32f4xx_it.c **** 
  63:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  64:Core/Src/stm32f4xx_it.c **** 
  65:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  66:Core/Src/stm32f4xx_it.c **** 
  67:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  69:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  70:Core/Src/stm32f4xx_it.c **** /**
  71:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  72:Core/Src/stm32f4xx_it.c ****   */
  73:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  74:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 74 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
  41              	.L2:
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 3


  75:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f4xx_it.c **** 
  77:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  78:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f4xx_it.c ****    while (1)
  42              		.loc 1 79 10
  43 0004 00BF     		nop
  44 0006 FDE7     		b	.L2
  45              		.cfi_endproc
  46              	.LFE134:
  48              		.section	.text.HardFault_Handler,"ax",%progbits
  49              		.align	1
  50              		.global	HardFault_Handler
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  55              	HardFault_Handler:
  56              	.LFB135:
  80:Core/Src/stm32f4xx_it.c ****   {
  81:Core/Src/stm32f4xx_it.c ****   }
  82:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  83:Core/Src/stm32f4xx_it.c **** }
  84:Core/Src/stm32f4xx_it.c **** 
  85:Core/Src/stm32f4xx_it.c **** /**
  86:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  87:Core/Src/stm32f4xx_it.c ****   */
  88:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  89:Core/Src/stm32f4xx_it.c **** {
  57              		.loc 1 89 1
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  62 0000 80B4     		push	{r7}
  63              	.LCFI2:
  64              		.cfi_def_cfa_offset 4
  65              		.cfi_offset 7, -4
  66 0002 00AF     		add	r7, sp, #0
  67              	.LCFI3:
  68              		.cfi_def_cfa_register 7
  69              	.L4:
  90:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  91:Core/Src/stm32f4xx_it.c **** 
  92:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  93:Core/Src/stm32f4xx_it.c ****   while (1)
  70              		.loc 1 93 9
  71 0004 00BF     		nop
  72 0006 FDE7     		b	.L4
  73              		.cfi_endproc
  74              	.LFE135:
  76              		.section	.text.MemManage_Handler,"ax",%progbits
  77              		.align	1
  78              		.global	MemManage_Handler
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	MemManage_Handler:
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 4


  84              	.LFB136:
  94:Core/Src/stm32f4xx_it.c ****   {
  95:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f4xx_it.c ****   }
  98:Core/Src/stm32f4xx_it.c **** }
  99:Core/Src/stm32f4xx_it.c **** 
 100:Core/Src/stm32f4xx_it.c **** /**
 101:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 102:Core/Src/stm32f4xx_it.c ****   */
 103:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 104:Core/Src/stm32f4xx_it.c **** {
  85              		.loc 1 104 1
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 1, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90 0000 80B4     		push	{r7}
  91              	.LCFI4:
  92              		.cfi_def_cfa_offset 4
  93              		.cfi_offset 7, -4
  94 0002 00AF     		add	r7, sp, #0
  95              	.LCFI5:
  96              		.cfi_def_cfa_register 7
  97              	.L6:
 105:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f4xx_it.c **** 
 107:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f4xx_it.c ****   while (1)
  98              		.loc 1 108 9
  99 0004 00BF     		nop
 100 0006 FDE7     		b	.L6
 101              		.cfi_endproc
 102              	.LFE136:
 104              		.section	.text.BusFault_Handler,"ax",%progbits
 105              		.align	1
 106              		.global	BusFault_Handler
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	BusFault_Handler:
 112              	.LFB137:
 109:Core/Src/stm32f4xx_it.c ****   {
 110:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f4xx_it.c ****   }
 113:Core/Src/stm32f4xx_it.c **** }
 114:Core/Src/stm32f4xx_it.c **** 
 115:Core/Src/stm32f4xx_it.c **** /**
 116:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 117:Core/Src/stm32f4xx_it.c ****   */
 118:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 119:Core/Src/stm32f4xx_it.c **** {
 113              		.loc 1 119 1
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 5


 117              		@ link register save eliminated.
 118 0000 80B4     		push	{r7}
 119              	.LCFI6:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 7, -4
 122 0002 00AF     		add	r7, sp, #0
 123              	.LCFI7:
 124              		.cfi_def_cfa_register 7
 125              	.L8:
 120:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 121:Core/Src/stm32f4xx_it.c **** 
 122:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 123:Core/Src/stm32f4xx_it.c ****   while (1)
 126              		.loc 1 123 9
 127 0004 00BF     		nop
 128 0006 FDE7     		b	.L8
 129              		.cfi_endproc
 130              	.LFE137:
 132              		.section	.text.UsageFault_Handler,"ax",%progbits
 133              		.align	1
 134              		.global	UsageFault_Handler
 135              		.syntax unified
 136              		.thumb
 137              		.thumb_func
 139              	UsageFault_Handler:
 140              	.LFB138:
 124:Core/Src/stm32f4xx_it.c ****   {
 125:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 127:Core/Src/stm32f4xx_it.c ****   }
 128:Core/Src/stm32f4xx_it.c **** }
 129:Core/Src/stm32f4xx_it.c **** 
 130:Core/Src/stm32f4xx_it.c **** /**
 131:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 132:Core/Src/stm32f4xx_it.c ****   */
 133:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 134:Core/Src/stm32f4xx_it.c **** {
 141              		.loc 1 134 1
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 1, uses_anonymous_args = 0
 145              		@ link register save eliminated.
 146 0000 80B4     		push	{r7}
 147              	.LCFI8:
 148              		.cfi_def_cfa_offset 4
 149              		.cfi_offset 7, -4
 150 0002 00AF     		add	r7, sp, #0
 151              	.LCFI9:
 152              		.cfi_def_cfa_register 7
 153              	.L10:
 135:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 136:Core/Src/stm32f4xx_it.c **** 
 137:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 138:Core/Src/stm32f4xx_it.c ****   while (1)
 154              		.loc 1 138 9
 155 0004 00BF     		nop
 156 0006 FDE7     		b	.L10
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 6


 157              		.cfi_endproc
 158              	.LFE138:
 160              		.section	.text.DebugMon_Handler,"ax",%progbits
 161              		.align	1
 162              		.global	DebugMon_Handler
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	DebugMon_Handler:
 168              	.LFB139:
 139:Core/Src/stm32f4xx_it.c ****   {
 140:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f4xx_it.c ****   }
 143:Core/Src/stm32f4xx_it.c **** }
 144:Core/Src/stm32f4xx_it.c **** 
 145:Core/Src/stm32f4xx_it.c **** /**
 146:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 147:Core/Src/stm32f4xx_it.c ****   */
 148:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 149:Core/Src/stm32f4xx_it.c **** {
 169              		.loc 1 149 1
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 1, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 174 0000 80B4     		push	{r7}
 175              	.LCFI10:
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 7, -4
 178 0002 00AF     		add	r7, sp, #0
 179              	.LCFI11:
 180              		.cfi_def_cfa_register 7
 150:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 151:Core/Src/stm32f4xx_it.c **** 
 152:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 153:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 154:Core/Src/stm32f4xx_it.c **** 
 155:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 156:Core/Src/stm32f4xx_it.c **** }
 181              		.loc 1 156 1
 182 0004 00BF     		nop
 183 0006 BD46     		mov	sp, r7
 184              	.LCFI12:
 185              		.cfi_def_cfa_register 13
 186              		@ sp needed
 187 0008 5DF8047B 		ldr	r7, [sp], #4
 188              	.LCFI13:
 189              		.cfi_restore 7
 190              		.cfi_def_cfa_offset 0
 191 000c 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE139:
 195              		.section	.text.SPI1_IRQHandler,"ax",%progbits
 196              		.align	1
 197              		.global	SPI1_IRQHandler
 198              		.syntax unified
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 7


 199              		.thumb
 200              		.thumb_func
 202              	SPI1_IRQHandler:
 203              	.LFB140:
 157:Core/Src/stm32f4xx_it.c **** 
 158:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 159:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 160:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 161:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 162:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 163:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 164:Core/Src/stm32f4xx_it.c **** 
 165:Core/Src/stm32f4xx_it.c **** /**
 166:Core/Src/stm32f4xx_it.c ****   * @brief This function handles SPI1 global interrupt.
 167:Core/Src/stm32f4xx_it.c ****   */
 168:Core/Src/stm32f4xx_it.c **** void SPI1_IRQHandler(void)
 169:Core/Src/stm32f4xx_it.c **** {
 204              		.loc 1 169 1
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 1, uses_anonymous_args = 0
 208 0000 80B5     		push	{r7, lr}
 209              	.LCFI14:
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 7, -8
 212              		.cfi_offset 14, -4
 213 0002 00AF     		add	r7, sp, #0
 214              	.LCFI15:
 215              		.cfi_def_cfa_register 7
 170:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SPI1_IRQn 0 */
 171:Core/Src/stm32f4xx_it.c **** 
 172:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SPI1_IRQn 0 */
 173:Core/Src/stm32f4xx_it.c ****   HAL_SPI_IRQHandler(&hspi1);
 216              		.loc 1 173 3
 217 0004 0248     		ldr	r0, .L13
 218 0006 FFF7FEFF 		bl	HAL_SPI_IRQHandler
 174:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SPI1_IRQn 1 */
 175:Core/Src/stm32f4xx_it.c **** 
 176:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SPI1_IRQn 1 */
 177:Core/Src/stm32f4xx_it.c **** }
 219              		.loc 1 177 1
 220 000a 00BF     		nop
 221 000c 80BD     		pop	{r7, pc}
 222              	.L14:
 223 000e 00BF     		.align	2
 224              	.L13:
 225 0010 00000000 		.word	hspi1
 226              		.cfi_endproc
 227              	.LFE140:
 229              		.section	.text.TIM7_IRQHandler,"ax",%progbits
 230              		.align	1
 231              		.global	TIM7_IRQHandler
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	TIM7_IRQHandler:
 237              	.LFB141:
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 8


 178:Core/Src/stm32f4xx_it.c **** 
 179:Core/Src/stm32f4xx_it.c **** /**
 180:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM7 global interrupt.
 181:Core/Src/stm32f4xx_it.c ****   */
 182:Core/Src/stm32f4xx_it.c **** void TIM7_IRQHandler(void)
 183:Core/Src/stm32f4xx_it.c **** {
 238              		.loc 1 183 1
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242 0000 80B5     		push	{r7, lr}
 243              	.LCFI16:
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 7, -8
 246              		.cfi_offset 14, -4
 247 0002 00AF     		add	r7, sp, #0
 248              	.LCFI17:
 249              		.cfi_def_cfa_register 7
 184:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 0 */
 185:Core/Src/stm32f4xx_it.c **** 
 186:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM7_IRQn 0 */
 187:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim7);
 250              		.loc 1 187 3
 251 0004 0248     		ldr	r0, .L16
 252 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 188:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 1 */
 189:Core/Src/stm32f4xx_it.c **** 
 190:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM7_IRQn 1 */
 191:Core/Src/stm32f4xx_it.c **** }
 253              		.loc 1 191 1
 254 000a 00BF     		nop
 255 000c 80BD     		pop	{r7, pc}
 256              	.L17:
 257 000e 00BF     		.align	2
 258              	.L16:
 259 0010 00000000 		.word	htim7
 260              		.cfi_endproc
 261              	.LFE141:
 263              		.section	.text.DMA2_Stream0_IRQHandler,"ax",%progbits
 264              		.align	1
 265              		.global	DMA2_Stream0_IRQHandler
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	DMA2_Stream0_IRQHandler:
 271              	.LFB142:
 192:Core/Src/stm32f4xx_it.c **** 
 193:Core/Src/stm32f4xx_it.c **** /**
 194:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream0 global interrupt.
 195:Core/Src/stm32f4xx_it.c ****   */
 196:Core/Src/stm32f4xx_it.c **** void DMA2_Stream0_IRQHandler(void)
 197:Core/Src/stm32f4xx_it.c **** {
 272              		.loc 1 197 1
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 1, uses_anonymous_args = 0
 276 0000 80B5     		push	{r7, lr}
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 9


 277              	.LCFI18:
 278              		.cfi_def_cfa_offset 8
 279              		.cfi_offset 7, -8
 280              		.cfi_offset 14, -4
 281 0002 00AF     		add	r7, sp, #0
 282              	.LCFI19:
 283              		.cfi_def_cfa_register 7
 198:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
 199:Core/Src/stm32f4xx_it.c **** 
 200:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 0 */
 201:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi1_rx);
 284              		.loc 1 201 3
 285 0004 0248     		ldr	r0, .L19
 286 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 202:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
 203:Core/Src/stm32f4xx_it.c **** 
 204:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 1 */
 205:Core/Src/stm32f4xx_it.c **** }
 287              		.loc 1 205 1
 288 000a 00BF     		nop
 289 000c 80BD     		pop	{r7, pc}
 290              	.L20:
 291 000e 00BF     		.align	2
 292              	.L19:
 293 0010 00000000 		.word	hdma_spi1_rx
 294              		.cfi_endproc
 295              	.LFE142:
 297              		.section	.text.DMA2_Stream3_IRQHandler,"ax",%progbits
 298              		.align	1
 299              		.global	DMA2_Stream3_IRQHandler
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 304              	DMA2_Stream3_IRQHandler:
 305              	.LFB143:
 206:Core/Src/stm32f4xx_it.c **** 
 207:Core/Src/stm32f4xx_it.c **** /**
 208:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream3 global interrupt.
 209:Core/Src/stm32f4xx_it.c ****   */
 210:Core/Src/stm32f4xx_it.c **** void DMA2_Stream3_IRQHandler(void)
 211:Core/Src/stm32f4xx_it.c **** {
 306              		.loc 1 211 1
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 1, uses_anonymous_args = 0
 310 0000 80B5     		push	{r7, lr}
 311              	.LCFI20:
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 7, -8
 314              		.cfi_offset 14, -4
 315 0002 00AF     		add	r7, sp, #0
 316              	.LCFI21:
 317              		.cfi_def_cfa_register 7
 212:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */
 213:Core/Src/stm32f4xx_it.c **** 
 214:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream3_IRQn 0 */
 215:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_spi1_tx);
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 10


 318              		.loc 1 215 3
 319 0004 0248     		ldr	r0, .L22
 320 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 216:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */
 217:Core/Src/stm32f4xx_it.c **** 
 218:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream3_IRQn 1 */
 219:Core/Src/stm32f4xx_it.c **** }
 321              		.loc 1 219 1
 322 000a 00BF     		nop
 323 000c 80BD     		pop	{r7, pc}
 324              	.L23:
 325 000e 00BF     		.align	2
 326              	.L22:
 327 0010 00000000 		.word	hdma_spi1_tx
 328              		.cfi_endproc
 329              	.LFE143:
 331              		.text
 332              	.Letext0:
 333              		.file 2 "D:/msys64/mingw64/arm-none-eabi/include/machine/_default_types.h"
 334              		.file 3 "D:/msys64/mingw64/arm-none-eabi/include/sys/_stdint.h"
 335              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 336              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 337              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 338              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 339              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  D:\msys64\tmp\cch0k0UV.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_it.c
D:\msys64\tmp\cch0k0UV.s:21     .text.NMI_Handler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:27     .text.NMI_Handler:00000000 NMI_Handler
D:\msys64\tmp\cch0k0UV.s:49     .text.HardFault_Handler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:55     .text.HardFault_Handler:00000000 HardFault_Handler
D:\msys64\tmp\cch0k0UV.s:77     .text.MemManage_Handler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:83     .text.MemManage_Handler:00000000 MemManage_Handler
D:\msys64\tmp\cch0k0UV.s:105    .text.BusFault_Handler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:111    .text.BusFault_Handler:00000000 BusFault_Handler
D:\msys64\tmp\cch0k0UV.s:133    .text.UsageFault_Handler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:139    .text.UsageFault_Handler:00000000 UsageFault_Handler
D:\msys64\tmp\cch0k0UV.s:161    .text.DebugMon_Handler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:167    .text.DebugMon_Handler:00000000 DebugMon_Handler
D:\msys64\tmp\cch0k0UV.s:196    .text.SPI1_IRQHandler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:202    .text.SPI1_IRQHandler:00000000 SPI1_IRQHandler
D:\msys64\tmp\cch0k0UV.s:225    .text.SPI1_IRQHandler:00000010 $d
D:\msys64\tmp\cch0k0UV.s:230    .text.TIM7_IRQHandler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:236    .text.TIM7_IRQHandler:00000000 TIM7_IRQHandler
D:\msys64\tmp\cch0k0UV.s:259    .text.TIM7_IRQHandler:00000010 $d
D:\msys64\tmp\cch0k0UV.s:264    .text.DMA2_Stream0_IRQHandler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:270    .text.DMA2_Stream0_IRQHandler:00000000 DMA2_Stream0_IRQHandler
D:\msys64\tmp\cch0k0UV.s:293    .text.DMA2_Stream0_IRQHandler:00000010 $d
D:\msys64\tmp\cch0k0UV.s:298    .text.DMA2_Stream3_IRQHandler:00000000 $t
D:\msys64\tmp\cch0k0UV.s:304    .text.DMA2_Stream3_IRQHandler:00000000 DMA2_Stream3_IRQHandler
D:\msys64\tmp\cch0k0UV.s:327    .text.DMA2_Stream3_IRQHandler:00000010 $d

UNDEFINED SYMBOLS
HAL_SPI_IRQHandler
hspi1
HAL_TIM_IRQHandler
htim7
HAL_DMA_IRQHandler
hdma_spi1_rx
hdma_spi1_tx
