Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 60000 [C:/Users/ondra/OneDrive/Dokumenty/GitHub/projekt_v3/projekt_v3.srcs/sources_1/new/clock_counter.vhd:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_counter [clock_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.alarm [alarm_default]
Compiling architecture behavioral of entity xil_defaultlib.stop [stop_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture tb of entity xil_defaultlib.tb_top_level
Built simulation snapshot tb_top_level_behav
