

================================================================
== Vitis HLS Report for 'basic_arith_array'
================================================================
* Date:           Mon Mar 31 14:35:01 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        assignment4_ctypes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.658 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       91|  0.720 us|  0.910 us|   73|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_14_1  |       67|       86|        68|          1|          1|  1 ~ 20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     128|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|   10934|    8345|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      56|    -|
|Register         |        -|     -|     362|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|   11296|    8529|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |sdiv_32ns_8s_32_36_1_U1  |sdiv_32ns_8s_32_36_1  |        0|   0|  2283|  1738|    0|
    |srem_64ns_8s_64_68_1_U2  |srem_64ns_8s_64_68_1  |        0|   0|  8651|  6607|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Total                    |                      |        0|   0| 10934|  8345|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------+-----------------------+-----------+
    |         Instance         |         Module        | Expression|
    +--------------------------+-----------------------+-----------+
    |mul_mul_16s_8s_24_4_1_U3  |mul_mul_16s_8s_24_4_1  |    i0 * i1|
    +--------------------------+-----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_159_p2       |         +|   0|  0|  24|          17|          17|
    |i_2_fu_180_p2            |         +|   0|  0|  71|          64|           1|
    |icmp_ln14_fu_175_p2      |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 128|         148|          85|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  29|          7|    1|          7|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter67  |   9|          2|    1|          2|
    |i_fu_68                   |   9|          2|   64|        128|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  56|         13|   67|        139|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |conv_reg_237              |  64|   0|   64|          0|
    |i_fu_68                   |  64|   0|   64|          0|
    |sext_ln16_reg_242         |  32|   0|   32|          0|
    |sext_ln17_reg_247         |  32|   0|   32|          0|
    |sext_ln18_reg_252         |  32|   0|   32|          0|
    |sext_ln19_reg_267         |  64|   0|   64|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 362|   0|  362|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------+-----+-----+------------+-------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  basic_arith_array|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  basic_arith_array|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  basic_arith_array|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  basic_arith_array|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  basic_arith_array|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  basic_arith_array|  return value|
|inA          |   in|    8|     ap_none|                inA|       pointer|
|inB          |   in|   16|     ap_none|                inB|       pointer|
|inC          |   in|   32|     ap_none|                inC|       pointer|
|inD          |   in|   64|     ap_none|                inD|       pointer|
|out1         |  out|   32|      ap_vld|               out1|       pointer|
|out1_ap_vld  |  out|    1|      ap_vld|               out1|       pointer|
|out2         |  out|   32|      ap_vld|               out2|       pointer|
|out2_ap_vld  |  out|    1|      ap_vld|               out2|       pointer|
|out3         |  out|   32|      ap_vld|               out3|       pointer|
|out3_ap_vld  |  out|    1|      ap_vld|               out3|       pointer|
|out4         |  out|   64|      ap_vld|               out4|       pointer|
|out4_ap_vld  |  out|    1|      ap_vld|               out4|       pointer|
|size         |   in|   32|     ap_none|               size|        scalar|
+-------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 68


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 1, D = 68, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 73 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 5 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 74 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inA_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %inA" [basic_arith_array.cpp:16]   --->   Operation 75 'read' 'inA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i8 %inA_read" [basic_arith_array.cpp:16]   --->   Operation 76 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%inB_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %inB" [basic_arith_array.cpp:16]   --->   Operation 77 'read' 'inB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i16 %inB_read" [basic_arith_array.cpp:16]   --->   Operation 78 'sext' 'sext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln16 = mul i24 %sext_ln16_4, i24 %sext_ln16_2" [basic_arith_array.cpp:16]   --->   Operation 79 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 80 [1/1] (0.84ns)   --->   "%store_ln14 = store i64 0, i64 %i" [basic_arith_array.cpp:14]   --->   Operation 80 'store' 'store_ln14' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 81 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln16 = mul i24 %sext_ln16_4, i24 %sext_ln16_2" [basic_arith_array.cpp:16]   --->   Operation 81 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 82 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln16 = mul i24 %sext_ln16_4, i24 %sext_ln16_2" [basic_arith_array.cpp:16]   --->   Operation 82 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.30>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 83 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inA"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inA, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inB"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inC"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inC, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inD"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inD, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out1"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out2"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out3"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out4"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size" [basic_arith_array.cpp:4]   --->   Operation 102 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%conv = sext i32 %size_read" [basic_arith_array.cpp:4]   --->   Operation 103 'sext' 'conv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i8 %inA_read" [basic_arith_array.cpp:16]   --->   Operation 104 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i8 %inA_read" [basic_arith_array.cpp:16]   --->   Operation 105 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i16 %inB_read" [basic_arith_array.cpp:16]   --->   Operation 106 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln16 = mul i24 %sext_ln16_4, i24 %sext_ln16_2" [basic_arith_array.cpp:16]   --->   Operation 107 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i24 %mul_ln16" [basic_arith_array.cpp:17]   --->   Operation 108 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.30ns)   --->   "%add_ln17 = add i17 %sext_ln16_3, i17 %sext_ln16_1" [basic_arith_array.cpp:17]   --->   Operation 109 'add' 'add_ln17' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i17 %add_ln17" [basic_arith_array.cpp:18]   --->   Operation 110 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%inC_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %inC" [basic_arith_array.cpp:18]   --->   Operation 111 'read' 'inC_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%inD_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %inD" [basic_arith_array.cpp:19]   --->   Operation 112 'read' 'inD_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i8 %inA_read" [basic_arith_array.cpp:19]   --->   Operation 113 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln14 = br void" [basic_arith_array.cpp:14]   --->   Operation 114 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.65>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i" [basic_arith_array.cpp:14]   --->   Operation 115 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 116 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.40ns)   --->   "%icmp_ln14 = icmp_eq  i64 %i_1, i64 %conv" [basic_arith_array.cpp:14]   --->   Operation 117 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.81ns)   --->   "%i_2 = add i64 %i_1, i64 1" [basic_arith_array.cpp:14]   --->   Operation 118 'add' 'i_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void %._crit_edge.loopexit" [basic_arith_array.cpp:14]   --->   Operation 119 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out1, i32 %sext_ln17" [basic_arith_array.cpp:16]   --->   Operation 120 'write' 'write_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out2, i32 %sext_ln18" [basic_arith_array.cpp:17]   --->   Operation 121 'write' 'write_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 122 [36/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 122 'sdiv' 'sdiv_ln18' <Predicate = (!icmp_ln14)> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [68/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 123 'srem' 'srem_ln19' <Predicate = (!icmp_ln14)> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.84ns)   --->   "%store_ln14 = store i64 %i_2, i64 %i" [basic_arith_array.cpp:14]   --->   Operation 124 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.84>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 125 [35/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 125 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [67/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 126 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 127 [34/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 127 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [66/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 128 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 129 [33/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 129 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [65/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 130 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 131 [32/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 131 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [64/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 132 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 133 [31/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 133 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [63/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 134 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 135 [30/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 135 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [62/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 136 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 137 [29/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 137 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [61/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 138 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 139 [28/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 139 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [60/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 140 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 141 [27/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 141 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [59/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 142 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 143 [26/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 143 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [58/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 144 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 145 [25/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 145 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [57/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 146 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 147 [24/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 147 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [56/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 148 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 149 [23/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 149 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [55/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 150 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 151 [22/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 151 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [54/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 152 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 153 [21/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 153 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [53/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 154 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 155 [20/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 155 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [52/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 156 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.56>
ST_22 : Operation 157 [19/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 157 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 158 [51/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 158 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.56>
ST_23 : Operation 159 [18/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 159 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [50/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 160 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.56>
ST_24 : Operation 161 [17/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 161 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 162 [49/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 162 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.56>
ST_25 : Operation 163 [16/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 163 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [48/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 164 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.56>
ST_26 : Operation 165 [15/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 165 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [47/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 166 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.56>
ST_27 : Operation 167 [14/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 167 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [46/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 168 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.56>
ST_28 : Operation 169 [13/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 169 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 170 [45/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 170 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.56>
ST_29 : Operation 171 [12/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 171 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 172 [44/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 172 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.56>
ST_30 : Operation 173 [11/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 173 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 174 [43/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 174 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.56>
ST_31 : Operation 175 [10/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 175 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 176 [42/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 176 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.56>
ST_32 : Operation 177 [9/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 177 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 178 [41/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 178 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.56>
ST_33 : Operation 179 [8/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 179 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 180 [40/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 180 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.56>
ST_34 : Operation 181 [7/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 181 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 182 [39/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 182 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.56>
ST_35 : Operation 183 [6/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 183 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 184 [38/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 184 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.56>
ST_36 : Operation 185 [5/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 185 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 186 [37/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 186 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.56>
ST_37 : Operation 187 [4/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 187 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 188 [36/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 188 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.56>
ST_38 : Operation 189 [3/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 189 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 190 [35/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 190 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.56>
ST_39 : Operation 191 [2/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 191 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 192 [34/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 192 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.56>
ST_40 : Operation 193 [1/36] (2.14ns)   --->   "%sdiv_ln18 = sdiv i32 %inC_read, i32 %sext_ln16" [basic_arith_array.cpp:18]   --->   Operation 193 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 2.14> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out3, i32 %sdiv_ln18" [basic_arith_array.cpp:18]   --->   Operation 194 'write' 'write_ln18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 195 [33/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 195 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.56>
ST_41 : Operation 196 [32/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 196 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.56>
ST_42 : Operation 197 [31/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 197 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.56>
ST_43 : Operation 198 [30/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 198 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.56>
ST_44 : Operation 199 [29/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 199 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.56>
ST_45 : Operation 200 [28/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 200 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.56>
ST_46 : Operation 201 [27/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 201 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.56>
ST_47 : Operation 202 [26/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 202 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.56>
ST_48 : Operation 203 [25/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 203 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.56>
ST_49 : Operation 204 [24/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 204 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.56>
ST_50 : Operation 205 [23/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 205 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.56>
ST_51 : Operation 206 [22/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 206 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.56>
ST_52 : Operation 207 [21/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 207 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.56>
ST_53 : Operation 208 [20/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 208 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.56>
ST_54 : Operation 209 [19/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 209 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.56>
ST_55 : Operation 210 [18/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 210 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.56>
ST_56 : Operation 211 [17/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 211 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.56>
ST_57 : Operation 212 [16/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 212 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.56>
ST_58 : Operation 213 [15/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 213 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.56>
ST_59 : Operation 214 [14/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 214 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.56>
ST_60 : Operation 215 [13/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 215 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.56>
ST_61 : Operation 216 [12/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 216 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.56>
ST_62 : Operation 217 [11/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 217 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.56>
ST_63 : Operation 218 [10/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 218 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.56>
ST_64 : Operation 219 [9/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 219 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.56>
ST_65 : Operation 220 [8/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 220 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.56>
ST_66 : Operation 221 [7/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 221 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.56>
ST_67 : Operation 222 [6/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 222 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.56>
ST_68 : Operation 223 [5/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 223 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.56>
ST_69 : Operation 224 [4/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 224 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.56>
ST_70 : Operation 225 [3/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 225 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.56>
ST_71 : Operation 226 [2/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 226 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.56>
ST_72 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 10" [basic_arith_array.cpp:14]   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [basic_arith_array.cpp:14]   --->   Operation 228 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 229 [1/68] (2.56ns)   --->   "%srem_ln19 = srem i64 %inD_read, i64 %sext_ln19" [basic_arith_array.cpp:19]   --->   Operation 229 'srem' 'srem_ln19' <Predicate = true> <Delay = 2.56> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 67> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 230 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %out4, i64 %srem_ln19" [basic_arith_array.cpp:19]   --->   Operation 230 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 231 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 73 <SV = 5> <Delay = 0.00>
ST_73 : Operation 232 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [basic_arith_array.cpp:21]   --->   Operation 232 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inD]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111110]
inA_read               (read             ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln16_2            (sext             ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000]
inB_read               (read             ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln16_4            (sext             ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
size_read              (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
conv                   (sext             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111110]
sext_ln16              (sext             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111110]
sext_ln16_1            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln16_3            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln16               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln17              (sext             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111110]
add_ln17               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18              (sext             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111110]
inC_read               (read             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111110]
inD_read               (read             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111110]
sext_ln19              (sext             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111110]
br_ln14                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln14              (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111110]
i_2                    (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln16             (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln17             (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln18              (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln18             (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln14 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln14      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln19              (srem             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln19             (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln21               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inA"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inB"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inC">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inC"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inD">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inD"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="size">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="inA_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inA_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="inB_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inB_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="size_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="inC_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inC_read/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="inD_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inD_read/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln16_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="24" slack="1"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln17_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="17" slack="1"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln18_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/40 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln19_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/72 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sext_ln16_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln16_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln14_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="conv_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln16_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="3"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sext_ln16_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="3"/>
<pin id="152" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln16_3_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="3"/>
<pin id="155" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_3/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln17_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln17_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sext_ln18_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="17" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln19_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="3"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_1_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="4"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln14_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="1"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="8" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln18/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="1"/>
<pin id="193" dir="0" index="1" bw="8" slack="1"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln19/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln14_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="4"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="201" class="1007" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="215" class="1005" name="inA_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="3"/>
<pin id="217" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inA_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="sext_ln16_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="1"/>
<pin id="224" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="inB_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="3"/>
<pin id="229" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="inB_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="sext_ln16_4_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="1"/>
<pin id="234" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16_4 "/>
</bind>
</comp>

<comp id="237" class="1005" name="conv_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="242" class="1005" name="sext_ln16_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="247" class="1005" name="sext_ln17_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17 "/>
</bind>
</comp>

<comp id="252" class="1005" name="sext_ln18_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="257" class="1005" name="inC_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inC_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="inD_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inD_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="sext_ln19_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="54" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="72" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="78" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="84" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="150" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="172" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="186" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="195"><net_src comp="191" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="200"><net_src comp="180" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="134" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="130" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="211"><net_src comp="68" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="218"><net_src comp="72" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="225"><net_src comp="130" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="230"><net_src comp="78" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="235"><net_src comp="134" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="240"><net_src comp="143" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="245"><net_src comp="147" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="250"><net_src comp="156" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="255"><net_src comp="165" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="260"><net_src comp="90" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="265"><net_src comp="96" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="270"><net_src comp="169" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="191" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out1 | {5 }
	Port: out2 | {5 }
	Port: out3 | {40 }
	Port: out4 | {72 }
 - Input state : 
	Port: basic_arith_array : inA | {1 }
	Port: basic_arith_array : inB | {1 }
	Port: basic_arith_array : inC | {4 }
	Port: basic_arith_array : inD | {4 }
	Port: basic_arith_array : size | {4 }
  - Chain level:
	State 1
		mul_ln16 : 1
		store_ln14 : 1
	State 2
	State 3
	State 4
		sext_ln17 : 1
		add_ln17 : 1
		sext_ln18 : 2
	State 5
		icmp_ln14 : 1
		i_2 : 1
		br_ln14 : 2
		store_ln14 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		write_ln18 : 1
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		write_ln19 : 1
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   srem   |        grp_fu_191       |    0    |   8651  |   6607  |
|----------|-------------------------|---------|---------|---------|
|   sdiv   |        grp_fu_186       |    0    |   2283  |   1738  |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln17_fu_159     |    0    |    0    |    23   |
|          |        i_2_fu_180       |    0    |    0    |    71   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln14_fu_175    |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_201       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   inA_read_read_fu_72   |    0    |    0    |    0    |
|          |   inB_read_read_fu_78   |    0    |    0    |    0    |
|   read   |   size_read_read_fu_84  |    0    |    0    |    0    |
|          |   inC_read_read_fu_90   |    0    |    0    |    0    |
|          |   inD_read_read_fu_96   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln16_write_fu_102 |    0    |    0    |    0    |
|   write  | write_ln17_write_fu_109 |    0    |    0    |    0    |
|          | write_ln18_write_fu_116 |    0    |    0    |    0    |
|          | write_ln19_write_fu_123 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln16_2_fu_130   |    0    |    0    |    0    |
|          |    sext_ln16_4_fu_134   |    0    |    0    |    0    |
|          |       conv_fu_143       |    0    |    0    |    0    |
|          |     sext_ln16_fu_147    |    0    |    0    |    0    |
|   sext   |    sext_ln16_1_fu_150   |    0    |    0    |    0    |
|          |    sext_ln16_3_fu_153   |    0    |    0    |    0    |
|          |     sext_ln17_fu_156    |    0    |    0    |    0    |
|          |     sext_ln18_fu_165    |    0    |    0    |    0    |
|          |     sext_ln19_fu_169    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |  10934  |   8468  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    conv_reg_237   |   64   |
|     i_reg_208     |   64   |
|  inA_read_reg_215 |    8   |
|  inB_read_reg_227 |   16   |
|  inC_read_reg_257 |   32   |
|  inD_read_reg_262 |   64   |
|sext_ln16_2_reg_222|   24   |
|sext_ln16_4_reg_232|   24   |
| sext_ln16_reg_242 |   32   |
| sext_ln17_reg_247 |   32   |
| sext_ln18_reg_252 |   32   |
| sext_ln19_reg_267 |   64   |
+-------------------+--------+
|       Total       |   456  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_201 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_201 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   ||  1.688  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |  10934 |  8468  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   456  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |  11390 |  8486  |
+-----------+--------+--------+--------+--------+
