

================================================================
== Vivado HLS Report for 'LF_valid_to_AXIS'
================================================================
* Date:           Tue Nov 29 21:55:34 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        LF_VALID_TO_AXIS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       3|      4|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_45     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_80     |    and   |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           2|           2|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_outputStream_V_V_TREADY  |   1|          2|    1|          2|
    |outputStream_V_V_TDATA_blk_n            |   1|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |   2|          4|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  1|   0|    1|          0|
    |ap_reg_ioackin_outputStream_V_V_TREADY  |  1|   0|    1|          0|
    |res                                     |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  3|   0|    3|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_done                  | out |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | LF_valid_to_AXIS | return value |
|data_in_V                |  in |    8|   ap_none  |     data_in_V    |    pointer   |
|frame_valid              |  in |    1|   ap_none  |    frame_valid   |    pointer   |
|line_valid               |  in |    1|   ap_none  |    line_valid    |    pointer   |
|outputStream_V_V_TDATA   | out |    8|    axis    | outputStream_V_V |    pointer   |
|outputStream_V_V_TVALID  | out |    1|    axis    | outputStream_V_V |    pointer   |
|outputStream_V_V_TREADY  |  in |    1|    axis    | outputStream_V_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

