INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Chip_Design/CommonCore/DigitalDesign/lab1/Lab1_Project/Lab1_Project.srcs/sources_1/new/tb_and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_and4gate
