#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep 22 21:07:52 2024
# Process ID: 1416
# Current directory: D:/vivado_project/lab2222/lab2222.runs/synth_1
# Command line: vivado.exe -log counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter.tcl
# Log file: D:/vivado_project/lab2222/lab2222.runs/synth_1/counter.vds
# Journal file: D:/vivado_project/lab2222/lab2222.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source counter.tcl -notrace
Command: synth_design -top counter -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11992 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 355.840 ; gain = 98.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/new/counter.vhd:25]
INFO: [Synth 8-3491] module 'jk' declared at 'D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:34' bound to instance 'D1' of component 'jk' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/new/counter.vhd:95]
INFO: [Synth 8-638] synthesizing module 'jk' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:45]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register current_state_reg in module jk. This is not a recommended register style for Xilinx devices  [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'jk' (1#1) [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:45]
INFO: [Synth 8-3491] module 'jk' declared at 'D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:34' bound to instance 'D2' of component 'jk' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/new/counter.vhd:103]
INFO: [Synth 8-3491] module 'jk' declared at 'D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:34' bound to instance 'D3' of component 'jk' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/new/counter.vhd:111]
INFO: [Synth 8-3491] module 'jk' declared at 'D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:34' bound to instance 'D4' of component 'jk' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/new/counter.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [D:/vivado_project/lab2222/lab2222.srcs/sources_1/new/counter.vhd:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.793 ; gain = 154.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.793 ; gain = 154.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.793 ; gain = 154.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.793 ; gain = 154.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module jk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net NOT_Da with 1st driver pin 'i_0/O' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net NOT_Da with 2nd driver pin 'i_7/O' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net NOT_Db with 1st driver pin 'i_1/O' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net NOT_Db with 2nd driver pin 'i_5/O' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net NOT_Dc with 1st driver pin 'i_2/O' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net NOT_Dc with 2nd driver pin 'i_6/O' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net NOT_Dd with 1st driver pin 'i_3/O' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:57]
CRITICAL WARNING: [Synth 8-3352] multi-driven net NOT_Dd with 2nd driver pin 'i_4/O' [D:/vivado_project/lab2222/lab2222.srcs/sources_1/imports/new/jk.vhd:57]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    12|
|3     |LUT3 |     2|
|4     |LUT4 |     1|
|5     |LUT5 |     2|
|6     |LUT6 |     4|
|7     |FDRE |     4|
|8     |IBUF |     9|
|9     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    40|
|2     |  D1     |jk     |     5|
|3     |  D2     |jk_0   |     3|
|4     |  D3     |jk_1   |     4|
|5     |  D4     |jk_2   |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 605.000 ; gain = 347.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 708.348 ; gain = 464.277
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/vivado_project/lab2222/lab2222.runs/synth_1/counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_utilization_synth.rpt -pb counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 708.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 22 21:08:10 2024...
