# Day 5 - 8-bit Odd Counter

- Resets to 8'h01
- Increments by 2 every clock
- Written in SystemVerilog
- Includes testbench for verification
