v 19981025
T 1600 500 9 8 1 0 0
OUT
T 1530 1198 9 8 1 0 0
CTRL
T 1400 1600 9 8 1 0 0
THRES
T 1569 2002 9 8 1 0 0
DISC
P 2000 500 2300 500 1
{
T 2098 568 5 8 1 1 0
pin3=3
}
P 2000 1200 2300 1200 1
{
T 2098 1266 5 8 1 1 0
pin5=5
}
P 2000 1600 2300 1600 1
{
T 2098 1665 5 8 1 1 0
pin6=6
}
P 2000 2000 2300 2000 1
{
T 2098 2070 5 8 1 1 0
pin7=7
}
T 506 2402 9 8 1 0 0
RESET
T 1440 2402 9 8 1 0 0
VCC
P 1600 2600 1600 2900 1
{
T 1401 2722 5 8 1 1 0
pin8=8
}
P 800 2600 800 2900 1
{
T 602 2722 5 8 1 1 0
pin4=4
}
T 400 1600 9 8 1 0 0
TRIG
T 400 500 9 8 1 0 0
GND
P 0 1600 300 1600 1
{
T 96 1665 5 8 1 1 0
pin2=2
}
P 0 500 300 500 1
{
T 129 568 5 8 1 1 0
pin1=1
}
T 300 0 9 10 1 0 0
LM555
B 300 300 1700 2300 3
T 2300 2500 5 10 0 0 0
device=LM555
