<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CA3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AFtestbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AFtestbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MLP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MLP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MLP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MLP.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MLP.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MLP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MLP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MLP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MLP_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MLP_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MLP_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MLP_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MLP_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MLP_testbench_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MLP_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MLP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="activationFunction_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="activationFunction_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adderTb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adderTb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bit_comparator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="hidden_laye_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="input_selector_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="inv_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mac_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mult.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mult.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mult_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mult_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mult_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="neuron.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="neuron.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="neuron.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="neuron.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="neuron.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="neuron_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="neuron_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="neuron_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="neuron_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="neuron_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nibble_comparator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nibble_comparator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="readInputs_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testActivationFunction.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testActivationFunction.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testActivationFunction.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testActivationFunction.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testActivationFunction.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testActivationFunction_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testActivationFunction_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testActivationFunction_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testActivationFunction_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1512034197" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1512034197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517097402" xil_pn:in_ck="-2094087594221989416" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1517097402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MLP.vhd"/>
      <outfile xil_pn:name="MLP_testbench.vhd"/>
      <outfile xil_pn:name="activationFunction.vhd"/>
      <outfile xil_pn:name="activeTB.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="adderTb.vhd"/>
      <outfile xil_pn:name="argmax.vhd"/>
      <outfile xil_pn:name="bit_comparator.vhd"/>
      <outfile xil_pn:name="comparator_tb.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="hidden_laye_testbench.vhd"/>
      <outfile xil_pn:name="hidden_layer.vhd"/>
      <outfile xil_pn:name="input_selector.vhd"/>
      <outfile xil_pn:name="inv_tb.vhd"/>
      <outfile xil_pn:name="mac.vhd"/>
      <outfile xil_pn:name="mult.vhd"/>
      <outfile xil_pn:name="mult_tb.vhd"/>
      <outfile xil_pn:name="n_bit_comparator.vhd"/>
      <outfile xil_pn:name="nand2.vhd"/>
      <outfile xil_pn:name="nand3.vhd"/>
      <outfile xil_pn:name="neuron_testbench.vhd"/>
      <outfile xil_pn:name="nmn_types.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="nueron.vhd"/>
      <outfile xil_pn:name="output_layer.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1517092753" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="199603514173315592" xil_pn:start_ts="1517092753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517092753" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6730264995017140672" xil_pn:start_ts="1517092753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516986431" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1615591005430541684" xil_pn:start_ts="1516986431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517097410" xil_pn:in_ck="-2094087594221989416" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1517097410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MLP.vhd"/>
      <outfile xil_pn:name="MLP_testbench.vhd"/>
      <outfile xil_pn:name="activationFunction.vhd"/>
      <outfile xil_pn:name="activeTB.vhd"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="adderTb.vhd"/>
      <outfile xil_pn:name="argmax.vhd"/>
      <outfile xil_pn:name="bit_comparator.vhd"/>
      <outfile xil_pn:name="comparator_tb.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="hidden_laye_testbench.vhd"/>
      <outfile xil_pn:name="hidden_layer.vhd"/>
      <outfile xil_pn:name="input_selector.vhd"/>
      <outfile xil_pn:name="inv_tb.vhd"/>
      <outfile xil_pn:name="mac.vhd"/>
      <outfile xil_pn:name="mult.vhd"/>
      <outfile xil_pn:name="mult_tb.vhd"/>
      <outfile xil_pn:name="n_bit_comparator.vhd"/>
      <outfile xil_pn:name="nand2.vhd"/>
      <outfile xil_pn:name="nand3.vhd"/>
      <outfile xil_pn:name="neuron_testbench.vhd"/>
      <outfile xil_pn:name="nmn_types.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="nueron.vhd"/>
      <outfile xil_pn:name="output_layer.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1517228521" xil_pn:in_ck="-2094087594221989416" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7078571979174081123" xil_pn:start_ts="1517228491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MLP_testbench_beh.prj"/>
      <outfile xil_pn:name="MLP_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1517228522" xil_pn:in_ck="-4038919474936424480" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2857023837558484678" xil_pn:start_ts="1517228521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MLP_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1512032046" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1512032045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517231134" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6004190606824391218" xil_pn:start_ts="1517231134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517231134" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1615591005430541684" xil_pn:start_ts="1517231134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512032046" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1512032046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517231134" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4351948795574941930" xil_pn:start_ts="1517231134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512032046" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1512032046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517231134" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="585355765970666518" xil_pn:start_ts="1517231134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517233491" xil_pn:in_ck="769456372267790231" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-971482748837589748" xil_pn:start_ts="1517232246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="MLP.lso"/>
      <outfile xil_pn:name="MLP.ngc"/>
      <outfile xil_pn:name="MLP.ngr"/>
      <outfile xil_pn:name="MLP.prj"/>
      <outfile xil_pn:name="MLP.stx"/>
      <outfile xil_pn:name="MLP.syr"/>
      <outfile xil_pn:name="MLP.xst"/>
      <outfile xil_pn:name="MLP_testbench_beh.prj"/>
      <outfile xil_pn:name="MLP_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="MLP_vhdl.prj"/>
      <outfile xil_pn:name="MLP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1513246964" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8107015746508656655" xil_pn:start_ts="1513246964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
