Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 12 13:04:36 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.142    -2143.913                    683                  931        0.160        0.000                      0                  931        3.750        0.000                       0                   397  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -6.142    -2143.913                    683                  931        0.160        0.000                      0                  931        3.750        0.000                       0                   397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          683  Failing Endpoints,  Worst Slack       -6.142ns,  Total Violation    -2143.913ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.142ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.038ns  (logic 9.542ns (59.494%)  route 6.496ns (40.506%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.867 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.590    20.458    memory_unit/instruction_memory/M_registers_q_reg[31]_1[1]
    SLICE_X54Y92         LUT5 (Prop_lut5_I3_O)        0.306    20.764 r  memory_unit/instruction_memory/M_registers_q[989]_i_1_comp/O
                         net (fo=7, routed)           0.407    21.170    beta/regfile_system/M_registers_q_reg[957]_0
    SLICE_X57Y92         FDRE                                         r  beta/regfile_system/M_registers_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.442    14.846    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  beta/regfile_system/M_registers_q_reg[29]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)       -0.040    15.029    beta/regfile_system/M_registers_q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -21.170    
  -------------------------------------------------------------------
                         slack                                 -6.142    

Slack (VIOLATED) :        -6.137ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[989]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.060ns  (logic 9.542ns (59.416%)  route 6.518ns (40.584%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.867 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.590    20.458    memory_unit/instruction_memory/M_registers_q_reg[31]_1[1]
    SLICE_X54Y92         LUT5 (Prop_lut5_I3_O)        0.306    20.764 r  memory_unit/instruction_memory/M_registers_q[989]_i_1_comp/O
                         net (fo=7, routed)           0.428    21.192    beta/regfile_system/M_registers_q_reg[957]_0
    SLICE_X52Y92         FDRE                                         r  beta/regfile_system/M_registers_q_reg[989]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.845    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  beta/regfile_system/M_registers_q_reg[989]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X52Y92         FDRE (Setup_fdre_C_D)       -0.013    15.055    beta/regfile_system/M_registers_q_reg[989]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -21.192    
  -------------------------------------------------------------------
                         slack                                 -6.137    

Slack (VIOLATED) :        -6.132ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.038ns  (logic 9.542ns (59.498%)  route 6.496ns (40.502%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.867 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.590    20.458    memory_unit/instruction_memory/M_registers_q_reg[31]_1[1]
    SLICE_X54Y92         LUT5 (Prop_lut5_I3_O)        0.306    20.764 r  memory_unit/instruction_memory/M_registers_q[989]_i_1_comp/O
                         net (fo=7, routed)           0.406    21.170    beta/regfile_system/M_registers_q_reg[957]_0
    SLICE_X56Y92         FDRE                                         r  beta/regfile_system/M_registers_q_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.442    14.846    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  beta/regfile_system/M_registers_q_reg[93]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)       -0.031    15.038    beta/regfile_system/M_registers_q_reg[93]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -21.170    
  -------------------------------------------------------------------
                         slack                                 -6.132    

Slack (VIOLATED) :        -6.128ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[919]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.019ns  (logic 9.388ns (58.606%)  route 6.631ns (41.394%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.737    beta/alu_system/out0__1_n_105
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.257 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.257    beta/alu_system/out0_carry_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.572 r  beta/alu_system/out0_carry__0/O[3]
                         net (fo=1, routed)           0.578    20.150    memory_unit/instruction_memory/M_registers_q_reg[951][3]
    SLICE_X55Y86         LUT5 (Prop_lut5_I3_O)        0.307    20.457 r  memory_unit/instruction_memory/M_registers_q[983]_i_1_comp/O
                         net (fo=7, routed)           0.694    21.151    beta/regfile_system/M_registers_q_reg[951]_0
    SLICE_X54Y87         FDRE                                         r  beta/regfile_system/M_registers_q_reg[919]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.438    14.842    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  beta/regfile_system/M_registers_q_reg[919]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)       -0.056    15.023    beta/regfile_system/M_registers_q_reg[919]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -21.151    
  -------------------------------------------------------------------
                         slack                                 -6.128    

Slack (VIOLATED) :        -6.127ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.035ns  (logic 9.542ns (59.508%)  route 6.493ns (40.492%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.867 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.590    20.458    memory_unit/instruction_memory/M_registers_q_reg[31]_1[1]
    SLICE_X54Y92         LUT5 (Prop_lut5_I3_O)        0.306    20.764 r  memory_unit/instruction_memory/M_registers_q[989]_i_1_comp/O
                         net (fo=7, routed)           0.403    21.167    beta/regfile_system/M_registers_q_reg[957]_0
    SLICE_X55Y94         FDRE                                         r  beta/regfile_system/M_registers_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.442    14.846    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  beta/regfile_system/M_registers_q_reg[61]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)       -0.043    15.040    beta/regfile_system/M_registers_q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -21.167    
  -------------------------------------------------------------------
                         slack                                 -6.127    

Slack (VIOLATED) :        -6.111ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.033ns  (logic 9.542ns (59.516%)  route 6.491ns (40.484%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.867 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.590    20.458    memory_unit/instruction_memory/M_registers_q_reg[31]_1[1]
    SLICE_X54Y92         LUT5 (Prop_lut5_I3_O)        0.306    20.764 r  memory_unit/instruction_memory/M_registers_q[989]_i_1_comp/O
                         net (fo=7, routed)           0.401    21.165    beta/regfile_system/M_registers_q_reg[957]_0
    SLICE_X54Y91         FDRE                                         r  beta/regfile_system/M_registers_q_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.845    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X54Y91         FDRE                                         r  beta/regfile_system/M_registers_q_reg[125]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)       -0.028    15.054    beta/regfile_system/M_registers_q_reg[125]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -21.165    
  -------------------------------------------------------------------
                         slack                                 -6.111    

Slack (VIOLATED) :        -6.110ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[957]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.033ns  (logic 9.542ns (59.516%)  route 6.491ns (40.484%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.867 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.590    20.458    memory_unit/instruction_memory/M_registers_q_reg[31]_1[1]
    SLICE_X54Y92         LUT5 (Prop_lut5_I3_O)        0.306    20.764 r  memory_unit/instruction_memory/M_registers_q[989]_i_1_comp/O
                         net (fo=7, routed)           0.401    21.165    beta/regfile_system/M_registers_q_reg[957]_0
    SLICE_X54Y93         FDRE                                         r  beta/regfile_system/M_registers_q_reg[957]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.442    14.846    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  beta/regfile_system/M_registers_q_reg[957]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)       -0.028    15.055    beta/regfile_system/M_registers_q_reg[957]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -21.165    
  -------------------------------------------------------------------
                         slack                                 -6.110    

Slack (VIOLATED) :        -6.029ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[924]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.898ns  (logic 9.427ns (59.297%)  route 6.471ns (40.703%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.763 r  beta/alu_system/out0_carry__2/O[0]
                         net (fo=1, routed)           0.593    20.356    memory_unit/instruction_memory/M_registers_q_reg[31]_1[0]
    SLICE_X54Y93         LUT5 (Prop_lut5_I3_O)        0.295    20.651 r  memory_unit/instruction_memory/M_registers_q[988]_i_1_comp/O
                         net (fo=7, routed)           0.379    21.030    beta/regfile_system/M_registers_q_reg[956]_0
    SLICE_X55Y92         FDRE                                         r  beta/regfile_system/M_registers_q_reg[924]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.441    14.845    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  beta/regfile_system/M_registers_q_reg[924]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X55Y92         FDRE (Setup_fdre_C_D)       -0.081    15.001    beta/regfile_system/M_registers_q_reg[924]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -21.030    
  -------------------------------------------------------------------
                         slack                                 -6.029    

Slack (VIOLATED) :        -6.024ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.916ns  (logic 9.427ns (59.229%)  route 6.489ns (40.771%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.763 r  beta/alu_system/out0_carry__2/O[0]
                         net (fo=1, routed)           0.593    20.356    memory_unit/instruction_memory/M_registers_q_reg[31]_1[0]
    SLICE_X54Y93         LUT5 (Prop_lut5_I3_O)        0.295    20.651 r  memory_unit/instruction_memory/M_registers_q[988]_i_1_comp/O
                         net (fo=7, routed)           0.397    21.048    beta/regfile_system/M_registers_q_reg[956]_0
    SLICE_X56Y94         FDRE                                         r  beta/regfile_system/M_registers_q_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.443    14.847    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  beta/regfile_system/M_registers_q_reg[92]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y94         FDRE (Setup_fdre_C_D)       -0.045    15.025    beta/regfile_system/M_registers_q_reg[92]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -21.048    
  -------------------------------------------------------------------
                         slack                                 -6.024    

Slack (VIOLATED) :        -6.019ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.914ns  (logic 9.427ns (59.238%)  route 6.487ns (40.762%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT5=4 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.548     5.132    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X54Y81         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=140, routed)         0.750     6.400    beta/control_system/Q[0]
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.907 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.907    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.241 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=67, routed)          0.777     8.018    beta/control_system/read_data_reg[31][1]
    SLICE_X55Y80         MUXF7 (Prop_muxf7_S_O)       0.455     8.473 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.613     9.086    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_2
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.299     9.385 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.631    10.016    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.140 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.890    11.030    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X55Y76         LUT5 (Prop_lut5_I1_O)        0.124    11.154 r  beta/regfile_system/io_led_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.000    11.154    beta/regfile_system/io_led_OBUF[23]_inst_i_4_n_0
    SLICE_X55Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    11.371 r  beta/regfile_system/io_led_OBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.629    12.000    memory_unit/instruction_memory/io_led_OBUF[5]
    SLICE_X54Y80         LUT5 (Prop_lut5_I4_O)        0.299    12.299 r  memory_unit/instruction_memory/out0_i_25/O
                         net (fo=4, routed)           0.397    12.695    beta/alu_system/B[7]
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    16.546 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.548    beta/alu_system/out0__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    18.066 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.877    beta/alu_system/out0__1_n_102
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.427 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.427    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.544 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.544    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.763 r  beta/alu_system/out0_carry__2/O[0]
                         net (fo=1, routed)           0.593    20.356    memory_unit/instruction_memory/M_registers_q_reg[31]_1[0]
    SLICE_X54Y93         LUT5 (Prop_lut5_I3_O)        0.295    20.651 r  memory_unit/instruction_memory/M_registers_q[988]_i_1_comp/O
                         net (fo=7, routed)           0.394    21.046    beta/regfile_system/M_registers_q_reg[956]_0
    SLICE_X57Y93         FDRE                                         r  beta/regfile_system/M_registers_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         1.443    14.847    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  beta/regfile_system/M_registers_q_reg[60]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)       -0.043    15.027    beta/regfile_system/M_registers_q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -21.046    
  -------------------------------------------------------------------
                         slack                                 -6.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 beta/FSM_onehot_M_read_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/FSM_onehot_M_read_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.580     1.524    beta/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  beta/FSM_onehot_M_read_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  beta/FSM_onehot_M_read_state_q_reg[1]/Q
                         net (fo=2, routed)           0.056     1.744    beta/FSM_onehot_M_read_state_q_reg_n_0_[1]
    SLICE_X60Y76         FDRE                                         r  beta/FSM_onehot_M_read_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.846     2.036    beta/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  beta/FSM_onehot_M_read_state_q_reg[2]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.060     1.584    beta/FSM_onehot_M_read_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 beta/FSM_onehot_M_read_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/FSM_onehot_M_read_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.246ns (75.996%)  route 0.078ns (24.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.580     1.524    beta/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  beta/FSM_onehot_M_read_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.148     1.672 f  beta/FSM_onehot_M_read_state_q_reg[2]/Q
                         net (fo=2, routed)           0.078     1.749    beta/FSM_onehot_M_read_state_q_reg_n_0_[2]
    SLICE_X60Y76         LUT4 (Prop_lut4_I0_O)        0.098     1.847 r  beta/FSM_onehot_M_read_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    beta/FSM_onehot_M_read_state_q[1]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  beta/FSM_onehot_M_read_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.846     2.036    beta/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  beta/FSM_onehot_M_read_state_q_reg[1]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.120     1.644    beta/FSM_onehot_M_read_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FSM_onehot_M_code_writer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/instruction_memory/ram_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.851%)  route 0.219ns (57.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  FSM_onehot_M_code_writer_q_reg[0]/Q
                         net (fo=34, routed)          0.219     1.919    memory_unit/instruction_memory/ram_reg_0_15_16_16/D
    SLICE_X60Y90         RAMS32                                       r  memory_unit/instruction_memory/ram_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.860     2.050    memory_unit/instruction_memory/ram_reg_0_15_16_16/WCLK
    SLICE_X60Y90         RAMS32                                       r  memory_unit/instruction_memory/ram_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.480     1.571    
    SLICE_X60Y90         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.692    memory_unit/instruction_memory/ram_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 M_writer_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_code_writer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.843%)  route 0.179ns (46.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  M_writer_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.700 f  M_writer_counter_q_reg[0]/Q
                         net (fo=17, routed)          0.179     1.879    in1[2]
    SLICE_X64Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.924 r  FSM_onehot_M_code_writer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.924    FSM_onehot_M_code_writer_q[2]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.862     2.052    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[2]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.120     1.672    FSM_onehot_M_code_writer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.583     1.527    slowclock/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y71         FDRE                                         r  slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.851     2.041    slowclock/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.583     1.527    slowclock/clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y72         FDRE                                         r  slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.850     2.040    slowclock/clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.580     1.524    slowclock/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.802    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.847     2.037    slowclock/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.134     1.658    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.580     1.524    slowclock/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.802    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.847     2.037    slowclock/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.134     1.658    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.584     1.528    slowclock/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.806    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y70         FDRE                                         r  slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.852     2.042    slowclock/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.134     1.662    slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.581     1.525    slowclock/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.803    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  slowclock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    slowclock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=396, routed)         0.848     2.038    slowclock/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.134     1.659    slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y91   FSM_onehot_M_code_writer_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y91   FSM_onehot_M_code_writer_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y90   FSM_onehot_M_code_writer_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y91   M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y91   M_writer_counter_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y91   M_writer_counter_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y76   beta/FSM_onehot_M_read_state_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y76   beta/FSM_onehot_M_read_state_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y82   beta/M_pc_q_reg[0]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/data_memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/data_memory/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/data_memory/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/data_memory/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y83   memory_unit/data_memory/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y83   memory_unit/data_memory/mem_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y83   memory_unit/data_memory/mem_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y83   memory_unit/data_memory/mem_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81   memory_unit/data_memory/mem_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81   memory_unit/data_memory/mem_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/data_memory/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/data_memory/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/data_memory/mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/data_memory/mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81   memory_unit/data_memory/mem_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81   memory_unit/data_memory/mem_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81   memory_unit/data_memory/mem_reg_0_15_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y81   memory_unit/data_memory/mem_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   memory_unit/data_memory/mem_reg_0_15_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   memory_unit/data_memory/mem_reg_0_15_29_29/SP/CLK



