// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/04/2018 15:45:39"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module p8086 (
	clock,
	reset,
	wDEBUG,
	entradaAX,
	entradaBX,
	entradaCX,
	entradaDX,
	entradaSP,
	entradaBP,
	entradaDI,
	entradaSI,
	entradaCS,
	entradaDS,
	entradaSS,
	entradaES,
	entradaIP,
	entradaI1,
	entradaI2,
	entradaI3,
	saidaAX,
	saidaBX,
	saidaCX,
	saidaDX,
	saidaSP,
	saidaBP,
	saidaDI,
	saidaSI,
	saidaCS,
	saidaDS,
	saidaSS,
	saidaES,
	saidaIP,
	saidaI1,
	saidaI2,
	saidaI3,
	saidaIQ,
	saidaMem,
	saidaQueueVazia,
	saidaQueueW,
	saidaQueueR,
	saidaQueueFull);
input 	clock;
input 	reset;
input 	wDEBUG;
input 	[15:0] entradaAX;
input 	[15:0] entradaBX;
input 	[15:0] entradaCX;
input 	[15:0] entradaDX;
input 	[15:0] entradaSP;
input 	[15:0] entradaBP;
input 	[15:0] entradaDI;
input 	[15:0] entradaSI;
input 	[15:0] entradaCS;
input 	[15:0] entradaDS;
input 	[15:0] entradaSS;
input 	[15:0] entradaES;
input 	[15:0] entradaIP;
input 	[15:0] entradaI1;
input 	[15:0] entradaI2;
input 	[15:0] entradaI3;
output 	[15:0] saidaAX;
output 	[15:0] saidaBX;
output 	[15:0] saidaCX;
output 	[15:0] saidaDX;
output 	[15:0] saidaSP;
output 	[15:0] saidaBP;
output 	[15:0] saidaDI;
output 	[15:0] saidaSI;
output 	[15:0] saidaCS;
output 	[15:0] saidaDS;
output 	[15:0] saidaSS;
output 	[15:0] saidaES;
output 	[15:0] saidaIP;
output 	[15:0] saidaI1;
output 	[15:0] saidaI2;
output 	[15:0] saidaI3;
output 	[7:0] saidaIQ;
output 	[7:0] saidaMem;
output 	saidaQueueVazia;
output 	saidaQueueW;
output 	saidaQueueR;
output 	saidaQueueFull;

// Design Ports Information
// saidaAX[0]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[1]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[2]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[3]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[4]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[5]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[6]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[7]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[8]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[9]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[10]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[11]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[12]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[13]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[14]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaAX[15]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[1]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[2]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[3]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[4]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[5]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[6]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[7]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[8]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[9]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[10]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[11]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[12]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[13]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[14]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBX[15]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[0]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[1]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[2]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[4]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[6]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[7]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[8]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[9]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[10]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[11]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[12]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[13]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[14]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCX[15]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[1]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[2]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[3]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[7]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[8]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[9]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[10]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[11]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[12]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[13]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[14]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDX[15]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[0]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[1]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[2]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[3]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[4]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[5]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[6]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[7]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[8]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[9]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[10]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[11]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[12]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[13]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[14]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSP[15]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[0]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[1]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[2]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[3]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[4]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[5]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[6]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[7]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[8]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[9]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[10]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[11]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[12]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[13]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[14]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaBP[15]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[0]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[1]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[2]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[3]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[4]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[5]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[6]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[7]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[8]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[9]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[10]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[11]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[12]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[13]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[14]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDI[15]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[0]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[1]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[2]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[3]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[5]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[6]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[7]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[8]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[9]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[10]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[11]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[12]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[13]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[14]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSI[15]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[1]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[2]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[3]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[4]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[5]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[6]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[8]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[9]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[10]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[11]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[12]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[13]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[14]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaCS[15]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[0]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[1]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[2]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[3]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[4]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[6]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[7]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[8]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[9]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[10]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[11]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[12]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[13]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[14]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaDS[15]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[2]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[3]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[5]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[6]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[7]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[9]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[10]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[11]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[12]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[13]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[14]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaSS[15]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[0]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[1]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[2]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[3]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[4]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[5]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[7]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[8]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[9]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[11]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[12]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[13]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[14]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaES[15]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[0]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[1]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[2]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[3]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[4]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[5]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[6]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[7]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[8]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[9]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[10]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[11]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[12]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[13]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[14]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIP[15]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[1]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[3]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[6]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[8]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[9]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[10]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[11]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[12]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[13]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[14]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI1[15]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[1]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[2]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[3]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[4]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[5]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[6]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[7]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[8]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[9]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[10]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[11]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[12]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[13]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[14]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI2[15]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[0]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[1]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[2]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[3]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[4]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[5]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[6]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[7]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[8]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[9]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[10]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[11]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[12]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[13]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[14]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaI3[15]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIQ[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIQ[1]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIQ[2]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIQ[3]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIQ[4]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIQ[5]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIQ[6]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaIQ[7]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaMem[0]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaMem[1]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaMem[2]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaMem[3]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaMem[4]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaMem[5]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaMem[6]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaMem[7]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaQueueVazia	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaQueueW	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaQueueR	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saidaQueueFull	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// entradaCX[0]	=>  Location: PIN_R28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[1]	=>  Location: PIN_R29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[5]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[6]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[7]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wDEBUG	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[1]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[2]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[3]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[4]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[5]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[6]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[7]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[8]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[9]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[10]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[11]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[12]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[13]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[14]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaAX[15]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[0]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[1]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[2]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[3]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[4]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[5]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[6]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[7]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[8]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[9]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[10]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[11]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[12]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[13]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[14]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBX[15]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[0]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[1]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[2]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[3]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[4]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[5]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[6]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[7]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[8]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[9]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[10]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[11]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[12]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[13]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[14]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCX[15]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[8]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[9]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[10]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[11]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[12]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[13]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[14]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDX[15]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[0]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[1]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[2]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[3]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[4]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[5]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[6]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[7]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[8]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[9]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[10]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[11]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[12]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[13]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[14]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSP[15]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[0]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[1]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[2]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[3]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[4]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[5]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[6]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[7]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[8]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[9]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[10]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[11]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[12]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[13]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[14]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaBP[15]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[0]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[1]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[2]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[3]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[4]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[5]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[6]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[7]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[8]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[9]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[10]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[11]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[12]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[13]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[14]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDI[15]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[0]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[1]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[2]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[3]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[4]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[5]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[6]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[7]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[8]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[9]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[10]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[11]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[12]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[13]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[14]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSI[15]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[0]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[2]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[3]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[6]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[7]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[8]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[9]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[10]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[11]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[12]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[13]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[14]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaCS[15]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[3]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[4]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[5]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[6]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[7]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[8]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[9]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[10]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[11]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[12]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[13]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[14]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaDS[15]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[0]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[1]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[2]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[3]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[4]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[5]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[6]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[7]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[8]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[10]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[11]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[13]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[14]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaSS[15]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[0]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[2]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[3]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[4]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[5]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[6]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[8]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[9]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[10]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[11]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[12]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[13]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[14]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaES[15]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[1]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[2]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[4]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[5]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[7]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[8]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[9]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[10]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[11]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[12]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[13]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[14]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaIP[15]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[1]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[2]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[3]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[4]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[5]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[6]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[7]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[8]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[9]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[10]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[11]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[12]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[13]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[14]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI1[15]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[0]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[1]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[2]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[3]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[4]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[5]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[6]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[7]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[8]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[10]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[11]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[12]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[13]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[14]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI2[15]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[0]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[1]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[2]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[5]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[6]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[7]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[9]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[10]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[11]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[12]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[13]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[14]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// entradaI3[15]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \ALU|add1|Add0~14_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~17_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~24_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~46_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~47_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~54_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~57_combout ;
wire \ADB|Mux4~0_combout ;
wire \ADB|Mux8~2_combout ;
wire \IQ|vetor_queue[1][0]~regout ;
wire \IQ|vetor_queue[0][0]~regout ;
wire \IQ|saida_parcial~2_combout ;
wire \IQ|vetor_queue[1][1]~regout ;
wire \IQ|vetor_queue[0][1]~regout ;
wire \IQ|saida_parcial~8_combout ;
wire \IQ|vetor_queue[5][1]~regout ;
wire \IQ|vetor_queue[2][2]~regout ;
wire \IQ|vetor_queue[1][2]~regout ;
wire \IQ|vetor_queue[0][2]~regout ;
wire \IQ|saida_parcial~13_combout ;
wire \IQ|vetor_queue[3][2]~regout ;
wire \IQ|saida_parcial~14_combout ;
wire \IQ|vetor_queue[2][3]~regout ;
wire \IQ|vetor_queue[5][3]~regout ;
wire \IQ|vetor_queue[4][4]~regout ;
wire \IQ|vetor_queue[1][4]~regout ;
wire \IQ|vetor_queue[2][4]~regout ;
wire \IQ|vetor_queue[0][4]~regout ;
wire \IQ|saida_parcial~23_combout ;
wire \IQ|vetor_queue[3][4]~regout ;
wire \IQ|saida_parcial~24_combout ;
wire \IQ|saida_parcial~25_combout ;
wire \IQ|vetor_queue[4][5]~regout ;
wire \IQ|vetor_queue[2][5]~regout ;
wire \IQ|vetor_queue[3][5]~regout ;
wire \IQ|vetor_queue[1][5]~regout ;
wire \IQ|vetor_queue[0][5]~regout ;
wire \IQ|saida_parcial~28_combout ;
wire \IQ|saida_parcial~29_combout ;
wire \IQ|saida_parcial~30_combout ;
wire \IQ|vetor_queue[4][6]~regout ;
wire \IQ|vetor_queue[1][6]~regout ;
wire \IQ|vetor_queue[2][6]~regout ;
wire \IQ|vetor_queue[0][6]~regout ;
wire \IQ|saida_parcial~33_combout ;
wire \IQ|vetor_queue[3][6]~regout ;
wire \IQ|saida_parcial~34_combout ;
wire \IQ|saida_parcial~35_combout ;
wire \IQ|vetor_queue[4][7]~regout ;
wire \IQ|vetor_queue[2][7]~regout ;
wire \IQ|vetor_queue[0][7]~regout ;
wire \IQ|Add3~0_combout ;
wire \IQ|contador~5_combout ;
wire \ECS|state.boot~regout ;
wire \ECS|Selector11~2_combout ;
wire \ALU|add1|PF~3_combout ;
wire \ALU|add1|Equal0~3_combout ;
wire \IQ|vetor_queue[4][0]~0_combout ;
wire \ECS|Selector4~0_combout ;
wire \ADB|Mux8~3_combout ;
wire \RT|RegR2|q[0]~feeder_combout ;
wire \ECS|destino[1]~feeder_combout ;
wire \IQ|vetor_queue[2][2]~feeder_combout ;
wire \IQ|vetor_queue[2][3]~feeder_combout ;
wire \IQ|vetor_queue[2][4]~feeder_combout ;
wire \IQ|vetor_queue[4][5]~feeder_combout ;
wire \IQ|vetor_queue[2][5]~feeder_combout ;
wire \IQ|vetor_queue[3][6]~feeder_combout ;
wire \IQ|vetor_queue[4][7]~feeder_combout ;
wire \IQ|vetor_queue[2][7]~feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \RB|RegIP|q[0]~16_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \IQ|p_CONTROL:contador[3]~regout ;
wire \IQ|p_CONTROL:contador[1]~regout ;
wire \IQ|p_CONTROL~2_combout ;
wire \IQ|contador~4_combout ;
wire \IQ|p_CONTROL:contador[0]~regout ;
wire \IQ|contador~6_combout ;
wire \IQ|Equal4~0_combout ;
wire \IQ|w_vazio~regout ;
wire \wDEBUG~combout ;
wire \RB|RegIP|q[12]~40_combout ;
wire \RB|WipOrWAll~combout ;
wire \RB|RegIP|q[8]~32_combout ;
wire \AB|Add0~1 ;
wire \AB|Add0~3 ;
wire \AB|Add0~5 ;
wire \AB|Add0~7 ;
wire \AB|Add0~9 ;
wire \AB|Add0~11 ;
wire \AB|Add0~13 ;
wire \AB|Add0~15 ;
wire \AB|Add0~17 ;
wire \AB|Add0~19 ;
wire \AB|Add0~20_combout ;
wire \AB|Add0~18_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \AB|Add0~16_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ;
wire \RB|RegIP|q[3]~22_combout ;
wire \AB|Add0~0_combout ;
wire \AB|Add0~2_combout ;
wire \AB|Add0~4_combout ;
wire \AB|Add0~6_combout ;
wire \AB|Add0~8_combout ;
wire \AB|Add0~10_combout ;
wire \AB|Add0~12_combout ;
wire \AB|Add0~14_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~25_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ;
wire \IQ|p_CONTROL~0_combout ;
wire \IQ|index_escrita~3_combout ;
wire \IQ|index_escrita~2_combout ;
wire \IQ|index_escrita~4_combout ;
wire \IQ|vetor_queue[4][0]~1_combout ;
wire \IQ|vetor_queue[4][3]~regout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~27_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29_combout ;
wire \IQ|saida_parcial~17_combout ;
wire \IQ|index_leitura~4_combout ;
wire \IQ|saida_parcial[0]~43_combout ;
wire \IQ|index_leitura~2_combout ;
wire \IQ|saida_parcial[0]~1_combout ;
wire \IQ|index_leitura~3_combout ;
wire \IQ|vetor_queue[3][0]~2_combout ;
wire \IQ|vetor_queue[3][0]~7_combout ;
wire \IQ|vetor_queue[3][3]~regout ;
wire \IQ|vetor_queue[0][3]~feeder_combout ;
wire \IQ|vetor_queue[0][0]~5_combout ;
wire \IQ|vetor_queue[0][0]~6_combout ;
wire \IQ|vetor_queue[0][3]~regout ;
wire \IQ|vetor_queue[1][0]~4_combout ;
wire \IQ|vetor_queue[1][3]~regout ;
wire \IQ|saida_parcial~18_combout ;
wire \IQ|saida_parcial~19_combout ;
wire \IQ|saida_parcial[0]~0_combout ;
wire \IQ|saida_parcial~20_combout ;
wire \IQ|saida_parcial~21_combout ;
wire \IQ|saida_parcial~22_combout ;
wire \IQ|saida_parcial[0]~6_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~16_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~19_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~18_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~20_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ;
wire \IQ|vetor_queue[5][0]~8_combout ;
wire \IQ|vetor_queue[5][2]~regout ;
wire \IQ|vetor_queue[4][2]~regout ;
wire \IQ|saida_parcial~15_combout ;
wire \IQ|saida_parcial~16_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~9_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~13_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ;
wire \IQ|vetor_queue[4][1]~feeder_combout ;
wire \IQ|vetor_queue[4][1]~regout ;
wire \IQ|vetor_queue[2][0]~3_combout ;
wire \IQ|vetor_queue[2][1]~regout ;
wire \IQ|vetor_queue[3][1]~regout ;
wire \IQ|saida_parcial~9_combout ;
wire \IQ|saida_parcial~10_combout ;
wire \IQ|saida_parcial~7_combout ;
wire \IQ|saida_parcial~11_combout ;
wire \IQ|saida_parcial~12_combout ;
wire \ECS|Selector0~3_combout ;
wire \ECS|Selector0~2_combout ;
wire \ECS|state.fetch~regout ;
wire \RB|RegIP|q[5]~26_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ;
wire \IQ|vetor_queue[5][5]~regout ;
wire \IQ|saida_parcial~27_combout ;
wire \IQ|saida_parcial~31_combout ;
wire \IQ|saida_parcial~32_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~58_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~55_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ;
wire \IQ|vetor_queue[5][7]~regout ;
wire \IQ|saida_parcial~37_combout ;
wire \IQ|vetor_queue[3][7]~regout ;
wire \IQ|vetor_queue[1][7]~regout ;
wire \IQ|saida_parcial~38_combout ;
wire \IQ|saida_parcial~39_combout ;
wire \IQ|saida_parcial~40_combout ;
wire \IQ|saida_parcial~41_combout ;
wire \IQ|saida_parcial~42_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~33_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~34_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~32_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~35_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ;
wire \IQ|vetor_queue[5][4]~regout ;
wire \IQ|saida_parcial~26_combout ;
wire \ECS|Equal0~0_combout ;
wire \ECS|Equal0~1_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \IQ|vetor_queue[5][0]~regout ;
wire \IQ|vetor_queue[4][0]~regout ;
wire \IQ|vetor_queue[3][0]~feeder_combout ;
wire \IQ|vetor_queue[3][0]~regout ;
wire \IQ|vetor_queue[2][0]~regout ;
wire \IQ|saida_parcial~3_combout ;
wire \IQ|saida_parcial~4_combout ;
wire \IQ|saida_parcial~5_combout ;
wire \ECS|Selector11~0_combout ;
wire \ECS|Selector11~1_combout ;
wire \ECS|Selector11~3_combout ;
wire \ECS|LeituraQueue~regout ;
wire \IQ|p_CONTROL~1_combout ;
wire \IQ|contador~2_combout ;
wire \IQ|contador~3_combout ;
wire \IQ|p_CONTROL:contador[2]~regout ;
wire \IQ|contador~7_combout ;
wire \IQ|Add2~0_combout ;
wire \IQ|contador~8_combout ;
wire \IQ|Equal3~0_combout ;
wire \IQ|w_cheio~regout ;
wire \RB|RegIP|q[0]~17 ;
wire \RB|RegIP|q[1]~18_combout ;
wire \RB|RegIP|q[1]~19 ;
wire \RB|RegIP|q[2]~20_combout ;
wire \RB|RegIP|q[2]~21 ;
wire \RB|RegIP|q[3]~23 ;
wire \RB|RegIP|q[4]~24_combout ;
wire \RB|RegIP|q[4]~25 ;
wire \RB|RegIP|q[5]~27 ;
wire \RB|RegIP|q[6]~29 ;
wire \RB|RegIP|q[7]~30_combout ;
wire \RB|RegIP|q[7]~31 ;
wire \RB|RegIP|q[8]~33 ;
wire \RB|RegIP|q[9]~34_combout ;
wire \RB|RegIP|q[9]~35 ;
wire \RB|RegIP|q[10]~37 ;
wire \RB|RegIP|q[11]~38_combout ;
wire \RB|RegIP|q[11]~39 ;
wire \RB|RegIP|q[12]~41 ;
wire \RB|RegIP|q[13]~42_combout ;
wire \RB|RegIP|q[13]~43 ;
wire \RB|RegIP|q[14]~44_combout ;
wire \RB|RegIP|q[14]~45 ;
wire \RB|RegIP|q[15]~46_combout ;
wire \AB|Add0~21 ;
wire \AB|Add0~22_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ;
wire \RB|RegIP|q[6]~28_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~49_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~48_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ;
wire \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ;
wire \IQ|vetor_queue[5][6]~regout ;
wire \IQ|saida_parcial~36_combout ;
wire \ECS|destino[2]~feeder_combout ;
wire \ECS|Equal1~0_combout ;
wire \ECS|Selector7~0_combout ;
wire \ECS|state.arithmetic8~regout ;
wire \ECS|state~26_combout ;
wire \ECS|Selector5~0_combout ;
wire \ECS|state.arithmetic161~regout ;
wire \ECS|destino[2]~0_combout ;
wire \ECS|destino[0]~feeder_combout ;
wire \ECS|entradaRG2~0_combout ;
wire \ECS|state.arithmetic162~feeder_combout ;
wire \ECS|state.arithmetic162~regout ;
wire \ECS|WideOr6~combout ;
wire \ECS|state.resposta~regout ;
wire \ECS|entradaRG1[3]~1_combout ;
wire \ECS|entradaRG1~0_combout ;
wire \ECS|state.final~feeder_combout ;
wire \ECS|state.final~regout ;
wire \ECS|Selector24~0_combout ;
wire \ECS|sinalEscritaRT2~regout ;
wire \ECS|Selector21~0_combout ;
wire \ECS|Selector22~0_combout ;
wire \ECS|Selector23~0_combout ;
wire \ECS|sinalEscritaRT1~regout ;
wire \ECS|Selector21~1_combout ;
wire \ADB|Mux1~0_combout ;
wire \RG|SP|q[15]~15_combout ;
wire \ADB|Mux12~0_combout ;
wire \RG|SP|q[11]~11_combout ;
wire \ADB|Mux15~2_combout ;
wire \ADB|Mux15~0_combout ;
wire \ALU|add1|Add0~0_combout ;
wire \ADB|Mux15~3_combout ;
wire \RG|SP|q[8]~8_combout ;
wire \ALU|add1|Add0~1 ;
wire \ALU|add1|Add0~2_combout ;
wire \ADB|Mux14~0_combout ;
wire \RG|SP|q[9]~9_combout ;
wire \RT|RegR1|q[1]~feeder_combout ;
wire \ALU|add1|Add0~3 ;
wire \ALU|add1|Add0~4_combout ;
wire \RT|RegR2|q[11]~feeder_combout ;
wire \RT|RegR2|q[13]~feeder_combout ;
wire \ALU|add1|Add0~17 ;
wire \ALU|add1|Add0~18_combout ;
wire \ADB|Mux6~0_combout ;
wire \RG|SP|q[1]~1_combout ;
wire \ALU|add1|Add0~19 ;
wire \ALU|add1|Add0~20_combout ;
wire \ADB|Mux5~0_combout ;
wire \RG|SP|q[2]~2_combout ;
wire \ALU|add1|Add0~21 ;
wire \ALU|add1|Add0~23 ;
wire \ALU|add1|Add0~24_combout ;
wire \ADB|Mux3~0_combout ;
wire \RG|SP|q[4]~4_combout ;
wire \RT|RegR2|q[12]~feeder_combout ;
wire \ALU|add1|Add0~25 ;
wire \ALU|add1|Add0~26_combout ;
wire \ADB|Mux2~0_combout ;
wire \RG|SP|q[5]~5_combout ;
wire \ALU|add1|Add0~27 ;
wire \ALU|add1|Add0~28_combout ;
wire \ADB|Mux1~1_combout ;
wire \RG|SP|q[6]~6_combout ;
wire \RT|RegR2|q[14]~feeder_combout ;
wire \ALU|add1|Add0~29 ;
wire \ALU|add1|Add0~30_combout ;
wire \ADB|Mux0~0_combout ;
wire \RG|SP|q[7]~7_combout ;
wire \RT|RegR2|q[15]~feeder_combout ;
wire \ALU|add1|temp2~0_combout ;
wire \ADB|Mux15~1_combout ;
wire \ADB|Mux4~1_combout ;
wire \RG|SP|q[3]~3_combout ;
wire \RT|RegR1|q[11]~feeder_combout ;
wire \ALU|add1|Add0~22_combout ;
wire \ALU|add1|PF~1_combout ;
wire \ADB|Mux10~0_combout ;
wire \RG|SP|q[13]~13_combout ;
wire \ALU|add1|Add0~7 ;
wire \ALU|add1|Add0~8_combout ;
wire \FR|q[4]~2_cout ;
wire \FR|q[4]~4_cout ;
wire \FR|q[4]~6_cout ;
wire \FR|q[4]~8_cout ;
wire \FR|q[4]~9_combout ;
wire \ADB|Mux11~0_combout ;
wire \ADB|Mux11~1_combout ;
wire \RG|SP|q[12]~12_combout ;
wire \ALU|add1|Add0~9 ;
wire \ALU|add1|Add0~10_combout ;
wire \ALU|add1|PF~2_combout ;
wire \ALU|add1|PF~0_combout ;
wire \ALU|add1|PF~4_combout ;
wire \ADB|Mux13~0_combout ;
wire \ADB|Mux13~1_combout ;
wire \RG|SP|q[10]~10_combout ;
wire \ALU|add1|Add0~5 ;
wire \ALU|add1|Add0~6_combout ;
wire \ALU|add1|Equal0~1_combout ;
wire \ALU|add1|Equal0~2_combout ;
wire \ALU|add1|Equal0~0_combout ;
wire \ALU|add1|Equal0~4_combout ;
wire \ADB|Mux9~2_combout ;
wire \ALU|add1|Add0~11 ;
wire \ALU|add1|Add0~12_combout ;
wire \ADB|Mux9~3_combout ;
wire \RG|SP|q[14]~14_combout ;
wire \ALU|add1|Add0~13 ;
wire \ALU|add1|Add0~15 ;
wire \ALU|add1|Add0~16_combout ;
wire \ADB|Mux7~0_combout ;
wire \RG|SP|q[0]~0_combout ;
wire \RG|Mux15~0_combout ;
wire \ECS|Selector25~0_combout ;
wire \ECS|sinalEscritaRG1~regout ;
wire \ECS|entradaRG1~3_combout ;
wire \RG|wAL~0_combout ;
wire \RG|wAL~1_combout ;
wire \RG|Mux14~0_combout ;
wire \RG|Mux13~0_combout ;
wire \RG|Mux12~0_combout ;
wire \RG|Mux11~0_combout ;
wire \RG|Mux10~0_combout ;
wire \RG|Mux9~0_combout ;
wire \RG|Mux8~0_combout ;
wire \RG|Mux7~0_combout ;
wire \RG|wAH~0_combout ;
wire \RG|wAH~1_combout ;
wire \ECS|entradaRG1~2_combout ;
wire \RG|selAH[0]~0_combout ;
wire \RG|Mux6~0_combout ;
wire \RG|Mux5~0_combout ;
wire \RG|Mux4~0_combout ;
wire \RG|Mux3~0_combout ;
wire \RG|Mux2~0_combout ;
wire \RG|Mux1~0_combout ;
wire \RG|Mux0~0_combout ;
wire \RG|wBL~0_combout ;
wire \RG|Mux31~0_combout ;
wire \RG|wBL~1_combout ;
wire \RG|Mux30~0_combout ;
wire \RG|Mux29~0_combout ;
wire \RG|Mux28~0_combout ;
wire \RG|Mux27~0_combout ;
wire \RG|Mux26~0_combout ;
wire \RG|Mux25~0_combout ;
wire \RG|Mux24~0_combout ;
wire \RG|Mux23~0_combout ;
wire \RG|wBH~0_combout ;
wire \RG|Mux22~0_combout ;
wire \RG|Mux21~0_combout ;
wire \RG|Mux20~0_combout ;
wire \RG|Mux19~0_combout ;
wire \RG|Mux18~0_combout ;
wire \RG|Mux17~0_combout ;
wire \RG|Mux16~0_combout ;
wire \RG|wDL~0_combout ;
wire \RG|Mux63~0_combout ;
wire \RG|wDL~1_combout ;
wire \RG|Mux62~0_combout ;
wire \RG|Mux61~0_combout ;
wire \RG|Mux60~0_combout ;
wire \RG|Mux59~0_combout ;
wire \RG|Mux58~0_combout ;
wire \RG|Mux57~0_combout ;
wire \RG|Mux56~0_combout ;
wire \RG|Mux39~0_combout ;
wire \RG|wCH~0_combout ;
wire \RG|Mux38~0_combout ;
wire \RG|Mux37~0_combout ;
wire \RG|Mux36~0_combout ;
wire \RG|Mux35~0_combout ;
wire \RG|Mux34~0_combout ;
wire \RG|Mux33~0_combout ;
wire \RG|Mux32~0_combout ;
wire \RG|Mux55~0_combout ;
wire \RG|wDH~0_combout ;
wire \RG|Mux54~0_combout ;
wire \RG|Mux53~0_combout ;
wire \RG|Mux52~0_combout ;
wire \RG|Mux51~0_combout ;
wire \RG|Mux50~0_combout ;
wire \RG|Mux49~0_combout ;
wire \RG|Mux48~0_combout ;
wire \RG|SP|q[0]~feeder_combout ;
wire \RG|wSP~combout ;
wire \RG|SP|q[4]~feeder_combout ;
wire \RG|SP|q[5]~feeder_combout ;
wire \RG|SP|q[6]~feeder_combout ;
wire \RG|SP|q[8]~feeder_combout ;
wire \RG|SP|q[9]~feeder_combout ;
wire \RG|SP|q[10]~feeder_combout ;
wire \RG|SP|q[11]~feeder_combout ;
wire \RG|SP|q[12]~feeder_combout ;
wire \RG|SP|q[13]~feeder_combout ;
wire \RG|SP|q[14]~feeder_combout ;
wire \RG|entradaBP[0]~0_combout ;
wire \RG|wBP~0_combout ;
wire \RG|wBP~combout ;
wire \RG|entradaBP[1]~1_combout ;
wire \RG|entradaBP[2]~2_combout ;
wire \RG|entradaBP[3]~3_combout ;
wire \RG|entradaBP[4]~4_combout ;
wire \RG|entradaBP[5]~5_combout ;
wire \RG|entradaBP[6]~6_combout ;
wire \RG|entradaBP[7]~7_combout ;
wire \RG|entradaBP[8]~8_combout ;
wire \RG|entradaBP[9]~9_combout ;
wire \RG|entradaBP[10]~10_combout ;
wire \RG|entradaBP[11]~11_combout ;
wire \RG|entradaBP[12]~12_combout ;
wire \RG|entradaBP[13]~13_combout ;
wire \RG|entradaBP[14]~14_combout ;
wire \RG|entradaBP[15]~15_combout ;
wire \RG|entradaDI[0]~0_combout ;
wire \RG|wSI~0_combout ;
wire \RG|wDI~combout ;
wire \RG|entradaDI[1]~1_combout ;
wire \RG|entradaDI[2]~2_combout ;
wire \RG|entradaDI[3]~3_combout ;
wire \RG|entradaDI[4]~4_combout ;
wire \RG|entradaDI[5]~5_combout ;
wire \RG|entradaDI[6]~6_combout ;
wire \RG|entradaDI[7]~7_combout ;
wire \RG|entradaDI[8]~8_combout ;
wire \RG|entradaDI[9]~9_combout ;
wire \RG|entradaDI[10]~10_combout ;
wire \RG|entradaDI[11]~11_combout ;
wire \RG|entradaDI[12]~12_combout ;
wire \RG|entradaDI[13]~13_combout ;
wire \RG|entradaDI[14]~14_combout ;
wire \RG|entradaDI[15]~15_combout ;
wire \RG|entradaSI[0]~0_combout ;
wire \RG|wSI~combout ;
wire \RG|entradaSI[1]~1_combout ;
wire \RG|entradaSI[2]~2_combout ;
wire \RG|entradaSI[3]~3_combout ;
wire \RG|entradaSI[4]~4_combout ;
wire \RG|entradaSI[5]~5_combout ;
wire \RG|entradaSI[6]~6_combout ;
wire \RG|entradaSI[7]~7_combout ;
wire \RG|entradaSI[8]~8_combout ;
wire \RG|entradaSI[9]~9_combout ;
wire \RG|entradaSI[10]~10_combout ;
wire \RG|entradaSI[11]~11_combout ;
wire \RG|entradaSI[12]~12_combout ;
wire \RG|entradaSI[13]~13_combout ;
wire \RG|entradaSI[14]~14_combout ;
wire \RG|entradaSI[15]~15_combout ;
wire \RB|RegCS|q[8]~feeder_combout ;
wire \RB|RegCS|q[9]~feeder_combout ;
wire \RB|RegCS|q[12]~feeder_combout ;
wire \RB|RegCS|q[13]~feeder_combout ;
wire \RB|RegCS|q[14]~feeder_combout ;
wire \RB|RegCS|q[15]~feeder_combout ;
wire \RB|RegDS|q[1]~feeder_combout ;
wire \RB|RegDS|q[2]~feeder_combout ;
wire \RB|RegDS|q[4]~feeder_combout ;
wire \RB|RegDS|q[5]~feeder_combout ;
wire \RB|RegDS|q[7]~feeder_combout ;
wire \RB|RegDS|q[8]~feeder_combout ;
wire \RB|RegDS|q[10]~feeder_combout ;
wire \RB|RegDS|q[13]~feeder_combout ;
wire \RB|RegDS|q[14]~feeder_combout ;
wire \RB|RegDS|q[15]~feeder_combout ;
wire \RB|RegSS|q[0]~feeder_combout ;
wire \RB|RegSS|q[1]~feeder_combout ;
wire \RB|RegSS|q[2]~feeder_combout ;
wire \RB|RegSS|q[3]~feeder_combout ;
wire \RB|RegSS|q[4]~feeder_combout ;
wire \RB|RegSS|q[5]~feeder_combout ;
wire \RB|RegSS|q[8]~feeder_combout ;
wire \RB|RegSS|q[9]~feeder_combout ;
wire \RB|RegSS|q[10]~feeder_combout ;
wire \RB|RegSS|q[11]~feeder_combout ;
wire \RB|RegSS|q[12]~feeder_combout ;
wire \RB|RegSS|q[13]~feeder_combout ;
wire \RB|RegSS|q[14]~feeder_combout ;
wire \RB|RegSS|q[15]~feeder_combout ;
wire \RB|RegES|q[0]~feeder_combout ;
wire \RB|RegES|q[1]~feeder_combout ;
wire \RB|RegES|q[2]~feeder_combout ;
wire \RB|RegES|q[3]~feeder_combout ;
wire \RB|RegES|q[4]~feeder_combout ;
wire \RB|RegES|q[5]~feeder_combout ;
wire \RB|RegES|q[6]~feeder_combout ;
wire \RB|RegES|q[10]~feeder_combout ;
wire \RB|RegES|q[11]~feeder_combout ;
wire \RB|RegES|q[12]~feeder_combout ;
wire \RB|RegES|q[13]~feeder_combout ;
wire \RB|RegES|q[15]~feeder_combout ;
wire \RB|RegIP|q[10]~36_combout ;
wire \RB|RegInternal1|q[1]~feeder_combout ;
wire \RB|RegInternal1|q[2]~feeder_combout ;
wire \RB|RegInternal1|q[4]~feeder_combout ;
wire \RB|RegInternal1|q[5]~feeder_combout ;
wire \RB|RegInternal1|q[7]~feeder_combout ;
wire \RB|RegInternal1|q[9]~feeder_combout ;
wire \RB|RegInternal1|q[10]~feeder_combout ;
wire \RB|RegInternal1|q[11]~feeder_combout ;
wire \RB|RegInternal1|q[12]~feeder_combout ;
wire \RB|RegInternal1|q[13]~feeder_combout ;
wire \RB|RegInternal1|q[14]~feeder_combout ;
wire \RB|RegInternal1|q[15]~feeder_combout ;
wire \RB|RegInternal2|q[0]~feeder_combout ;
wire \RB|RegInternal2|q[1]~feeder_combout ;
wire \RB|RegInternal2|q[2]~feeder_combout ;
wire \RB|RegInternal2|q[3]~feeder_combout ;
wire \RB|RegInternal2|q[5]~feeder_combout ;
wire \RB|RegInternal2|q[8]~feeder_combout ;
wire \RB|RegInternal2|q[9]~feeder_combout ;
wire \RB|RegInternal2|q[10]~feeder_combout ;
wire \RB|RegInternal2|q[13]~feeder_combout ;
wire \RB|RegInternal2|q[14]~feeder_combout ;
wire \RB|RegInternal3|q[0]~feeder_combout ;
wire \RB|RegInternal3|q[1]~feeder_combout ;
wire \RB|RegInternal3|q[2]~feeder_combout ;
wire \RB|RegInternal3|q[3]~feeder_combout ;
wire \RB|RegInternal3|q[4]~feeder_combout ;
wire \RB|RegInternal3|q[6]~feeder_combout ;
wire \RB|RegInternal3|q[7]~feeder_combout ;
wire \RB|RegInternal3|q[9]~feeder_combout ;
wire \RB|RegInternal3|q[10]~feeder_combout ;
wire \RB|RegInternal3|q[11]~feeder_combout ;
wire \RB|RegInternal3|q[12]~feeder_combout ;
wire \RB|RegInternal3|q[13]~feeder_combout ;
wire \RB|RegInternal3|q[14]~feeder_combout ;
wire \RB|RegInternal3|q[15]~feeder_combout ;
wire [7:0] \IQ|saida_parcial ;
wire [2:0] \IQ|index_leitura ;
wire [2:0] \IQ|index_escrita ;
wire [2:0] \ECS|saidaDataBUS ;
wire [3:0] \ECS|entradaRG2 ;
wire [3:0] \ECS|entradaRG1 ;
wire [3:0] \ECS|destino ;
wire [1:0] \RG|selDL ;
wire [1:0] \RG|selDH ;
wire [1:0] \RG|selCH ;
wire [1:0] \RG|selBL ;
wire [1:0] \RG|selBH ;
wire [1:0] \RG|selAL ;
wire [1:0] \RG|selAH ;
wire [7:0] \RG|AH|q ;
wire [15:0] \entradaSS~combout ;
wire [15:0] \entradaSP~combout ;
wire [15:0] \entradaSI~combout ;
wire [15:0] \entradaIP~combout ;
wire [15:0] \entradaI3~combout ;
wire [15:0] \entradaI2~combout ;
wire [15:0] \entradaI1~combout ;
wire [15:0] \entradaES~combout ;
wire [15:0] \entradaDX~combout ;
wire [15:0] \entradaDS~combout ;
wire [15:0] \entradaDI~combout ;
wire [15:0] \entradaCX~combout ;
wire [15:0] \entradaCS~combout ;
wire [15:0] \entradaBX~combout ;
wire [15:0] \entradaBP~combout ;
wire [15:0] \entradaAX~combout ;
wire [15:0] \RB|RegDS|q ;
wire [15:0] \RB|RegSS|q ;
wire [15:0] \RB|RegES|q ;
wire [15:0] \RB|RegIP|q ;
wire [15:0] \RB|RegInternal1|q ;
wire [15:0] \RB|RegInternal2|q ;
wire [15:0] \RB|RegInternal3|q ;
wire [7:0] \RG|AL|q ;
wire [7:0] \RG|BH|q ;
wire [7:0] \RG|BL|q ;
wire [7:0] \RG|CH|q ;
wire [7:0] \RG|DH|q ;
wire [7:0] \RG|DL|q ;
wire [15:0] \RG|SP|q ;
wire [15:0] \RG|BP|q ;
wire [15:0] \RG|SI|q ;
wire [15:0] \RG|DI|q ;
wire [15:0] \RT|RegR1|q ;
wire [15:0] \RT|RegR2|q ;
wire [15:0] \FR|q ;
wire [15:0] \RB|RegCS|q ;
wire [3:0] \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \BCL|memoria|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w ;

wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

// Location: M4K_X64_Y23
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y30
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038;
// synopsys translate_on

// Location: M4K_X55_Y28
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y24
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y26
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y4
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y27
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y10
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y18
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y26
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y8
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y23
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y12
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y23
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034;
// synopsys translate_on

// Location: M4K_X55_Y14
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y43
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y21
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y14
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y30
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y25
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y32
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y9
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y21
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y22
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y21
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y6
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y29
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y16
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y20
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y24
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y22
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y22
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y17
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y15
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y18
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y15
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y22
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X92_Y32_N14
cycloneii_lcell_comb \ALU|add1|Add0~14 (
// Equation(s):
// \ALU|add1|Add0~14_combout  = (\RT|RegR1|q [7] & ((\RT|RegR2|q [7] & (\ALU|add1|Add0~13  & VCC)) # (!\RT|RegR2|q [7] & (!\ALU|add1|Add0~13 )))) # (!\RT|RegR1|q [7] & ((\RT|RegR2|q [7] & (!\ALU|add1|Add0~13 )) # (!\RT|RegR2|q [7] & ((\ALU|add1|Add0~13 ) # 
// (GND)))))
// \ALU|add1|Add0~15  = CARRY((\RT|RegR1|q [7] & (!\RT|RegR2|q [7] & !\ALU|add1|Add0~13 )) # (!\RT|RegR1|q [7] & ((!\ALU|add1|Add0~13 ) # (!\RT|RegR2|q [7]))))

	.dataa(\RT|RegR1|q [7]),
	.datab(\RT|RegR2|q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~13 ),
	.combout(\ALU|add1|Add0~14_combout ),
	.cout(\ALU|add1|Add0~15 ));
// synopsys translate_off
defparam \ALU|add1|Add0~14 .lut_mask = 16'h9617;
defparam \ALU|add1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~17 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~17_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~17 .lut_mask = 16'hC840;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~24 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~24_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a83~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~24 .lut_mask = 16'hC480;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N6
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~16_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a52~portadataout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// ((!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hCCE2;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~24_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a38~portadataout  & 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hCEC2;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~25_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~24_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~24_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~24_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hF588;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~46 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~46_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~46 .lut_mask = 16'h0E02;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~47 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~47_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a86~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~47 .lut_mask = 16'hC840;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~28_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a55~portadataout )))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a39~portadataout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hBA98;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~54 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~54_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a87~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~54 .lut_mask = 16'hA280;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~57 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~57_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a103~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~57 .lut_mask = 16'h3210;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y31_N11
cycloneii_lcell_ff \RT|RegR2|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RT|RegR2|q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [0]));

// Location: LCFF_X91_Y32_N11
cycloneii_lcell_ff \RT|RegR1|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[15]~15_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [7]));

// Location: LCFF_X92_Y32_N13
cycloneii_lcell_ff \RT|RegR1|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[12]~12_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [4]));

// Location: LCFF_X92_Y32_N3
cycloneii_lcell_ff \RT|RegR1|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[11]~11_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [3]));

// Location: LCFF_X91_Y31_N3
cycloneii_lcell_ff \RT|RegR2|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[1]~1_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [9]));

// Location: LCFF_X92_Y32_N9
cycloneii_lcell_ff \RT|RegR2|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[2]~2_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [10]));

// Location: LCCOMB_X93_Y30_N22
cycloneii_lcell_comb \ADB|Mux4~0 (
// Equation(s):
// \ADB|Mux4~0_combout  = (!\ECS|saidaDataBUS [1] & \RT|RegR1|q [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ECS|saidaDataBUS [1]),
	.datad(\RT|RegR1|q [11]),
	.cin(gnd),
	.combout(\ADB|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux4~0 .lut_mask = 16'h0F00;
defparam \ADB|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y32_N9
cycloneii_lcell_ff \FR|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|add1|Add0~30_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FR|q [7]));

// Location: LCCOMB_X91_Y32_N10
cycloneii_lcell_comb \ADB|Mux8~2 (
// Equation(s):
// \ADB|Mux8~2_combout  = (\ECS|saidaDataBUS [1] & (\ECS|saidaDataBUS [0] & ((\FR|q [7])))) # (!\ECS|saidaDataBUS [1] & (((\RT|RegR1|q [7]))))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ECS|saidaDataBUS [0]),
	.datac(\RT|RegR1|q [7]),
	.datad(\FR|q [7]),
	.cin(gnd),
	.combout(\ADB|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux8~2 .lut_mask = 16'hD850;
defparam \ADB|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N11
cycloneii_lcell_ff \IQ|vetor_queue[1][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[1][0]~regout ));

// Location: LCFF_X60_Y25_N17
cycloneii_lcell_ff \IQ|vetor_queue[0][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[0][0]~regout ));

// Location: LCCOMB_X60_Y25_N16
cycloneii_lcell_comb \IQ|saida_parcial~2 (
// Equation(s):
// \IQ|saida_parcial~2_combout  = (\IQ|index_leitura [0] & ((\IQ|index_leitura [1]) # ((\IQ|vetor_queue[1][0]~regout )))) # (!\IQ|index_leitura [0] & (!\IQ|index_leitura [1] & (\IQ|vetor_queue[0][0]~regout )))

	.dataa(\IQ|index_leitura [0]),
	.datab(\IQ|index_leitura [1]),
	.datac(\IQ|vetor_queue[0][0]~regout ),
	.datad(\IQ|vetor_queue[1][0]~regout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~2_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~2 .lut_mask = 16'hBA98;
defparam \IQ|saida_parcial~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N11
cycloneii_lcell_ff \IQ|vetor_queue[1][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[1][1]~regout ));

// Location: LCFF_X60_Y25_N11
cycloneii_lcell_ff \IQ|vetor_queue[0][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[0][1]~regout ));

// Location: LCCOMB_X58_Y25_N10
cycloneii_lcell_comb \IQ|saida_parcial~8 (
// Equation(s):
// \IQ|saida_parcial~8_combout  = (\IQ|index_leitura [0] & (((\IQ|vetor_queue[1][1]~regout  & !\IQ|index_leitura [1])))) # (!\IQ|index_leitura [0] & ((\IQ|vetor_queue[0][1]~regout ) # ((\IQ|index_leitura [1]))))

	.dataa(\IQ|index_leitura [0]),
	.datab(\IQ|vetor_queue[0][1]~regout ),
	.datac(\IQ|vetor_queue[1][1]~regout ),
	.datad(\IQ|index_leitura [1]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~8_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~8 .lut_mask = 16'h55E4;
defparam \IQ|saida_parcial~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N7
cycloneii_lcell_ff \IQ|vetor_queue[5][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[5][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[5][1]~regout ));

// Location: LCFF_X56_Y26_N15
cycloneii_lcell_ff \IQ|vetor_queue[2][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[2][2]~regout ));

// Location: LCFF_X58_Y26_N21
cycloneii_lcell_ff \IQ|vetor_queue[1][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[1][2]~regout ));

// Location: LCFF_X59_Y26_N23
cycloneii_lcell_ff \IQ|vetor_queue[0][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[0][2]~regout ));

// Location: LCCOMB_X59_Y26_N22
cycloneii_lcell_comb \IQ|saida_parcial~13 (
// Equation(s):
// \IQ|saida_parcial~13_combout  = (\IQ|index_leitura [1] & (((\IQ|index_leitura [0])))) # (!\IQ|index_leitura [1] & ((\IQ|index_leitura [0] & (\IQ|vetor_queue[1][2]~regout )) # (!\IQ|index_leitura [0] & ((\IQ|vetor_queue[0][2]~regout )))))

	.dataa(\IQ|index_leitura [1]),
	.datab(\IQ|vetor_queue[1][2]~regout ),
	.datac(\IQ|vetor_queue[0][2]~regout ),
	.datad(\IQ|index_leitura [0]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~13_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~13 .lut_mask = 16'hEE50;
defparam \IQ|saida_parcial~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y26_N27
cycloneii_lcell_ff \IQ|vetor_queue[3][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[3][2]~regout ));

// Location: LCCOMB_X57_Y26_N26
cycloneii_lcell_comb \IQ|saida_parcial~14 (
// Equation(s):
// \IQ|saida_parcial~14_combout  = (\IQ|index_leitura [1] & ((\IQ|saida_parcial~13_combout  & (\IQ|vetor_queue[3][2]~regout )) # (!\IQ|saida_parcial~13_combout  & ((\IQ|vetor_queue[2][2]~regout ))))) # (!\IQ|index_leitura [1] & (\IQ|saida_parcial~13_combout 
// ))

	.dataa(\IQ|index_leitura [1]),
	.datab(\IQ|saida_parcial~13_combout ),
	.datac(\IQ|vetor_queue[3][2]~regout ),
	.datad(\IQ|vetor_queue[2][2]~regout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~14_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~14 .lut_mask = 16'hE6C4;
defparam \IQ|saida_parcial~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N15
cycloneii_lcell_ff \IQ|vetor_queue[2][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[2][3]~regout ));

// Location: LCFF_X59_Y25_N29
cycloneii_lcell_ff \IQ|vetor_queue[5][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[5][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[5][3]~regout ));

// Location: LCFF_X59_Y25_N11
cycloneii_lcell_ff \IQ|vetor_queue[4][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[4][4]~regout ));

// Location: LCFF_X58_Y25_N1
cycloneii_lcell_ff \IQ|vetor_queue[1][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[1][4]~regout ));

// Location: LCFF_X57_Y25_N13
cycloneii_lcell_ff \IQ|vetor_queue[2][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[2][4]~regout ));

// Location: LCFF_X60_Y25_N27
cycloneii_lcell_ff \IQ|vetor_queue[0][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[0][4]~regout ));

// Location: LCCOMB_X60_Y25_N26
cycloneii_lcell_comb \IQ|saida_parcial~23 (
// Equation(s):
// \IQ|saida_parcial~23_combout  = (\IQ|index_leitura [0] & (((\IQ|index_leitura [1])))) # (!\IQ|index_leitura [0] & ((\IQ|index_leitura [1] & (\IQ|vetor_queue[2][4]~regout )) # (!\IQ|index_leitura [1] & ((\IQ|vetor_queue[0][4]~regout )))))

	.dataa(\IQ|index_leitura [0]),
	.datab(\IQ|vetor_queue[2][4]~regout ),
	.datac(\IQ|vetor_queue[0][4]~regout ),
	.datad(\IQ|index_leitura [1]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~23_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~23 .lut_mask = 16'hEE50;
defparam \IQ|saida_parcial~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N19
cycloneii_lcell_ff \IQ|vetor_queue[3][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[3][4]~regout ));

// Location: LCCOMB_X58_Y25_N18
cycloneii_lcell_comb \IQ|saida_parcial~24 (
// Equation(s):
// \IQ|saida_parcial~24_combout  = (\IQ|index_leitura [0] & ((\IQ|saida_parcial~23_combout  & ((\IQ|vetor_queue[3][4]~regout ))) # (!\IQ|saida_parcial~23_combout  & (\IQ|vetor_queue[1][4]~regout )))) # (!\IQ|index_leitura [0] & 
// (((\IQ|saida_parcial~23_combout ))))

	.dataa(\IQ|index_leitura [0]),
	.datab(\IQ|vetor_queue[1][4]~regout ),
	.datac(\IQ|vetor_queue[3][4]~regout ),
	.datad(\IQ|saida_parcial~23_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~24_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~24 .lut_mask = 16'hF588;
defparam \IQ|saida_parcial~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneii_lcell_comb \IQ|saida_parcial~25 (
// Equation(s):
// \IQ|saida_parcial~25_combout  = (\IQ|saida_parcial[0]~0_combout  & (((\IQ|saida_parcial[0]~1_combout )))) # (!\IQ|saida_parcial[0]~0_combout  & ((\IQ|saida_parcial[0]~1_combout  & (\IQ|vetor_queue[4][4]~regout )) # (!\IQ|saida_parcial[0]~1_combout  & 
// ((\IQ|saida_parcial~24_combout )))))

	.dataa(\IQ|vetor_queue[4][4]~regout ),
	.datab(\IQ|saida_parcial~24_combout ),
	.datac(\IQ|saida_parcial[0]~0_combout ),
	.datad(\IQ|saida_parcial[0]~1_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~25_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~25 .lut_mask = 16'hFA0C;
defparam \IQ|saida_parcial~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N17
cycloneii_lcell_ff \IQ|vetor_queue[4][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[4][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[4][5]~regout ));

// Location: LCFF_X56_Y26_N11
cycloneii_lcell_ff \IQ|vetor_queue[2][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[2][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[2][5]~regout ));

// Location: LCFF_X57_Y26_N1
cycloneii_lcell_ff \IQ|vetor_queue[3][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[3][5]~regout ));

// Location: LCFF_X58_Y26_N17
cycloneii_lcell_ff \IQ|vetor_queue[1][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[1][5]~regout ));

// Location: LCFF_X59_Y26_N9
cycloneii_lcell_ff \IQ|vetor_queue[0][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[0][5]~regout ));

// Location: LCCOMB_X59_Y26_N8
cycloneii_lcell_comb \IQ|saida_parcial~28 (
// Equation(s):
// \IQ|saida_parcial~28_combout  = (\IQ|index_leitura [1] & (((!\IQ|index_leitura [0])))) # (!\IQ|index_leitura [1] & ((\IQ|index_leitura [0] & (\IQ|vetor_queue[1][5]~regout )) # (!\IQ|index_leitura [0] & ((\IQ|vetor_queue[0][5]~regout )))))

	.dataa(\IQ|index_leitura [1]),
	.datab(\IQ|vetor_queue[1][5]~regout ),
	.datac(\IQ|vetor_queue[0][5]~regout ),
	.datad(\IQ|index_leitura [0]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~28_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~28 .lut_mask = 16'h44FA;
defparam \IQ|saida_parcial~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneii_lcell_comb \IQ|saida_parcial~29 (
// Equation(s):
// \IQ|saida_parcial~29_combout  = (\IQ|index_leitura [1] & ((\IQ|saida_parcial~28_combout  & ((\IQ|vetor_queue[2][5]~regout ))) # (!\IQ|saida_parcial~28_combout  & (\IQ|vetor_queue[3][5]~regout )))) # (!\IQ|index_leitura [1] & (\IQ|saida_parcial~28_combout 
// ))

	.dataa(\IQ|index_leitura [1]),
	.datab(\IQ|saida_parcial~28_combout ),
	.datac(\IQ|vetor_queue[3][5]~regout ),
	.datad(\IQ|vetor_queue[2][5]~regout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~29_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~29 .lut_mask = 16'hEC64;
defparam \IQ|saida_parcial~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneii_lcell_comb \IQ|saida_parcial~30 (
// Equation(s):
// \IQ|saida_parcial~30_combout  = (\IQ|saida_parcial[0]~1_combout  & ((\IQ|saida_parcial[0]~0_combout ))) # (!\IQ|saida_parcial[0]~1_combout  & (\IQ|saida_parcial~29_combout  & !\IQ|saida_parcial[0]~0_combout ))

	.dataa(vcc),
	.datab(\IQ|saida_parcial[0]~1_combout ),
	.datac(\IQ|saida_parcial~29_combout ),
	.datad(\IQ|saida_parcial[0]~0_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~30_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~30 .lut_mask = 16'hCC30;
defparam \IQ|saida_parcial~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N25
cycloneii_lcell_ff \IQ|vetor_queue[4][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[4][6]~regout ));

// Location: LCFF_X60_Y22_N29
cycloneii_lcell_ff \IQ|vetor_queue[1][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[1][6]~regout ));

// Location: LCFF_X59_Y22_N13
cycloneii_lcell_ff \IQ|vetor_queue[2][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[2][6]~regout ));

// Location: LCFF_X58_Y22_N21
cycloneii_lcell_ff \IQ|vetor_queue[0][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[0][6]~regout ));

// Location: LCCOMB_X58_Y22_N20
cycloneii_lcell_comb \IQ|saida_parcial~33 (
// Equation(s):
// \IQ|saida_parcial~33_combout  = (\IQ|index_leitura [1] & ((\IQ|vetor_queue[2][6]~regout ) # ((\IQ|index_leitura [0])))) # (!\IQ|index_leitura [1] & (((\IQ|vetor_queue[0][6]~regout  & !\IQ|index_leitura [0]))))

	.dataa(\IQ|index_leitura [1]),
	.datab(\IQ|vetor_queue[2][6]~regout ),
	.datac(\IQ|vetor_queue[0][6]~regout ),
	.datad(\IQ|index_leitura [0]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~33_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~33 .lut_mask = 16'hAAD8;
defparam \IQ|saida_parcial~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y22_N3
cycloneii_lcell_ff \IQ|vetor_queue[3][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[3][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[3][6]~regout ));

// Location: LCCOMB_X60_Y22_N28
cycloneii_lcell_comb \IQ|saida_parcial~34 (
// Equation(s):
// \IQ|saida_parcial~34_combout  = (\IQ|saida_parcial~33_combout  & ((\IQ|vetor_queue[3][6]~regout ) # ((!\IQ|index_leitura [0])))) # (!\IQ|saida_parcial~33_combout  & (((\IQ|vetor_queue[1][6]~regout  & \IQ|index_leitura [0]))))

	.dataa(\IQ|saida_parcial~33_combout ),
	.datab(\IQ|vetor_queue[3][6]~regout ),
	.datac(\IQ|vetor_queue[1][6]~regout ),
	.datad(\IQ|index_leitura [0]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~34_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~34 .lut_mask = 16'hD8AA;
defparam \IQ|saida_parcial~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneii_lcell_comb \IQ|saida_parcial~35 (
// Equation(s):
// \IQ|saida_parcial~35_combout  = (\IQ|saida_parcial[0]~0_combout  & (\IQ|saida_parcial[0]~1_combout )) # (!\IQ|saida_parcial[0]~0_combout  & ((\IQ|saida_parcial[0]~1_combout  & (\IQ|vetor_queue[4][6]~regout )) # (!\IQ|saida_parcial[0]~1_combout  & 
// ((\IQ|saida_parcial~34_combout )))))

	.dataa(\IQ|saida_parcial[0]~0_combout ),
	.datab(\IQ|saida_parcial[0]~1_combout ),
	.datac(\IQ|vetor_queue[4][6]~regout ),
	.datad(\IQ|saida_parcial~34_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~35_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~35 .lut_mask = 16'hD9C8;
defparam \IQ|saida_parcial~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y22_N31
cycloneii_lcell_ff \IQ|vetor_queue[4][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[4][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[4][7]~regout ));

// Location: LCFF_X56_Y22_N5
cycloneii_lcell_ff \IQ|vetor_queue[2][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[2][7]~regout ));

// Location: LCFF_X58_Y22_N13
cycloneii_lcell_ff \IQ|vetor_queue[0][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[0][7]~regout ));

// Location: LCCOMB_X61_Y25_N10
cycloneii_lcell_comb \IQ|Add3~0 (
// Equation(s):
// \IQ|Add3~0_combout  = (\IQ|p_CONTROL:contador[0]~regout ) # (\IQ|p_CONTROL:contador[1]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IQ|p_CONTROL:contador[0]~regout ),
	.datad(\IQ|p_CONTROL:contador[1]~regout ),
	.cin(gnd),
	.combout(\IQ|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|Add3~0 .lut_mask = 16'hFFF0;
defparam \IQ|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneii_lcell_comb \IQ|contador~5 (
// Equation(s):
// \IQ|contador~5_combout  = ((\IQ|p_CONTROL:contador[1]~regout  & (\IQ|p_CONTROL:contador[2]~regout  & \IQ|p_CONTROL:contador[3]~regout ))) # (!\IQ|p_CONTROL:contador[0]~regout )

	.dataa(\IQ|p_CONTROL:contador[1]~regout ),
	.datab(\IQ|p_CONTROL:contador[2]~regout ),
	.datac(\IQ|p_CONTROL:contador[0]~regout ),
	.datad(\IQ|p_CONTROL:contador[3]~regout ),
	.cin(gnd),
	.combout(\IQ|contador~5_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|contador~5 .lut_mask = 16'h8F0F;
defparam \IQ|contador~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N11
cycloneii_lcell_ff \ECS|state.boot (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|state.boot~regout ));

// Location: LCCOMB_X62_Y25_N16
cycloneii_lcell_comb \ECS|Selector11~2 (
// Equation(s):
// \ECS|Selector11~2_combout  = ((\ECS|state.fetch~regout  & !\ECS|Selector0~3_combout )) # (!\ECS|state.boot~regout )

	.dataa(\ECS|state.fetch~regout ),
	.datab(\ECS|Selector0~3_combout ),
	.datac(vcc),
	.datad(\ECS|state.boot~regout ),
	.cin(gnd),
	.combout(\ECS|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector11~2 .lut_mask = 16'h22FF;
defparam \ECS|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N31
cycloneii_lcell_ff \ECS|destino[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|destino[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|destino[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|destino [1]));

// Location: LCCOMB_X91_Y32_N12
cycloneii_lcell_comb \ALU|add1|PF~3 (
// Equation(s):
// \ALU|add1|PF~3_combout  = \ALU|add1|Add0~12_combout  $ (\ALU|add1|Add0~30_combout  $ (\ALU|add1|Add0~14_combout  $ (\ALU|add1|Add0~28_combout )))

	.dataa(\ALU|add1|Add0~12_combout ),
	.datab(\ALU|add1|Add0~30_combout ),
	.datac(\ALU|add1|Add0~14_combout ),
	.datad(\ALU|add1|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALU|add1|PF~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|PF~3 .lut_mask = 16'h6996;
defparam \ALU|add1|PF~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N16
cycloneii_lcell_comb \ALU|add1|Equal0~3 (
// Equation(s):
// \ALU|add1|Equal0~3_combout  = (!\ALU|add1|Add0~12_combout  & (!\ALU|add1|Add0~30_combout  & (!\ALU|add1|Add0~14_combout  & !\ALU|add1|Add0~28_combout )))

	.dataa(\ALU|add1|Add0~12_combout ),
	.datab(\ALU|add1|Add0~30_combout ),
	.datac(\ALU|add1|Add0~14_combout ),
	.datad(\ALU|add1|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALU|add1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|Equal0~3 .lut_mask = 16'h0001;
defparam \ALU|add1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneii_lcell_comb \IQ|vetor_queue[4][0]~0 (
// Equation(s):
// \IQ|vetor_queue[4][0]~0_combout  = (!\IQ|index_escrita [1] & (\reset~combout  & !\IQ|w_cheio~regout ))

	.dataa(\IQ|index_escrita [1]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\IQ|w_cheio~regout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[4][0]~0 .lut_mask = 16'h0044;
defparam \IQ|vetor_queue[4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneii_lcell_comb \ECS|Selector4~0 (
// Equation(s):
// \ECS|Selector4~0_combout  = (!\ECS|state.final~regout  & ((\ECS|state.boot~regout ) # (\IQ|w_vazio~regout )))

	.dataa(\ECS|state.final~regout ),
	.datab(vcc),
	.datac(\ECS|state.boot~regout ),
	.datad(\IQ|w_vazio~regout ),
	.cin(gnd),
	.combout(\ECS|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector4~0 .lut_mask = 16'h5550;
defparam \ECS|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N26
cycloneii_lcell_comb \ADB|Mux8~3 (
// Equation(s):
// \ADB|Mux8~3_combout  = (\ADB|Mux8~2_combout ) # ((\ECS|saidaDataBUS [1] & (!\ECS|saidaDataBUS [0] & \ALU|add1|Add0~14_combout )))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ECS|saidaDataBUS [0]),
	.datac(\ALU|add1|Add0~14_combout ),
	.datad(\ADB|Mux8~2_combout ),
	.cin(gnd),
	.combout(\ADB|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux8~3 .lut_mask = 16'hFF20;
defparam \ADB|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[3]));
// synopsys translate_off
defparam \entradaBP[3]~I .input_async_reset = "none";
defparam \entradaBP[3]~I .input_power_up = "low";
defparam \entradaBP[3]~I .input_register_mode = "none";
defparam \entradaBP[3]~I .input_sync_reset = "none";
defparam \entradaBP[3]~I .oe_async_reset = "none";
defparam \entradaBP[3]~I .oe_power_up = "low";
defparam \entradaBP[3]~I .oe_register_mode = "none";
defparam \entradaBP[3]~I .oe_sync_reset = "none";
defparam \entradaBP[3]~I .operation_mode = "input";
defparam \entradaBP[3]~I .output_async_reset = "none";
defparam \entradaBP[3]~I .output_power_up = "low";
defparam \entradaBP[3]~I .output_register_mode = "none";
defparam \entradaBP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[6]));
// synopsys translate_off
defparam \entradaBP[6]~I .input_async_reset = "none";
defparam \entradaBP[6]~I .input_power_up = "low";
defparam \entradaBP[6]~I .input_register_mode = "none";
defparam \entradaBP[6]~I .input_sync_reset = "none";
defparam \entradaBP[6]~I .oe_async_reset = "none";
defparam \entradaBP[6]~I .oe_power_up = "low";
defparam \entradaBP[6]~I .oe_register_mode = "none";
defparam \entradaBP[6]~I .oe_sync_reset = "none";
defparam \entradaBP[6]~I .operation_mode = "input";
defparam \entradaBP[6]~I .output_async_reset = "none";
defparam \entradaBP[6]~I .output_power_up = "low";
defparam \entradaBP[6]~I .output_register_mode = "none";
defparam \entradaBP[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[10]));
// synopsys translate_off
defparam \entradaBP[10]~I .input_async_reset = "none";
defparam \entradaBP[10]~I .input_power_up = "low";
defparam \entradaBP[10]~I .input_register_mode = "none";
defparam \entradaBP[10]~I .input_sync_reset = "none";
defparam \entradaBP[10]~I .oe_async_reset = "none";
defparam \entradaBP[10]~I .oe_power_up = "low";
defparam \entradaBP[10]~I .oe_register_mode = "none";
defparam \entradaBP[10]~I .oe_sync_reset = "none";
defparam \entradaBP[10]~I .operation_mode = "input";
defparam \entradaBP[10]~I .output_async_reset = "none";
defparam \entradaBP[10]~I .output_power_up = "low";
defparam \entradaBP[10]~I .output_register_mode = "none";
defparam \entradaBP[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[13]));
// synopsys translate_off
defparam \entradaBP[13]~I .input_async_reset = "none";
defparam \entradaBP[13]~I .input_power_up = "low";
defparam \entradaBP[13]~I .input_register_mode = "none";
defparam \entradaBP[13]~I .input_sync_reset = "none";
defparam \entradaBP[13]~I .oe_async_reset = "none";
defparam \entradaBP[13]~I .oe_power_up = "low";
defparam \entradaBP[13]~I .oe_register_mode = "none";
defparam \entradaBP[13]~I .oe_sync_reset = "none";
defparam \entradaBP[13]~I .operation_mode = "input";
defparam \entradaBP[13]~I .output_async_reset = "none";
defparam \entradaBP[13]~I .output_power_up = "low";
defparam \entradaBP[13]~I .output_register_mode = "none";
defparam \entradaBP[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[4]));
// synopsys translate_off
defparam \entradaDI[4]~I .input_async_reset = "none";
defparam \entradaDI[4]~I .input_power_up = "low";
defparam \entradaDI[4]~I .input_register_mode = "none";
defparam \entradaDI[4]~I .input_sync_reset = "none";
defparam \entradaDI[4]~I .oe_async_reset = "none";
defparam \entradaDI[4]~I .oe_power_up = "low";
defparam \entradaDI[4]~I .oe_register_mode = "none";
defparam \entradaDI[4]~I .oe_sync_reset = "none";
defparam \entradaDI[4]~I .operation_mode = "input";
defparam \entradaDI[4]~I .output_async_reset = "none";
defparam \entradaDI[4]~I .output_power_up = "low";
defparam \entradaDI[4]~I .output_register_mode = "none";
defparam \entradaDI[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[10]));
// synopsys translate_off
defparam \entradaDI[10]~I .input_async_reset = "none";
defparam \entradaDI[10]~I .input_power_up = "low";
defparam \entradaDI[10]~I .input_register_mode = "none";
defparam \entradaDI[10]~I .input_sync_reset = "none";
defparam \entradaDI[10]~I .oe_async_reset = "none";
defparam \entradaDI[10]~I .oe_power_up = "low";
defparam \entradaDI[10]~I .oe_register_mode = "none";
defparam \entradaDI[10]~I .oe_sync_reset = "none";
defparam \entradaDI[10]~I .operation_mode = "input";
defparam \entradaDI[10]~I .output_async_reset = "none";
defparam \entradaDI[10]~I .output_power_up = "low";
defparam \entradaDI[10]~I .output_register_mode = "none";
defparam \entradaDI[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[15]));
// synopsys translate_off
defparam \entradaDI[15]~I .input_async_reset = "none";
defparam \entradaDI[15]~I .input_power_up = "low";
defparam \entradaDI[15]~I .input_register_mode = "none";
defparam \entradaDI[15]~I .input_sync_reset = "none";
defparam \entradaDI[15]~I .oe_async_reset = "none";
defparam \entradaDI[15]~I .oe_power_up = "low";
defparam \entradaDI[15]~I .oe_register_mode = "none";
defparam \entradaDI[15]~I .oe_sync_reset = "none";
defparam \entradaDI[15]~I .operation_mode = "input";
defparam \entradaDI[15]~I .output_async_reset = "none";
defparam \entradaDI[15]~I .output_power_up = "low";
defparam \entradaDI[15]~I .output_register_mode = "none";
defparam \entradaDI[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[5]));
// synopsys translate_off
defparam \entradaSI[5]~I .input_async_reset = "none";
defparam \entradaSI[5]~I .input_power_up = "low";
defparam \entradaSI[5]~I .input_register_mode = "none";
defparam \entradaSI[5]~I .input_sync_reset = "none";
defparam \entradaSI[5]~I .oe_async_reset = "none";
defparam \entradaSI[5]~I .oe_power_up = "low";
defparam \entradaSI[5]~I .oe_register_mode = "none";
defparam \entradaSI[5]~I .oe_sync_reset = "none";
defparam \entradaSI[5]~I .operation_mode = "input";
defparam \entradaSI[5]~I .output_async_reset = "none";
defparam \entradaSI[5]~I .output_power_up = "low";
defparam \entradaSI[5]~I .output_register_mode = "none";
defparam \entradaSI[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y31_N10
cycloneii_lcell_comb \RT|RegR2|q[0]~feeder (
// Equation(s):
// \RT|RegR2|q[0]~feeder_combout  = \RG|SP|q[8]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[8]~8_combout ),
	.cin(gnd),
	.combout(\RT|RegR2|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RT|RegR2|q[0]~feeder .lut_mask = 16'hFF00;
defparam \RT|RegR2|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneii_lcell_comb \ECS|destino[1]~feeder (
// Equation(s):
// \ECS|destino[1]~feeder_combout  = \IQ|saida_parcial [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IQ|saida_parcial [5]),
	.cin(gnd),
	.combout(\ECS|destino[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|destino[1]~feeder .lut_mask = 16'hFF00;
defparam \ECS|destino[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneii_lcell_comb \IQ|vetor_queue[2][2]~feeder (
// Equation(s):
// \IQ|vetor_queue[2][2]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[2][2]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneii_lcell_comb \IQ|vetor_queue[2][3]~feeder (
// Equation(s):
// \IQ|vetor_queue[2][3]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[2][3]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneii_lcell_comb \IQ|vetor_queue[2][4]~feeder (
// Equation(s):
// \IQ|vetor_queue[2][4]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[2][4]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneii_lcell_comb \IQ|vetor_queue[4][5]~feeder (
// Equation(s):
// \IQ|vetor_queue[4][5]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[4][5]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneii_lcell_comb \IQ|vetor_queue[2][5]~feeder (
// Equation(s):
// \IQ|vetor_queue[2][5]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[2][5]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneii_lcell_comb \IQ|vetor_queue[3][6]~feeder (
// Equation(s):
// \IQ|vetor_queue[3][6]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[3][6]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N30
cycloneii_lcell_comb \IQ|vetor_queue[4][7]~feeder (
// Equation(s):
// \IQ|vetor_queue[4][7]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[4][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[4][7]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[4][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N4
cycloneii_lcell_comb \IQ|vetor_queue[2][7]~feeder (
// Equation(s):
// \IQ|vetor_queue[2][7]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[2][7]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
cycloneii_lcell_comb \RB|RegIP|q[0]~16 (
// Equation(s):
// \RB|RegIP|q[0]~16_combout  = \RB|RegIP|q [0] $ (VCC)
// \RB|RegIP|q[0]~17  = CARRY(\RB|RegIP|q [0])

	.dataa(vcc),
	.datab(\RB|RegIP|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\RB|RegIP|q[0]~16_combout ),
	.cout(\RB|RegIP|q[0]~17 ));
// synopsys translate_off
defparam \RB|RegIP|q[0]~16 .lut_mask = 16'h33CC;
defparam \RB|RegIP|q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[0]));
// synopsys translate_off
defparam \entradaIP[0]~I .input_async_reset = "none";
defparam \entradaIP[0]~I .input_power_up = "low";
defparam \entradaIP[0]~I .input_register_mode = "none";
defparam \entradaIP[0]~I .input_sync_reset = "none";
defparam \entradaIP[0]~I .oe_async_reset = "none";
defparam \entradaIP[0]~I .oe_power_up = "low";
defparam \entradaIP[0]~I .oe_register_mode = "none";
defparam \entradaIP[0]~I .oe_sync_reset = "none";
defparam \entradaIP[0]~I .operation_mode = "input";
defparam \entradaIP[0]~I .output_async_reset = "none";
defparam \entradaIP[0]~I .output_power_up = "low";
defparam \entradaIP[0]~I .output_register_mode = "none";
defparam \entradaIP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X61_Y25_N3
cycloneii_lcell_ff \IQ|p_CONTROL:contador[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|contador~8_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|p_CONTROL:contador[3]~regout ));

// Location: LCFF_X61_Y25_N7
cycloneii_lcell_ff \IQ|p_CONTROL:contador[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|contador~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|p_CONTROL:contador[1]~regout ));

// Location: LCCOMB_X61_Y25_N18
cycloneii_lcell_comb \IQ|p_CONTROL~2 (
// Equation(s):
// \IQ|p_CONTROL~2_combout  = (\IQ|w_vazio~regout  & (\IQ|w_cheio~regout  & \ECS|LeituraQueue~regout ))

	.dataa(vcc),
	.datab(\IQ|w_vazio~regout ),
	.datac(\IQ|w_cheio~regout ),
	.datad(\ECS|LeituraQueue~regout ),
	.cin(gnd),
	.combout(\IQ|p_CONTROL~2_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|p_CONTROL~2 .lut_mask = 16'hC000;
defparam \IQ|p_CONTROL~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneii_lcell_comb \IQ|contador~4 (
// Equation(s):
// \IQ|contador~4_combout  = \IQ|p_CONTROL:contador[1]~regout  $ (((\IQ|p_CONTROL:contador[0]~regout  & (!\IQ|p_CONTROL~1_combout )) # (!\IQ|p_CONTROL:contador[0]~regout  & (\IQ|p_CONTROL~1_combout  & \IQ|p_CONTROL~2_combout ))))

	.dataa(\IQ|p_CONTROL:contador[0]~regout ),
	.datab(\IQ|p_CONTROL~1_combout ),
	.datac(\IQ|p_CONTROL:contador[1]~regout ),
	.datad(\IQ|p_CONTROL~2_combout ),
	.cin(gnd),
	.combout(\IQ|contador~4_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|contador~4 .lut_mask = 16'h96D2;
defparam \IQ|contador~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N13
cycloneii_lcell_ff \IQ|p_CONTROL:contador[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|contador~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|p_CONTROL:contador[0]~regout ));

// Location: LCCOMB_X61_Y25_N12
cycloneii_lcell_comb \IQ|contador~6 (
// Equation(s):
// \IQ|contador~6_combout  = (\IQ|p_CONTROL~1_combout  & ((\IQ|p_CONTROL:contador[0]~regout  $ (\IQ|p_CONTROL~2_combout )))) # (!\IQ|p_CONTROL~1_combout  & (\IQ|contador~5_combout ))

	.dataa(\IQ|contador~5_combout ),
	.datab(\IQ|p_CONTROL~1_combout ),
	.datac(\IQ|p_CONTROL:contador[0]~regout ),
	.datad(\IQ|p_CONTROL~2_combout ),
	.cin(gnd),
	.combout(\IQ|contador~6_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|contador~6 .lut_mask = 16'h2EE2;
defparam \IQ|contador~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneii_lcell_comb \IQ|Equal4~0 (
// Equation(s):
// \IQ|Equal4~0_combout  = (\IQ|contador~3_combout ) # ((\IQ|contador~8_combout ) # ((\IQ|contador~4_combout ) # (\IQ|contador~6_combout )))

	.dataa(\IQ|contador~3_combout ),
	.datab(\IQ|contador~8_combout ),
	.datac(\IQ|contador~4_combout ),
	.datad(\IQ|contador~6_combout ),
	.cin(gnd),
	.combout(\IQ|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|Equal4~0 .lut_mask = 16'hFFFE;
defparam \IQ|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N17
cycloneii_lcell_ff \IQ|w_vazio (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|Equal4~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|w_vazio~regout ));

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[10]));
// synopsys translate_off
defparam \entradaCS[10]~I .input_async_reset = "none";
defparam \entradaCS[10]~I .input_power_up = "low";
defparam \entradaCS[10]~I .input_register_mode = "none";
defparam \entradaCS[10]~I .input_sync_reset = "none";
defparam \entradaCS[10]~I .oe_async_reset = "none";
defparam \entradaCS[10]~I .oe_power_up = "low";
defparam \entradaCS[10]~I .oe_register_mode = "none";
defparam \entradaCS[10]~I .oe_sync_reset = "none";
defparam \entradaCS[10]~I .operation_mode = "input";
defparam \entradaCS[10]~I .output_async_reset = "none";
defparam \entradaCS[10]~I .output_power_up = "low";
defparam \entradaCS[10]~I .output_register_mode = "none";
defparam \entradaCS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wDEBUG~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wDEBUG~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wDEBUG));
// synopsys translate_off
defparam \wDEBUG~I .input_async_reset = "none";
defparam \wDEBUG~I .input_power_up = "low";
defparam \wDEBUG~I .input_register_mode = "none";
defparam \wDEBUG~I .input_sync_reset = "none";
defparam \wDEBUG~I .oe_async_reset = "none";
defparam \wDEBUG~I .oe_power_up = "low";
defparam \wDEBUG~I .oe_register_mode = "none";
defparam \wDEBUG~I .oe_sync_reset = "none";
defparam \wDEBUG~I .operation_mode = "input";
defparam \wDEBUG~I .output_async_reset = "none";
defparam \wDEBUG~I .output_power_up = "low";
defparam \wDEBUG~I .output_register_mode = "none";
defparam \wDEBUG~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N23
cycloneii_lcell_ff \RB|RegCS|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [10]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [10]));

// Location: LCCOMB_X49_Y24_N24
cycloneii_lcell_comb \RB|RegIP|q[12]~40 (
// Equation(s):
// \RB|RegIP|q[12]~40_combout  = (\RB|RegIP|q [12] & (\RB|RegIP|q[11]~39  $ (GND))) # (!\RB|RegIP|q [12] & (!\RB|RegIP|q[11]~39  & VCC))
// \RB|RegIP|q[12]~41  = CARRY((\RB|RegIP|q [12] & !\RB|RegIP|q[11]~39 ))

	.dataa(\RB|RegIP|q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[11]~39 ),
	.combout(\RB|RegIP|q[12]~40_combout ),
	.cout(\RB|RegIP|q[12]~41 ));
// synopsys translate_off
defparam \RB|RegIP|q[12]~40 .lut_mask = 16'hA50A;
defparam \RB|RegIP|q[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[12]));
// synopsys translate_off
defparam \entradaIP[12]~I .input_async_reset = "none";
defparam \entradaIP[12]~I .input_power_up = "low";
defparam \entradaIP[12]~I .input_register_mode = "none";
defparam \entradaIP[12]~I .input_sync_reset = "none";
defparam \entradaIP[12]~I .oe_async_reset = "none";
defparam \entradaIP[12]~I .oe_power_up = "low";
defparam \entradaIP[12]~I .oe_register_mode = "none";
defparam \entradaIP[12]~I .oe_sync_reset = "none";
defparam \entradaIP[12]~I .operation_mode = "input";
defparam \entradaIP[12]~I .output_async_reset = "none";
defparam \entradaIP[12]~I .output_power_up = "low";
defparam \entradaIP[12]~I .output_register_mode = "none";
defparam \entradaIP[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N14
cycloneii_lcell_comb \RB|WipOrWAll (
// Equation(s):
// \RB|WipOrWAll~combout  = (\wDEBUG~combout ) # (!\IQ|w_cheio~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\wDEBUG~combout ),
	.datad(\IQ|w_cheio~regout ),
	.cin(gnd),
	.combout(\RB|WipOrWAll~combout ),
	.cout());
// synopsys translate_off
defparam \RB|WipOrWAll .lut_mask = 16'hF0FF;
defparam \RB|WipOrWAll .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N25
cycloneii_lcell_ff \RB|RegIP|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[12]~40_combout ),
	.sdata(\entradaIP~combout [12]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [12]));

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[6]));
// synopsys translate_off
defparam \entradaCS[6]~I .input_async_reset = "none";
defparam \entradaCS[6]~I .input_power_up = "low";
defparam \entradaCS[6]~I .input_register_mode = "none";
defparam \entradaCS[6]~I .input_sync_reset = "none";
defparam \entradaCS[6]~I .oe_async_reset = "none";
defparam \entradaCS[6]~I .oe_power_up = "low";
defparam \entradaCS[6]~I .oe_register_mode = "none";
defparam \entradaCS[6]~I .oe_sync_reset = "none";
defparam \entradaCS[6]~I .operation_mode = "input";
defparam \entradaCS[6]~I .output_async_reset = "none";
defparam \entradaCS[6]~I .output_power_up = "low";
defparam \entradaCS[6]~I .output_register_mode = "none";
defparam \entradaCS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N29
cycloneii_lcell_ff \RB|RegCS|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [6]));

// Location: LCCOMB_X49_Y24_N16
cycloneii_lcell_comb \RB|RegIP|q[8]~32 (
// Equation(s):
// \RB|RegIP|q[8]~32_combout  = (\RB|RegIP|q [8] & (\RB|RegIP|q[7]~31  $ (GND))) # (!\RB|RegIP|q [8] & (!\RB|RegIP|q[7]~31  & VCC))
// \RB|RegIP|q[8]~33  = CARRY((\RB|RegIP|q [8] & !\RB|RegIP|q[7]~31 ))

	.dataa(\RB|RegIP|q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[7]~31 ),
	.combout(\RB|RegIP|q[8]~32_combout ),
	.cout(\RB|RegIP|q[8]~33 ));
// synopsys translate_off
defparam \RB|RegIP|q[8]~32 .lut_mask = 16'hA50A;
defparam \RB|RegIP|q[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[8]));
// synopsys translate_off
defparam \entradaIP[8]~I .input_async_reset = "none";
defparam \entradaIP[8]~I .input_power_up = "low";
defparam \entradaIP[8]~I .input_register_mode = "none";
defparam \entradaIP[8]~I .input_sync_reset = "none";
defparam \entradaIP[8]~I .oe_async_reset = "none";
defparam \entradaIP[8]~I .oe_power_up = "low";
defparam \entradaIP[8]~I .oe_register_mode = "none";
defparam \entradaIP[8]~I .oe_sync_reset = "none";
defparam \entradaIP[8]~I .operation_mode = "input";
defparam \entradaIP[8]~I .output_async_reset = "none";
defparam \entradaIP[8]~I .output_power_up = "low";
defparam \entradaIP[8]~I .output_register_mode = "none";
defparam \entradaIP[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N17
cycloneii_lcell_ff \RB|RegIP|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[8]~32_combout ),
	.sdata(\entradaIP~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [8]));

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[3]));
// synopsys translate_off
defparam \entradaCS[3]~I .input_async_reset = "none";
defparam \entradaCS[3]~I .input_power_up = "low";
defparam \entradaCS[3]~I .input_register_mode = "none";
defparam \entradaCS[3]~I .input_sync_reset = "none";
defparam \entradaCS[3]~I .oe_async_reset = "none";
defparam \entradaCS[3]~I .oe_power_up = "low";
defparam \entradaCS[3]~I .oe_register_mode = "none";
defparam \entradaCS[3]~I .oe_sync_reset = "none";
defparam \entradaCS[3]~I .operation_mode = "input";
defparam \entradaCS[3]~I .output_async_reset = "none";
defparam \entradaCS[3]~I .output_power_up = "low";
defparam \entradaCS[3]~I .output_register_mode = "none";
defparam \entradaCS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N9
cycloneii_lcell_ff \RB|RegCS|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [3]));

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[2]));
// synopsys translate_off
defparam \entradaCS[2]~I .input_async_reset = "none";
defparam \entradaCS[2]~I .input_power_up = "low";
defparam \entradaCS[2]~I .input_register_mode = "none";
defparam \entradaCS[2]~I .input_sync_reset = "none";
defparam \entradaCS[2]~I .oe_async_reset = "none";
defparam \entradaCS[2]~I .oe_power_up = "low";
defparam \entradaCS[2]~I .oe_register_mode = "none";
defparam \entradaCS[2]~I .oe_sync_reset = "none";
defparam \entradaCS[2]~I .operation_mode = "input";
defparam \entradaCS[2]~I .output_async_reset = "none";
defparam \entradaCS[2]~I .output_power_up = "low";
defparam \entradaCS[2]~I .output_register_mode = "none";
defparam \entradaCS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N7
cycloneii_lcell_ff \RB|RegCS|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [2]));

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[1]));
// synopsys translate_off
defparam \entradaCS[1]~I .input_async_reset = "none";
defparam \entradaCS[1]~I .input_power_up = "low";
defparam \entradaCS[1]~I .input_register_mode = "none";
defparam \entradaCS[1]~I .input_sync_reset = "none";
defparam \entradaCS[1]~I .oe_async_reset = "none";
defparam \entradaCS[1]~I .oe_power_up = "low";
defparam \entradaCS[1]~I .oe_register_mode = "none";
defparam \entradaCS[1]~I .oe_sync_reset = "none";
defparam \entradaCS[1]~I .operation_mode = "input";
defparam \entradaCS[1]~I .output_async_reset = "none";
defparam \entradaCS[1]~I .output_power_up = "low";
defparam \entradaCS[1]~I .output_register_mode = "none";
defparam \entradaCS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N5
cycloneii_lcell_ff \RB|RegCS|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [1]));

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[0]));
// synopsys translate_off
defparam \entradaCS[0]~I .input_async_reset = "none";
defparam \entradaCS[0]~I .input_power_up = "low";
defparam \entradaCS[0]~I .input_register_mode = "none";
defparam \entradaCS[0]~I .input_sync_reset = "none";
defparam \entradaCS[0]~I .oe_async_reset = "none";
defparam \entradaCS[0]~I .oe_power_up = "low";
defparam \entradaCS[0]~I .oe_register_mode = "none";
defparam \entradaCS[0]~I .oe_sync_reset = "none";
defparam \entradaCS[0]~I .operation_mode = "input";
defparam \entradaCS[0]~I .output_async_reset = "none";
defparam \entradaCS[0]~I .output_power_up = "low";
defparam \entradaCS[0]~I .output_register_mode = "none";
defparam \entradaCS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N3
cycloneii_lcell_ff \RB|RegCS|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [0]));

// Location: LCCOMB_X50_Y24_N2
cycloneii_lcell_comb \AB|Add0~0 (
// Equation(s):
// \AB|Add0~0_combout  = (\RB|RegIP|q [4] & (\RB|RegCS|q [0] $ (VCC))) # (!\RB|RegIP|q [4] & (\RB|RegCS|q [0] & VCC))
// \AB|Add0~1  = CARRY((\RB|RegIP|q [4] & \RB|RegCS|q [0]))

	.dataa(\RB|RegIP|q [4]),
	.datab(\RB|RegCS|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\AB|Add0~0_combout ),
	.cout(\AB|Add0~1 ));
// synopsys translate_off
defparam \AB|Add0~0 .lut_mask = 16'h6688;
defparam \AB|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneii_lcell_comb \AB|Add0~2 (
// Equation(s):
// \AB|Add0~2_combout  = (\RB|RegIP|q [5] & ((\RB|RegCS|q [1] & (\AB|Add0~1  & VCC)) # (!\RB|RegCS|q [1] & (!\AB|Add0~1 )))) # (!\RB|RegIP|q [5] & ((\RB|RegCS|q [1] & (!\AB|Add0~1 )) # (!\RB|RegCS|q [1] & ((\AB|Add0~1 ) # (GND)))))
// \AB|Add0~3  = CARRY((\RB|RegIP|q [5] & (!\RB|RegCS|q [1] & !\AB|Add0~1 )) # (!\RB|RegIP|q [5] & ((!\AB|Add0~1 ) # (!\RB|RegCS|q [1]))))

	.dataa(\RB|RegIP|q [5]),
	.datab(\RB|RegCS|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~1 ),
	.combout(\AB|Add0~2_combout ),
	.cout(\AB|Add0~3 ));
// synopsys translate_off
defparam \AB|Add0~2 .lut_mask = 16'h9617;
defparam \AB|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
cycloneii_lcell_comb \AB|Add0~4 (
// Equation(s):
// \AB|Add0~4_combout  = ((\RB|RegIP|q [6] $ (\RB|RegCS|q [2] $ (!\AB|Add0~3 )))) # (GND)
// \AB|Add0~5  = CARRY((\RB|RegIP|q [6] & ((\RB|RegCS|q [2]) # (!\AB|Add0~3 ))) # (!\RB|RegIP|q [6] & (\RB|RegCS|q [2] & !\AB|Add0~3 )))

	.dataa(\RB|RegIP|q [6]),
	.datab(\RB|RegCS|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~3 ),
	.combout(\AB|Add0~4_combout ),
	.cout(\AB|Add0~5 ));
// synopsys translate_off
defparam \AB|Add0~4 .lut_mask = 16'h698E;
defparam \AB|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneii_lcell_comb \AB|Add0~6 (
// Equation(s):
// \AB|Add0~6_combout  = (\RB|RegIP|q [7] & ((\RB|RegCS|q [3] & (\AB|Add0~5  & VCC)) # (!\RB|RegCS|q [3] & (!\AB|Add0~5 )))) # (!\RB|RegIP|q [7] & ((\RB|RegCS|q [3] & (!\AB|Add0~5 )) # (!\RB|RegCS|q [3] & ((\AB|Add0~5 ) # (GND)))))
// \AB|Add0~7  = CARRY((\RB|RegIP|q [7] & (!\RB|RegCS|q [3] & !\AB|Add0~5 )) # (!\RB|RegIP|q [7] & ((!\AB|Add0~5 ) # (!\RB|RegCS|q [3]))))

	.dataa(\RB|RegIP|q [7]),
	.datab(\RB|RegCS|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~5 ),
	.combout(\AB|Add0~6_combout ),
	.cout(\AB|Add0~7 ));
// synopsys translate_off
defparam \AB|Add0~6 .lut_mask = 16'h9617;
defparam \AB|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneii_lcell_comb \AB|Add0~8 (
// Equation(s):
// \AB|Add0~8_combout  = ((\RB|RegCS|q [4] $ (\RB|RegIP|q [8] $ (!\AB|Add0~7 )))) # (GND)
// \AB|Add0~9  = CARRY((\RB|RegCS|q [4] & ((\RB|RegIP|q [8]) # (!\AB|Add0~7 ))) # (!\RB|RegCS|q [4] & (\RB|RegIP|q [8] & !\AB|Add0~7 )))

	.dataa(\RB|RegCS|q [4]),
	.datab(\RB|RegIP|q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~7 ),
	.combout(\AB|Add0~8_combout ),
	.cout(\AB|Add0~9 ));
// synopsys translate_off
defparam \AB|Add0~8 .lut_mask = 16'h698E;
defparam \AB|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneii_lcell_comb \AB|Add0~10 (
// Equation(s):
// \AB|Add0~10_combout  = (\RB|RegCS|q [5] & ((\RB|RegIP|q [9] & (\AB|Add0~9  & VCC)) # (!\RB|RegIP|q [9] & (!\AB|Add0~9 )))) # (!\RB|RegCS|q [5] & ((\RB|RegIP|q [9] & (!\AB|Add0~9 )) # (!\RB|RegIP|q [9] & ((\AB|Add0~9 ) # (GND)))))
// \AB|Add0~11  = CARRY((\RB|RegCS|q [5] & (!\RB|RegIP|q [9] & !\AB|Add0~9 )) # (!\RB|RegCS|q [5] & ((!\AB|Add0~9 ) # (!\RB|RegIP|q [9]))))

	.dataa(\RB|RegCS|q [5]),
	.datab(\RB|RegIP|q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~9 ),
	.combout(\AB|Add0~10_combout ),
	.cout(\AB|Add0~11 ));
// synopsys translate_off
defparam \AB|Add0~10 .lut_mask = 16'h9617;
defparam \AB|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
cycloneii_lcell_comb \AB|Add0~12 (
// Equation(s):
// \AB|Add0~12_combout  = ((\RB|RegIP|q [10] $ (\RB|RegCS|q [6] $ (!\AB|Add0~11 )))) # (GND)
// \AB|Add0~13  = CARRY((\RB|RegIP|q [10] & ((\RB|RegCS|q [6]) # (!\AB|Add0~11 ))) # (!\RB|RegIP|q [10] & (\RB|RegCS|q [6] & !\AB|Add0~11 )))

	.dataa(\RB|RegIP|q [10]),
	.datab(\RB|RegCS|q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~11 ),
	.combout(\AB|Add0~12_combout ),
	.cout(\AB|Add0~13 ));
// synopsys translate_off
defparam \AB|Add0~12 .lut_mask = 16'h698E;
defparam \AB|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneii_lcell_comb \AB|Add0~14 (
// Equation(s):
// \AB|Add0~14_combout  = (\RB|RegCS|q [7] & ((\RB|RegIP|q [11] & (\AB|Add0~13  & VCC)) # (!\RB|RegIP|q [11] & (!\AB|Add0~13 )))) # (!\RB|RegCS|q [7] & ((\RB|RegIP|q [11] & (!\AB|Add0~13 )) # (!\RB|RegIP|q [11] & ((\AB|Add0~13 ) # (GND)))))
// \AB|Add0~15  = CARRY((\RB|RegCS|q [7] & (!\RB|RegIP|q [11] & !\AB|Add0~13 )) # (!\RB|RegCS|q [7] & ((!\AB|Add0~13 ) # (!\RB|RegIP|q [11]))))

	.dataa(\RB|RegCS|q [7]),
	.datab(\RB|RegIP|q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~13 ),
	.combout(\AB|Add0~14_combout ),
	.cout(\AB|Add0~15 ));
// synopsys translate_off
defparam \AB|Add0~14 .lut_mask = 16'h9617;
defparam \AB|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneii_lcell_comb \AB|Add0~16 (
// Equation(s):
// \AB|Add0~16_combout  = ((\RB|RegCS|q [8] $ (\RB|RegIP|q [12] $ (!\AB|Add0~15 )))) # (GND)
// \AB|Add0~17  = CARRY((\RB|RegCS|q [8] & ((\RB|RegIP|q [12]) # (!\AB|Add0~15 ))) # (!\RB|RegCS|q [8] & (\RB|RegIP|q [12] & !\AB|Add0~15 )))

	.dataa(\RB|RegCS|q [8]),
	.datab(\RB|RegIP|q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~15 ),
	.combout(\AB|Add0~16_combout ),
	.cout(\AB|Add0~17 ));
// synopsys translate_off
defparam \AB|Add0~16 .lut_mask = 16'h698E;
defparam \AB|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneii_lcell_comb \AB|Add0~18 (
// Equation(s):
// \AB|Add0~18_combout  = (\RB|RegCS|q [9] & ((\RB|RegIP|q [13] & (\AB|Add0~17  & VCC)) # (!\RB|RegIP|q [13] & (!\AB|Add0~17 )))) # (!\RB|RegCS|q [9] & ((\RB|RegIP|q [13] & (!\AB|Add0~17 )) # (!\RB|RegIP|q [13] & ((\AB|Add0~17 ) # (GND)))))
// \AB|Add0~19  = CARRY((\RB|RegCS|q [9] & (!\RB|RegIP|q [13] & !\AB|Add0~17 )) # (!\RB|RegCS|q [9] & ((!\AB|Add0~17 ) # (!\RB|RegIP|q [13]))))

	.dataa(\RB|RegCS|q [9]),
	.datab(\RB|RegIP|q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~17 ),
	.combout(\AB|Add0~18_combout ),
	.cout(\AB|Add0~19 ));
// synopsys translate_off
defparam \AB|Add0~18 .lut_mask = 16'h9617;
defparam \AB|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneii_lcell_comb \AB|Add0~20 (
// Equation(s):
// \AB|Add0~20_combout  = ((\RB|RegIP|q [14] $ (\RB|RegCS|q [10] $ (!\AB|Add0~19 )))) # (GND)
// \AB|Add0~21  = CARRY((\RB|RegIP|q [14] & ((\RB|RegCS|q [10]) # (!\AB|Add0~19 ))) # (!\RB|RegIP|q [14] & (\RB|RegCS|q [10] & !\AB|Add0~19 )))

	.dataa(\RB|RegIP|q [14]),
	.datab(\RB|RegCS|q [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\AB|Add0~19 ),
	.combout(\AB|Add0~20_combout ),
	.cout(\AB|Add0~21 ));
// synopsys translate_off
defparam \AB|Add0~20 .lut_mask = 16'h698E;
defparam \AB|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y24_N9
cycloneii_lcell_ff \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\AB|Add0~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a [2]));

// Location: LCFF_X59_Y24_N25
cycloneii_lcell_ff \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]));

// Location: LCCOMB_X51_Y24_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \AB|Add0~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AB|Add0~18_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N15
cycloneii_lcell_ff \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a [1]));

// Location: LCCOMB_X59_Y22_N8
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y22_N9
cycloneii_lcell_ff \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]));

// Location: LCCOMB_X51_Y24_N26
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout  = (!\AB|Add0~18_combout  & (\AB|Add0~22_combout  & (!\AB|Add0~20_combout  & \AB|Add0~16_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~22_combout ),
	.datac(\AB|Add0~20_combout ),
	.datad(\AB|Add0~16_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0 .lut_mask = 16'h0400;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
cycloneii_lcell_comb \RB|RegIP|q[3]~22 (
// Equation(s):
// \RB|RegIP|q[3]~22_combout  = (\RB|RegIP|q [3] & (!\RB|RegIP|q[2]~21 )) # (!\RB|RegIP|q [3] & ((\RB|RegIP|q[2]~21 ) # (GND)))
// \RB|RegIP|q[3]~23  = CARRY((!\RB|RegIP|q[2]~21 ) # (!\RB|RegIP|q [3]))

	.dataa(\RB|RegIP|q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[2]~21 ),
	.combout(\RB|RegIP|q[3]~22_combout ),
	.cout(\RB|RegIP|q[3]~23 ));
// synopsys translate_off
defparam \RB|RegIP|q[3]~22 .lut_mask = 16'h5A5F;
defparam \RB|RegIP|q[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[3]));
// synopsys translate_off
defparam \entradaIP[3]~I .input_async_reset = "none";
defparam \entradaIP[3]~I .input_power_up = "low";
defparam \entradaIP[3]~I .input_register_mode = "none";
defparam \entradaIP[3]~I .input_sync_reset = "none";
defparam \entradaIP[3]~I .oe_async_reset = "none";
defparam \entradaIP[3]~I .oe_power_up = "low";
defparam \entradaIP[3]~I .oe_register_mode = "none";
defparam \entradaIP[3]~I .oe_sync_reset = "none";
defparam \entradaIP[3]~I .operation_mode = "input";
defparam \entradaIP[3]~I .output_async_reset = "none";
defparam \entradaIP[3]~I .output_power_up = "low";
defparam \entradaIP[3]~I .output_register_mode = "none";
defparam \entradaIP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N7
cycloneii_lcell_ff \RB|RegIP|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[3]~22_combout ),
	.sdata(\entradaIP~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [3]));

// Location: M4K_X64_Y5
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout  = (!\AB|Add0~18_combout  & (!\AB|Add0~20_combout  & (!\AB|Add0~16_combout  & \AB|Add0~22_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~20_combout ),
	.datac(\AB|Add0~16_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0 .lut_mask = 16'h0100;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y41
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~25 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~25_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~25 .lut_mask = 16'h3120;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~24_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~25_combout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~24_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~25_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26 .lut_mask = 16'h3322;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \AB|Add0~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AB|Add0~16_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N31
cycloneii_lcell_ff \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCFF_X57_Y26_N17
cycloneii_lcell_ff \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: LCCOMB_X51_Y24_N18
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout  = (\AB|Add0~18_combout  & (!\AB|Add0~22_combout  & (\AB|Add0~16_combout  & !\AB|Add0~20_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~22_combout ),
	.datac(\AB|Add0~16_combout ),
	.datad(\AB|Add0~20_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0 .lut_mask = 16'h0020;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y7
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout  = (\AB|Add0~18_combout  & (!\AB|Add0~16_combout  & (!\AB|Add0~20_combout  & !\AB|Add0~22_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~16_combout ),
	.datac(\AB|Add0~20_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0 .lut_mask = 16'h0002;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y37
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~14_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hF2C2;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~15_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~14_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~14_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~14_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hF388;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout  = (\AB|Add0~16_combout  & (\AB|Add0~18_combout  & (\AB|Add0~20_combout  & !\AB|Add0~22_combout )))

	.dataa(\AB|Add0~16_combout ),
	.datab(\AB|Add0~18_combout ),
	.datac(\AB|Add0~20_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0 .lut_mask = 16'h0080;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y25
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout  = (!\AB|Add0~18_combout  & (!\AB|Add0~22_combout  & (!\AB|Add0~16_combout  & \AB|Add0~20_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~22_combout ),
	.datac(\AB|Add0~16_combout ),
	.datad(\AB|Add0~20_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0 .lut_mask = 16'h0100;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y17
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~12_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a51~portadataout ) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// !\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hCCB8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~13_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~12_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hF388;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~13_combout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~15_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23 .lut_mask = 16'h3210;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout  = (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout ) # ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29_combout ) # (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30 .lut_mask = 16'hFFC8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneii_lcell_comb \IQ|p_CONTROL~0 (
// Equation(s):
// \IQ|p_CONTROL~0_combout  = (!\IQ|w_cheio~regout  & (!\IQ|w_vazio~regout  & \ECS|LeituraQueue~regout ))

	.dataa(vcc),
	.datab(\IQ|w_cheio~regout ),
	.datac(\IQ|w_vazio~regout ),
	.datad(\ECS|LeituraQueue~regout ),
	.cin(gnd),
	.combout(\IQ|p_CONTROL~0_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|p_CONTROL~0 .lut_mask = 16'h0300;
defparam \IQ|p_CONTROL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneii_lcell_comb \IQ|index_escrita~3 (
// Equation(s):
// \IQ|index_escrita~3_combout  = (!\IQ|p_CONTROL~0_combout  & ((\IQ|index_escrita [0] & (!\IQ|index_escrita [2] & !\IQ|index_escrita [1])) # (!\IQ|index_escrita [0] & ((\IQ|index_escrita [1])))))

	.dataa(\IQ|index_escrita [0]),
	.datab(\IQ|index_escrita [2]),
	.datac(\IQ|index_escrita [1]),
	.datad(\IQ|p_CONTROL~0_combout ),
	.cin(gnd),
	.combout(\IQ|index_escrita~3_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|index_escrita~3 .lut_mask = 16'h0052;
defparam \IQ|index_escrita~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N25
cycloneii_lcell_ff \IQ|index_escrita[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|index_escrita~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\IQ|w_cheio~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|index_escrita [1]));

// Location: LCCOMB_X61_Y25_N14
cycloneii_lcell_comb \IQ|index_escrita~2 (
// Equation(s):
// \IQ|index_escrita~2_combout  = (!\IQ|p_CONTROL~0_combout  & ((\IQ|index_escrita [0] & (\IQ|index_escrita [1] & !\IQ|index_escrita [2])) # (!\IQ|index_escrita [0] & ((\IQ|index_escrita [2])))))

	.dataa(\IQ|index_escrita [0]),
	.datab(\IQ|index_escrita [1]),
	.datac(\IQ|index_escrita [2]),
	.datad(\IQ|p_CONTROL~0_combout ),
	.cin(gnd),
	.combout(\IQ|index_escrita~2_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|index_escrita~2 .lut_mask = 16'h0058;
defparam \IQ|index_escrita~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N15
cycloneii_lcell_ff \IQ|index_escrita[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|index_escrita~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\IQ|w_cheio~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|index_escrita [2]));

// Location: LCCOMB_X61_Y25_N26
cycloneii_lcell_comb \IQ|index_escrita~4 (
// Equation(s):
// \IQ|index_escrita~4_combout  = (!\IQ|index_escrita [0] & ((\IQ|w_cheio~regout ) # ((\IQ|w_vazio~regout ) # (!\ECS|LeituraQueue~regout ))))

	.dataa(\IQ|w_cheio~regout ),
	.datab(\IQ|w_vazio~regout ),
	.datac(\IQ|index_escrita [0]),
	.datad(\ECS|LeituraQueue~regout ),
	.cin(gnd),
	.combout(\IQ|index_escrita~4_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|index_escrita~4 .lut_mask = 16'h0E0F;
defparam \IQ|index_escrita~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N27
cycloneii_lcell_ff \IQ|index_escrita[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|index_escrita~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\IQ|w_cheio~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|index_escrita [0]));

// Location: LCCOMB_X60_Y25_N0
cycloneii_lcell_comb \IQ|vetor_queue[4][0]~1 (
// Equation(s):
// \IQ|vetor_queue[4][0]~1_combout  = (\IQ|vetor_queue[4][0]~0_combout  & (\IQ|index_escrita [2] & !\IQ|index_escrita [0]))

	.dataa(\IQ|vetor_queue[4][0]~0_combout ),
	.datab(\IQ|index_escrita [2]),
	.datac(\IQ|index_escrita [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\IQ|vetor_queue[4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[4][0]~1 .lut_mask = 16'h0808;
defparam \IQ|vetor_queue[4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N21
cycloneii_lcell_ff \IQ|vetor_queue[4][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[4][3]~regout ));

// Location: LCCOMB_X51_Y24_N10
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout  = (!\AB|Add0~18_combout  & (\AB|Add0~20_combout  & (\AB|Add0~16_combout  & \AB|Add0~22_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~20_combout ),
	.datac(\AB|Add0~16_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0 .lut_mask = 16'h4000;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y27
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout  = (\AB|Add0~18_combout  & (\AB|Add0~20_combout  & (\AB|Add0~16_combout  & \AB|Add0~22_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~20_combout ),
	.datac(\AB|Add0~16_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0 .lut_mask = 16'h8000;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y31
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~28 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~28 .lut_mask = 16'hA820;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout  = (\AB|Add0~18_combout  & (!\AB|Add0~16_combout  & (\AB|Add0~20_combout  & \AB|Add0~22_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~16_combout ),
	.datac(\AB|Add0~20_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0 .lut_mask = 16'h2000;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y36
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [3]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~27 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~27_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~27 .lut_mask = 16'h0E02;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~27_combout )))

	.dataa(vcc),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~27_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29 .lut_mask = 16'hCCC0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneii_lcell_comb \IQ|saida_parcial~17 (
// Equation(s):
// \IQ|saida_parcial~17_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29_combout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(vcc),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~26_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~29_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~17_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~17 .lut_mask = 16'hAAA0;
defparam \IQ|saida_parcial~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneii_lcell_comb \IQ|index_leitura~4 (
// Equation(s):
// \IQ|index_leitura~4_combout  = (!\IQ|index_leitura [0] & (((\IQ|w_cheio~regout ) # (\IQ|w_vazio~regout )) # (!\ECS|LeituraQueue~regout )))

	.dataa(\ECS|LeituraQueue~regout ),
	.datab(\IQ|w_cheio~regout ),
	.datac(\IQ|index_leitura [0]),
	.datad(\IQ|w_vazio~regout ),
	.cin(gnd),
	.combout(\IQ|index_leitura~4_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|index_leitura~4 .lut_mask = 16'h0F0D;
defparam \IQ|index_leitura~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneii_lcell_comb \IQ|saida_parcial[0]~43 (
// Equation(s):
// \IQ|saida_parcial[0]~43_combout  = (\ECS|LeituraQueue~regout  & ((\IQ|w_vazio~regout ) # (!\IQ|w_cheio~regout )))

	.dataa(vcc),
	.datab(\IQ|w_cheio~regout ),
	.datac(\IQ|w_vazio~regout ),
	.datad(\ECS|LeituraQueue~regout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial[0]~43 .lut_mask = 16'hF300;
defparam \IQ|saida_parcial[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N21
cycloneii_lcell_ff \IQ|index_leitura[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|index_leitura~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|index_leitura [0]));

// Location: LCCOMB_X59_Y26_N26
cycloneii_lcell_comb \IQ|index_leitura~2 (
// Equation(s):
// \IQ|index_leitura~2_combout  = (!\IQ|p_CONTROL~0_combout  & ((\IQ|index_leitura [0] & (\IQ|index_leitura [1] & !\IQ|index_leitura [2])) # (!\IQ|index_leitura [0] & ((\IQ|index_leitura [2])))))

	.dataa(\IQ|index_leitura [1]),
	.datab(\IQ|index_leitura [0]),
	.datac(\IQ|index_leitura [2]),
	.datad(\IQ|p_CONTROL~0_combout ),
	.cin(gnd),
	.combout(\IQ|index_leitura~2_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|index_leitura~2 .lut_mask = 16'h0038;
defparam \IQ|index_leitura~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N27
cycloneii_lcell_ff \IQ|index_leitura[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|index_leitura~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|index_leitura [2]));

// Location: LCCOMB_X59_Y26_N2
cycloneii_lcell_comb \IQ|saida_parcial[0]~1 (
// Equation(s):
// \IQ|saida_parcial[0]~1_combout  = (\IQ|index_leitura [2] & (((\IQ|w_cheio~regout ) # (\IQ|w_vazio~regout )) # (!\ECS|LeituraQueue~regout )))

	.dataa(\ECS|LeituraQueue~regout ),
	.datab(\IQ|w_cheio~regout ),
	.datac(\IQ|w_vazio~regout ),
	.datad(\IQ|index_leitura [2]),
	.cin(gnd),
	.combout(\IQ|saida_parcial[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial[0]~1 .lut_mask = 16'hFD00;
defparam \IQ|saida_parcial[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneii_lcell_comb \IQ|index_leitura~3 (
// Equation(s):
// \IQ|index_leitura~3_combout  = (!\IQ|p_CONTROL~0_combout  & ((\IQ|index_leitura [0] & (!\IQ|index_leitura [2] & !\IQ|index_leitura [1])) # (!\IQ|index_leitura [0] & ((\IQ|index_leitura [1])))))

	.dataa(\IQ|index_leitura [0]),
	.datab(\IQ|index_leitura [2]),
	.datac(\IQ|index_leitura [1]),
	.datad(\IQ|p_CONTROL~0_combout ),
	.cin(gnd),
	.combout(\IQ|index_leitura~3_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|index_leitura~3 .lut_mask = 16'h0052;
defparam \IQ|index_leitura~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y26_N17
cycloneii_lcell_ff \IQ|index_leitura[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|index_leitura~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|index_leitura [1]));

// Location: LCCOMB_X60_Y25_N30
cycloneii_lcell_comb \IQ|vetor_queue[3][0]~2 (
// Equation(s):
// \IQ|vetor_queue[3][0]~2_combout  = (!\IQ|index_escrita [2] & (\reset~combout  & !\IQ|w_cheio~regout ))

	.dataa(vcc),
	.datab(\IQ|index_escrita [2]),
	.datac(\reset~combout ),
	.datad(\IQ|w_cheio~regout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[3][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[3][0]~2 .lut_mask = 16'h0030;
defparam \IQ|vetor_queue[3][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneii_lcell_comb \IQ|vetor_queue[3][0]~7 (
// Equation(s):
// \IQ|vetor_queue[3][0]~7_combout  = (\IQ|index_escrita [1] & (\IQ|index_escrita [0] & \IQ|vetor_queue[3][0]~2_combout ))

	.dataa(vcc),
	.datab(\IQ|index_escrita [1]),
	.datac(\IQ|index_escrita [0]),
	.datad(\IQ|vetor_queue[3][0]~2_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[3][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[3][0]~7 .lut_mask = 16'hC000;
defparam \IQ|vetor_queue[3][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N21
cycloneii_lcell_ff \IQ|vetor_queue[3][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[3][3]~regout ));

// Location: LCCOMB_X60_Y25_N20
cycloneii_lcell_comb \IQ|vetor_queue[0][3]~feeder (
// Equation(s):
// \IQ|vetor_queue[0][3]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[0][3]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneii_lcell_comb \IQ|vetor_queue[0][0]~5 (
// Equation(s):
// \IQ|vetor_queue[0][0]~5_combout  = (!\IQ|index_escrita [0] & (!\IQ|index_escrita [1] & (!\IQ|index_escrita [2] & !\IQ|w_cheio~regout )))

	.dataa(\IQ|index_escrita [0]),
	.datab(\IQ|index_escrita [1]),
	.datac(\IQ|index_escrita [2]),
	.datad(\IQ|w_cheio~regout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[0][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[0][0]~5 .lut_mask = 16'h0001;
defparam \IQ|vetor_queue[0][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneii_lcell_comb \IQ|vetor_queue[0][0]~6 (
// Equation(s):
// \IQ|vetor_queue[0][0]~6_combout  = (\reset~combout  & ((\IQ|vetor_queue[0][0]~5_combout ) # (\IQ|p_CONTROL~0_combout )))

	.dataa(vcc),
	.datab(\IQ|vetor_queue[0][0]~5_combout ),
	.datac(\reset~combout ),
	.datad(\IQ|p_CONTROL~0_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[0][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[0][0]~6 .lut_mask = 16'hF0C0;
defparam \IQ|vetor_queue[0][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y25_N21
cycloneii_lcell_ff \IQ|vetor_queue[0][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[0][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[0][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[0][3]~regout ));

// Location: LCCOMB_X60_Y25_N2
cycloneii_lcell_comb \IQ|vetor_queue[1][0]~4 (
// Equation(s):
// \IQ|vetor_queue[1][0]~4_combout  = (!\IQ|index_escrita [1] & (\IQ|index_escrita [0] & \IQ|vetor_queue[3][0]~2_combout ))

	.dataa(vcc),
	.datab(\IQ|index_escrita [1]),
	.datac(\IQ|index_escrita [0]),
	.datad(\IQ|vetor_queue[3][0]~2_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[1][0]~4 .lut_mask = 16'h3000;
defparam \IQ|vetor_queue[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N23
cycloneii_lcell_ff \IQ|vetor_queue[1][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[1][3]~regout ));

// Location: LCCOMB_X58_Y25_N22
cycloneii_lcell_comb \IQ|saida_parcial~18 (
// Equation(s):
// \IQ|saida_parcial~18_combout  = (\IQ|index_leitura [0] & (((\IQ|vetor_queue[1][3]~regout  & !\IQ|index_leitura [1])))) # (!\IQ|index_leitura [0] & ((\IQ|vetor_queue[0][3]~regout ) # ((\IQ|index_leitura [1]))))

	.dataa(\IQ|index_leitura [0]),
	.datab(\IQ|vetor_queue[0][3]~regout ),
	.datac(\IQ|vetor_queue[1][3]~regout ),
	.datad(\IQ|index_leitura [1]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~18_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~18 .lut_mask = 16'h55E4;
defparam \IQ|saida_parcial~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneii_lcell_comb \IQ|saida_parcial~19 (
// Equation(s):
// \IQ|saida_parcial~19_combout  = (\IQ|index_leitura [1] & ((\IQ|saida_parcial~18_combout  & (\IQ|vetor_queue[2][3]~regout )) # (!\IQ|saida_parcial~18_combout  & ((\IQ|vetor_queue[3][3]~regout ))))) # (!\IQ|index_leitura [1] & 
// (((\IQ|saida_parcial~18_combout ))))

	.dataa(\IQ|vetor_queue[2][3]~regout ),
	.datab(\IQ|index_leitura [1]),
	.datac(\IQ|vetor_queue[3][3]~regout ),
	.datad(\IQ|saida_parcial~18_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~19_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~19 .lut_mask = 16'hBBC0;
defparam \IQ|saida_parcial~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneii_lcell_comb \IQ|saida_parcial[0]~0 (
// Equation(s):
// \IQ|saida_parcial[0]~0_combout  = (\IQ|p_CONTROL~0_combout ) # ((\IQ|index_leitura [2] & \IQ|index_leitura [0]))

	.dataa(vcc),
	.datab(\IQ|index_leitura [2]),
	.datac(\IQ|index_leitura [0]),
	.datad(\IQ|p_CONTROL~0_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial[0]~0 .lut_mask = 16'hFFC0;
defparam \IQ|saida_parcial[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
cycloneii_lcell_comb \IQ|saida_parcial~20 (
// Equation(s):
// \IQ|saida_parcial~20_combout  = (\IQ|saida_parcial[0]~1_combout  & ((\IQ|saida_parcial[0]~0_combout ))) # (!\IQ|saida_parcial[0]~1_combout  & (\IQ|saida_parcial~19_combout  & !\IQ|saida_parcial[0]~0_combout ))

	.dataa(vcc),
	.datab(\IQ|saida_parcial[0]~1_combout ),
	.datac(\IQ|saida_parcial~19_combout ),
	.datad(\IQ|saida_parcial[0]~0_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~20_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~20 .lut_mask = 16'hCC30;
defparam \IQ|saida_parcial~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneii_lcell_comb \IQ|saida_parcial~21 (
// Equation(s):
// \IQ|saida_parcial~21_combout  = (\IQ|saida_parcial~20_combout ) # ((\IQ|saida_parcial[0]~0_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout ) # (\IQ|saida_parcial~17_combout ))))

	.dataa(\IQ|saida_parcial[0]~0_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~23_combout ),
	.datac(\IQ|saida_parcial~17_combout ),
	.datad(\IQ|saida_parcial~20_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~21_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~21 .lut_mask = 16'hFFA8;
defparam \IQ|saida_parcial~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N18
cycloneii_lcell_comb \IQ|saida_parcial~22 (
// Equation(s):
// \IQ|saida_parcial~22_combout  = (\IQ|saida_parcial~21_combout  & ((\IQ|vetor_queue[5][3]~regout ) # ((!\IQ|saida_parcial[0]~1_combout )))) # (!\IQ|saida_parcial~21_combout  & (((\IQ|vetor_queue[4][3]~regout  & \IQ|saida_parcial[0]~1_combout ))))

	.dataa(\IQ|vetor_queue[5][3]~regout ),
	.datab(\IQ|vetor_queue[4][3]~regout ),
	.datac(\IQ|saida_parcial~21_combout ),
	.datad(\IQ|saida_parcial[0]~1_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~22_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~22 .lut_mask = 16'hACF0;
defparam \IQ|saida_parcial~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneii_lcell_comb \IQ|saida_parcial[0]~6 (
// Equation(s):
// \IQ|saida_parcial[0]~6_combout  = (\reset~combout  & (\ECS|LeituraQueue~regout  & ((\IQ|w_vazio~regout ) # (!\IQ|w_cheio~regout ))))

	.dataa(\IQ|w_cheio~regout ),
	.datab(\IQ|w_vazio~regout ),
	.datac(\reset~combout ),
	.datad(\ECS|LeituraQueue~regout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial[0]~6 .lut_mask = 16'hD000;
defparam \IQ|saida_parcial[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N19
cycloneii_lcell_ff \IQ|saida_parcial[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|saida_parcial~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|saida_parcial [3]));

// Location: LCCOMB_X63_Y16_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout  = (\AB|Add0~16_combout  & (!\AB|Add0~22_combout  & (!\AB|Add0~18_combout  & !\AB|Add0~20_combout )))

	.dataa(\AB|Add0~16_combout ),
	.datab(\AB|Add0~22_combout ),
	.datac(\AB|Add0~18_combout ),
	.datad(\AB|Add0~20_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0 .lut_mask = 16'h0002;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y15
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N16
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w[3] (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3] = (!\AB|Add0~18_combout  & (!\AB|Add0~22_combout  & (!\AB|Add0~16_combout  & !\AB|Add0~20_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~22_combout ),
	.datac(\AB|Add0~16_combout ),
	.datad(\AB|Add0~20_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w[3] .lut_mask = 16'h0001;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y28
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y42
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~10_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hBA98;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~11_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hBBC0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout  = (!\AB|Add0~18_combout  & (\AB|Add0~20_combout  & (\AB|Add0~16_combout  & !\AB|Add0~22_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~20_combout ),
	.datac(\AB|Add0~16_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0 .lut_mask = 16'h0040;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y20
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y10
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout  = (\AB|Add0~18_combout  & (!\AB|Add0~16_combout  & (\AB|Add0~20_combout  & !\AB|Add0~22_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~16_combout ),
	.datac(\AB|Add0~20_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0 .lut_mask = 16'h0020;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y3
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~8_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hAEA4;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~9_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~8_combout  & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~8_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hAFC0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y34
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N28
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout  = (!\AB|Add0~18_combout  & (\AB|Add0~22_combout  & (!\AB|Add0~16_combout  & \AB|Add0~20_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~22_combout ),
	.datac(\AB|Add0~16_combout ),
	.datad(\AB|Add0~20_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0 .lut_mask = 16'h0400;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y7
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~16 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~16_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~16 .lut_mask = 16'h0D08;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y32
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y11
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~19 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~19_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a122~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a106~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~19 .lut_mask = 16'hD080;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y24
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y40
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [2]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~18 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~18_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a74~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~18 .lut_mask = 16'h4540;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~20 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~20_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~19_combout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~17_combout ) # ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~18_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~17_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~19_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~18_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~20 .lut_mask = 16'hF3E2;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~20_combout ) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~16_combout )))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~16_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~20_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21 .lut_mask = 16'hEEA2;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21_combout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~9_combout ))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21_combout  & (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~11_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~21_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22 .lut_mask = 16'hFA44;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneii_lcell_comb \IQ|vetor_queue[5][0]~8 (
// Equation(s):
// \IQ|vetor_queue[5][0]~8_combout  = (\IQ|vetor_queue[4][0]~0_combout  & (\IQ|index_escrita [2] & \IQ|index_escrita [0]))

	.dataa(\IQ|vetor_queue[4][0]~0_combout ),
	.datab(\IQ|index_escrita [2]),
	.datac(\IQ|index_escrita [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\IQ|vetor_queue[5][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[5][0]~8 .lut_mask = 16'h8080;
defparam \IQ|vetor_queue[5][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y26_N11
cycloneii_lcell_ff \IQ|vetor_queue[5][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[5][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[5][2]~regout ));

// Location: LCFF_X58_Y24_N27
cycloneii_lcell_ff \IQ|vetor_queue[4][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[4][2]~regout ));

// Location: LCCOMB_X58_Y24_N26
cycloneii_lcell_comb \IQ|saida_parcial~15 (
// Equation(s):
// \IQ|saida_parcial~15_combout  = (\IQ|saida_parcial[0]~1_combout  & (((\IQ|vetor_queue[4][2]~regout ) # (\IQ|saida_parcial[0]~0_combout )))) # (!\IQ|saida_parcial[0]~1_combout  & (\IQ|saida_parcial~14_combout  & ((!\IQ|saida_parcial[0]~0_combout ))))

	.dataa(\IQ|saida_parcial~14_combout ),
	.datab(\IQ|saida_parcial[0]~1_combout ),
	.datac(\IQ|vetor_queue[4][2]~regout ),
	.datad(\IQ|saida_parcial[0]~0_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~15_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~15 .lut_mask = 16'hCCE2;
defparam \IQ|saida_parcial~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
cycloneii_lcell_comb \IQ|saida_parcial~16 (
// Equation(s):
// \IQ|saida_parcial~16_combout  = (\IQ|saida_parcial[0]~0_combout  & ((\IQ|saida_parcial~15_combout  & (\IQ|vetor_queue[5][2]~regout )) # (!\IQ|saida_parcial~15_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout 
// ))))) # (!\IQ|saida_parcial[0]~0_combout  & (((\IQ|saida_parcial~15_combout ))))

	.dataa(\IQ|saida_parcial[0]~0_combout ),
	.datab(\IQ|vetor_queue[5][2]~regout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.datad(\IQ|saida_parcial~15_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~16_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~16 .lut_mask = 16'hDDA0;
defparam \IQ|saida_parcial~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N21
cycloneii_lcell_ff \IQ|saida_parcial[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|saida_parcial~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|saida_parcial [2]));

// Location: LCCOMB_X54_Y20_N16
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout  = (!\AB|Add0~20_combout  & (\AB|Add0~16_combout  & (\AB|Add0~18_combout  & \AB|Add0~22_combout )))

	.dataa(\AB|Add0~20_combout ),
	.datab(\AB|Add0~16_combout ),
	.datac(\AB|Add0~18_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0 .lut_mask = 16'h4000;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y16
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~9 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~9_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a81~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~9 .lut_mask = 16'hC808;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y20
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y37
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~10 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a73~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~10 .lut_mask = 16'h5140;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~9_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(vcc),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~9_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11 .lut_mask = 16'h5550;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y25
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y32
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~12 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a105~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~12 .lut_mask = 16'hC840;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y28
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y43
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~13 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~13_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a113~portadataout )) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a97~portadataout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~13 .lut_mask = 16'hDD88;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ) # 
// ((!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~13_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~12_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~13_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14 .lut_mask = 16'hA2A0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y21
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~6_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hE3E0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y16
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~7_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~6_combout  & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~6_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~6_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hBCB0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y20
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y40
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y19
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [1]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~4_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a49~portadataout )))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a33~portadataout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hBA98;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~5_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~4_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hF388;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~5_combout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8 .lut_mask = 16'h5404;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout  = (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8_combout ) # ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ) # (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15 .lut_mask = 16'hFFA8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
cycloneii_lcell_comb \IQ|vetor_queue[4][1]~feeder (
// Equation(s):
// \IQ|vetor_queue[4][1]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[4][1]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N9
cycloneii_lcell_ff \IQ|vetor_queue[4][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[4][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[4][1]~regout ));

// Location: LCCOMB_X60_Y25_N12
cycloneii_lcell_comb \IQ|vetor_queue[2][0]~3 (
// Equation(s):
// \IQ|vetor_queue[2][0]~3_combout  = (\IQ|index_escrita [1] & (!\IQ|index_escrita [0] & \IQ|vetor_queue[3][0]~2_combout ))

	.dataa(vcc),
	.datab(\IQ|index_escrita [1]),
	.datac(\IQ|index_escrita [0]),
	.datad(\IQ|vetor_queue[3][0]~2_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[2][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[2][0]~3 .lut_mask = 16'h0C00;
defparam \IQ|vetor_queue[2][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N1
cycloneii_lcell_ff \IQ|vetor_queue[2][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[2][1]~regout ));

// Location: LCFF_X58_Y25_N17
cycloneii_lcell_ff \IQ|vetor_queue[3][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[3][1]~regout ));

// Location: LCCOMB_X58_Y25_N16
cycloneii_lcell_comb \IQ|saida_parcial~9 (
// Equation(s):
// \IQ|saida_parcial~9_combout  = (\IQ|saida_parcial~8_combout  & ((\IQ|vetor_queue[2][1]~regout ) # ((!\IQ|index_leitura [1])))) # (!\IQ|saida_parcial~8_combout  & (((\IQ|vetor_queue[3][1]~regout  & \IQ|index_leitura [1]))))

	.dataa(\IQ|saida_parcial~8_combout ),
	.datab(\IQ|vetor_queue[2][1]~regout ),
	.datac(\IQ|vetor_queue[3][1]~regout ),
	.datad(\IQ|index_leitura [1]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~9_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~9 .lut_mask = 16'hD8AA;
defparam \IQ|saida_parcial~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
cycloneii_lcell_comb \IQ|saida_parcial~10 (
// Equation(s):
// \IQ|saida_parcial~10_combout  = (\IQ|saida_parcial[0]~1_combout  & ((\IQ|saida_parcial[0]~0_combout ))) # (!\IQ|saida_parcial[0]~1_combout  & (\IQ|saida_parcial~9_combout  & !\IQ|saida_parcial[0]~0_combout ))

	.dataa(vcc),
	.datab(\IQ|saida_parcial[0]~1_combout ),
	.datac(\IQ|saida_parcial~9_combout ),
	.datad(\IQ|saida_parcial[0]~0_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~10_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~10 .lut_mask = 16'hCC30;
defparam \IQ|saida_parcial~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneii_lcell_comb \IQ|saida_parcial~7 (
// Equation(s):
// \IQ|saida_parcial~7_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~14_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IQ|saida_parcial~7_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~7 .lut_mask = 16'hA8A8;
defparam \IQ|saida_parcial~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N16
cycloneii_lcell_comb \IQ|saida_parcial~11 (
// Equation(s):
// \IQ|saida_parcial~11_combout  = (\IQ|saida_parcial~10_combout ) # ((\IQ|saida_parcial[0]~0_combout  & ((\IQ|saida_parcial~7_combout ) # (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8_combout ))))

	.dataa(\IQ|saida_parcial[0]~0_combout ),
	.datab(\IQ|saida_parcial~10_combout ),
	.datac(\IQ|saida_parcial~7_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~11_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~11 .lut_mask = 16'hEEEC;
defparam \IQ|saida_parcial~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneii_lcell_comb \IQ|saida_parcial~12 (
// Equation(s):
// \IQ|saida_parcial~12_combout  = (\IQ|saida_parcial~11_combout  & ((\IQ|vetor_queue[5][1]~regout ) # ((!\IQ|saida_parcial[0]~1_combout )))) # (!\IQ|saida_parcial~11_combout  & (((\IQ|vetor_queue[4][1]~regout  & \IQ|saida_parcial[0]~1_combout ))))

	.dataa(\IQ|vetor_queue[5][1]~regout ),
	.datab(\IQ|vetor_queue[4][1]~regout ),
	.datac(\IQ|saida_parcial~11_combout ),
	.datad(\IQ|saida_parcial[0]~1_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~12_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~12 .lut_mask = 16'hACF0;
defparam \IQ|saida_parcial~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N11
cycloneii_lcell_ff \IQ|saida_parcial[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|saida_parcial~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|saida_parcial [1]));

// Location: LCCOMB_X62_Y25_N30
cycloneii_lcell_comb \ECS|Selector0~3 (
// Equation(s):
// \ECS|Selector0~3_combout  = ((\IQ|saida_parcial [3]) # ((!\IQ|saida_parcial [2] & !\IQ|saida_parcial [1]))) # (!\ECS|Equal0~0_combout )

	.dataa(\ECS|Equal0~0_combout ),
	.datab(\IQ|saida_parcial [3]),
	.datac(\IQ|saida_parcial [2]),
	.datad(\IQ|saida_parcial [1]),
	.cin(gnd),
	.combout(\ECS|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector0~3 .lut_mask = 16'hDDDF;
defparam \ECS|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneii_lcell_comb \ECS|Selector0~2 (
// Equation(s):
// \ECS|Selector0~2_combout  = (\IQ|w_vazio~regout  & (((\ECS|state.fetch~regout  & \ECS|Selector0~3_combout )) # (!\ECS|state.boot~regout ))) # (!\IQ|w_vazio~regout  & (((\ECS|state.fetch~regout ))))

	.dataa(\ECS|state.boot~regout ),
	.datab(\IQ|w_vazio~regout ),
	.datac(\ECS|state.fetch~regout ),
	.datad(\ECS|Selector0~3_combout ),
	.cin(gnd),
	.combout(\ECS|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector0~2 .lut_mask = 16'hF474;
defparam \ECS|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N7
cycloneii_lcell_ff \ECS|state.fetch (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector0~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|state.fetch~regout ));

// Location: LCCOMB_X49_Y24_N10
cycloneii_lcell_comb \RB|RegIP|q[5]~26 (
// Equation(s):
// \RB|RegIP|q[5]~26_combout  = (\RB|RegIP|q [5] & (!\RB|RegIP|q[4]~25 )) # (!\RB|RegIP|q [5] & ((\RB|RegIP|q[4]~25 ) # (GND)))
// \RB|RegIP|q[5]~27  = CARRY((!\RB|RegIP|q[4]~25 ) # (!\RB|RegIP|q [5]))

	.dataa(\RB|RegIP|q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[4]~25 ),
	.combout(\RB|RegIP|q[5]~26_combout ),
	.cout(\RB|RegIP|q[5]~27 ));
// synopsys translate_off
defparam \RB|RegIP|q[5]~26 .lut_mask = 16'h5A5F;
defparam \RB|RegIP|q[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[5]));
// synopsys translate_off
defparam \entradaIP[5]~I .input_async_reset = "none";
defparam \entradaIP[5]~I .input_power_up = "low";
defparam \entradaIP[5]~I .input_register_mode = "none";
defparam \entradaIP[5]~I .input_sync_reset = "none";
defparam \entradaIP[5]~I .oe_async_reset = "none";
defparam \entradaIP[5]~I .oe_power_up = "low";
defparam \entradaIP[5]~I .oe_register_mode = "none";
defparam \entradaIP[5]~I .oe_sync_reset = "none";
defparam \entradaIP[5]~I .operation_mode = "input";
defparam \entradaIP[5]~I .output_async_reset = "none";
defparam \entradaIP[5]~I .output_power_up = "low";
defparam \entradaIP[5]~I .output_register_mode = "none";
defparam \entradaIP[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N11
cycloneii_lcell_ff \RB|RegIP|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[5]~26_combout ),
	.sdata(\entradaIP~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [5]));

// Location: M4K_X64_Y34
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y29
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~43 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a125~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a109~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~43 .lut_mask = 16'hC480;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y42
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~42 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a101~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~42 .lut_mask = 16'h2230;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(vcc),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~43_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~42_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44 .lut_mask = 16'hAAA0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout  = (\AB|Add0~18_combout  & (!\AB|Add0~16_combout  & (!\AB|Add0~20_combout  & \AB|Add0~22_combout )))

	.dataa(\AB|Add0~18_combout ),
	.datab(\AB|Add0~16_combout ),
	.datac(\AB|Add0~20_combout ),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0 .lut_mask = 16'h0200;
defparam \BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y30
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y19
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~39 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a85~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~39 .lut_mask = 16'hA820;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y29
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y38
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~40 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~40 .lut_mask = 16'h3210;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~39_combout ),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~40_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41 .lut_mask = 16'h5544;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y10
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y28
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y39
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y29
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~20_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a53~portadataout ) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \BCL|memoria|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hADA8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~21_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~20_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hF588;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y13
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y18
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y39
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [5]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038;
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~22_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \BCL|memoria|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hADA8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~23_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~22_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hDDA0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~21_combout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~23_combout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38 .lut_mask = 16'h5140;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout  = (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ) # ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout ) # (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45 .lut_mask = 16'hFFA8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y26_N9
cycloneii_lcell_ff \IQ|vetor_queue[5][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[5][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[5][5]~regout ));

// Location: LCCOMB_X58_Y26_N14
cycloneii_lcell_comb \IQ|saida_parcial~27 (
// Equation(s):
// \IQ|saida_parcial~27_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout )))

	.dataa(vcc),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~41_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~44_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~27_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~27 .lut_mask = 16'hCCC0;
defparam \IQ|saida_parcial~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneii_lcell_comb \IQ|saida_parcial~31 (
// Equation(s):
// \IQ|saida_parcial~31_combout  = (\IQ|saida_parcial~30_combout ) # ((\IQ|saida_parcial[0]~0_combout  & ((\IQ|saida_parcial~27_combout ) # (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ))))

	.dataa(\IQ|saida_parcial~30_combout ),
	.datab(\IQ|saida_parcial[0]~0_combout ),
	.datac(\IQ|saida_parcial~27_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~38_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~31_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~31 .lut_mask = 16'hEEEA;
defparam \IQ|saida_parcial~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneii_lcell_comb \IQ|saida_parcial~32 (
// Equation(s):
// \IQ|saida_parcial~32_combout  = (\IQ|saida_parcial[0]~1_combout  & ((\IQ|saida_parcial~31_combout  & ((\IQ|vetor_queue[5][5]~regout ))) # (!\IQ|saida_parcial~31_combout  & (\IQ|vetor_queue[4][5]~regout )))) # (!\IQ|saida_parcial[0]~1_combout  & 
// (((\IQ|saida_parcial~31_combout ))))

	.dataa(\IQ|vetor_queue[4][5]~regout ),
	.datab(\IQ|vetor_queue[5][5]~regout ),
	.datac(\IQ|saida_parcial[0]~1_combout ),
	.datad(\IQ|saida_parcial~31_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~32_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~32 .lut_mask = 16'hCFA0;
defparam \IQ|saida_parcial~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N1
cycloneii_lcell_ff \IQ|saida_parcial[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|saida_parcial~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|saida_parcial [5]));

// Location: M4K_X37_Y33
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~58 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~58_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~58 .lut_mask = 16'hE020;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~57_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~58_combout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~57_combout ),
	.datab(vcc),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~58_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59 .lut_mask = 16'hF0A0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y6
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y41
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~55 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~55_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a79~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~55 .lut_mask = 16'h3120;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~54_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~55_combout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~54_combout ),
	.datab(vcc),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~55_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56 .lut_mask = 16'h0F0A;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y8
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y26
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~29_combout  = (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~28_combout  & (((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~28_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hEA4A;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y5
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y11
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y37
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [7]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~30_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hE5E0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~31_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~30_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hCFA0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~29_combout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~31_combout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53 .lut_mask = 16'h3120;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout  = (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53_combout ) # ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59_combout ) # (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60 .lut_mask = 16'hFFA8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y22_N31
cycloneii_lcell_ff \IQ|vetor_queue[5][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[5][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[5][7]~regout ));

// Location: LCCOMB_X57_Y22_N24
cycloneii_lcell_comb \IQ|saida_parcial~37 (
// Equation(s):
// \IQ|saida_parcial~37_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59_combout )))

	.dataa(vcc),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~56_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~59_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~37_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~37 .lut_mask = 16'hCCC0;
defparam \IQ|saida_parcial~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y25_N13
cycloneii_lcell_ff \IQ|vetor_queue[3][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[3][7]~regout ));

// Location: LCFF_X58_Y25_N3
cycloneii_lcell_ff \IQ|vetor_queue[1][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[1][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[1][7]~regout ));

// Location: LCCOMB_X58_Y25_N2
cycloneii_lcell_comb \IQ|saida_parcial~38 (
// Equation(s):
// \IQ|saida_parcial~38_combout  = (\IQ|index_leitura [1] & (((!\IQ|index_leitura [0])))) # (!\IQ|index_leitura [1] & ((\IQ|index_leitura [0] & ((\IQ|vetor_queue[1][7]~regout ))) # (!\IQ|index_leitura [0] & (\IQ|vetor_queue[0][7]~regout ))))

	.dataa(\IQ|vetor_queue[0][7]~regout ),
	.datab(\IQ|index_leitura [1]),
	.datac(\IQ|vetor_queue[1][7]~regout ),
	.datad(\IQ|index_leitura [0]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~38_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~38 .lut_mask = 16'h30EE;
defparam \IQ|saida_parcial~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneii_lcell_comb \IQ|saida_parcial~39 (
// Equation(s):
// \IQ|saida_parcial~39_combout  = (\IQ|index_leitura [1] & ((\IQ|saida_parcial~38_combout  & (\IQ|vetor_queue[2][7]~regout )) # (!\IQ|saida_parcial~38_combout  & ((\IQ|vetor_queue[3][7]~regout ))))) # (!\IQ|index_leitura [1] & 
// (((\IQ|saida_parcial~38_combout ))))

	.dataa(\IQ|vetor_queue[2][7]~regout ),
	.datab(\IQ|index_leitura [1]),
	.datac(\IQ|vetor_queue[3][7]~regout ),
	.datad(\IQ|saida_parcial~38_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~39_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~39 .lut_mask = 16'hBBC0;
defparam \IQ|saida_parcial~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
cycloneii_lcell_comb \IQ|saida_parcial~40 (
// Equation(s):
// \IQ|saida_parcial~40_combout  = (\IQ|saida_parcial[0]~1_combout  & ((\IQ|saida_parcial[0]~0_combout ))) # (!\IQ|saida_parcial[0]~1_combout  & (\IQ|saida_parcial~39_combout  & !\IQ|saida_parcial[0]~0_combout ))

	.dataa(\IQ|saida_parcial[0]~1_combout ),
	.datab(vcc),
	.datac(\IQ|saida_parcial~39_combout ),
	.datad(\IQ|saida_parcial[0]~0_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~40_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~40 .lut_mask = 16'hAA50;
defparam \IQ|saida_parcial~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
cycloneii_lcell_comb \IQ|saida_parcial~41 (
// Equation(s):
// \IQ|saida_parcial~41_combout  = (\IQ|saida_parcial~40_combout ) # ((\IQ|saida_parcial[0]~0_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53_combout ) # (\IQ|saida_parcial~37_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~53_combout ),
	.datab(\IQ|saida_parcial[0]~0_combout ),
	.datac(\IQ|saida_parcial~37_combout ),
	.datad(\IQ|saida_parcial~40_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~41_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~41 .lut_mask = 16'hFFC8;
defparam \IQ|saida_parcial~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
cycloneii_lcell_comb \IQ|saida_parcial~42 (
// Equation(s):
// \IQ|saida_parcial~42_combout  = (\IQ|saida_parcial~41_combout  & (((\IQ|vetor_queue[5][7]~regout ) # (!\IQ|saida_parcial[0]~1_combout )))) # (!\IQ|saida_parcial~41_combout  & (\IQ|vetor_queue[4][7]~regout  & ((\IQ|saida_parcial[0]~1_combout ))))

	.dataa(\IQ|vetor_queue[4][7]~regout ),
	.datab(\IQ|vetor_queue[5][7]~regout ),
	.datac(\IQ|saida_parcial~41_combout ),
	.datad(\IQ|saida_parcial[0]~1_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~42_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~42 .lut_mask = 16'hCAF0;
defparam \IQ|saida_parcial~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y22_N9
cycloneii_lcell_ff \IQ|saida_parcial[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|saida_parcial~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|saida_parcial [7]));

// Location: M4K_X64_Y9
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y17
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A;
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~18_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hD9C8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y3
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y13
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~19_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~18_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~18_combout ))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hE6C4;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y31
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~33 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~33_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~33 .lut_mask = 16'h00B8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y31
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y35
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~34 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~34_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a124~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a108~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~34 .lut_mask = 16'hC480;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y17
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y12
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~32 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~32_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a92~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a84~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~32 .lut_mask = 16'hC480;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~35 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~35_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~34_combout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~33_combout ) # ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~32_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~33_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~34_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~32_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~35 .lut_mask = 16'hF5E4;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y33
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y32
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~31 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a100~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~31 .lut_mask = 16'h4450;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~35_combout ) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout )))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~35_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36 .lut_mask = 16'hECE4;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y23
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y16
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode913w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [4]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~17_combout  = (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~16_combout  & (((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~16_combout  & (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hE6A2;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36_combout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~17_combout ))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36_combout  & (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~19_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~36_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37 .lut_mask = 16'hF4A4;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y25_N5
cycloneii_lcell_ff \IQ|vetor_queue[5][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[5][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[5][4]~regout ));

// Location: LCCOMB_X60_Y25_N28
cycloneii_lcell_comb \IQ|saida_parcial~26 (
// Equation(s):
// \IQ|saida_parcial~26_combout  = (\IQ|saida_parcial~25_combout  & ((\IQ|vetor_queue[5][4]~regout ) # ((!\IQ|saida_parcial[0]~0_combout )))) # (!\IQ|saida_parcial~25_combout  & 
// (((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout  & \IQ|saida_parcial[0]~0_combout ))))

	.dataa(\IQ|saida_parcial~25_combout ),
	.datab(\IQ|vetor_queue[5][4]~regout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.datad(\IQ|saida_parcial[0]~0_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~26_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~26 .lut_mask = 16'hD8AA;
defparam \IQ|saida_parcial~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y25_N29
cycloneii_lcell_ff \IQ|saida_parcial[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|saida_parcial~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|saida_parcial [4]));

// Location: LCCOMB_X57_Y25_N2
cycloneii_lcell_comb \ECS|Equal0~0 (
// Equation(s):
// \ECS|Equal0~0_combout  = (!\IQ|saida_parcial [6] & (!\IQ|saida_parcial [5] & (!\IQ|saida_parcial [7] & !\IQ|saida_parcial [4])))

	.dataa(\IQ|saida_parcial [6]),
	.datab(\IQ|saida_parcial [5]),
	.datac(\IQ|saida_parcial [7]),
	.datad(\IQ|saida_parcial [4]),
	.cin(gnd),
	.combout(\ECS|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Equal0~0 .lut_mask = 16'h0001;
defparam \ECS|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneii_lcell_comb \ECS|Equal0~1 (
// Equation(s):
// \ECS|Equal0~1_combout  = (\ECS|Equal0~0_combout  & !\IQ|saida_parcial [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ECS|Equal0~0_combout ),
	.datad(\IQ|saida_parcial [3]),
	.cin(gnd),
	.combout(\ECS|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Equal0~1 .lut_mask = 16'h00F0;
defparam \ECS|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y13
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode983w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y27
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a80~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'h8A80;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y19
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y4
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h5404;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ) # 
// (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout )))

	.dataa(vcc),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h3330;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y35
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1013w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y36
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode993w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a96~portadataout )))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(vcc),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hF5A0;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y34
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a104~portadataout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h8C80;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~6 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ) # 
// ((!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~6 .lut_mask = 16'hCC40;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y14
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y13
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y35
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode883w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~2_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hF2C2;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~3_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~2_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hF588;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y24
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode933w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y18
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode923w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y33
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode903w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [0]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~0_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hB9A8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~1_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~0_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hF388;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~1_combout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h0E04;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ) # ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # (\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'hFFA8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N31
cycloneii_lcell_ff \IQ|vetor_queue[5][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[5][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[5][0]~regout ));

// Location: LCFF_X58_Y24_N23
cycloneii_lcell_ff \IQ|vetor_queue[4][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[4][0]~regout ));

// Location: LCCOMB_X57_Y24_N0
cycloneii_lcell_comb \IQ|vetor_queue[3][0]~feeder (
// Equation(s):
// \IQ|vetor_queue[3][0]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\IQ|vetor_queue[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|vetor_queue[3][0]~feeder .lut_mask = 16'hFF00;
defparam \IQ|vetor_queue[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y24_N1
cycloneii_lcell_ff \IQ|vetor_queue[3][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|vetor_queue[3][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|vetor_queue[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[3][0]~regout ));

// Location: LCFF_X60_Y24_N17
cycloneii_lcell_ff \IQ|vetor_queue[2][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[2][0]~regout ));

// Location: LCCOMB_X60_Y24_N16
cycloneii_lcell_comb \IQ|saida_parcial~3 (
// Equation(s):
// \IQ|saida_parcial~3_combout  = (\IQ|saida_parcial~2_combout  & ((\IQ|vetor_queue[3][0]~regout ) # ((!\IQ|index_leitura [1])))) # (!\IQ|saida_parcial~2_combout  & (((\IQ|vetor_queue[2][0]~regout  & \IQ|index_leitura [1]))))

	.dataa(\IQ|saida_parcial~2_combout ),
	.datab(\IQ|vetor_queue[3][0]~regout ),
	.datac(\IQ|vetor_queue[2][0]~regout ),
	.datad(\IQ|index_leitura [1]),
	.cin(gnd),
	.combout(\IQ|saida_parcial~3_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~3 .lut_mask = 16'hD8AA;
defparam \IQ|saida_parcial~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
cycloneii_lcell_comb \IQ|saida_parcial~4 (
// Equation(s):
// \IQ|saida_parcial~4_combout  = (\IQ|saida_parcial[0]~0_combout  & (\IQ|saida_parcial[0]~1_combout )) # (!\IQ|saida_parcial[0]~0_combout  & ((\IQ|saida_parcial[0]~1_combout  & (\IQ|vetor_queue[4][0]~regout )) # (!\IQ|saida_parcial[0]~1_combout  & 
// ((\IQ|saida_parcial~3_combout )))))

	.dataa(\IQ|saida_parcial[0]~0_combout ),
	.datab(\IQ|saida_parcial[0]~1_combout ),
	.datac(\IQ|vetor_queue[4][0]~regout ),
	.datad(\IQ|saida_parcial~3_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~4_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~4 .lut_mask = 16'hD9C8;
defparam \IQ|saida_parcial~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneii_lcell_comb \IQ|saida_parcial~5 (
// Equation(s):
// \IQ|saida_parcial~5_combout  = (\IQ|saida_parcial[0]~0_combout  & ((\IQ|saida_parcial~4_combout  & (\IQ|vetor_queue[5][0]~regout )) # (!\IQ|saida_parcial~4_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ))))) # 
// (!\IQ|saida_parcial[0]~0_combout  & (((\IQ|saida_parcial~4_combout ))))

	.dataa(\IQ|saida_parcial[0]~0_combout ),
	.datab(\IQ|vetor_queue[5][0]~regout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datad(\IQ|saida_parcial~4_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~5_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~5 .lut_mask = 16'hDDA0;
defparam \IQ|saida_parcial~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N13
cycloneii_lcell_ff \IQ|saida_parcial[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|saida_parcial~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|saida_parcial [0]));

// Location: LCCOMB_X62_Y25_N26
cycloneii_lcell_comb \ECS|Selector11~0 (
// Equation(s):
// \ECS|Selector11~0_combout  = ((!\IQ|saida_parcial [2] & ((!\IQ|saida_parcial [0]) # (!\IQ|saida_parcial [1])))) # (!\ECS|Equal0~1_combout )

	.dataa(\IQ|saida_parcial [1]),
	.datab(\IQ|saida_parcial [2]),
	.datac(\ECS|Equal0~1_combout ),
	.datad(\IQ|saida_parcial [0]),
	.cin(gnd),
	.combout(\ECS|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector11~0 .lut_mask = 16'h1F3F;
defparam \ECS|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneii_lcell_comb \ECS|Selector11~1 (
// Equation(s):
// \ECS|Selector11~1_combout  = (\ECS|LeituraQueue~regout  & ((\ECS|state.fetch~regout  & ((\ECS|Selector11~0_combout ))) # (!\ECS|state.fetch~regout  & (\ECS|Selector21~0_combout ))))

	.dataa(\ECS|Selector21~0_combout ),
	.datab(\ECS|LeituraQueue~regout ),
	.datac(\ECS|state.fetch~regout ),
	.datad(\ECS|Selector11~0_combout ),
	.cin(gnd),
	.combout(\ECS|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector11~1 .lut_mask = 16'hC808;
defparam \ECS|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneii_lcell_comb \ECS|Selector11~3 (
// Equation(s):
// \ECS|Selector11~3_combout  = (\ECS|Selector11~1_combout ) # ((\ECS|Selector11~2_combout  & ((\IQ|w_vazio~regout ) # (\ECS|LeituraQueue~regout ))))

	.dataa(\ECS|Selector11~2_combout ),
	.datab(\IQ|w_vazio~regout ),
	.datac(\ECS|LeituraQueue~regout ),
	.datad(\ECS|Selector11~1_combout ),
	.cin(gnd),
	.combout(\ECS|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector11~3 .lut_mask = 16'hFFA8;
defparam \ECS|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N25
cycloneii_lcell_ff \ECS|LeituraQueue (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector11~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|LeituraQueue~regout ));

// Location: LCCOMB_X61_Y25_N28
cycloneii_lcell_comb \IQ|p_CONTROL~1 (
// Equation(s):
// \IQ|p_CONTROL~1_combout  = (\IQ|w_cheio~regout ) # (\ECS|LeituraQueue~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IQ|w_cheio~regout ),
	.datad(\ECS|LeituraQueue~regout ),
	.cin(gnd),
	.combout(\IQ|p_CONTROL~1_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|p_CONTROL~1 .lut_mask = 16'hFFF0;
defparam \IQ|p_CONTROL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneii_lcell_comb \IQ|contador~2 (
// Equation(s):
// \IQ|contador~2_combout  = (\IQ|p_CONTROL~1_combout  & (((\IQ|p_CONTROL~2_combout )))) # (!\IQ|p_CONTROL~1_combout  & (\IQ|p_CONTROL:contador[1]~regout  & (\IQ|p_CONTROL:contador[0]~regout )))

	.dataa(\IQ|p_CONTROL:contador[1]~regout ),
	.datab(\IQ|p_CONTROL~1_combout ),
	.datac(\IQ|p_CONTROL:contador[0]~regout ),
	.datad(\IQ|p_CONTROL~2_combout ),
	.cin(gnd),
	.combout(\IQ|contador~2_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|contador~2 .lut_mask = 16'hEC20;
defparam \IQ|contador~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneii_lcell_comb \IQ|contador~3 (
// Equation(s):
// \IQ|contador~3_combout  = \IQ|p_CONTROL:contador[2]~regout  $ (((\IQ|contador~2_combout  & ((!\IQ|p_CONTROL~1_combout ) # (!\IQ|Add3~0_combout )))))

	.dataa(\IQ|Add3~0_combout ),
	.datab(\IQ|p_CONTROL~1_combout ),
	.datac(\IQ|p_CONTROL:contador[2]~regout ),
	.datad(\IQ|contador~2_combout ),
	.cin(gnd),
	.combout(\IQ|contador~3_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|contador~3 .lut_mask = 16'h87F0;
defparam \IQ|contador~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N9
cycloneii_lcell_ff \IQ|p_CONTROL:contador[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|contador~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|p_CONTROL:contador[2]~regout ));

// Location: LCCOMB_X61_Y25_N22
cycloneii_lcell_comb \IQ|contador~7 (
// Equation(s):
// \IQ|contador~7_combout  = \IQ|p_CONTROL:contador[3]~regout  $ (((!\IQ|Add3~0_combout  & (!\IQ|p_CONTROL:contador[2]~regout  & \IQ|p_CONTROL~2_combout ))))

	.dataa(\IQ|Add3~0_combout ),
	.datab(\IQ|p_CONTROL:contador[3]~regout ),
	.datac(\IQ|p_CONTROL:contador[2]~regout ),
	.datad(\IQ|p_CONTROL~2_combout ),
	.cin(gnd),
	.combout(\IQ|contador~7_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|contador~7 .lut_mask = 16'hC9CC;
defparam \IQ|contador~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneii_lcell_comb \IQ|Add2~0 (
// Equation(s):
// \IQ|Add2~0_combout  = \IQ|p_CONTROL:contador[3]~regout  $ (((\IQ|p_CONTROL:contador[1]~regout  & (\IQ|p_CONTROL:contador[2]~regout  & \IQ|p_CONTROL:contador[0]~regout ))))

	.dataa(\IQ|p_CONTROL:contador[1]~regout ),
	.datab(\IQ|p_CONTROL:contador[2]~regout ),
	.datac(\IQ|p_CONTROL:contador[0]~regout ),
	.datad(\IQ|p_CONTROL:contador[3]~regout ),
	.cin(gnd),
	.combout(\IQ|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|Add2~0 .lut_mask = 16'h7F80;
defparam \IQ|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneii_lcell_comb \IQ|contador~8 (
// Equation(s):
// \IQ|contador~8_combout  = (\IQ|w_cheio~regout  & (\IQ|contador~7_combout )) # (!\IQ|w_cheio~regout  & ((\ECS|LeituraQueue~regout  & (\IQ|contador~7_combout )) # (!\ECS|LeituraQueue~regout  & ((\IQ|Add2~0_combout )))))

	.dataa(\IQ|w_cheio~regout ),
	.datab(\IQ|contador~7_combout ),
	.datac(\IQ|Add2~0_combout ),
	.datad(\ECS|LeituraQueue~regout ),
	.cin(gnd),
	.combout(\IQ|contador~8_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|contador~8 .lut_mask = 16'hCCD8;
defparam \IQ|contador~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneii_lcell_comb \IQ|Equal3~0 (
// Equation(s):
// \IQ|Equal3~0_combout  = (\IQ|contador~3_combout  & (!\IQ|contador~8_combout  & (\IQ|contador~4_combout  & !\IQ|contador~6_combout )))

	.dataa(\IQ|contador~3_combout ),
	.datab(\IQ|contador~8_combout ),
	.datac(\IQ|contador~4_combout ),
	.datad(\IQ|contador~6_combout ),
	.cin(gnd),
	.combout(\IQ|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|Equal3~0 .lut_mask = 16'h0020;
defparam \IQ|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N31
cycloneii_lcell_ff \IQ|w_cheio (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|Equal3~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|w_cheio~regout ));

// Location: LCFF_X49_Y24_N1
cycloneii_lcell_ff \RB|RegIP|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[0]~16_combout ),
	.sdata(\entradaIP~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [0]));

// Location: LCCOMB_X49_Y24_N2
cycloneii_lcell_comb \RB|RegIP|q[1]~18 (
// Equation(s):
// \RB|RegIP|q[1]~18_combout  = (\RB|RegIP|q [1] & (!\RB|RegIP|q[0]~17 )) # (!\RB|RegIP|q [1] & ((\RB|RegIP|q[0]~17 ) # (GND)))
// \RB|RegIP|q[1]~19  = CARRY((!\RB|RegIP|q[0]~17 ) # (!\RB|RegIP|q [1]))

	.dataa(vcc),
	.datab(\RB|RegIP|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[0]~17 ),
	.combout(\RB|RegIP|q[1]~18_combout ),
	.cout(\RB|RegIP|q[1]~19 ));
// synopsys translate_off
defparam \RB|RegIP|q[1]~18 .lut_mask = 16'h3C3F;
defparam \RB|RegIP|q[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[1]));
// synopsys translate_off
defparam \entradaIP[1]~I .input_async_reset = "none";
defparam \entradaIP[1]~I .input_power_up = "low";
defparam \entradaIP[1]~I .input_register_mode = "none";
defparam \entradaIP[1]~I .input_sync_reset = "none";
defparam \entradaIP[1]~I .oe_async_reset = "none";
defparam \entradaIP[1]~I .oe_power_up = "low";
defparam \entradaIP[1]~I .oe_register_mode = "none";
defparam \entradaIP[1]~I .oe_sync_reset = "none";
defparam \entradaIP[1]~I .operation_mode = "input";
defparam \entradaIP[1]~I .output_async_reset = "none";
defparam \entradaIP[1]~I .output_power_up = "low";
defparam \entradaIP[1]~I .output_register_mode = "none";
defparam \entradaIP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N3
cycloneii_lcell_ff \RB|RegIP|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[1]~18_combout ),
	.sdata(\entradaIP~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [1]));

// Location: LCCOMB_X49_Y24_N4
cycloneii_lcell_comb \RB|RegIP|q[2]~20 (
// Equation(s):
// \RB|RegIP|q[2]~20_combout  = (\RB|RegIP|q [2] & (\RB|RegIP|q[1]~19  $ (GND))) # (!\RB|RegIP|q [2] & (!\RB|RegIP|q[1]~19  & VCC))
// \RB|RegIP|q[2]~21  = CARRY((\RB|RegIP|q [2] & !\RB|RegIP|q[1]~19 ))

	.dataa(vcc),
	.datab(\RB|RegIP|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[1]~19 ),
	.combout(\RB|RegIP|q[2]~20_combout ),
	.cout(\RB|RegIP|q[2]~21 ));
// synopsys translate_off
defparam \RB|RegIP|q[2]~20 .lut_mask = 16'hC30C;
defparam \RB|RegIP|q[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[2]));
// synopsys translate_off
defparam \entradaIP[2]~I .input_async_reset = "none";
defparam \entradaIP[2]~I .input_power_up = "low";
defparam \entradaIP[2]~I .input_register_mode = "none";
defparam \entradaIP[2]~I .input_sync_reset = "none";
defparam \entradaIP[2]~I .oe_async_reset = "none";
defparam \entradaIP[2]~I .oe_power_up = "low";
defparam \entradaIP[2]~I .oe_register_mode = "none";
defparam \entradaIP[2]~I .oe_sync_reset = "none";
defparam \entradaIP[2]~I .operation_mode = "input";
defparam \entradaIP[2]~I .output_async_reset = "none";
defparam \entradaIP[2]~I .output_power_up = "low";
defparam \entradaIP[2]~I .output_register_mode = "none";
defparam \entradaIP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N5
cycloneii_lcell_ff \RB|RegIP|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[2]~20_combout ),
	.sdata(\entradaIP~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [2]));

// Location: LCCOMB_X49_Y24_N8
cycloneii_lcell_comb \RB|RegIP|q[4]~24 (
// Equation(s):
// \RB|RegIP|q[4]~24_combout  = (\RB|RegIP|q [4] & (\RB|RegIP|q[3]~23  $ (GND))) # (!\RB|RegIP|q [4] & (!\RB|RegIP|q[3]~23  & VCC))
// \RB|RegIP|q[4]~25  = CARRY((\RB|RegIP|q [4] & !\RB|RegIP|q[3]~23 ))

	.dataa(vcc),
	.datab(\RB|RegIP|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[3]~23 ),
	.combout(\RB|RegIP|q[4]~24_combout ),
	.cout(\RB|RegIP|q[4]~25 ));
// synopsys translate_off
defparam \RB|RegIP|q[4]~24 .lut_mask = 16'hC30C;
defparam \RB|RegIP|q[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[4]));
// synopsys translate_off
defparam \entradaIP[4]~I .input_async_reset = "none";
defparam \entradaIP[4]~I .input_power_up = "low";
defparam \entradaIP[4]~I .input_register_mode = "none";
defparam \entradaIP[4]~I .input_sync_reset = "none";
defparam \entradaIP[4]~I .oe_async_reset = "none";
defparam \entradaIP[4]~I .oe_power_up = "low";
defparam \entradaIP[4]~I .oe_register_mode = "none";
defparam \entradaIP[4]~I .oe_sync_reset = "none";
defparam \entradaIP[4]~I .operation_mode = "input";
defparam \entradaIP[4]~I .output_async_reset = "none";
defparam \entradaIP[4]~I .output_power_up = "low";
defparam \entradaIP[4]~I .output_register_mode = "none";
defparam \entradaIP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N9
cycloneii_lcell_ff \RB|RegIP|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[4]~24_combout ),
	.sdata(\entradaIP~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [4]));

// Location: LCCOMB_X49_Y24_N12
cycloneii_lcell_comb \RB|RegIP|q[6]~28 (
// Equation(s):
// \RB|RegIP|q[6]~28_combout  = (\RB|RegIP|q [6] & (\RB|RegIP|q[5]~27  $ (GND))) # (!\RB|RegIP|q [6] & (!\RB|RegIP|q[5]~27  & VCC))
// \RB|RegIP|q[6]~29  = CARRY((\RB|RegIP|q [6] & !\RB|RegIP|q[5]~27 ))

	.dataa(\RB|RegIP|q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[5]~27 ),
	.combout(\RB|RegIP|q[6]~28_combout ),
	.cout(\RB|RegIP|q[6]~29 ));
// synopsys translate_off
defparam \RB|RegIP|q[6]~28 .lut_mask = 16'hA50A;
defparam \RB|RegIP|q[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneii_lcell_comb \RB|RegIP|q[7]~30 (
// Equation(s):
// \RB|RegIP|q[7]~30_combout  = (\RB|RegIP|q [7] & (!\RB|RegIP|q[6]~29 )) # (!\RB|RegIP|q [7] & ((\RB|RegIP|q[6]~29 ) # (GND)))
// \RB|RegIP|q[7]~31  = CARRY((!\RB|RegIP|q[6]~29 ) # (!\RB|RegIP|q [7]))

	.dataa(vcc),
	.datab(\RB|RegIP|q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[6]~29 ),
	.combout(\RB|RegIP|q[7]~30_combout ),
	.cout(\RB|RegIP|q[7]~31 ));
// synopsys translate_off
defparam \RB|RegIP|q[7]~30 .lut_mask = 16'h3C3F;
defparam \RB|RegIP|q[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[7]));
// synopsys translate_off
defparam \entradaIP[7]~I .input_async_reset = "none";
defparam \entradaIP[7]~I .input_power_up = "low";
defparam \entradaIP[7]~I .input_register_mode = "none";
defparam \entradaIP[7]~I .input_sync_reset = "none";
defparam \entradaIP[7]~I .oe_async_reset = "none";
defparam \entradaIP[7]~I .oe_power_up = "low";
defparam \entradaIP[7]~I .oe_register_mode = "none";
defparam \entradaIP[7]~I .oe_sync_reset = "none";
defparam \entradaIP[7]~I .operation_mode = "input";
defparam \entradaIP[7]~I .output_async_reset = "none";
defparam \entradaIP[7]~I .output_power_up = "low";
defparam \entradaIP[7]~I .output_register_mode = "none";
defparam \entradaIP[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N15
cycloneii_lcell_ff \RB|RegIP|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[7]~30_combout ),
	.sdata(\entradaIP~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [7]));

// Location: LCCOMB_X49_Y24_N18
cycloneii_lcell_comb \RB|RegIP|q[9]~34 (
// Equation(s):
// \RB|RegIP|q[9]~34_combout  = (\RB|RegIP|q [9] & (!\RB|RegIP|q[8]~33 )) # (!\RB|RegIP|q [9] & ((\RB|RegIP|q[8]~33 ) # (GND)))
// \RB|RegIP|q[9]~35  = CARRY((!\RB|RegIP|q[8]~33 ) # (!\RB|RegIP|q [9]))

	.dataa(vcc),
	.datab(\RB|RegIP|q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[8]~33 ),
	.combout(\RB|RegIP|q[9]~34_combout ),
	.cout(\RB|RegIP|q[9]~35 ));
// synopsys translate_off
defparam \RB|RegIP|q[9]~34 .lut_mask = 16'h3C3F;
defparam \RB|RegIP|q[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[9]));
// synopsys translate_off
defparam \entradaIP[9]~I .input_async_reset = "none";
defparam \entradaIP[9]~I .input_power_up = "low";
defparam \entradaIP[9]~I .input_register_mode = "none";
defparam \entradaIP[9]~I .input_sync_reset = "none";
defparam \entradaIP[9]~I .oe_async_reset = "none";
defparam \entradaIP[9]~I .oe_power_up = "low";
defparam \entradaIP[9]~I .oe_register_mode = "none";
defparam \entradaIP[9]~I .oe_sync_reset = "none";
defparam \entradaIP[9]~I .operation_mode = "input";
defparam \entradaIP[9]~I .output_async_reset = "none";
defparam \entradaIP[9]~I .output_power_up = "low";
defparam \entradaIP[9]~I .output_register_mode = "none";
defparam \entradaIP[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N19
cycloneii_lcell_ff \RB|RegIP|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[9]~34_combout ),
	.sdata(\entradaIP~combout [9]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [9]));

// Location: LCCOMB_X49_Y24_N20
cycloneii_lcell_comb \RB|RegIP|q[10]~36 (
// Equation(s):
// \RB|RegIP|q[10]~36_combout  = (\RB|RegIP|q [10] & (\RB|RegIP|q[9]~35  $ (GND))) # (!\RB|RegIP|q [10] & (!\RB|RegIP|q[9]~35  & VCC))
// \RB|RegIP|q[10]~37  = CARRY((\RB|RegIP|q [10] & !\RB|RegIP|q[9]~35 ))

	.dataa(\RB|RegIP|q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[9]~35 ),
	.combout(\RB|RegIP|q[10]~36_combout ),
	.cout(\RB|RegIP|q[10]~37 ));
// synopsys translate_off
defparam \RB|RegIP|q[10]~36 .lut_mask = 16'hA50A;
defparam \RB|RegIP|q[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
cycloneii_lcell_comb \RB|RegIP|q[11]~38 (
// Equation(s):
// \RB|RegIP|q[11]~38_combout  = (\RB|RegIP|q [11] & (!\RB|RegIP|q[10]~37 )) # (!\RB|RegIP|q [11] & ((\RB|RegIP|q[10]~37 ) # (GND)))
// \RB|RegIP|q[11]~39  = CARRY((!\RB|RegIP|q[10]~37 ) # (!\RB|RegIP|q [11]))

	.dataa(vcc),
	.datab(\RB|RegIP|q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[10]~37 ),
	.combout(\RB|RegIP|q[11]~38_combout ),
	.cout(\RB|RegIP|q[11]~39 ));
// synopsys translate_off
defparam \RB|RegIP|q[11]~38 .lut_mask = 16'h3C3F;
defparam \RB|RegIP|q[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[11]));
// synopsys translate_off
defparam \entradaIP[11]~I .input_async_reset = "none";
defparam \entradaIP[11]~I .input_power_up = "low";
defparam \entradaIP[11]~I .input_register_mode = "none";
defparam \entradaIP[11]~I .input_sync_reset = "none";
defparam \entradaIP[11]~I .oe_async_reset = "none";
defparam \entradaIP[11]~I .oe_power_up = "low";
defparam \entradaIP[11]~I .oe_register_mode = "none";
defparam \entradaIP[11]~I .oe_sync_reset = "none";
defparam \entradaIP[11]~I .operation_mode = "input";
defparam \entradaIP[11]~I .output_async_reset = "none";
defparam \entradaIP[11]~I .output_power_up = "low";
defparam \entradaIP[11]~I .output_register_mode = "none";
defparam \entradaIP[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N23
cycloneii_lcell_ff \RB|RegIP|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[11]~38_combout ),
	.sdata(\entradaIP~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [11]));

// Location: LCCOMB_X49_Y24_N26
cycloneii_lcell_comb \RB|RegIP|q[13]~42 (
// Equation(s):
// \RB|RegIP|q[13]~42_combout  = (\RB|RegIP|q [13] & (!\RB|RegIP|q[12]~41 )) # (!\RB|RegIP|q [13] & ((\RB|RegIP|q[12]~41 ) # (GND)))
// \RB|RegIP|q[13]~43  = CARRY((!\RB|RegIP|q[12]~41 ) # (!\RB|RegIP|q [13]))

	.dataa(vcc),
	.datab(\RB|RegIP|q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[12]~41 ),
	.combout(\RB|RegIP|q[13]~42_combout ),
	.cout(\RB|RegIP|q[13]~43 ));
// synopsys translate_off
defparam \RB|RegIP|q[13]~42 .lut_mask = 16'h3C3F;
defparam \RB|RegIP|q[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[13]));
// synopsys translate_off
defparam \entradaIP[13]~I .input_async_reset = "none";
defparam \entradaIP[13]~I .input_power_up = "low";
defparam \entradaIP[13]~I .input_register_mode = "none";
defparam \entradaIP[13]~I .input_sync_reset = "none";
defparam \entradaIP[13]~I .oe_async_reset = "none";
defparam \entradaIP[13]~I .oe_power_up = "low";
defparam \entradaIP[13]~I .oe_register_mode = "none";
defparam \entradaIP[13]~I .oe_sync_reset = "none";
defparam \entradaIP[13]~I .operation_mode = "input";
defparam \entradaIP[13]~I .output_async_reset = "none";
defparam \entradaIP[13]~I .output_power_up = "low";
defparam \entradaIP[13]~I .output_register_mode = "none";
defparam \entradaIP[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N27
cycloneii_lcell_ff \RB|RegIP|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[13]~42_combout ),
	.sdata(\entradaIP~combout [13]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [13]));

// Location: LCCOMB_X49_Y24_N28
cycloneii_lcell_comb \RB|RegIP|q[14]~44 (
// Equation(s):
// \RB|RegIP|q[14]~44_combout  = (\RB|RegIP|q [14] & (\RB|RegIP|q[13]~43  $ (GND))) # (!\RB|RegIP|q [14] & (!\RB|RegIP|q[13]~43  & VCC))
// \RB|RegIP|q[14]~45  = CARRY((\RB|RegIP|q [14] & !\RB|RegIP|q[13]~43 ))

	.dataa(vcc),
	.datab(\RB|RegIP|q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\RB|RegIP|q[13]~43 ),
	.combout(\RB|RegIP|q[14]~44_combout ),
	.cout(\RB|RegIP|q[14]~45 ));
// synopsys translate_off
defparam \RB|RegIP|q[14]~44 .lut_mask = 16'hC30C;
defparam \RB|RegIP|q[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[14]));
// synopsys translate_off
defparam \entradaIP[14]~I .input_async_reset = "none";
defparam \entradaIP[14]~I .input_power_up = "low";
defparam \entradaIP[14]~I .input_register_mode = "none";
defparam \entradaIP[14]~I .input_sync_reset = "none";
defparam \entradaIP[14]~I .oe_async_reset = "none";
defparam \entradaIP[14]~I .oe_power_up = "low";
defparam \entradaIP[14]~I .oe_register_mode = "none";
defparam \entradaIP[14]~I .oe_sync_reset = "none";
defparam \entradaIP[14]~I .operation_mode = "input";
defparam \entradaIP[14]~I .output_async_reset = "none";
defparam \entradaIP[14]~I .output_power_up = "low";
defparam \entradaIP[14]~I .output_register_mode = "none";
defparam \entradaIP[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N29
cycloneii_lcell_ff \RB|RegIP|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[14]~44_combout ),
	.sdata(\entradaIP~combout [14]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [14]));

// Location: LCCOMB_X49_Y24_N30
cycloneii_lcell_comb \RB|RegIP|q[15]~46 (
// Equation(s):
// \RB|RegIP|q[15]~46_combout  = \RB|RegIP|q[14]~45  $ (\RB|RegIP|q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RB|RegIP|q [15]),
	.cin(\RB|RegIP|q[14]~45 ),
	.combout(\RB|RegIP|q[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegIP|q[15]~46 .lut_mask = 16'h0FF0;
defparam \RB|RegIP|q[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[15]));
// synopsys translate_off
defparam \entradaIP[15]~I .input_async_reset = "none";
defparam \entradaIP[15]~I .input_power_up = "low";
defparam \entradaIP[15]~I .input_register_mode = "none";
defparam \entradaIP[15]~I .input_sync_reset = "none";
defparam \entradaIP[15]~I .oe_async_reset = "none";
defparam \entradaIP[15]~I .oe_power_up = "low";
defparam \entradaIP[15]~I .oe_register_mode = "none";
defparam \entradaIP[15]~I .oe_sync_reset = "none";
defparam \entradaIP[15]~I .operation_mode = "input";
defparam \entradaIP[15]~I .output_async_reset = "none";
defparam \entradaIP[15]~I .output_power_up = "low";
defparam \entradaIP[15]~I .output_register_mode = "none";
defparam \entradaIP[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N31
cycloneii_lcell_ff \RB|RegIP|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[15]~46_combout ),
	.sdata(\entradaIP~combout [15]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [15]));

// Location: LCCOMB_X50_Y24_N24
cycloneii_lcell_comb \AB|Add0~22 (
// Equation(s):
// \AB|Add0~22_combout  = \RB|RegCS|q [11] $ (\AB|Add0~21  $ (\RB|RegIP|q [15]))

	.dataa(\RB|RegCS|q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\RB|RegIP|q [15]),
	.cin(\AB|Add0~21 ),
	.combout(\AB|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \AB|Add0~22 .lut_mask = 16'hA55A;
defparam \AB|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N6
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[3]~feeder (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout  = \AB|Add0~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AB|Add0~22_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[3]~feeder .lut_mask = 16'hFF00;
defparam \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N7
cycloneii_lcell_ff \BCL|memoria|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a [3]));

// Location: LCCOMB_X54_Y24_N16
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout  = \BCL|memoria|altsyncram_component|auto_generated|address_reg_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .lut_mask = 16'hFF00;
defparam \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y24_N17
cycloneii_lcell_ff \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[6]));
// synopsys translate_off
defparam \entradaIP[6]~I .input_async_reset = "none";
defparam \entradaIP[6]~I .input_power_up = "low";
defparam \entradaIP[6]~I .input_register_mode = "none";
defparam \entradaIP[6]~I .input_sync_reset = "none";
defparam \entradaIP[6]~I .oe_async_reset = "none";
defparam \entradaIP[6]~I .oe_power_up = "low";
defparam \entradaIP[6]~I .oe_register_mode = "none";
defparam \entradaIP[6]~I .oe_sync_reset = "none";
defparam \entradaIP[6]~I .operation_mode = "input";
defparam \entradaIP[6]~I .output_async_reset = "none";
defparam \entradaIP[6]~I .output_power_up = "low";
defparam \entradaIP[6]~I .output_register_mode = "none";
defparam \entradaIP[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N13
cycloneii_lcell_ff \RB|RegIP|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[6]~28_combout ),
	.sdata(\entradaIP~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [6]));

// Location: M4K_X64_Y19
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode873w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y11
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode893w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y12
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode856w [3]),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~26_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \BCL|memoria|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hCBC8;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|_~27_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|mux2|_~26_combout  & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~26_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hF588;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y35
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1003w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y30
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode1023w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~49 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~49_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~49 .lut_mask = 16'hA820;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y38
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode952w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y11
cycloneii_ram_block \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\BCL|memoria|altsyncram_component|auto_generated|deep_decode|w_anode963w[3]~0_combout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RB|RegIP|q [6]}),
	.portaaddr({\AB|Add0~14_combout ,\AB|Add0~12_combout ,\AB|Add0~10_combout ,\AB|Add0~8_combout ,\AB|Add0~6_combout ,\AB|Add0~4_combout ,\AB|Add0~2_combout ,\AB|Add0~0_combout ,\RB|RegIP|q [3],\RB|RegIP|q [2],\RB|RegIP|q [1],\RB|RegIP|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .init_file = "MemoriaSimples.mif";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "MemoriaSimples:BCL|Memory:memoria|altsyncram:altsyncram_component|altsyncram_r6d1:auto_generated|ALTSYNCRAM";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_in_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_disable_ce_on_output_registers = "on";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clear = "none";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M4K";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .safe_write = "err_on_2clk";
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \BCL|memoria|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~48 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~48_combout  = (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\BCL|memoria|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0] & (\BCL|memoria|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~48 .lut_mask = 16'h3210;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~50 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~49_combout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~47_combout ) # ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~48_combout ))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~47_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~49_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~48_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~50 .lut_mask = 16'hF3E2;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ) # 
// ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~46_combout  & \BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~46_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~50_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51 .lut_mask = 16'hFC8C;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
cycloneii_lcell_comb \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52 (
// Equation(s):
// \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout  = (\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout )))) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout  & (\BCL|memoria|altsyncram_component|auto_generated|mux2|_~25_combout )) # 
// (!\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout  & ((\BCL|memoria|altsyncram_component|auto_generated|mux2|_~27_combout )))))

	.dataa(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datab(\BCL|memoria|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~51_combout ),
	.cin(gnd),
	.combout(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52 .lut_mask = 16'hEE30;
defparam \BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y22_N19
cycloneii_lcell_ff \IQ|vetor_queue[5][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IQ|vetor_queue[5][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|vetor_queue[5][6]~regout ));

// Location: LCCOMB_X58_Y24_N4
cycloneii_lcell_comb \IQ|saida_parcial~36 (
// Equation(s):
// \IQ|saida_parcial~36_combout  = (\IQ|saida_parcial~35_combout  & ((\IQ|vetor_queue[5][6]~regout ) # ((!\IQ|saida_parcial[0]~0_combout )))) # (!\IQ|saida_parcial~35_combout  & 
// (((\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout  & \IQ|saida_parcial[0]~0_combout ))))

	.dataa(\IQ|saida_parcial~35_combout ),
	.datab(\IQ|vetor_queue[5][6]~regout ),
	.datac(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.datad(\IQ|saida_parcial[0]~0_combout ),
	.cin(gnd),
	.combout(\IQ|saida_parcial~36_combout ),
	.cout());
// synopsys translate_off
defparam \IQ|saida_parcial~36 .lut_mask = 16'hD8AA;
defparam \IQ|saida_parcial~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N5
cycloneii_lcell_ff \IQ|saida_parcial[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IQ|saida_parcial~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IQ|saida_parcial[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IQ|saida_parcial [6]));

// Location: LCCOMB_X66_Y25_N16
cycloneii_lcell_comb \ECS|destino[2]~feeder (
// Equation(s):
// \ECS|destino[2]~feeder_combout  = \IQ|saida_parcial [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IQ|saida_parcial [6]),
	.cin(gnd),
	.combout(\ECS|destino[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|destino[2]~feeder .lut_mask = 16'hFF00;
defparam \ECS|destino[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneii_lcell_comb \ECS|Equal1~0 (
// Equation(s):
// \ECS|Equal1~0_combout  = (\IQ|saida_parcial [0] & (!\IQ|saida_parcial [3] & (\ECS|Equal0~0_combout  & \IQ|saida_parcial [1])))

	.dataa(\IQ|saida_parcial [0]),
	.datab(\IQ|saida_parcial [3]),
	.datac(\ECS|Equal0~0_combout ),
	.datad(\IQ|saida_parcial [1]),
	.cin(gnd),
	.combout(\ECS|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Equal1~0 .lut_mask = 16'h2000;
defparam \ECS|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneii_lcell_comb \ECS|Selector7~0 (
// Equation(s):
// \ECS|Selector7~0_combout  = (\ECS|state.fetch~regout  & (\IQ|w_vazio~regout  & (\IQ|saida_parcial [2] & \ECS|Equal1~0_combout )))

	.dataa(\ECS|state.fetch~regout ),
	.datab(\IQ|w_vazio~regout ),
	.datac(\IQ|saida_parcial [2]),
	.datad(\ECS|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ECS|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector7~0 .lut_mask = 16'h8000;
defparam \ECS|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N23
cycloneii_lcell_ff \ECS|state.arithmetic8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|state.arithmetic8~regout ));

// Location: LCCOMB_X62_Y25_N14
cycloneii_lcell_comb \ECS|state~26 (
// Equation(s):
// \ECS|state~26_combout  = (\ECS|Equal0~1_combout  & ((\IQ|saida_parcial [1] & ((!\IQ|saida_parcial [0]) # (!\IQ|saida_parcial [2]))) # (!\IQ|saida_parcial [1] & (\IQ|saida_parcial [2]))))

	.dataa(\IQ|saida_parcial [1]),
	.datab(\IQ|saida_parcial [2]),
	.datac(\ECS|Equal0~1_combout ),
	.datad(\IQ|saida_parcial [0]),
	.cin(gnd),
	.combout(\ECS|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|state~26 .lut_mask = 16'h60E0;
defparam \ECS|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneii_lcell_comb \ECS|Selector5~0 (
// Equation(s):
// \ECS|Selector5~0_combout  = (\ECS|state.fetch~regout  & (\IQ|w_vazio~regout  & \ECS|state~26_combout ))

	.dataa(\ECS|state.fetch~regout ),
	.datab(\IQ|w_vazio~regout ),
	.datac(\ECS|state~26_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ECS|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector5~0 .lut_mask = 16'h8080;
defparam \ECS|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N9
cycloneii_lcell_ff \ECS|state.arithmetic161 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|state.arithmetic161~regout ));

// Location: LCCOMB_X66_Y25_N22
cycloneii_lcell_comb \ECS|destino[2]~0 (
// Equation(s):
// \ECS|destino[2]~0_combout  = (!\reset~combout  & ((\ECS|state.arithmetic8~regout ) # (\ECS|state.arithmetic161~regout )))

	.dataa(vcc),
	.datab(\ECS|state.arithmetic8~regout ),
	.datac(\reset~combout ),
	.datad(\ECS|state.arithmetic161~regout ),
	.cin(gnd),
	.combout(\ECS|destino[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|destino[2]~0 .lut_mask = 16'h0F0C;
defparam \ECS|destino[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N17
cycloneii_lcell_ff \ECS|destino[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|destino[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|destino[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|destino [2]));

// Location: LCCOMB_X66_Y25_N26
cycloneii_lcell_comb \ECS|destino[0]~feeder (
// Equation(s):
// \ECS|destino[0]~feeder_combout  = \IQ|saida_parcial [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IQ|saida_parcial [4]),
	.cin(gnd),
	.combout(\ECS|destino[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|destino[0]~feeder .lut_mask = 16'hFF00;
defparam \ECS|destino[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N27
cycloneii_lcell_ff \ECS|destino[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|destino[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|destino[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|destino [0]));

// Location: LCCOMB_X90_Y29_N14
cycloneii_lcell_comb \ECS|entradaRG2~0 (
// Equation(s):
// \ECS|entradaRG2~0_combout  = (\ECS|destino [1] $ (!\ECS|destino [0])) # (!\ECS|destino [2])

	.dataa(\ECS|destino [1]),
	.datab(vcc),
	.datac(\ECS|destino [2]),
	.datad(\ECS|destino [0]),
	.cin(gnd),
	.combout(\ECS|entradaRG2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|entradaRG2~0 .lut_mask = 16'hAF5F;
defparam \ECS|entradaRG2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N29
cycloneii_lcell_ff \ECS|destino[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IQ|saida_parcial [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|destino[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|destino [3]));

// Location: LCCOMB_X66_Y25_N10
cycloneii_lcell_comb \ECS|state.arithmetic162~feeder (
// Equation(s):
// \ECS|state.arithmetic162~feeder_combout  = \ECS|state.arithmetic161~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ECS|state.arithmetic161~regout ),
	.cin(gnd),
	.combout(\ECS|state.arithmetic162~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|state.arithmetic162~feeder .lut_mask = 16'hFF00;
defparam \ECS|state.arithmetic162~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N11
cycloneii_lcell_ff \ECS|state.arithmetic162 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|state.arithmetic162~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|state.arithmetic162~regout ));

// Location: LCCOMB_X66_Y25_N12
cycloneii_lcell_comb \ECS|WideOr6 (
// Equation(s):
// \ECS|WideOr6~combout  = (\ECS|state.arithmetic8~regout ) # (\ECS|state.arithmetic162~regout )

	.dataa(vcc),
	.datab(\ECS|state.arithmetic8~regout ),
	.datac(vcc),
	.datad(\ECS|state.arithmetic162~regout ),
	.cin(gnd),
	.combout(\ECS|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \ECS|WideOr6 .lut_mask = 16'hFFCC;
defparam \ECS|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N13
cycloneii_lcell_ff \ECS|state.resposta (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|WideOr6~combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|state.resposta~regout ));

// Location: LCCOMB_X66_Y25_N28
cycloneii_lcell_comb \ECS|entradaRG1[3]~1 (
// Equation(s):
// \ECS|entradaRG1[3]~1_combout  = (!\reset~combout  & (!\ECS|destino [3] & \ECS|state.resposta~regout ))

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\ECS|destino [3]),
	.datad(\ECS|state.resposta~regout ),
	.cin(gnd),
	.combout(\ECS|entradaRG1[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|entradaRG1[3]~1 .lut_mask = 16'h0300;
defparam \ECS|entradaRG1[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N15
cycloneii_lcell_ff \ECS|entradaRG2[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|entradaRG2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|entradaRG1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|entradaRG2 [0]));

// Location: LCCOMB_X90_Y29_N28
cycloneii_lcell_comb \ECS|entradaRG1~0 (
// Equation(s):
// \ECS|entradaRG1~0_combout  = (\ECS|destino [2] & \ECS|destino [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ECS|destino [2]),
	.datad(\ECS|destino [0]),
	.cin(gnd),
	.combout(\ECS|entradaRG1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|entradaRG1~0 .lut_mask = 16'hF000;
defparam \ECS|entradaRG1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N29
cycloneii_lcell_ff \ECS|entradaRG1[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|entradaRG1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|entradaRG1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|entradaRG1 [0]));

// Location: LCCOMB_X94_Y31_N16
cycloneii_lcell_comb \RG|selAL[0] (
// Equation(s):
// \RG|selAL [0] = ((\ECS|entradaRG1 [0]) # (!\ECS|entradaRG2 [0])) # (!\RG|wAL~0_combout )

	.dataa(\RG|wAL~0_combout ),
	.datab(vcc),
	.datac(\ECS|entradaRG2 [0]),
	.datad(\ECS|entradaRG1 [0]),
	.cin(gnd),
	.combout(\RG|selAL [0]),
	.cout());
// synopsys translate_off
defparam \RG|selAL[0] .lut_mask = 16'hFF5F;
defparam \RG|selAL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N24
cycloneii_lcell_comb \ECS|state.final~feeder (
// Equation(s):
// \ECS|state.final~feeder_combout  = \ECS|state.resposta~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ECS|state.resposta~regout ),
	.cin(gnd),
	.combout(\ECS|state.final~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|state.final~feeder .lut_mask = 16'hFF00;
defparam \ECS|state.final~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N25
cycloneii_lcell_ff \ECS|state.final (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|state.final~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|state.final~regout ));

// Location: LCCOMB_X90_Y29_N6
cycloneii_lcell_comb \ECS|Selector24~0 (
// Equation(s):
// \ECS|Selector24~0_combout  = (\ECS|state.arithmetic162~regout ) # ((\ECS|sinalEscritaRT2~regout  & !\ECS|state.final~regout ))

	.dataa(\ECS|state.arithmetic162~regout ),
	.datab(vcc),
	.datac(\ECS|sinalEscritaRT2~regout ),
	.datad(\ECS|state.final~regout ),
	.cin(gnd),
	.combout(\ECS|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector24~0 .lut_mask = 16'hAAFA;
defparam \ECS|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N7
cycloneii_lcell_ff \ECS|sinalEscritaRT2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|sinalEscritaRT2~regout ));

// Location: LCFF_X92_Y32_N31
cycloneii_lcell_ff \RT|RegR2|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[0]~0_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [8]));

// Location: LCCOMB_X62_Y25_N12
cycloneii_lcell_comb \ECS|Selector21~0 (
// Equation(s):
// \ECS|Selector21~0_combout  = (!\ECS|state.arithmetic161~regout  & !\ECS|state.arithmetic8~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ECS|state.arithmetic161~regout ),
	.datad(\ECS|state.arithmetic8~regout ),
	.cin(gnd),
	.combout(\ECS|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector21~0 .lut_mask = 16'h000F;
defparam \ECS|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N26
cycloneii_lcell_comb \ECS|Selector22~0 (
// Equation(s):
// \ECS|Selector22~0_combout  = (\ECS|state.arithmetic162~regout ) # ((\ECS|Selector21~0_combout  & (\ECS|saidaDataBUS [0] & !\ECS|state.resposta~regout )))

	.dataa(\ECS|state.arithmetic162~regout ),
	.datab(\ECS|Selector21~0_combout ),
	.datac(\ECS|saidaDataBUS [0]),
	.datad(\ECS|state.resposta~regout ),
	.cin(gnd),
	.combout(\ECS|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector22~0 .lut_mask = 16'hAAEA;
defparam \ECS|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N27
cycloneii_lcell_ff \ECS|saidaDataBUS[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|saidaDataBUS [0]));

// Location: LCCOMB_X90_Y29_N20
cycloneii_lcell_comb \ECS|Selector23~0 (
// Equation(s):
// \ECS|Selector23~0_combout  = ((!\ECS|state.arithmetic162~regout  & (\ECS|sinalEscritaRT1~regout  & !\ECS|state.final~regout ))) # (!\ECS|Selector21~0_combout )

	.dataa(\ECS|state.arithmetic162~regout ),
	.datab(\ECS|Selector21~0_combout ),
	.datac(\ECS|sinalEscritaRT1~regout ),
	.datad(\ECS|state.final~regout ),
	.cin(gnd),
	.combout(\ECS|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector23~0 .lut_mask = 16'h3373;
defparam \ECS|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N21
cycloneii_lcell_ff \ECS|sinalEscritaRT1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|sinalEscritaRT1~regout ));

// Location: LCFF_X92_Y32_N29
cycloneii_lcell_ff \RT|RegR1|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[0]~0_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [8]));

// Location: LCCOMB_X90_Y29_N16
cycloneii_lcell_comb \ECS|Selector21~1 (
// Equation(s):
// \ECS|Selector21~1_combout  = (\ECS|state.resposta~regout ) # ((!\ECS|state.arithmetic162~regout  & (\ECS|Selector21~0_combout  & \ECS|saidaDataBUS [1])))

	.dataa(\ECS|state.arithmetic162~regout ),
	.datab(\ECS|Selector21~0_combout ),
	.datac(\ECS|saidaDataBUS [1]),
	.datad(\ECS|state.resposta~regout ),
	.cin(gnd),
	.combout(\ECS|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector21~1 .lut_mask = 16'hFF40;
defparam \ECS|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N17
cycloneii_lcell_ff \ECS|saidaDataBUS[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector21~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|saidaDataBUS [1]));

// Location: LCCOMB_X91_Y32_N20
cycloneii_lcell_comb \ADB|Mux1~0 (
// Equation(s):
// \ADB|Mux1~0_combout  = (\ECS|saidaDataBUS [0] & !\ECS|saidaDataBUS [1])

	.dataa(\ECS|saidaDataBUS [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ECS|saidaDataBUS [1]),
	.cin(gnd),
	.combout(\ADB|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux1~0 .lut_mask = 16'h00AA;
defparam \ADB|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N14
cycloneii_lcell_comb \RG|SP|q[15]~15 (
// Equation(s):
// \RG|SP|q[15]~15_combout  = (\ADB|Mux1~0_combout  & ((\RT|RegR2|q [7]))) # (!\ADB|Mux1~0_combout  & (\ADB|Mux8~3_combout ))

	.dataa(\ADB|Mux8~3_combout ),
	.datab(\RT|RegR2|q [7]),
	.datac(vcc),
	.datad(\ADB|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[15]~15 .lut_mask = 16'hCCAA;
defparam \RG|SP|q[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y32_N5
cycloneii_lcell_ff \RT|RegR2|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[15]~15_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [7]));

// Location: LCCOMB_X93_Y32_N26
cycloneii_lcell_comb \ADB|Mux12~0 (
// Equation(s):
// \ADB|Mux12~0_combout  = (\ECS|saidaDataBUS [1] & (((!\ECS|saidaDataBUS [0] & \ALU|add1|Add0~6_combout )))) # (!\ECS|saidaDataBUS [1] & (\RT|RegR1|q [3]))

	.dataa(\RT|RegR1|q [3]),
	.datab(\ECS|saidaDataBUS [0]),
	.datac(\ALU|add1|Add0~6_combout ),
	.datad(\ECS|saidaDataBUS [1]),
	.cin(gnd),
	.combout(\ADB|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux12~0 .lut_mask = 16'h30AA;
defparam \ADB|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N16
cycloneii_lcell_comb \RG|SP|q[11]~11 (
// Equation(s):
// \RG|SP|q[11]~11_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [3])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux12~0_combout )))

	.dataa(\ADB|Mux1~0_combout ),
	.datab(vcc),
	.datac(\RT|RegR2|q [3]),
	.datad(\ADB|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[11]~11 .lut_mask = 16'hF5A0;
defparam \RG|SP|q[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y32_N1
cycloneii_lcell_ff \RT|RegR2|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[11]~11_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [3]));

// Location: LCFF_X92_Y32_N7
cycloneii_lcell_ff \RT|RegR2|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[10]~10_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [2]));

// Location: LCFF_X93_Y29_N5
cycloneii_lcell_ff \RT|RegR2|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[9]~9_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [1]));

// Location: LCCOMB_X92_Y29_N0
cycloneii_lcell_comb \ADB|Mux15~2 (
// Equation(s):
// \ADB|Mux15~2_combout  = (!\ECS|saidaDataBUS [0] & \ECS|saidaDataBUS [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ECS|saidaDataBUS [0]),
	.datad(\ECS|saidaDataBUS [1]),
	.cin(gnd),
	.combout(\ADB|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux15~2 .lut_mask = 16'h0F00;
defparam \ADB|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N28
cycloneii_lcell_comb \ADB|Mux15~0 (
// Equation(s):
// \ADB|Mux15~0_combout  = (\RT|RegR1|q [0] & !\ECS|saidaDataBUS [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\RT|RegR1|q [0]),
	.datad(\ECS|saidaDataBUS [1]),
	.cin(gnd),
	.combout(\ADB|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux15~0 .lut_mask = 16'h00F0;
defparam \ADB|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y32_N0
cycloneii_lcell_comb \ALU|add1|Add0~0 (
// Equation(s):
// \ALU|add1|Add0~0_combout  = (\RT|RegR2|q [0] & (\RT|RegR1|q [0] $ (VCC))) # (!\RT|RegR2|q [0] & (\RT|RegR1|q [0] & VCC))
// \ALU|add1|Add0~1  = CARRY((\RT|RegR2|q [0] & \RT|RegR1|q [0]))

	.dataa(\RT|RegR2|q [0]),
	.datab(\RT|RegR1|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|add1|Add0~0_combout ),
	.cout(\ALU|add1|Add0~1 ));
// synopsys translate_off
defparam \ALU|add1|Add0~0 .lut_mask = 16'h6688;
defparam \ALU|add1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y30_N14
cycloneii_lcell_comb \ADB|Mux15~3 (
// Equation(s):
// \ADB|Mux15~3_combout  = (\ADB|Mux15~1_combout ) # ((\ADB|Mux15~0_combout ) # ((\ADB|Mux15~2_combout  & \ALU|add1|Add0~0_combout )))

	.dataa(\ADB|Mux15~1_combout ),
	.datab(\ADB|Mux15~2_combout ),
	.datac(\ADB|Mux15~0_combout ),
	.datad(\ALU|add1|Add0~0_combout ),
	.cin(gnd),
	.combout(\ADB|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux15~3 .lut_mask = 16'hFEFA;
defparam \ADB|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y30_N10
cycloneii_lcell_comb \RG|SP|q[8]~8 (
// Equation(s):
// \RG|SP|q[8]~8_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [0])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux15~3_combout )))

	.dataa(\RT|RegR2|q [0]),
	.datab(\ADB|Mux1~0_combout ),
	.datac(vcc),
	.datad(\ADB|Mux15~3_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[8]~8 .lut_mask = 16'hBB88;
defparam \RG|SP|q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y32_N29
cycloneii_lcell_ff \RT|RegR1|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[8]~8_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [0]));

// Location: LCCOMB_X92_Y32_N2
cycloneii_lcell_comb \ALU|add1|Add0~2 (
// Equation(s):
// \ALU|add1|Add0~2_combout  = (\RT|RegR2|q [1] & ((\RT|RegR1|q [1] & (\ALU|add1|Add0~1  & VCC)) # (!\RT|RegR1|q [1] & (!\ALU|add1|Add0~1 )))) # (!\RT|RegR2|q [1] & ((\RT|RegR1|q [1] & (!\ALU|add1|Add0~1 )) # (!\RT|RegR1|q [1] & ((\ALU|add1|Add0~1 ) # 
// (GND)))))
// \ALU|add1|Add0~3  = CARRY((\RT|RegR2|q [1] & (!\RT|RegR1|q [1] & !\ALU|add1|Add0~1 )) # (!\RT|RegR2|q [1] & ((!\ALU|add1|Add0~1 ) # (!\RT|RegR1|q [1]))))

	.dataa(\RT|RegR2|q [1]),
	.datab(\RT|RegR1|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~1 ),
	.combout(\ALU|add1|Add0~2_combout ),
	.cout(\ALU|add1|Add0~3 ));
// synopsys translate_off
defparam \ALU|add1|Add0~2 .lut_mask = 16'h9617;
defparam \ALU|add1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N18
cycloneii_lcell_comb \ADB|Mux14~0 (
// Equation(s):
// \ADB|Mux14~0_combout  = (\ECS|saidaDataBUS [1] & (((\ALU|add1|Add0~2_combout  & !\ECS|saidaDataBUS [0])))) # (!\ECS|saidaDataBUS [1] & (\RT|RegR1|q [1]))

	.dataa(\RT|RegR1|q [1]),
	.datab(\ECS|saidaDataBUS [1]),
	.datac(\ALU|add1|Add0~2_combout ),
	.datad(\ECS|saidaDataBUS [0]),
	.cin(gnd),
	.combout(\ADB|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux14~0 .lut_mask = 16'h22E2;
defparam \ADB|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N20
cycloneii_lcell_comb \RG|SP|q[9]~9 (
// Equation(s):
// \RG|SP|q[9]~9_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [1])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux14~0_combout )))

	.dataa(vcc),
	.datab(\ADB|Mux1~0_combout ),
	.datac(\RT|RegR2|q [1]),
	.datad(\ADB|Mux14~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[9]~9 .lut_mask = 16'hF3C0;
defparam \RG|SP|q[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N24
cycloneii_lcell_comb \RT|RegR1|q[1]~feeder (
// Equation(s):
// \RT|RegR1|q[1]~feeder_combout  = \RG|SP|q[9]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[9]~9_combout ),
	.cin(gnd),
	.combout(\RT|RegR1|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RT|RegR1|q[1]~feeder .lut_mask = 16'hFF00;
defparam \RT|RegR1|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y32_N25
cycloneii_lcell_ff \RT|RegR1|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RT|RegR1|q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [1]));

// Location: LCCOMB_X92_Y32_N4
cycloneii_lcell_comb \ALU|add1|Add0~4 (
// Equation(s):
// \ALU|add1|Add0~4_combout  = ((\RT|RegR2|q [2] $ (\RT|RegR1|q [2] $ (!\ALU|add1|Add0~3 )))) # (GND)
// \ALU|add1|Add0~5  = CARRY((\RT|RegR2|q [2] & ((\RT|RegR1|q [2]) # (!\ALU|add1|Add0~3 ))) # (!\RT|RegR2|q [2] & (\RT|RegR1|q [2] & !\ALU|add1|Add0~3 )))

	.dataa(\RT|RegR2|q [2]),
	.datab(\RT|RegR1|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~3 ),
	.combout(\ALU|add1|Add0~4_combout ),
	.cout(\ALU|add1|Add0~5 ));
// synopsys translate_off
defparam \ALU|add1|Add0~4 .lut_mask = 16'h698E;
defparam \ALU|add1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N0
cycloneii_lcell_comb \RT|RegR2|q[11]~feeder (
// Equation(s):
// \RT|RegR2|q[11]~feeder_combout  = \RG|SP|q[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RT|RegR2|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RT|RegR2|q[11]~feeder .lut_mask = 16'hFF00;
defparam \RT|RegR2|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N1
cycloneii_lcell_ff \RT|RegR2|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RT|RegR2|q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [11]));

// Location: LCFF_X91_Y32_N29
cycloneii_lcell_ff \RT|RegR1|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[7]~7_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [15]));

// Location: LCFF_X91_Y32_N3
cycloneii_lcell_ff \RT|RegR1|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [14]));

// Location: LCCOMB_X93_Y31_N12
cycloneii_lcell_comb \RT|RegR2|q[13]~feeder (
// Equation(s):
// \RT|RegR2|q[13]~feeder_combout  = \RG|SP|q[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\RG|SP|q[5]~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RT|RegR2|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RT|RegR2|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \RT|RegR2|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y31_N13
cycloneii_lcell_ff \RT|RegR2|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RT|RegR2|q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [13]));

// Location: LCCOMB_X92_Y32_N16
cycloneii_lcell_comb \ALU|add1|Add0~16 (
// Equation(s):
// \ALU|add1|Add0~16_combout  = ((\RT|RegR1|q [8] $ (\RT|RegR2|q [8] $ (!\ALU|add1|Add0~15 )))) # (GND)
// \ALU|add1|Add0~17  = CARRY((\RT|RegR1|q [8] & ((\RT|RegR2|q [8]) # (!\ALU|add1|Add0~15 ))) # (!\RT|RegR1|q [8] & (\RT|RegR2|q [8] & !\ALU|add1|Add0~15 )))

	.dataa(\RT|RegR1|q [8]),
	.datab(\RT|RegR2|q [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~15 ),
	.combout(\ALU|add1|Add0~16_combout ),
	.cout(\ALU|add1|Add0~17 ));
// synopsys translate_off
defparam \ALU|add1|Add0~16 .lut_mask = 16'h698E;
defparam \ALU|add1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y32_N18
cycloneii_lcell_comb \ALU|add1|Add0~18 (
// Equation(s):
// \ALU|add1|Add0~18_combout  = (\RT|RegR2|q [9] & ((\RT|RegR1|q [9] & (\ALU|add1|Add0~17  & VCC)) # (!\RT|RegR1|q [9] & (!\ALU|add1|Add0~17 )))) # (!\RT|RegR2|q [9] & ((\RT|RegR1|q [9] & (!\ALU|add1|Add0~17 )) # (!\RT|RegR1|q [9] & ((\ALU|add1|Add0~17 ) # 
// (GND)))))
// \ALU|add1|Add0~19  = CARRY((\RT|RegR2|q [9] & (!\RT|RegR1|q [9] & !\ALU|add1|Add0~17 )) # (!\RT|RegR2|q [9] & ((!\ALU|add1|Add0~17 ) # (!\RT|RegR1|q [9]))))

	.dataa(\RT|RegR2|q [9]),
	.datab(\RT|RegR1|q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~17 ),
	.combout(\ALU|add1|Add0~18_combout ),
	.cout(\ALU|add1|Add0~19 ));
// synopsys translate_off
defparam \ALU|add1|Add0~18 .lut_mask = 16'h9617;
defparam \ALU|add1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N6
cycloneii_lcell_comb \ADB|Mux6~0 (
// Equation(s):
// \ADB|Mux6~0_combout  = (\ECS|saidaDataBUS [1] & (!\ECS|saidaDataBUS [0] & ((\ALU|add1|Add0~18_combout )))) # (!\ECS|saidaDataBUS [1] & (((\RT|RegR1|q [9]))))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ECS|saidaDataBUS [0]),
	.datac(\RT|RegR1|q [9]),
	.datad(\ALU|add1|Add0~18_combout ),
	.cin(gnd),
	.combout(\ADB|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux6~0 .lut_mask = 16'h7250;
defparam \ADB|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N18
cycloneii_lcell_comb \RG|SP|q[1]~1 (
// Equation(s):
// \RG|SP|q[1]~1_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [9])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux6~0_combout )))

	.dataa(\RT|RegR2|q [9]),
	.datab(\ADB|Mux1~0_combout ),
	.datac(vcc),
	.datad(\ADB|Mux6~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[1]~1 .lut_mask = 16'hBB88;
defparam \RG|SP|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y32_N7
cycloneii_lcell_ff \RT|RegR1|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[1]~1_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [9]));

// Location: LCCOMB_X92_Y32_N20
cycloneii_lcell_comb \ALU|add1|Add0~20 (
// Equation(s):
// \ALU|add1|Add0~20_combout  = ((\RT|RegR2|q [10] $ (\RT|RegR1|q [10] $ (!\ALU|add1|Add0~19 )))) # (GND)
// \ALU|add1|Add0~21  = CARRY((\RT|RegR2|q [10] & ((\RT|RegR1|q [10]) # (!\ALU|add1|Add0~19 ))) # (!\RT|RegR2|q [10] & (\RT|RegR1|q [10] & !\ALU|add1|Add0~19 )))

	.dataa(\RT|RegR2|q [10]),
	.datab(\RT|RegR1|q [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~19 ),
	.combout(\ALU|add1|Add0~20_combout ),
	.cout(\ALU|add1|Add0~21 ));
// synopsys translate_off
defparam \ALU|add1|Add0~20 .lut_mask = 16'h698E;
defparam \ALU|add1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N20
cycloneii_lcell_comb \ADB|Mux5~0 (
// Equation(s):
// \ADB|Mux5~0_combout  = (\ECS|saidaDataBUS [1] & (((\ALU|add1|Add0~20_combout  & !\ECS|saidaDataBUS [0])))) # (!\ECS|saidaDataBUS [1] & (\RT|RegR1|q [10]))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\RT|RegR1|q [10]),
	.datac(\ALU|add1|Add0~20_combout ),
	.datad(\ECS|saidaDataBUS [0]),
	.cin(gnd),
	.combout(\ADB|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux5~0 .lut_mask = 16'h44E4;
defparam \ADB|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y29_N24
cycloneii_lcell_comb \RG|SP|q[2]~2 (
// Equation(s):
// \RG|SP|q[2]~2_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [10])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux5~0_combout )))

	.dataa(\RT|RegR2|q [10]),
	.datab(\ADB|Mux1~0_combout ),
	.datac(vcc),
	.datad(\ADB|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[2]~2 .lut_mask = 16'hBB88;
defparam \RG|SP|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y32_N23
cycloneii_lcell_ff \RT|RegR1|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[2]~2_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [10]));

// Location: LCCOMB_X92_Y32_N22
cycloneii_lcell_comb \ALU|add1|Add0~22 (
// Equation(s):
// \ALU|add1|Add0~22_combout  = (\RT|RegR2|q [11] & ((\RT|RegR1|q [11] & (\ALU|add1|Add0~21  & VCC)) # (!\RT|RegR1|q [11] & (!\ALU|add1|Add0~21 )))) # (!\RT|RegR2|q [11] & ((\RT|RegR1|q [11] & (!\ALU|add1|Add0~21 )) # (!\RT|RegR1|q [11] & ((\ALU|add1|Add0~21 
// ) # (GND)))))
// \ALU|add1|Add0~23  = CARRY((\RT|RegR2|q [11] & (!\RT|RegR1|q [11] & !\ALU|add1|Add0~21 )) # (!\RT|RegR2|q [11] & ((!\ALU|add1|Add0~21 ) # (!\RT|RegR1|q [11]))))

	.dataa(\RT|RegR2|q [11]),
	.datab(\RT|RegR1|q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~21 ),
	.combout(\ALU|add1|Add0~22_combout ),
	.cout(\ALU|add1|Add0~23 ));
// synopsys translate_off
defparam \ALU|add1|Add0~22 .lut_mask = 16'h9617;
defparam \ALU|add1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y32_N24
cycloneii_lcell_comb \ALU|add1|Add0~24 (
// Equation(s):
// \ALU|add1|Add0~24_combout  = ((\RT|RegR1|q [12] $ (\RT|RegR2|q [12] $ (!\ALU|add1|Add0~23 )))) # (GND)
// \ALU|add1|Add0~25  = CARRY((\RT|RegR1|q [12] & ((\RT|RegR2|q [12]) # (!\ALU|add1|Add0~23 ))) # (!\RT|RegR1|q [12] & (\RT|RegR2|q [12] & !\ALU|add1|Add0~23 )))

	.dataa(\RT|RegR1|q [12]),
	.datab(\RT|RegR2|q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~23 ),
	.combout(\ALU|add1|Add0~24_combout ),
	.cout(\ALU|add1|Add0~25 ));
// synopsys translate_off
defparam \ALU|add1|Add0~24 .lut_mask = 16'h698E;
defparam \ALU|add1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X92_Y32_N11
cycloneii_lcell_ff \RT|RegR1|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[4]~4_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [12]));

// Location: LCCOMB_X93_Y31_N30
cycloneii_lcell_comb \ADB|Mux3~0 (
// Equation(s):
// \ADB|Mux3~0_combout  = (\ECS|saidaDataBUS [1] & (!\ECS|saidaDataBUS [0] & (\ALU|add1|Add0~24_combout ))) # (!\ECS|saidaDataBUS [1] & (((\RT|RegR1|q [12]))))

	.dataa(\ECS|saidaDataBUS [0]),
	.datab(\ECS|saidaDataBUS [1]),
	.datac(\ALU|add1|Add0~24_combout ),
	.datad(\RT|RegR1|q [12]),
	.cin(gnd),
	.combout(\ADB|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux3~0 .lut_mask = 16'h7340;
defparam \ADB|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y31_N22
cycloneii_lcell_comb \RG|SP|q[4]~4 (
// Equation(s):
// \RG|SP|q[4]~4_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [12])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux3~0_combout )))

	.dataa(\ADB|Mux1~0_combout ),
	.datab(vcc),
	.datac(\RT|RegR2|q [12]),
	.datad(\ADB|Mux3~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[4]~4 .lut_mask = 16'hF5A0;
defparam \RG|SP|q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y31_N0
cycloneii_lcell_comb \RT|RegR2|q[12]~feeder (
// Equation(s):
// \RT|RegR2|q[12]~feeder_combout  = \RG|SP|q[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RT|RegR2|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RT|RegR2|q[12]~feeder .lut_mask = 16'hFF00;
defparam \RT|RegR2|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y31_N1
cycloneii_lcell_ff \RT|RegR2|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RT|RegR2|q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [12]));

// Location: LCCOMB_X92_Y32_N26
cycloneii_lcell_comb \ALU|add1|Add0~26 (
// Equation(s):
// \ALU|add1|Add0~26_combout  = (\RT|RegR2|q [13] & ((\RT|RegR1|q [13] & (\ALU|add1|Add0~25  & VCC)) # (!\RT|RegR1|q [13] & (!\ALU|add1|Add0~25 )))) # (!\RT|RegR2|q [13] & ((\RT|RegR1|q [13] & (!\ALU|add1|Add0~25 )) # (!\RT|RegR1|q [13] & ((\ALU|add1|Add0~25 
// ) # (GND)))))
// \ALU|add1|Add0~27  = CARRY((\RT|RegR2|q [13] & (!\RT|RegR1|q [13] & !\ALU|add1|Add0~25 )) # (!\RT|RegR2|q [13] & ((!\ALU|add1|Add0~25 ) # (!\RT|RegR1|q [13]))))

	.dataa(\RT|RegR2|q [13]),
	.datab(\RT|RegR1|q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~25 ),
	.combout(\ALU|add1|Add0~26_combout ),
	.cout(\ALU|add1|Add0~27 ));
// synopsys translate_off
defparam \ALU|add1|Add0~26 .lut_mask = 16'h9617;
defparam \ALU|add1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y31_N26
cycloneii_lcell_comb \ADB|Mux2~0 (
// Equation(s):
// \ADB|Mux2~0_combout  = (\ECS|saidaDataBUS [1] & (((!\ECS|saidaDataBUS [0] & \ALU|add1|Add0~26_combout )))) # (!\ECS|saidaDataBUS [1] & (\RT|RegR1|q [13]))

	.dataa(\RT|RegR1|q [13]),
	.datab(\ECS|saidaDataBUS [1]),
	.datac(\ECS|saidaDataBUS [0]),
	.datad(\ALU|add1|Add0~26_combout ),
	.cin(gnd),
	.combout(\ADB|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux2~0 .lut_mask = 16'h2E22;
defparam \ADB|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y31_N24
cycloneii_lcell_comb \RG|SP|q[5]~5 (
// Equation(s):
// \RG|SP|q[5]~5_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [13])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux2~0_combout )))

	.dataa(\ADB|Mux1~0_combout ),
	.datab(vcc),
	.datac(\RT|RegR2|q [13]),
	.datad(\ADB|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[5]~5 .lut_mask = 16'hF5A0;
defparam \RG|SP|q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y32_N15
cycloneii_lcell_ff \RT|RegR1|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[5]~5_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [13]));

// Location: LCCOMB_X92_Y32_N28
cycloneii_lcell_comb \ALU|add1|Add0~28 (
// Equation(s):
// \ALU|add1|Add0~28_combout  = ((\RT|RegR1|q [14] $ (\RT|RegR2|q [14] $ (!\ALU|add1|Add0~27 )))) # (GND)
// \ALU|add1|Add0~29  = CARRY((\RT|RegR1|q [14] & ((\RT|RegR2|q [14]) # (!\ALU|add1|Add0~27 ))) # (!\RT|RegR1|q [14] & (\RT|RegR2|q [14] & !\ALU|add1|Add0~27 )))

	.dataa(\RT|RegR1|q [14]),
	.datab(\RT|RegR2|q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~27 ),
	.combout(\ALU|add1|Add0~28_combout ),
	.cout(\ALU|add1|Add0~29 ));
// synopsys translate_off
defparam \ALU|add1|Add0~28 .lut_mask = 16'h698E;
defparam \ALU|add1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N22
cycloneii_lcell_comb \ADB|Mux1~1 (
// Equation(s):
// \ADB|Mux1~1_combout  = (\ECS|saidaDataBUS [1] & (((!\ECS|saidaDataBUS [0] & \ALU|add1|Add0~28_combout )))) # (!\ECS|saidaDataBUS [1] & (\RT|RegR1|q [14]))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\RT|RegR1|q [14]),
	.datac(\ECS|saidaDataBUS [0]),
	.datad(\ALU|add1|Add0~28_combout ),
	.cin(gnd),
	.combout(\ADB|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux1~1 .lut_mask = 16'h4E44;
defparam \ADB|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N2
cycloneii_lcell_comb \RG|SP|q[6]~6 (
// Equation(s):
// \RG|SP|q[6]~6_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [14])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux1~1_combout )))

	.dataa(\RT|RegR2|q [14]),
	.datab(vcc),
	.datac(\ADB|Mux1~0_combout ),
	.datad(\ADB|Mux1~1_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[6]~6 .lut_mask = 16'hAFA0;
defparam \RG|SP|q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N22
cycloneii_lcell_comb \RT|RegR2|q[14]~feeder (
// Equation(s):
// \RT|RegR2|q[14]~feeder_combout  = \RG|SP|q[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RT|RegR2|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RT|RegR2|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RT|RegR2|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N23
cycloneii_lcell_ff \RT|RegR2|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RT|RegR2|q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [14]));

// Location: LCCOMB_X92_Y32_N30
cycloneii_lcell_comb \ALU|add1|Add0~30 (
// Equation(s):
// \ALU|add1|Add0~30_combout  = \RT|RegR1|q [15] $ (\ALU|add1|Add0~29  $ (\RT|RegR2|q [15]))

	.dataa(vcc),
	.datab(\RT|RegR1|q [15]),
	.datac(vcc),
	.datad(\RT|RegR2|q [15]),
	.cin(\ALU|add1|Add0~29 ),
	.combout(\ALU|add1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|Add0~30 .lut_mask = 16'hC33C;
defparam \ALU|add1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N28
cycloneii_lcell_comb \ADB|Mux0~0 (
// Equation(s):
// \ADB|Mux0~0_combout  = (\ECS|saidaDataBUS [1] & (!\ECS|saidaDataBUS [0] & ((\ALU|add1|Add0~30_combout )))) # (!\ECS|saidaDataBUS [1] & (((\RT|RegR1|q [15]))))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ECS|saidaDataBUS [0]),
	.datac(\RT|RegR1|q [15]),
	.datad(\ALU|add1|Add0~30_combout ),
	.cin(gnd),
	.combout(\ADB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux0~0 .lut_mask = 16'h7250;
defparam \ADB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N6
cycloneii_lcell_comb \RG|SP|q[7]~7 (
// Equation(s):
// \RG|SP|q[7]~7_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [15])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux0~0_combout )))

	.dataa(\RT|RegR2|q [15]),
	.datab(\ADB|Mux1~0_combout ),
	.datac(vcc),
	.datad(\ADB|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[7]~7 .lut_mask = 16'hBB88;
defparam \RG|SP|q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N12
cycloneii_lcell_comb \RT|RegR2|q[15]~feeder (
// Equation(s):
// \RT|RegR2|q[15]~feeder_combout  = \RG|SP|q[7]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[7]~7_combout ),
	.cin(gnd),
	.combout(\RT|RegR2|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RT|RegR2|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RT|RegR2|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N13
cycloneii_lcell_ff \RT|RegR2|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RT|RegR2|q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [15]));

// Location: LCCOMB_X92_Y30_N2
cycloneii_lcell_comb \ALU|add1|temp2~0 (
// Equation(s):
// \ALU|add1|temp2~0_combout  = (\RT|RegR1|q [15] & (\RT|RegR2|q [15] & !\ALU|add1|Add0~30_combout ))

	.dataa(\RT|RegR1|q [15]),
	.datab(\RT|RegR2|q [15]),
	.datac(\ALU|add1|Add0~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|add1|temp2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|temp2~0 .lut_mask = 16'h0808;
defparam \ALU|add1|temp2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y30_N3
cycloneii_lcell_ff \FR|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|add1|temp2~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FR|q [0]));

// Location: LCCOMB_X92_Y30_N16
cycloneii_lcell_comb \ADB|Mux15~1 (
// Equation(s):
// \ADB|Mux15~1_combout  = (\ECS|saidaDataBUS [1] & (\ECS|saidaDataBUS [0] & \FR|q [0]))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(vcc),
	.datac(\ECS|saidaDataBUS [0]),
	.datad(\FR|q [0]),
	.cin(gnd),
	.combout(\ADB|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux15~1 .lut_mask = 16'hA000;
defparam \ADB|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y29_N30
cycloneii_lcell_comb \ADB|Mux4~1 (
// Equation(s):
// \ADB|Mux4~1_combout  = (\ADB|Mux4~0_combout ) # ((\ADB|Mux15~1_combout ) # ((\ADB|Mux15~2_combout  & \ALU|add1|Add0~22_combout )))

	.dataa(\ADB|Mux4~0_combout ),
	.datab(\ADB|Mux15~2_combout ),
	.datac(\ADB|Mux15~1_combout ),
	.datad(\ALU|add1|Add0~22_combout ),
	.cin(gnd),
	.combout(\ADB|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux4~1 .lut_mask = 16'hFEFA;
defparam \ADB|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y29_N26
cycloneii_lcell_comb \RG|SP|q[3]~3 (
// Equation(s):
// \RG|SP|q[3]~3_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [11])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux4~1_combout )))

	.dataa(\ADB|Mux1~0_combout ),
	.datab(\RT|RegR2|q [11]),
	.datac(vcc),
	.datad(\ADB|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[3]~3 .lut_mask = 16'hDD88;
defparam \RG|SP|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y30_N12
cycloneii_lcell_comb \RT|RegR1|q[11]~feeder (
// Equation(s):
// \RT|RegR1|q[11]~feeder_combout  = \RG|SP|q[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RT|RegR1|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RT|RegR1|q[11]~feeder .lut_mask = 16'hFF00;
defparam \RT|RegR1|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y30_N13
cycloneii_lcell_ff \RT|RegR1|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RT|RegR1|q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [11]));

// Location: LCCOMB_X91_Y32_N14
cycloneii_lcell_comb \ALU|add1|PF~1 (
// Equation(s):
// \ALU|add1|PF~1_combout  = \ALU|add1|Add0~20_combout  $ (\ALU|add1|Add0~6_combout  $ (\ALU|add1|Add0~4_combout  $ (\ALU|add1|Add0~22_combout )))

	.dataa(\ALU|add1|Add0~20_combout ),
	.datab(\ALU|add1|Add0~6_combout ),
	.datac(\ALU|add1|Add0~4_combout ),
	.datad(\ALU|add1|Add0~22_combout ),
	.cin(gnd),
	.combout(\ALU|add1|PF~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|PF~1 .lut_mask = 16'h6996;
defparam \ALU|add1|PF~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y32_N25
cycloneii_lcell_ff \RT|RegR2|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[13]~13_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [5]));

// Location: LCCOMB_X91_Y32_N30
cycloneii_lcell_comb \ADB|Mux10~0 (
// Equation(s):
// \ADB|Mux10~0_combout  = (\ECS|saidaDataBUS [1] & (\ALU|add1|Add0~10_combout  & (!\ECS|saidaDataBUS [0]))) # (!\ECS|saidaDataBUS [1] & (((\RT|RegR1|q [5]))))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ALU|add1|Add0~10_combout ),
	.datac(\ECS|saidaDataBUS [0]),
	.datad(\RT|RegR1|q [5]),
	.cin(gnd),
	.combout(\ADB|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux10~0 .lut_mask = 16'h5D08;
defparam \ADB|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N8
cycloneii_lcell_comb \RG|SP|q[13]~13 (
// Equation(s):
// \RG|SP|q[13]~13_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [5])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux10~0_combout )))

	.dataa(\ADB|Mux1~0_combout ),
	.datab(\RT|RegR2|q [5]),
	.datac(vcc),
	.datad(\ADB|Mux10~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[13]~13 .lut_mask = 16'hDD88;
defparam \RG|SP|q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y32_N21
cycloneii_lcell_ff \RT|RegR1|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[13]~13_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [5]));

// Location: LCCOMB_X92_Y32_N6
cycloneii_lcell_comb \ALU|add1|Add0~6 (
// Equation(s):
// \ALU|add1|Add0~6_combout  = (\RT|RegR1|q [3] & ((\RT|RegR2|q [3] & (\ALU|add1|Add0~5  & VCC)) # (!\RT|RegR2|q [3] & (!\ALU|add1|Add0~5 )))) # (!\RT|RegR1|q [3] & ((\RT|RegR2|q [3] & (!\ALU|add1|Add0~5 )) # (!\RT|RegR2|q [3] & ((\ALU|add1|Add0~5 ) # 
// (GND)))))
// \ALU|add1|Add0~7  = CARRY((\RT|RegR1|q [3] & (!\RT|RegR2|q [3] & !\ALU|add1|Add0~5 )) # (!\RT|RegR1|q [3] & ((!\ALU|add1|Add0~5 ) # (!\RT|RegR2|q [3]))))

	.dataa(\RT|RegR1|q [3]),
	.datab(\RT|RegR2|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~5 ),
	.combout(\ALU|add1|Add0~6_combout ),
	.cout(\ALU|add1|Add0~7 ));
// synopsys translate_off
defparam \ALU|add1|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|add1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X92_Y32_N8
cycloneii_lcell_comb \ALU|add1|Add0~8 (
// Equation(s):
// \ALU|add1|Add0~8_combout  = ((\RT|RegR1|q [4] $ (\RT|RegR2|q [4] $ (!\ALU|add1|Add0~7 )))) # (GND)
// \ALU|add1|Add0~9  = CARRY((\RT|RegR1|q [4] & ((\RT|RegR2|q [4]) # (!\ALU|add1|Add0~7 ))) # (!\RT|RegR1|q [4] & (\RT|RegR2|q [4] & !\ALU|add1|Add0~7 )))

	.dataa(\RT|RegR1|q [4]),
	.datab(\RT|RegR2|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~7 ),
	.combout(\ALU|add1|Add0~8_combout ),
	.cout(\ALU|add1|Add0~9 ));
// synopsys translate_off
defparam \ALU|add1|Add0~8 .lut_mask = 16'h698E;
defparam \ALU|add1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y30_N0
cycloneii_lcell_comb \FR|q[4]~2 (
// Equation(s):
// \FR|q[4]~2_cout  = CARRY((\RT|RegR2|q [0] & \RT|RegR1|q [0]))

	.dataa(\RT|RegR2|q [0]),
	.datab(\RT|RegR1|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\FR|q[4]~2_cout ));
// synopsys translate_off
defparam \FR|q[4]~2 .lut_mask = 16'h0088;
defparam \FR|q[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y30_N2
cycloneii_lcell_comb \FR|q[4]~4 (
// Equation(s):
// \FR|q[4]~4_cout  = CARRY((\RT|RegR1|q [1] & (!\RT|RegR2|q [1] & !\FR|q[4]~2_cout )) # (!\RT|RegR1|q [1] & ((!\FR|q[4]~2_cout ) # (!\RT|RegR2|q [1]))))

	.dataa(\RT|RegR1|q [1]),
	.datab(\RT|RegR2|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\FR|q[4]~2_cout ),
	.combout(),
	.cout(\FR|q[4]~4_cout ));
// synopsys translate_off
defparam \FR|q[4]~4 .lut_mask = 16'h0017;
defparam \FR|q[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y30_N4
cycloneii_lcell_comb \FR|q[4]~6 (
// Equation(s):
// \FR|q[4]~6_cout  = CARRY((\RT|RegR1|q [2] & ((\RT|RegR2|q [2]) # (!\FR|q[4]~4_cout ))) # (!\RT|RegR1|q [2] & (\RT|RegR2|q [2] & !\FR|q[4]~4_cout )))

	.dataa(\RT|RegR1|q [2]),
	.datab(\RT|RegR2|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\FR|q[4]~4_cout ),
	.combout(),
	.cout(\FR|q[4]~6_cout ));
// synopsys translate_off
defparam \FR|q[4]~6 .lut_mask = 16'h008E;
defparam \FR|q[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y30_N6
cycloneii_lcell_comb \FR|q[4]~8 (
// Equation(s):
// \FR|q[4]~8_cout  = CARRY((\RT|RegR1|q [3] & (!\RT|RegR2|q [3] & !\FR|q[4]~6_cout )) # (!\RT|RegR1|q [3] & ((!\FR|q[4]~6_cout ) # (!\RT|RegR2|q [3]))))

	.dataa(\RT|RegR1|q [3]),
	.datab(\RT|RegR2|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\FR|q[4]~6_cout ),
	.combout(),
	.cout(\FR|q[4]~8_cout ));
// synopsys translate_off
defparam \FR|q[4]~8 .lut_mask = 16'h0017;
defparam \FR|q[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y30_N8
cycloneii_lcell_comb \FR|q[4]~9 (
// Equation(s):
// \FR|q[4]~9_combout  = !\FR|q[4]~8_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\FR|q[4]~8_cout ),
	.combout(\FR|q[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FR|q[4]~9 .lut_mask = 16'h0F0F;
defparam \FR|q[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X93_Y30_N9
cycloneii_lcell_ff \FR|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\FR|q[4]~9_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FR|q [4]));

// Location: LCCOMB_X93_Y29_N12
cycloneii_lcell_comb \ADB|Mux11~0 (
// Equation(s):
// \ADB|Mux11~0_combout  = (\ECS|saidaDataBUS [1] & ((\ECS|saidaDataBUS [0] & ((\FR|q [4]))) # (!\ECS|saidaDataBUS [0] & (\ALU|add1|Add0~8_combout ))))

	.dataa(\ECS|saidaDataBUS [0]),
	.datab(\ECS|saidaDataBUS [1]),
	.datac(\ALU|add1|Add0~8_combout ),
	.datad(\FR|q [4]),
	.cin(gnd),
	.combout(\ADB|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux11~0 .lut_mask = 16'hC840;
defparam \ADB|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N26
cycloneii_lcell_comb \ADB|Mux11~1 (
// Equation(s):
// \ADB|Mux11~1_combout  = (\ADB|Mux11~0_combout ) # ((\RT|RegR1|q [4] & !\ECS|saidaDataBUS [1]))

	.dataa(\RT|RegR1|q [4]),
	.datab(\ECS|saidaDataBUS [1]),
	.datac(vcc),
	.datad(\ADB|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ADB|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux11~1 .lut_mask = 16'hFF22;
defparam \ADB|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N14
cycloneii_lcell_comb \RG|SP|q[12]~12 (
// Equation(s):
// \RG|SP|q[12]~12_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [4])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux11~1_combout )))

	.dataa(\RT|RegR2|q [4]),
	.datab(\ADB|Mux1~0_combout ),
	.datac(vcc),
	.datad(\ADB|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[12]~12 .lut_mask = 16'hBB88;
defparam \RG|SP|q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y32_N17
cycloneii_lcell_ff \RT|RegR2|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[12]~12_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [4]));

// Location: LCCOMB_X92_Y32_N10
cycloneii_lcell_comb \ALU|add1|Add0~10 (
// Equation(s):
// \ALU|add1|Add0~10_combout  = (\RT|RegR2|q [5] & ((\RT|RegR1|q [5] & (\ALU|add1|Add0~9  & VCC)) # (!\RT|RegR1|q [5] & (!\ALU|add1|Add0~9 )))) # (!\RT|RegR2|q [5] & ((\RT|RegR1|q [5] & (!\ALU|add1|Add0~9 )) # (!\RT|RegR1|q [5] & ((\ALU|add1|Add0~9 ) # 
// (GND)))))
// \ALU|add1|Add0~11  = CARRY((\RT|RegR2|q [5] & (!\RT|RegR1|q [5] & !\ALU|add1|Add0~9 )) # (!\RT|RegR2|q [5] & ((!\ALU|add1|Add0~9 ) # (!\RT|RegR1|q [5]))))

	.dataa(\RT|RegR2|q [5]),
	.datab(\RT|RegR1|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~9 ),
	.combout(\ALU|add1|Add0~10_combout ),
	.cout(\ALU|add1|Add0~11 ));
// synopsys translate_off
defparam \ALU|add1|Add0~10 .lut_mask = 16'h9617;
defparam \ALU|add1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N24
cycloneii_lcell_comb \ALU|add1|PF~2 (
// Equation(s):
// \ALU|add1|PF~2_combout  = \ALU|add1|Add0~8_combout  $ (\ALU|add1|Add0~24_combout  $ (\ALU|add1|Add0~10_combout  $ (\ALU|add1|Add0~26_combout )))

	.dataa(\ALU|add1|Add0~8_combout ),
	.datab(\ALU|add1|Add0~24_combout ),
	.datac(\ALU|add1|Add0~10_combout ),
	.datad(\ALU|add1|Add0~26_combout ),
	.cin(gnd),
	.combout(\ALU|add1|PF~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|PF~2 .lut_mask = 16'h6996;
defparam \ALU|add1|PF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N16
cycloneii_lcell_comb \ALU|add1|PF~0 (
// Equation(s):
// \ALU|add1|PF~0_combout  = \ALU|add1|Add0~18_combout  $ (\ALU|add1|Add0~0_combout  $ (\ALU|add1|Add0~16_combout  $ (\ALU|add1|Add0~2_combout )))

	.dataa(\ALU|add1|Add0~18_combout ),
	.datab(\ALU|add1|Add0~0_combout ),
	.datac(\ALU|add1|Add0~16_combout ),
	.datad(\ALU|add1|Add0~2_combout ),
	.cin(gnd),
	.combout(\ALU|add1|PF~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|PF~0 .lut_mask = 16'h6996;
defparam \ALU|add1|PF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N4
cycloneii_lcell_comb \ALU|add1|PF~4 (
// Equation(s):
// \ALU|add1|PF~4_combout  = \ALU|add1|PF~3_combout  $ (\ALU|add1|PF~1_combout  $ (\ALU|add1|PF~2_combout  $ (!\ALU|add1|PF~0_combout )))

	.dataa(\ALU|add1|PF~3_combout ),
	.datab(\ALU|add1|PF~1_combout ),
	.datac(\ALU|add1|PF~2_combout ),
	.datad(\ALU|add1|PF~0_combout ),
	.cin(gnd),
	.combout(\ALU|add1|PF~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|PF~4 .lut_mask = 16'h9669;
defparam \ALU|add1|PF~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y32_N5
cycloneii_lcell_ff \FR|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|add1|PF~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FR|q [2]));

// Location: LCCOMB_X93_Y32_N4
cycloneii_lcell_comb \ADB|Mux13~0 (
// Equation(s):
// \ADB|Mux13~0_combout  = (\ECS|saidaDataBUS [1] & ((\ECS|saidaDataBUS [0] & ((\FR|q [2]))) # (!\ECS|saidaDataBUS [0] & (\ALU|add1|Add0~4_combout ))))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ECS|saidaDataBUS [0]),
	.datac(\ALU|add1|Add0~4_combout ),
	.datad(\FR|q [2]),
	.cin(gnd),
	.combout(\ADB|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux13~0 .lut_mask = 16'hA820;
defparam \ADB|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N18
cycloneii_lcell_comb \ADB|Mux13~1 (
// Equation(s):
// \ADB|Mux13~1_combout  = (\ADB|Mux13~0_combout ) # ((!\ECS|saidaDataBUS [1] & \RT|RegR1|q [2]))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\RT|RegR1|q [2]),
	.datac(\ADB|Mux13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ADB|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux13~1 .lut_mask = 16'hF4F4;
defparam \ADB|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N14
cycloneii_lcell_comb \RG|SP|q[10]~10 (
// Equation(s):
// \RG|SP|q[10]~10_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [2])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux13~1_combout )))

	.dataa(\ADB|Mux1~0_combout ),
	.datab(vcc),
	.datac(\RT|RegR2|q [2]),
	.datad(\ADB|Mux13~1_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[10]~10 .lut_mask = 16'hF5A0;
defparam \RG|SP|q[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y32_N27
cycloneii_lcell_ff \RT|RegR1|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[10]~10_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [2]));

// Location: LCCOMB_X91_Y32_N18
cycloneii_lcell_comb \ALU|add1|Equal0~1 (
// Equation(s):
// \ALU|add1|Equal0~1_combout  = (!\ALU|add1|Add0~20_combout  & (!\ALU|add1|Add0~6_combout  & (!\ALU|add1|Add0~4_combout  & !\ALU|add1|Add0~22_combout )))

	.dataa(\ALU|add1|Add0~20_combout ),
	.datab(\ALU|add1|Add0~6_combout ),
	.datac(\ALU|add1|Add0~4_combout ),
	.datad(\ALU|add1|Add0~22_combout ),
	.cin(gnd),
	.combout(\ALU|add1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|Equal0~1 .lut_mask = 16'h0001;
defparam \ALU|add1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N6
cycloneii_lcell_comb \ALU|add1|Equal0~2 (
// Equation(s):
// \ALU|add1|Equal0~2_combout  = (!\ALU|add1|Add0~8_combout  & (!\ALU|add1|Add0~24_combout  & (!\ALU|add1|Add0~10_combout  & !\ALU|add1|Add0~26_combout )))

	.dataa(\ALU|add1|Add0~8_combout ),
	.datab(\ALU|add1|Add0~24_combout ),
	.datac(\ALU|add1|Add0~10_combout ),
	.datad(\ALU|add1|Add0~26_combout ),
	.cin(gnd),
	.combout(\ALU|add1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|Equal0~2 .lut_mask = 16'h0001;
defparam \ALU|add1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N26
cycloneii_lcell_comb \ALU|add1|Equal0~0 (
// Equation(s):
// \ALU|add1|Equal0~0_combout  = (!\ALU|add1|Add0~18_combout  & (!\ALU|add1|Add0~0_combout  & (!\ALU|add1|Add0~16_combout  & !\ALU|add1|Add0~2_combout )))

	.dataa(\ALU|add1|Add0~18_combout ),
	.datab(\ALU|add1|Add0~0_combout ),
	.datac(\ALU|add1|Add0~16_combout ),
	.datad(\ALU|add1|Add0~2_combout ),
	.cin(gnd),
	.combout(\ALU|add1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|Equal0~0 .lut_mask = 16'h0001;
defparam \ALU|add1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y32_N0
cycloneii_lcell_comb \ALU|add1|Equal0~4 (
// Equation(s):
// \ALU|add1|Equal0~4_combout  = (\ALU|add1|Equal0~3_combout  & (\ALU|add1|Equal0~1_combout  & (\ALU|add1|Equal0~2_combout  & \ALU|add1|Equal0~0_combout )))

	.dataa(\ALU|add1|Equal0~3_combout ),
	.datab(\ALU|add1|Equal0~1_combout ),
	.datac(\ALU|add1|Equal0~2_combout ),
	.datad(\ALU|add1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ALU|add1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|add1|Equal0~4 .lut_mask = 16'h8000;
defparam \ALU|add1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y32_N1
cycloneii_lcell_ff \FR|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|add1|Equal0~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\FR|q [6]));

// Location: LCFF_X92_Y32_N21
cycloneii_lcell_ff \RT|RegR1|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[14]~14_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR1|q [6]));

// Location: LCCOMB_X90_Y32_N26
cycloneii_lcell_comb \ADB|Mux9~2 (
// Equation(s):
// \ADB|Mux9~2_combout  = (\ECS|saidaDataBUS [1] & (\ECS|saidaDataBUS [0] & (\FR|q [6]))) # (!\ECS|saidaDataBUS [1] & (((\RT|RegR1|q [6]))))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ECS|saidaDataBUS [0]),
	.datac(\FR|q [6]),
	.datad(\RT|RegR1|q [6]),
	.cin(gnd),
	.combout(\ADB|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux9~2 .lut_mask = 16'hD580;
defparam \ADB|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y32_N12
cycloneii_lcell_comb \ALU|add1|Add0~12 (
// Equation(s):
// \ALU|add1|Add0~12_combout  = ((\RT|RegR1|q [6] $ (\RT|RegR2|q [6] $ (!\ALU|add1|Add0~11 )))) # (GND)
// \ALU|add1|Add0~13  = CARRY((\RT|RegR1|q [6] & ((\RT|RegR2|q [6]) # (!\ALU|add1|Add0~11 ))) # (!\RT|RegR1|q [6] & (\RT|RegR2|q [6] & !\ALU|add1|Add0~11 )))

	.dataa(\RT|RegR1|q [6]),
	.datab(\RT|RegR2|q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|add1|Add0~11 ),
	.combout(\ALU|add1|Add0~12_combout ),
	.cout(\ALU|add1|Add0~13 ));
// synopsys translate_off
defparam \ALU|add1|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|add1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N0
cycloneii_lcell_comb \ADB|Mux9~3 (
// Equation(s):
// \ADB|Mux9~3_combout  = (\ADB|Mux9~2_combout ) # ((\ECS|saidaDataBUS [1] & (!\ECS|saidaDataBUS [0] & \ALU|add1|Add0~12_combout )))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ADB|Mux9~2_combout ),
	.datac(\ECS|saidaDataBUS [0]),
	.datad(\ALU|add1|Add0~12_combout ),
	.cin(gnd),
	.combout(\ADB|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux9~3 .lut_mask = 16'hCECC;
defparam \ADB|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N28
cycloneii_lcell_comb \RG|SP|q[14]~14 (
// Equation(s):
// \RG|SP|q[14]~14_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [6])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux9~3_combout )))

	.dataa(\RT|RegR2|q [6]),
	.datab(\ADB|Mux1~0_combout ),
	.datac(vcc),
	.datad(\ADB|Mux9~3_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[14]~14 .lut_mask = 16'hBB88;
defparam \RG|SP|q[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y32_N19
cycloneii_lcell_ff \RT|RegR2|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\RG|SP|q[14]~14_combout ),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|sinalEscritaRT2~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RT|RegR2|q [6]));

// Location: LCCOMB_X93_Y32_N30
cycloneii_lcell_comb \ADB|Mux7~0 (
// Equation(s):
// \ADB|Mux7~0_combout  = (\ECS|saidaDataBUS [1] & (!\ECS|saidaDataBUS [0] & ((\ALU|add1|Add0~16_combout )))) # (!\ECS|saidaDataBUS [1] & (((\RT|RegR1|q [8]))))

	.dataa(\ECS|saidaDataBUS [1]),
	.datab(\ECS|saidaDataBUS [0]),
	.datac(\RT|RegR1|q [8]),
	.datad(\ALU|add1|Add0~16_combout ),
	.cin(gnd),
	.combout(\ADB|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADB|Mux7~0 .lut_mask = 16'h7250;
defparam \ADB|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N0
cycloneii_lcell_comb \RG|SP|q[0]~0 (
// Equation(s):
// \RG|SP|q[0]~0_combout  = (\ADB|Mux1~0_combout  & (\RT|RegR2|q [8])) # (!\ADB|Mux1~0_combout  & ((\ADB|Mux7~0_combout )))

	.dataa(\ADB|Mux1~0_combout ),
	.datab(vcc),
	.datac(\RT|RegR2|q [8]),
	.datad(\ADB|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[0]~0 .lut_mask = 16'hF5A0;
defparam \RG|SP|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N28
cycloneii_lcell_comb \RG|Mux15~0 (
// Equation(s):
// \RG|Mux15~0_combout  = (\RG|selAL [0] & (\RG|SP|q[8]~8_combout )) # (!\RG|selAL [0] & ((\RG|SP|q[0]~0_combout )))

	.dataa(\RG|SP|q[8]~8_combout ),
	.datab(\RG|selAL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux15~0 .lut_mask = 16'hBB88;
defparam \RG|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[0]));
// synopsys translate_off
defparam \entradaAX[0]~I .input_async_reset = "none";
defparam \entradaAX[0]~I .input_power_up = "low";
defparam \entradaAX[0]~I .input_register_mode = "none";
defparam \entradaAX[0]~I .input_sync_reset = "none";
defparam \entradaAX[0]~I .oe_async_reset = "none";
defparam \entradaAX[0]~I .oe_power_up = "low";
defparam \entradaAX[0]~I .oe_register_mode = "none";
defparam \entradaAX[0]~I .oe_sync_reset = "none";
defparam \entradaAX[0]~I .operation_mode = "input";
defparam \entradaAX[0]~I .output_async_reset = "none";
defparam \entradaAX[0]~I .output_power_up = "low";
defparam \entradaAX[0]~I .output_register_mode = "none";
defparam \entradaAX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N4
cycloneii_lcell_comb \ECS|Selector25~0 (
// Equation(s):
// \ECS|Selector25~0_combout  = (\ECS|state.resposta~regout ) # ((\ECS|sinalEscritaRG1~regout  & !\ECS|state.final~regout ))

	.dataa(vcc),
	.datab(\ECS|state.resposta~regout ),
	.datac(\ECS|sinalEscritaRG1~regout ),
	.datad(\ECS|state.final~regout ),
	.cin(gnd),
	.combout(\ECS|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|Selector25~0 .lut_mask = 16'hCCFC;
defparam \ECS|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N5
cycloneii_lcell_ff \ECS|sinalEscritaRG1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|sinalEscritaRG1~regout ));

// Location: LCFF_X90_Y29_N19
cycloneii_lcell_ff \ECS|entradaRG1[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ECS|destino [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ECS|entradaRG1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|entradaRG1 [3]));

// Location: LCCOMB_X90_Y29_N22
cycloneii_lcell_comb \ECS|entradaRG1~3 (
// Equation(s):
// \ECS|entradaRG1~3_combout  = (\ECS|destino [2] & (\ECS|destino [1])) # (!\ECS|destino [2] & ((\ECS|destino [0])))

	.dataa(\ECS|destino [1]),
	.datab(vcc),
	.datac(\ECS|destino [2]),
	.datad(\ECS|destino [0]),
	.cin(gnd),
	.combout(\ECS|entradaRG1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|entradaRG1~3 .lut_mask = 16'hAFA0;
defparam \ECS|entradaRG1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N23
cycloneii_lcell_ff \ECS|entradaRG1[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|entradaRG1~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|entradaRG1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|entradaRG1 [1]));

// Location: LCCOMB_X94_Y29_N22
cycloneii_lcell_comb \RG|wAL~0 (
// Equation(s):
// \RG|wAL~0_combout  = (!\ECS|entradaRG1 [2] & (\ECS|sinalEscritaRG1~regout  & (!\ECS|entradaRG1 [3] & !\ECS|entradaRG1 [1])))

	.dataa(\ECS|entradaRG1 [2]),
	.datab(\ECS|sinalEscritaRG1~regout ),
	.datac(\ECS|entradaRG1 [3]),
	.datad(\ECS|entradaRG1 [1]),
	.cin(gnd),
	.combout(\RG|wAL~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wAL~0 .lut_mask = 16'h0004;
defparam \RG|wAL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N6
cycloneii_lcell_comb \RG|wAL~1 (
// Equation(s):
// \RG|wAL~1_combout  = (\wDEBUG~combout ) # ((\RG|wAL~0_combout  & ((!\ECS|entradaRG1 [0]) # (!\ECS|entradaRG2 [0]))))

	.dataa(\wDEBUG~combout ),
	.datab(\ECS|entradaRG2 [0]),
	.datac(\RG|wAL~0_combout ),
	.datad(\ECS|entradaRG1 [0]),
	.cin(gnd),
	.combout(\RG|wAL~1_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wAL~1 .lut_mask = 16'hBAFA;
defparam \RG|wAL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y31_N29
cycloneii_lcell_ff \RG|AL|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux15~0_combout ),
	.sdata(\entradaAX~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AL|q [0]));

// Location: LCCOMB_X92_Y31_N2
cycloneii_lcell_comb \RG|Mux14~0 (
// Equation(s):
// \RG|Mux14~0_combout  = (\RG|selAL [0] & ((\RG|SP|q[9]~9_combout ))) # (!\RG|selAL [0] & (\RG|SP|q[1]~1_combout ))

	.dataa(\RG|selAL [0]),
	.datab(\RG|SP|q[1]~1_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[9]~9_combout ),
	.cin(gnd),
	.combout(\RG|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux14~0 .lut_mask = 16'hEE44;
defparam \RG|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[1]));
// synopsys translate_off
defparam \entradaAX[1]~I .input_async_reset = "none";
defparam \entradaAX[1]~I .input_power_up = "low";
defparam \entradaAX[1]~I .input_register_mode = "none";
defparam \entradaAX[1]~I .input_sync_reset = "none";
defparam \entradaAX[1]~I .oe_async_reset = "none";
defparam \entradaAX[1]~I .oe_power_up = "low";
defparam \entradaAX[1]~I .oe_register_mode = "none";
defparam \entradaAX[1]~I .oe_sync_reset = "none";
defparam \entradaAX[1]~I .operation_mode = "input";
defparam \entradaAX[1]~I .output_async_reset = "none";
defparam \entradaAX[1]~I .output_power_up = "low";
defparam \entradaAX[1]~I .output_register_mode = "none";
defparam \entradaAX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N3
cycloneii_lcell_ff \RG|AL|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux14~0_combout ),
	.sdata(\entradaAX~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AL|q [1]));

// Location: LCCOMB_X92_Y31_N12
cycloneii_lcell_comb \RG|Mux13~0 (
// Equation(s):
// \RG|Mux13~0_combout  = (\RG|selAL [0] & (\RG|SP|q[10]~10_combout )) # (!\RG|selAL [0] & ((\RG|SP|q[2]~2_combout )))

	.dataa(\RG|SP|q[10]~10_combout ),
	.datab(\RG|selAL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[2]~2_combout ),
	.cin(gnd),
	.combout(\RG|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux13~0 .lut_mask = 16'hBB88;
defparam \RG|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[2]));
// synopsys translate_off
defparam \entradaAX[2]~I .input_async_reset = "none";
defparam \entradaAX[2]~I .input_power_up = "low";
defparam \entradaAX[2]~I .input_register_mode = "none";
defparam \entradaAX[2]~I .input_sync_reset = "none";
defparam \entradaAX[2]~I .oe_async_reset = "none";
defparam \entradaAX[2]~I .oe_power_up = "low";
defparam \entradaAX[2]~I .oe_register_mode = "none";
defparam \entradaAX[2]~I .oe_sync_reset = "none";
defparam \entradaAX[2]~I .operation_mode = "input";
defparam \entradaAX[2]~I .output_async_reset = "none";
defparam \entradaAX[2]~I .output_power_up = "low";
defparam \entradaAX[2]~I .output_register_mode = "none";
defparam \entradaAX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N13
cycloneii_lcell_ff \RG|AL|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux13~0_combout ),
	.sdata(\entradaAX~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AL|q [2]));

// Location: LCCOMB_X92_Y31_N22
cycloneii_lcell_comb \RG|Mux12~0 (
// Equation(s):
// \RG|Mux12~0_combout  = (\RG|selAL [0] & (\RG|SP|q[11]~11_combout )) # (!\RG|selAL [0] & ((\RG|SP|q[3]~3_combout )))

	.dataa(\RG|selAL [0]),
	.datab(\RG|SP|q[11]~11_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux12~0 .lut_mask = 16'hDD88;
defparam \RG|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[3]));
// synopsys translate_off
defparam \entradaAX[3]~I .input_async_reset = "none";
defparam \entradaAX[3]~I .input_power_up = "low";
defparam \entradaAX[3]~I .input_register_mode = "none";
defparam \entradaAX[3]~I .input_sync_reset = "none";
defparam \entradaAX[3]~I .oe_async_reset = "none";
defparam \entradaAX[3]~I .oe_power_up = "low";
defparam \entradaAX[3]~I .oe_register_mode = "none";
defparam \entradaAX[3]~I .oe_sync_reset = "none";
defparam \entradaAX[3]~I .operation_mode = "input";
defparam \entradaAX[3]~I .output_async_reset = "none";
defparam \entradaAX[3]~I .output_power_up = "low";
defparam \entradaAX[3]~I .output_register_mode = "none";
defparam \entradaAX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N23
cycloneii_lcell_ff \RG|AL|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux12~0_combout ),
	.sdata(\entradaAX~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AL|q [3]));

// Location: LCCOMB_X92_Y31_N16
cycloneii_lcell_comb \RG|Mux11~0 (
// Equation(s):
// \RG|Mux11~0_combout  = (\RG|selAL [0] & (\RG|SP|q[12]~12_combout )) # (!\RG|selAL [0] & ((\RG|SP|q[4]~4_combout )))

	.dataa(\RG|selAL [0]),
	.datab(\RG|SP|q[12]~12_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RG|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux11~0 .lut_mask = 16'hDD88;
defparam \RG|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[4]));
// synopsys translate_off
defparam \entradaAX[4]~I .input_async_reset = "none";
defparam \entradaAX[4]~I .input_power_up = "low";
defparam \entradaAX[4]~I .input_register_mode = "none";
defparam \entradaAX[4]~I .input_sync_reset = "none";
defparam \entradaAX[4]~I .oe_async_reset = "none";
defparam \entradaAX[4]~I .oe_power_up = "low";
defparam \entradaAX[4]~I .oe_register_mode = "none";
defparam \entradaAX[4]~I .oe_sync_reset = "none";
defparam \entradaAX[4]~I .operation_mode = "input";
defparam \entradaAX[4]~I .output_async_reset = "none";
defparam \entradaAX[4]~I .output_power_up = "low";
defparam \entradaAX[4]~I .output_register_mode = "none";
defparam \entradaAX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N17
cycloneii_lcell_ff \RG|AL|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux11~0_combout ),
	.sdata(\entradaAX~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AL|q [4]));

// Location: LCCOMB_X92_Y31_N26
cycloneii_lcell_comb \RG|Mux10~0 (
// Equation(s):
// \RG|Mux10~0_combout  = (\RG|selAL [0] & (\RG|SP|q[13]~13_combout )) # (!\RG|selAL [0] & ((\RG|SP|q[5]~5_combout )))

	.dataa(\RG|selAL [0]),
	.datab(\RG|SP|q[13]~13_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux10~0 .lut_mask = 16'hDD88;
defparam \RG|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[5]));
// synopsys translate_off
defparam \entradaAX[5]~I .input_async_reset = "none";
defparam \entradaAX[5]~I .input_power_up = "low";
defparam \entradaAX[5]~I .input_register_mode = "none";
defparam \entradaAX[5]~I .input_sync_reset = "none";
defparam \entradaAX[5]~I .oe_async_reset = "none";
defparam \entradaAX[5]~I .oe_power_up = "low";
defparam \entradaAX[5]~I .oe_register_mode = "none";
defparam \entradaAX[5]~I .oe_sync_reset = "none";
defparam \entradaAX[5]~I .operation_mode = "input";
defparam \entradaAX[5]~I .output_async_reset = "none";
defparam \entradaAX[5]~I .output_power_up = "low";
defparam \entradaAX[5]~I .output_register_mode = "none";
defparam \entradaAX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N27
cycloneii_lcell_ff \RG|AL|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux10~0_combout ),
	.sdata(\entradaAX~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AL|q [5]));

// Location: LCCOMB_X90_Y31_N28
cycloneii_lcell_comb \RG|Mux9~0 (
// Equation(s):
// \RG|Mux9~0_combout  = (\RG|selAL [0] & (\RG|SP|q[14]~14_combout )) # (!\RG|selAL [0] & ((\RG|SP|q[6]~6_combout )))

	.dataa(\RG|SP|q[14]~14_combout ),
	.datab(\RG|selAL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux9~0 .lut_mask = 16'hBB88;
defparam \RG|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[6]));
// synopsys translate_off
defparam \entradaAX[6]~I .input_async_reset = "none";
defparam \entradaAX[6]~I .input_power_up = "low";
defparam \entradaAX[6]~I .input_register_mode = "none";
defparam \entradaAX[6]~I .input_sync_reset = "none";
defparam \entradaAX[6]~I .oe_async_reset = "none";
defparam \entradaAX[6]~I .oe_power_up = "low";
defparam \entradaAX[6]~I .oe_register_mode = "none";
defparam \entradaAX[6]~I .oe_sync_reset = "none";
defparam \entradaAX[6]~I .operation_mode = "input";
defparam \entradaAX[6]~I .output_async_reset = "none";
defparam \entradaAX[6]~I .output_power_up = "low";
defparam \entradaAX[6]~I .output_register_mode = "none";
defparam \entradaAX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y31_N29
cycloneii_lcell_ff \RG|AL|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux9~0_combout ),
	.sdata(\entradaAX~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AL|q [6]));

// Location: LCCOMB_X90_Y31_N2
cycloneii_lcell_comb \RG|Mux8~0 (
// Equation(s):
// \RG|Mux8~0_combout  = (\RG|selAL [0] & (\RG|SP|q[15]~15_combout )) # (!\RG|selAL [0] & ((\RG|SP|q[7]~7_combout )))

	.dataa(\RG|selAL [0]),
	.datab(\RG|SP|q[15]~15_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[7]~7_combout ),
	.cin(gnd),
	.combout(\RG|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux8~0 .lut_mask = 16'hDD88;
defparam \RG|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[7]));
// synopsys translate_off
defparam \entradaAX[7]~I .input_async_reset = "none";
defparam \entradaAX[7]~I .input_power_up = "low";
defparam \entradaAX[7]~I .input_register_mode = "none";
defparam \entradaAX[7]~I .input_sync_reset = "none";
defparam \entradaAX[7]~I .oe_async_reset = "none";
defparam \entradaAX[7]~I .oe_power_up = "low";
defparam \entradaAX[7]~I .oe_register_mode = "none";
defparam \entradaAX[7]~I .oe_sync_reset = "none";
defparam \entradaAX[7]~I .operation_mode = "input";
defparam \entradaAX[7]~I .output_async_reset = "none";
defparam \entradaAX[7]~I .output_power_up = "low";
defparam \entradaAX[7]~I .output_register_mode = "none";
defparam \entradaAX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y31_N3
cycloneii_lcell_ff \RG|AL|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux8~0_combout ),
	.sdata(\entradaAX~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AL|q [7]));

// Location: LCCOMB_X94_Y29_N12
cycloneii_lcell_comb \RG|Mux7~0 (
// Equation(s):
// \RG|Mux7~0_combout  = (\RG|selAH [0] & (\RG|SP|q[8]~8_combout )) # (!\RG|selAH [0] & ((\RG|SP|q[0]~0_combout )))

	.dataa(\RG|selAH [0]),
	.datab(\RG|SP|q[8]~8_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux7~0 .lut_mask = 16'hDD88;
defparam \RG|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[8]));
// synopsys translate_off
defparam \entradaAX[8]~I .input_async_reset = "none";
defparam \entradaAX[8]~I .input_power_up = "low";
defparam \entradaAX[8]~I .input_register_mode = "none";
defparam \entradaAX[8]~I .input_sync_reset = "none";
defparam \entradaAX[8]~I .oe_async_reset = "none";
defparam \entradaAX[8]~I .oe_power_up = "low";
defparam \entradaAX[8]~I .oe_register_mode = "none";
defparam \entradaAX[8]~I .oe_sync_reset = "none";
defparam \entradaAX[8]~I .operation_mode = "input";
defparam \entradaAX[8]~I .output_async_reset = "none";
defparam \entradaAX[8]~I .output_power_up = "low";
defparam \entradaAX[8]~I .output_register_mode = "none";
defparam \entradaAX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N28
cycloneii_lcell_comb \RG|wAH~0 (
// Equation(s):
// \RG|wAH~0_combout  = (\ECS|sinalEscritaRG1~regout  & (!\ECS|entradaRG1 [3] & ((\ECS|entradaRG1 [0]) # (\ECS|entradaRG2 [0]))))

	.dataa(\ECS|sinalEscritaRG1~regout ),
	.datab(\ECS|entradaRG1 [0]),
	.datac(\ECS|entradaRG1 [3]),
	.datad(\ECS|entradaRG2 [0]),
	.cin(gnd),
	.combout(\RG|wAH~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wAH~0 .lut_mask = 16'h0A08;
defparam \RG|wAH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y29_N24
cycloneii_lcell_comb \RG|wAH~1 (
// Equation(s):
// \RG|wAH~1_combout  = (\wDEBUG~combout ) # ((!\ECS|entradaRG1 [2] & (!\ECS|entradaRG1 [1] & \RG|wAH~0_combout )))

	.dataa(\ECS|entradaRG1 [2]),
	.datab(\ECS|entradaRG1 [1]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|wAH~0_combout ),
	.cin(gnd),
	.combout(\RG|wAH~1_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wAH~1 .lut_mask = 16'hF1F0;
defparam \RG|wAH~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y29_N13
cycloneii_lcell_ff \RG|AH|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux7~0_combout ),
	.sdata(\entradaAX~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAH~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AH|q [0]));

// Location: LCCOMB_X90_Y29_N8
cycloneii_lcell_comb \ECS|entradaRG1~2 (
// Equation(s):
// \ECS|entradaRG1~2_combout  = (\ECS|destino [1]) # ((\ECS|destino [2] & \ECS|destino [0]))

	.dataa(\ECS|destino [1]),
	.datab(vcc),
	.datac(\ECS|destino [2]),
	.datad(\ECS|destino [0]),
	.cin(gnd),
	.combout(\ECS|entradaRG1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ECS|entradaRG1~2 .lut_mask = 16'hFAAA;
defparam \ECS|entradaRG1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y29_N9
cycloneii_lcell_ff \ECS|entradaRG1[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ECS|entradaRG1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ECS|entradaRG1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ECS|entradaRG1 [2]));

// Location: LCCOMB_X90_Y29_N18
cycloneii_lcell_comb \RG|selAH[0]~0 (
// Equation(s):
// \RG|selAH[0]~0_combout  = (!\ECS|entradaRG2 [0] & (\ECS|sinalEscritaRG1~regout  & (!\ECS|entradaRG1 [3] & \ECS|entradaRG1 [0])))

	.dataa(\ECS|entradaRG2 [0]),
	.datab(\ECS|sinalEscritaRG1~regout ),
	.datac(\ECS|entradaRG1 [3]),
	.datad(\ECS|entradaRG1 [0]),
	.cin(gnd),
	.combout(\RG|selAH[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|selAH[0]~0 .lut_mask = 16'h0400;
defparam \RG|selAH[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N12
cycloneii_lcell_comb \RG|selAH[0] (
// Equation(s):
// \RG|selAH [0] = (\ECS|entradaRG1 [1]) # ((\ECS|entradaRG1 [2]) # (!\RG|selAH[0]~0_combout ))

	.dataa(vcc),
	.datab(\ECS|entradaRG1 [1]),
	.datac(\ECS|entradaRG1 [2]),
	.datad(\RG|selAH[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|selAH [0]),
	.cout());
// synopsys translate_off
defparam \RG|selAH[0] .lut_mask = 16'hFCFF;
defparam \RG|selAH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y29_N14
cycloneii_lcell_comb \RG|Mux6~0 (
// Equation(s):
// \RG|Mux6~0_combout  = (\RG|selAH [0] & (\RG|SP|q[9]~9_combout )) # (!\RG|selAH [0] & ((\RG|SP|q[1]~1_combout )))

	.dataa(\RG|SP|q[9]~9_combout ),
	.datab(\RG|selAH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[1]~1_combout ),
	.cin(gnd),
	.combout(\RG|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux6~0 .lut_mask = 16'hBB88;
defparam \RG|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[9]));
// synopsys translate_off
defparam \entradaAX[9]~I .input_async_reset = "none";
defparam \entradaAX[9]~I .input_power_up = "low";
defparam \entradaAX[9]~I .input_register_mode = "none";
defparam \entradaAX[9]~I .input_sync_reset = "none";
defparam \entradaAX[9]~I .oe_async_reset = "none";
defparam \entradaAX[9]~I .oe_power_up = "low";
defparam \entradaAX[9]~I .oe_register_mode = "none";
defparam \entradaAX[9]~I .oe_sync_reset = "none";
defparam \entradaAX[9]~I .operation_mode = "input";
defparam \entradaAX[9]~I .output_async_reset = "none";
defparam \entradaAX[9]~I .output_power_up = "low";
defparam \entradaAX[9]~I .output_register_mode = "none";
defparam \entradaAX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y29_N15
cycloneii_lcell_ff \RG|AH|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux6~0_combout ),
	.sdata(\entradaAX~combout [9]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAH~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AH|q [1]));

// Location: LCCOMB_X94_Y29_N20
cycloneii_lcell_comb \RG|Mux5~0 (
// Equation(s):
// \RG|Mux5~0_combout  = (\RG|selAH [0] & ((\RG|SP|q[10]~10_combout ))) # (!\RG|selAH [0] & (\RG|SP|q[2]~2_combout ))

	.dataa(\RG|selAH [0]),
	.datab(\RG|SP|q[2]~2_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[10]~10_combout ),
	.cin(gnd),
	.combout(\RG|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux5~0 .lut_mask = 16'hEE44;
defparam \RG|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[10]));
// synopsys translate_off
defparam \entradaAX[10]~I .input_async_reset = "none";
defparam \entradaAX[10]~I .input_power_up = "low";
defparam \entradaAX[10]~I .input_register_mode = "none";
defparam \entradaAX[10]~I .input_sync_reset = "none";
defparam \entradaAX[10]~I .oe_async_reset = "none";
defparam \entradaAX[10]~I .oe_power_up = "low";
defparam \entradaAX[10]~I .oe_register_mode = "none";
defparam \entradaAX[10]~I .oe_sync_reset = "none";
defparam \entradaAX[10]~I .operation_mode = "input";
defparam \entradaAX[10]~I .output_async_reset = "none";
defparam \entradaAX[10]~I .output_power_up = "low";
defparam \entradaAX[10]~I .output_register_mode = "none";
defparam \entradaAX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y29_N21
cycloneii_lcell_ff \RG|AH|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux5~0_combout ),
	.sdata(\entradaAX~combout [10]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAH~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AH|q [2]));

// Location: LCCOMB_X94_Y29_N26
cycloneii_lcell_comb \RG|Mux4~0 (
// Equation(s):
// \RG|Mux4~0_combout  = (\RG|selAH [0] & ((\RG|SP|q[11]~11_combout ))) # (!\RG|selAH [0] & (\RG|SP|q[3]~3_combout ))

	.dataa(\RG|SP|q[3]~3_combout ),
	.datab(\RG|SP|q[11]~11_combout ),
	.datac(vcc),
	.datad(\RG|selAH [0]),
	.cin(gnd),
	.combout(\RG|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux4~0 .lut_mask = 16'hCCAA;
defparam \RG|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[11]));
// synopsys translate_off
defparam \entradaAX[11]~I .input_async_reset = "none";
defparam \entradaAX[11]~I .input_power_up = "low";
defparam \entradaAX[11]~I .input_register_mode = "none";
defparam \entradaAX[11]~I .input_sync_reset = "none";
defparam \entradaAX[11]~I .oe_async_reset = "none";
defparam \entradaAX[11]~I .oe_power_up = "low";
defparam \entradaAX[11]~I .oe_register_mode = "none";
defparam \entradaAX[11]~I .oe_sync_reset = "none";
defparam \entradaAX[11]~I .operation_mode = "input";
defparam \entradaAX[11]~I .output_async_reset = "none";
defparam \entradaAX[11]~I .output_power_up = "low";
defparam \entradaAX[11]~I .output_register_mode = "none";
defparam \entradaAX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y29_N27
cycloneii_lcell_ff \RG|AH|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux4~0_combout ),
	.sdata(\entradaAX~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAH~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AH|q [3]));

// Location: LCCOMB_X94_Y29_N28
cycloneii_lcell_comb \RG|Mux3~0 (
// Equation(s):
// \RG|Mux3~0_combout  = (\RG|selAH [0] & ((\RG|SP|q[12]~12_combout ))) # (!\RG|selAH [0] & (\RG|SP|q[4]~4_combout ))

	.dataa(\RG|SP|q[4]~4_combout ),
	.datab(\RG|selAH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[12]~12_combout ),
	.cin(gnd),
	.combout(\RG|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux3~0 .lut_mask = 16'hEE22;
defparam \RG|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[12]));
// synopsys translate_off
defparam \entradaAX[12]~I .input_async_reset = "none";
defparam \entradaAX[12]~I .input_power_up = "low";
defparam \entradaAX[12]~I .input_register_mode = "none";
defparam \entradaAX[12]~I .input_sync_reset = "none";
defparam \entradaAX[12]~I .oe_async_reset = "none";
defparam \entradaAX[12]~I .oe_power_up = "low";
defparam \entradaAX[12]~I .oe_register_mode = "none";
defparam \entradaAX[12]~I .oe_sync_reset = "none";
defparam \entradaAX[12]~I .operation_mode = "input";
defparam \entradaAX[12]~I .output_async_reset = "none";
defparam \entradaAX[12]~I .output_power_up = "low";
defparam \entradaAX[12]~I .output_register_mode = "none";
defparam \entradaAX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y29_N29
cycloneii_lcell_ff \RG|AH|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux3~0_combout ),
	.sdata(\entradaAX~combout [12]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAH~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AH|q [4]));

// Location: LCCOMB_X90_Y31_N4
cycloneii_lcell_comb \RG|Mux2~0 (
// Equation(s):
// \RG|Mux2~0_combout  = (\RG|selAH [0] & (\RG|SP|q[13]~13_combout )) # (!\RG|selAH [0] & ((\RG|SP|q[5]~5_combout )))

	.dataa(\RG|selAH [0]),
	.datab(\RG|SP|q[13]~13_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux2~0 .lut_mask = 16'hDD88;
defparam \RG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[13]));
// synopsys translate_off
defparam \entradaAX[13]~I .input_async_reset = "none";
defparam \entradaAX[13]~I .input_power_up = "low";
defparam \entradaAX[13]~I .input_register_mode = "none";
defparam \entradaAX[13]~I .input_sync_reset = "none";
defparam \entradaAX[13]~I .oe_async_reset = "none";
defparam \entradaAX[13]~I .oe_power_up = "low";
defparam \entradaAX[13]~I .oe_register_mode = "none";
defparam \entradaAX[13]~I .oe_sync_reset = "none";
defparam \entradaAX[13]~I .operation_mode = "input";
defparam \entradaAX[13]~I .output_async_reset = "none";
defparam \entradaAX[13]~I .output_power_up = "low";
defparam \entradaAX[13]~I .output_register_mode = "none";
defparam \entradaAX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y31_N5
cycloneii_lcell_ff \RG|AH|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux2~0_combout ),
	.sdata(\entradaAX~combout [13]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAH~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AH|q [5]));

// Location: LCCOMB_X90_Y31_N10
cycloneii_lcell_comb \RG|Mux1~0 (
// Equation(s):
// \RG|Mux1~0_combout  = (\RG|selAH [0] & (\RG|SP|q[14]~14_combout )) # (!\RG|selAH [0] & ((\RG|SP|q[6]~6_combout )))

	.dataa(\RG|selAH [0]),
	.datab(\RG|SP|q[14]~14_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux1~0 .lut_mask = 16'hDD88;
defparam \RG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[14]));
// synopsys translate_off
defparam \entradaAX[14]~I .input_async_reset = "none";
defparam \entradaAX[14]~I .input_power_up = "low";
defparam \entradaAX[14]~I .input_register_mode = "none";
defparam \entradaAX[14]~I .input_sync_reset = "none";
defparam \entradaAX[14]~I .oe_async_reset = "none";
defparam \entradaAX[14]~I .oe_power_up = "low";
defparam \entradaAX[14]~I .oe_register_mode = "none";
defparam \entradaAX[14]~I .oe_sync_reset = "none";
defparam \entradaAX[14]~I .operation_mode = "input";
defparam \entradaAX[14]~I .output_async_reset = "none";
defparam \entradaAX[14]~I .output_power_up = "low";
defparam \entradaAX[14]~I .output_register_mode = "none";
defparam \entradaAX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y31_N11
cycloneii_lcell_ff \RG|AH|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux1~0_combout ),
	.sdata(\entradaAX~combout [14]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAH~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AH|q [6]));

// Location: LCCOMB_X90_Y31_N20
cycloneii_lcell_comb \RG|Mux0~0 (
// Equation(s):
// \RG|Mux0~0_combout  = (\RG|selAH [0] & (\RG|SP|q[15]~15_combout )) # (!\RG|selAH [0] & ((\RG|SP|q[7]~7_combout )))

	.dataa(\RG|selAH [0]),
	.datab(\RG|SP|q[15]~15_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[7]~7_combout ),
	.cin(gnd),
	.combout(\RG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux0~0 .lut_mask = 16'hDD88;
defparam \RG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaAX[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaAX~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaAX[15]));
// synopsys translate_off
defparam \entradaAX[15]~I .input_async_reset = "none";
defparam \entradaAX[15]~I .input_power_up = "low";
defparam \entradaAX[15]~I .input_register_mode = "none";
defparam \entradaAX[15]~I .input_sync_reset = "none";
defparam \entradaAX[15]~I .oe_async_reset = "none";
defparam \entradaAX[15]~I .oe_power_up = "low";
defparam \entradaAX[15]~I .oe_register_mode = "none";
defparam \entradaAX[15]~I .oe_sync_reset = "none";
defparam \entradaAX[15]~I .operation_mode = "input";
defparam \entradaAX[15]~I .output_async_reset = "none";
defparam \entradaAX[15]~I .output_power_up = "low";
defparam \entradaAX[15]~I .output_register_mode = "none";
defparam \entradaAX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y31_N21
cycloneii_lcell_ff \RG|AH|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux0~0_combout ),
	.sdata(\entradaAX~combout [15]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wAH~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|AH|q [7]));

// Location: LCCOMB_X93_Y29_N30
cycloneii_lcell_comb \RG|wBL~0 (
// Equation(s):
// \RG|wBL~0_combout  = (!\ECS|entradaRG1 [3] & (\ECS|entradaRG1 [1] & (!\ECS|entradaRG1 [2] & \ECS|sinalEscritaRG1~regout )))

	.dataa(\ECS|entradaRG1 [3]),
	.datab(\ECS|entradaRG1 [1]),
	.datac(\ECS|entradaRG1 [2]),
	.datad(\ECS|sinalEscritaRG1~regout ),
	.cin(gnd),
	.combout(\RG|wBL~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wBL~0 .lut_mask = 16'h0400;
defparam \RG|wBL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y30_N12
cycloneii_lcell_comb \RG|selBL[0] (
// Equation(s):
// \RG|selBL [0] = ((\ECS|entradaRG1 [0]) # (!\RG|wBL~0_combout )) # (!\ECS|entradaRG2 [0])

	.dataa(vcc),
	.datab(\ECS|entradaRG2 [0]),
	.datac(\ECS|entradaRG1 [0]),
	.datad(\RG|wBL~0_combout ),
	.cin(gnd),
	.combout(\RG|selBL [0]),
	.cout());
// synopsys translate_off
defparam \RG|selBL[0] .lut_mask = 16'hF3FF;
defparam \RG|selBL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y31_N28
cycloneii_lcell_comb \RG|Mux31~0 (
// Equation(s):
// \RG|Mux31~0_combout  = (\RG|selBL [0] & (\RG|SP|q[8]~8_combout )) # (!\RG|selBL [0] & ((\RG|SP|q[0]~0_combout )))

	.dataa(\RG|SP|q[8]~8_combout ),
	.datab(\RG|selBL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux31~0 .lut_mask = 16'hBB88;
defparam \RG|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[0]));
// synopsys translate_off
defparam \entradaBX[0]~I .input_async_reset = "none";
defparam \entradaBX[0]~I .input_power_up = "low";
defparam \entradaBX[0]~I .input_register_mode = "none";
defparam \entradaBX[0]~I .input_sync_reset = "none";
defparam \entradaBX[0]~I .oe_async_reset = "none";
defparam \entradaBX[0]~I .oe_power_up = "low";
defparam \entradaBX[0]~I .oe_register_mode = "none";
defparam \entradaBX[0]~I .oe_sync_reset = "none";
defparam \entradaBX[0]~I .operation_mode = "input";
defparam \entradaBX[0]~I .output_async_reset = "none";
defparam \entradaBX[0]~I .output_power_up = "low";
defparam \entradaBX[0]~I .output_register_mode = "none";
defparam \entradaBX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y30_N26
cycloneii_lcell_comb \RG|wBL~1 (
// Equation(s):
// \RG|wBL~1_combout  = (\wDEBUG~combout ) # ((\RG|wBL~0_combout  & ((!\ECS|entradaRG1 [0]) # (!\ECS|entradaRG2 [0]))))

	.dataa(\wDEBUG~combout ),
	.datab(\ECS|entradaRG2 [0]),
	.datac(\ECS|entradaRG1 [0]),
	.datad(\RG|wBL~0_combout ),
	.cin(gnd),
	.combout(\RG|wBL~1_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wBL~1 .lut_mask = 16'hBFAA;
defparam \RG|wBL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y31_N29
cycloneii_lcell_ff \RG|BL|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux31~0_combout ),
	.sdata(\entradaBX~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BL|q [0]));

// Location: LCCOMB_X93_Y31_N18
cycloneii_lcell_comb \RG|Mux30~0 (
// Equation(s):
// \RG|Mux30~0_combout  = (\RG|selBL [0] & (\RG|SP|q[9]~9_combout )) # (!\RG|selBL [0] & ((\RG|SP|q[1]~1_combout )))

	.dataa(\RG|SP|q[9]~9_combout ),
	.datab(\RG|selBL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[1]~1_combout ),
	.cin(gnd),
	.combout(\RG|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux30~0 .lut_mask = 16'hBB88;
defparam \RG|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[1]));
// synopsys translate_off
defparam \entradaBX[1]~I .input_async_reset = "none";
defparam \entradaBX[1]~I .input_power_up = "low";
defparam \entradaBX[1]~I .input_register_mode = "none";
defparam \entradaBX[1]~I .input_sync_reset = "none";
defparam \entradaBX[1]~I .oe_async_reset = "none";
defparam \entradaBX[1]~I .oe_power_up = "low";
defparam \entradaBX[1]~I .oe_register_mode = "none";
defparam \entradaBX[1]~I .oe_sync_reset = "none";
defparam \entradaBX[1]~I .operation_mode = "input";
defparam \entradaBX[1]~I .output_async_reset = "none";
defparam \entradaBX[1]~I .output_power_up = "low";
defparam \entradaBX[1]~I .output_register_mode = "none";
defparam \entradaBX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X93_Y31_N19
cycloneii_lcell_ff \RG|BL|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux30~0_combout ),
	.sdata(\entradaBX~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BL|q [1]));

// Location: LCCOMB_X93_Y31_N20
cycloneii_lcell_comb \RG|Mux29~0 (
// Equation(s):
// \RG|Mux29~0_combout  = (\RG|selBL [0] & (\RG|SP|q[10]~10_combout )) # (!\RG|selBL [0] & ((\RG|SP|q[2]~2_combout )))

	.dataa(\RG|SP|q[10]~10_combout ),
	.datab(\RG|selBL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[2]~2_combout ),
	.cin(gnd),
	.combout(\RG|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux29~0 .lut_mask = 16'hBB88;
defparam \RG|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[2]));
// synopsys translate_off
defparam \entradaBX[2]~I .input_async_reset = "none";
defparam \entradaBX[2]~I .input_power_up = "low";
defparam \entradaBX[2]~I .input_register_mode = "none";
defparam \entradaBX[2]~I .input_sync_reset = "none";
defparam \entradaBX[2]~I .oe_async_reset = "none";
defparam \entradaBX[2]~I .oe_power_up = "low";
defparam \entradaBX[2]~I .oe_register_mode = "none";
defparam \entradaBX[2]~I .oe_sync_reset = "none";
defparam \entradaBX[2]~I .operation_mode = "input";
defparam \entradaBX[2]~I .output_async_reset = "none";
defparam \entradaBX[2]~I .output_power_up = "low";
defparam \entradaBX[2]~I .output_register_mode = "none";
defparam \entradaBX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X93_Y31_N21
cycloneii_lcell_ff \RG|BL|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux29~0_combout ),
	.sdata(\entradaBX~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BL|q [2]));

// Location: LCCOMB_X92_Y30_N4
cycloneii_lcell_comb \RG|Mux28~0 (
// Equation(s):
// \RG|Mux28~0_combout  = (\RG|selBL [0] & (\RG|SP|q[11]~11_combout )) # (!\RG|selBL [0] & ((\RG|SP|q[3]~3_combout )))

	.dataa(\RG|selBL [0]),
	.datab(\RG|SP|q[11]~11_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux28~0 .lut_mask = 16'hDD88;
defparam \RG|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[3]));
// synopsys translate_off
defparam \entradaBX[3]~I .input_async_reset = "none";
defparam \entradaBX[3]~I .input_power_up = "low";
defparam \entradaBX[3]~I .input_register_mode = "none";
defparam \entradaBX[3]~I .input_sync_reset = "none";
defparam \entradaBX[3]~I .oe_async_reset = "none";
defparam \entradaBX[3]~I .oe_power_up = "low";
defparam \entradaBX[3]~I .oe_register_mode = "none";
defparam \entradaBX[3]~I .oe_sync_reset = "none";
defparam \entradaBX[3]~I .operation_mode = "input";
defparam \entradaBX[3]~I .output_async_reset = "none";
defparam \entradaBX[3]~I .output_power_up = "low";
defparam \entradaBX[3]~I .output_register_mode = "none";
defparam \entradaBX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y30_N5
cycloneii_lcell_ff \RG|BL|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux28~0_combout ),
	.sdata(\entradaBX~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BL|q [3]));

// Location: LCCOMB_X93_Y31_N14
cycloneii_lcell_comb \RG|Mux27~0 (
// Equation(s):
// \RG|Mux27~0_combout  = (\RG|selBL [0] & (\RG|SP|q[12]~12_combout )) # (!\RG|selBL [0] & ((\RG|SP|q[4]~4_combout )))

	.dataa(\RG|SP|q[12]~12_combout ),
	.datab(\RG|selBL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RG|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux27~0 .lut_mask = 16'hBB88;
defparam \RG|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[4]));
// synopsys translate_off
defparam \entradaBX[4]~I .input_async_reset = "none";
defparam \entradaBX[4]~I .input_power_up = "low";
defparam \entradaBX[4]~I .input_register_mode = "none";
defparam \entradaBX[4]~I .input_sync_reset = "none";
defparam \entradaBX[4]~I .oe_async_reset = "none";
defparam \entradaBX[4]~I .oe_power_up = "low";
defparam \entradaBX[4]~I .oe_register_mode = "none";
defparam \entradaBX[4]~I .oe_sync_reset = "none";
defparam \entradaBX[4]~I .operation_mode = "input";
defparam \entradaBX[4]~I .output_async_reset = "none";
defparam \entradaBX[4]~I .output_power_up = "low";
defparam \entradaBX[4]~I .output_register_mode = "none";
defparam \entradaBX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X93_Y31_N15
cycloneii_lcell_ff \RG|BL|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux27~0_combout ),
	.sdata(\entradaBX~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BL|q [4]));

// Location: LCCOMB_X93_Y31_N16
cycloneii_lcell_comb \RG|Mux26~0 (
// Equation(s):
// \RG|Mux26~0_combout  = (\RG|selBL [0] & ((\RG|SP|q[13]~13_combout ))) # (!\RG|selBL [0] & (\RG|SP|q[5]~5_combout ))

	.dataa(\RG|SP|q[5]~5_combout ),
	.datab(\RG|selBL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[13]~13_combout ),
	.cin(gnd),
	.combout(\RG|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux26~0 .lut_mask = 16'hEE22;
defparam \RG|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[5]));
// synopsys translate_off
defparam \entradaBX[5]~I .input_async_reset = "none";
defparam \entradaBX[5]~I .input_power_up = "low";
defparam \entradaBX[5]~I .input_register_mode = "none";
defparam \entradaBX[5]~I .input_sync_reset = "none";
defparam \entradaBX[5]~I .oe_async_reset = "none";
defparam \entradaBX[5]~I .oe_power_up = "low";
defparam \entradaBX[5]~I .oe_register_mode = "none";
defparam \entradaBX[5]~I .oe_sync_reset = "none";
defparam \entradaBX[5]~I .operation_mode = "input";
defparam \entradaBX[5]~I .output_async_reset = "none";
defparam \entradaBX[5]~I .output_power_up = "low";
defparam \entradaBX[5]~I .output_register_mode = "none";
defparam \entradaBX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X93_Y31_N17
cycloneii_lcell_ff \RG|BL|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux26~0_combout ),
	.sdata(\entradaBX~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BL|q [5]));

// Location: LCCOMB_X89_Y32_N20
cycloneii_lcell_comb \RG|Mux25~0 (
// Equation(s):
// \RG|Mux25~0_combout  = (\RG|selBL [0] & (\RG|SP|q[14]~14_combout )) # (!\RG|selBL [0] & ((\RG|SP|q[6]~6_combout )))

	.dataa(\RG|SP|q[14]~14_combout ),
	.datab(\RG|selBL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux25~0 .lut_mask = 16'hBB88;
defparam \RG|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[6]));
// synopsys translate_off
defparam \entradaBX[6]~I .input_async_reset = "none";
defparam \entradaBX[6]~I .input_power_up = "low";
defparam \entradaBX[6]~I .input_register_mode = "none";
defparam \entradaBX[6]~I .input_sync_reset = "none";
defparam \entradaBX[6]~I .oe_async_reset = "none";
defparam \entradaBX[6]~I .oe_power_up = "low";
defparam \entradaBX[6]~I .oe_register_mode = "none";
defparam \entradaBX[6]~I .oe_sync_reset = "none";
defparam \entradaBX[6]~I .operation_mode = "input";
defparam \entradaBX[6]~I .output_async_reset = "none";
defparam \entradaBX[6]~I .output_power_up = "low";
defparam \entradaBX[6]~I .output_register_mode = "none";
defparam \entradaBX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X89_Y32_N21
cycloneii_lcell_ff \RG|BL|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux25~0_combout ),
	.sdata(\entradaBX~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BL|q [6]));

// Location: LCCOMB_X89_Y32_N22
cycloneii_lcell_comb \RG|Mux24~0 (
// Equation(s):
// \RG|Mux24~0_combout  = (\RG|selBL [0] & ((\RG|SP|q[15]~15_combout ))) # (!\RG|selBL [0] & (\RG|SP|q[7]~7_combout ))

	.dataa(\RG|SP|q[7]~7_combout ),
	.datab(\RG|selBL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[15]~15_combout ),
	.cin(gnd),
	.combout(\RG|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux24~0 .lut_mask = 16'hEE22;
defparam \RG|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[7]));
// synopsys translate_off
defparam \entradaBX[7]~I .input_async_reset = "none";
defparam \entradaBX[7]~I .input_power_up = "low";
defparam \entradaBX[7]~I .input_register_mode = "none";
defparam \entradaBX[7]~I .input_sync_reset = "none";
defparam \entradaBX[7]~I .oe_async_reset = "none";
defparam \entradaBX[7]~I .oe_power_up = "low";
defparam \entradaBX[7]~I .oe_register_mode = "none";
defparam \entradaBX[7]~I .oe_sync_reset = "none";
defparam \entradaBX[7]~I .operation_mode = "input";
defparam \entradaBX[7]~I .output_async_reset = "none";
defparam \entradaBX[7]~I .output_power_up = "low";
defparam \entradaBX[7]~I .output_register_mode = "none";
defparam \entradaBX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X89_Y32_N23
cycloneii_lcell_ff \RG|BL|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux24~0_combout ),
	.sdata(\entradaBX~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BL|q [7]));

// Location: LCCOMB_X94_Y31_N8
cycloneii_lcell_comb \RG|Mux23~0 (
// Equation(s):
// \RG|Mux23~0_combout  = (\RG|selBH [0] & (\RG|SP|q[8]~8_combout )) # (!\RG|selBH [0] & ((\RG|SP|q[0]~0_combout )))

	.dataa(\RG|selBH [0]),
	.datab(\RG|SP|q[8]~8_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux23~0 .lut_mask = 16'hDD88;
defparam \RG|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[8]));
// synopsys translate_off
defparam \entradaBX[8]~I .input_async_reset = "none";
defparam \entradaBX[8]~I .input_power_up = "low";
defparam \entradaBX[8]~I .input_register_mode = "none";
defparam \entradaBX[8]~I .input_sync_reset = "none";
defparam \entradaBX[8]~I .oe_async_reset = "none";
defparam \entradaBX[8]~I .oe_power_up = "low";
defparam \entradaBX[8]~I .oe_register_mode = "none";
defparam \entradaBX[8]~I .oe_sync_reset = "none";
defparam \entradaBX[8]~I .operation_mode = "input";
defparam \entradaBX[8]~I .output_async_reset = "none";
defparam \entradaBX[8]~I .output_power_up = "low";
defparam \entradaBX[8]~I .output_register_mode = "none";
defparam \entradaBX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N0
cycloneii_lcell_comb \RG|wBH~0 (
// Equation(s):
// \RG|wBH~0_combout  = (\wDEBUG~combout ) # ((\RG|wBL~0_combout  & ((\ECS|entradaRG2 [0]) # (\ECS|entradaRG1 [0]))))

	.dataa(\ECS|entradaRG2 [0]),
	.datab(\ECS|entradaRG1 [0]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|wBL~0_combout ),
	.cin(gnd),
	.combout(\RG|wBH~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wBH~0 .lut_mask = 16'hFEF0;
defparam \RG|wBH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y31_N9
cycloneii_lcell_ff \RG|BH|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux23~0_combout ),
	.sdata(\entradaBX~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BH|q [0]));

// Location: LCCOMB_X90_Y32_N20
cycloneii_lcell_comb \RG|Mux22~0 (
// Equation(s):
// \RG|Mux22~0_combout  = (\RG|selBH [0] & ((\RG|SP|q[9]~9_combout ))) # (!\RG|selBH [0] & (\RG|SP|q[1]~1_combout ))

	.dataa(\RG|selBH [0]),
	.datab(\RG|SP|q[1]~1_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[9]~9_combout ),
	.cin(gnd),
	.combout(\RG|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux22~0 .lut_mask = 16'hEE44;
defparam \RG|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[9]));
// synopsys translate_off
defparam \entradaBX[9]~I .input_async_reset = "none";
defparam \entradaBX[9]~I .input_power_up = "low";
defparam \entradaBX[9]~I .input_register_mode = "none";
defparam \entradaBX[9]~I .input_sync_reset = "none";
defparam \entradaBX[9]~I .oe_async_reset = "none";
defparam \entradaBX[9]~I .oe_power_up = "low";
defparam \entradaBX[9]~I .oe_register_mode = "none";
defparam \entradaBX[9]~I .oe_sync_reset = "none";
defparam \entradaBX[9]~I .operation_mode = "input";
defparam \entradaBX[9]~I .output_async_reset = "none";
defparam \entradaBX[9]~I .output_power_up = "low";
defparam \entradaBX[9]~I .output_register_mode = "none";
defparam \entradaBX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y32_N21
cycloneii_lcell_ff \RG|BH|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux22~0_combout ),
	.sdata(\entradaBX~combout [9]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BH|q [1]));

// Location: LCCOMB_X91_Y29_N24
cycloneii_lcell_comb \RG|Mux21~0 (
// Equation(s):
// \RG|Mux21~0_combout  = (\RG|selBH [0] & (\RG|SP|q[10]~10_combout )) # (!\RG|selBH [0] & ((\RG|SP|q[2]~2_combout )))

	.dataa(\RG|selBH [0]),
	.datab(\RG|SP|q[10]~10_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[2]~2_combout ),
	.cin(gnd),
	.combout(\RG|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux21~0 .lut_mask = 16'hDD88;
defparam \RG|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[10]));
// synopsys translate_off
defparam \entradaBX[10]~I .input_async_reset = "none";
defparam \entradaBX[10]~I .input_power_up = "low";
defparam \entradaBX[10]~I .input_register_mode = "none";
defparam \entradaBX[10]~I .input_sync_reset = "none";
defparam \entradaBX[10]~I .oe_async_reset = "none";
defparam \entradaBX[10]~I .oe_power_up = "low";
defparam \entradaBX[10]~I .oe_register_mode = "none";
defparam \entradaBX[10]~I .oe_sync_reset = "none";
defparam \entradaBX[10]~I .operation_mode = "input";
defparam \entradaBX[10]~I .output_async_reset = "none";
defparam \entradaBX[10]~I .output_power_up = "low";
defparam \entradaBX[10]~I .output_register_mode = "none";
defparam \entradaBX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X91_Y29_N25
cycloneii_lcell_ff \RG|BH|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux21~0_combout ),
	.sdata(\entradaBX~combout [10]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BH|q [2]));

// Location: LCCOMB_X91_Y29_N10
cycloneii_lcell_comb \RG|Mux20~0 (
// Equation(s):
// \RG|Mux20~0_combout  = (\RG|selBH [0] & (\RG|SP|q[11]~11_combout )) # (!\RG|selBH [0] & ((\RG|SP|q[3]~3_combout )))

	.dataa(\RG|selBH [0]),
	.datab(\RG|SP|q[11]~11_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux20~0 .lut_mask = 16'hDD88;
defparam \RG|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[11]));
// synopsys translate_off
defparam \entradaBX[11]~I .input_async_reset = "none";
defparam \entradaBX[11]~I .input_power_up = "low";
defparam \entradaBX[11]~I .input_register_mode = "none";
defparam \entradaBX[11]~I .input_sync_reset = "none";
defparam \entradaBX[11]~I .oe_async_reset = "none";
defparam \entradaBX[11]~I .oe_power_up = "low";
defparam \entradaBX[11]~I .oe_register_mode = "none";
defparam \entradaBX[11]~I .oe_sync_reset = "none";
defparam \entradaBX[11]~I .operation_mode = "input";
defparam \entradaBX[11]~I .output_async_reset = "none";
defparam \entradaBX[11]~I .output_power_up = "low";
defparam \entradaBX[11]~I .output_register_mode = "none";
defparam \entradaBX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X91_Y29_N11
cycloneii_lcell_ff \RG|BH|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux20~0_combout ),
	.sdata(\entradaBX~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BH|q [3]));

// Location: LCCOMB_X94_Y31_N26
cycloneii_lcell_comb \RG|Mux19~0 (
// Equation(s):
// \RG|Mux19~0_combout  = (\RG|selBH [0] & ((\RG|SP|q[12]~12_combout ))) # (!\RG|selBH [0] & (\RG|SP|q[4]~4_combout ))

	.dataa(\RG|selBH [0]),
	.datab(\RG|SP|q[4]~4_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[12]~12_combout ),
	.cin(gnd),
	.combout(\RG|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux19~0 .lut_mask = 16'hEE44;
defparam \RG|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[12]));
// synopsys translate_off
defparam \entradaBX[12]~I .input_async_reset = "none";
defparam \entradaBX[12]~I .input_power_up = "low";
defparam \entradaBX[12]~I .input_register_mode = "none";
defparam \entradaBX[12]~I .input_sync_reset = "none";
defparam \entradaBX[12]~I .oe_async_reset = "none";
defparam \entradaBX[12]~I .oe_power_up = "low";
defparam \entradaBX[12]~I .oe_register_mode = "none";
defparam \entradaBX[12]~I .oe_sync_reset = "none";
defparam \entradaBX[12]~I .operation_mode = "input";
defparam \entradaBX[12]~I .output_async_reset = "none";
defparam \entradaBX[12]~I .output_power_up = "low";
defparam \entradaBX[12]~I .output_register_mode = "none";
defparam \entradaBX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y31_N27
cycloneii_lcell_ff \RG|BH|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux19~0_combout ),
	.sdata(\entradaBX~combout [12]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BH|q [4]));

// Location: LCCOMB_X94_Y31_N4
cycloneii_lcell_comb \RG|Mux18~0 (
// Equation(s):
// \RG|Mux18~0_combout  = (\RG|selBH [0] & (\RG|SP|q[13]~13_combout )) # (!\RG|selBH [0] & ((\RG|SP|q[5]~5_combout )))

	.dataa(\RG|selBH [0]),
	.datab(\RG|SP|q[13]~13_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux18~0 .lut_mask = 16'hDD88;
defparam \RG|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[13]));
// synopsys translate_off
defparam \entradaBX[13]~I .input_async_reset = "none";
defparam \entradaBX[13]~I .input_power_up = "low";
defparam \entradaBX[13]~I .input_register_mode = "none";
defparam \entradaBX[13]~I .input_sync_reset = "none";
defparam \entradaBX[13]~I .oe_async_reset = "none";
defparam \entradaBX[13]~I .oe_power_up = "low";
defparam \entradaBX[13]~I .oe_register_mode = "none";
defparam \entradaBX[13]~I .oe_sync_reset = "none";
defparam \entradaBX[13]~I .operation_mode = "input";
defparam \entradaBX[13]~I .output_async_reset = "none";
defparam \entradaBX[13]~I .output_power_up = "low";
defparam \entradaBX[13]~I .output_register_mode = "none";
defparam \entradaBX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y31_N5
cycloneii_lcell_ff \RG|BH|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux18~0_combout ),
	.sdata(\entradaBX~combout [13]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BH|q [5]));

// Location: LCCOMB_X91_Y29_N16
cycloneii_lcell_comb \RG|Mux17~0 (
// Equation(s):
// \RG|Mux17~0_combout  = (\RG|selBH [0] & ((\RG|SP|q[14]~14_combout ))) # (!\RG|selBH [0] & (\RG|SP|q[6]~6_combout ))

	.dataa(\RG|selBH [0]),
	.datab(\RG|SP|q[6]~6_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[14]~14_combout ),
	.cin(gnd),
	.combout(\RG|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux17~0 .lut_mask = 16'hEE44;
defparam \RG|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[14]));
// synopsys translate_off
defparam \entradaBX[14]~I .input_async_reset = "none";
defparam \entradaBX[14]~I .input_power_up = "low";
defparam \entradaBX[14]~I .input_register_mode = "none";
defparam \entradaBX[14]~I .input_sync_reset = "none";
defparam \entradaBX[14]~I .oe_async_reset = "none";
defparam \entradaBX[14]~I .oe_power_up = "low";
defparam \entradaBX[14]~I .oe_register_mode = "none";
defparam \entradaBX[14]~I .oe_sync_reset = "none";
defparam \entradaBX[14]~I .operation_mode = "input";
defparam \entradaBX[14]~I .output_async_reset = "none";
defparam \entradaBX[14]~I .output_power_up = "low";
defparam \entradaBX[14]~I .output_register_mode = "none";
defparam \entradaBX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X91_Y29_N17
cycloneii_lcell_ff \RG|BH|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux17~0_combout ),
	.sdata(\entradaBX~combout [14]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BH|q [6]));

// Location: LCCOMB_X92_Y30_N8
cycloneii_lcell_comb \RG|selBH[0] (
// Equation(s):
// \RG|selBH [0] = (\ECS|entradaRG2 [0]) # ((!\RG|wBL~0_combout ) # (!\ECS|entradaRG1 [0]))

	.dataa(vcc),
	.datab(\ECS|entradaRG2 [0]),
	.datac(\ECS|entradaRG1 [0]),
	.datad(\RG|wBL~0_combout ),
	.cin(gnd),
	.combout(\RG|selBH [0]),
	.cout());
// synopsys translate_off
defparam \RG|selBH[0] .lut_mask = 16'hCFFF;
defparam \RG|selBH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y32_N30
cycloneii_lcell_comb \RG|Mux16~0 (
// Equation(s):
// \RG|Mux16~0_combout  = (\RG|selBH [0] & ((\RG|SP|q[15]~15_combout ))) # (!\RG|selBH [0] & (\RG|SP|q[7]~7_combout ))

	.dataa(\RG|SP|q[7]~7_combout ),
	.datab(\RG|selBH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[15]~15_combout ),
	.cin(gnd),
	.combout(\RG|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux16~0 .lut_mask = 16'hEE22;
defparam \RG|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBX[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBX~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBX[15]));
// synopsys translate_off
defparam \entradaBX[15]~I .input_async_reset = "none";
defparam \entradaBX[15]~I .input_power_up = "low";
defparam \entradaBX[15]~I .input_register_mode = "none";
defparam \entradaBX[15]~I .input_sync_reset = "none";
defparam \entradaBX[15]~I .oe_async_reset = "none";
defparam \entradaBX[15]~I .oe_power_up = "low";
defparam \entradaBX[15]~I .oe_register_mode = "none";
defparam \entradaBX[15]~I .oe_sync_reset = "none";
defparam \entradaBX[15]~I .operation_mode = "input";
defparam \entradaBX[15]~I .output_async_reset = "none";
defparam \entradaBX[15]~I .output_power_up = "low";
defparam \entradaBX[15]~I .output_register_mode = "none";
defparam \entradaBX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y32_N31
cycloneii_lcell_ff \RG|BH|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux16~0_combout ),
	.sdata(\entradaBX~combout [15]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wBH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BH|q [7]));

// Location: LCCOMB_X90_Y29_N10
cycloneii_lcell_comb \RG|wDL~0 (
// Equation(s):
// \RG|wDL~0_combout  = (!\ECS|entradaRG1 [3] & (\ECS|sinalEscritaRG1~regout  & (\ECS|entradaRG1 [2] & \ECS|entradaRG1 [1])))

	.dataa(\ECS|entradaRG1 [3]),
	.datab(\ECS|sinalEscritaRG1~regout ),
	.datac(\ECS|entradaRG1 [2]),
	.datad(\ECS|entradaRG1 [1]),
	.cin(gnd),
	.combout(\RG|wDL~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wDL~0 .lut_mask = 16'h4000;
defparam \RG|wDL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y30_N10
cycloneii_lcell_comb \RG|selDL[0] (
// Equation(s):
// \RG|selDL [0] = (\ECS|entradaRG1 [0]) # ((!\RG|wDL~0_combout ) # (!\ECS|entradaRG2 [0]))

	.dataa(\ECS|entradaRG1 [0]),
	.datab(\ECS|entradaRG2 [0]),
	.datac(vcc),
	.datad(\RG|wDL~0_combout ),
	.cin(gnd),
	.combout(\RG|selDL [0]),
	.cout());
// synopsys translate_off
defparam \RG|selDL[0] .lut_mask = 16'hBBFF;
defparam \RG|selDL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y31_N4
cycloneii_lcell_comb \RG|Mux63~0 (
// Equation(s):
// \RG|Mux63~0_combout  = (\RG|selDL [0] & (\RG|SP|q[8]~8_combout )) # (!\RG|selDL [0] & ((\RG|SP|q[0]~0_combout )))

	.dataa(\RG|SP|q[8]~8_combout ),
	.datab(\RG|selDL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux63~0 .lut_mask = 16'hBB88;
defparam \RG|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[0]));
// synopsys translate_off
defparam \entradaDX[0]~I .input_async_reset = "none";
defparam \entradaDX[0]~I .input_power_up = "low";
defparam \entradaDX[0]~I .input_register_mode = "none";
defparam \entradaDX[0]~I .input_sync_reset = "none";
defparam \entradaDX[0]~I .oe_async_reset = "none";
defparam \entradaDX[0]~I .oe_power_up = "low";
defparam \entradaDX[0]~I .oe_register_mode = "none";
defparam \entradaDX[0]~I .oe_sync_reset = "none";
defparam \entradaDX[0]~I .operation_mode = "input";
defparam \entradaDX[0]~I .output_async_reset = "none";
defparam \entradaDX[0]~I .output_power_up = "low";
defparam \entradaDX[0]~I .output_register_mode = "none";
defparam \entradaDX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y30_N0
cycloneii_lcell_comb \RG|wDL~1 (
// Equation(s):
// \RG|wDL~1_combout  = (\wDEBUG~combout ) # ((\RG|wDL~0_combout  & ((!\ECS|entradaRG2 [0]) # (!\ECS|entradaRG1 [0]))))

	.dataa(\ECS|entradaRG1 [0]),
	.datab(\ECS|entradaRG2 [0]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|wDL~0_combout ),
	.cin(gnd),
	.combout(\RG|wDL~1_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wDL~1 .lut_mask = 16'hF7F0;
defparam \RG|wDL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y31_N5
cycloneii_lcell_ff \RG|DL|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux63~0_combout ),
	.sdata(\entradaDX~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DL|q [0]));

// Location: LCCOMB_X92_Y31_N6
cycloneii_lcell_comb \RG|Mux62~0 (
// Equation(s):
// \RG|Mux62~0_combout  = (\RG|selDL [0] & (\RG|SP|q[9]~9_combout )) # (!\RG|selDL [0] & ((\RG|SP|q[1]~1_combout )))

	.dataa(\RG|SP|q[9]~9_combout ),
	.datab(\RG|selDL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[1]~1_combout ),
	.cin(gnd),
	.combout(\RG|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux62~0 .lut_mask = 16'hBB88;
defparam \RG|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[1]));
// synopsys translate_off
defparam \entradaDX[1]~I .input_async_reset = "none";
defparam \entradaDX[1]~I .input_power_up = "low";
defparam \entradaDX[1]~I .input_register_mode = "none";
defparam \entradaDX[1]~I .input_sync_reset = "none";
defparam \entradaDX[1]~I .oe_async_reset = "none";
defparam \entradaDX[1]~I .oe_power_up = "low";
defparam \entradaDX[1]~I .oe_register_mode = "none";
defparam \entradaDX[1]~I .oe_sync_reset = "none";
defparam \entradaDX[1]~I .operation_mode = "input";
defparam \entradaDX[1]~I .output_async_reset = "none";
defparam \entradaDX[1]~I .output_power_up = "low";
defparam \entradaDX[1]~I .output_register_mode = "none";
defparam \entradaDX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N7
cycloneii_lcell_ff \RG|DL|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux62~0_combout ),
	.sdata(\entradaDX~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DL|q [1]));

// Location: LCCOMB_X92_Y31_N20
cycloneii_lcell_comb \RG|Mux61~0 (
// Equation(s):
// \RG|Mux61~0_combout  = (\RG|selDL [0] & (\RG|SP|q[10]~10_combout )) # (!\RG|selDL [0] & ((\RG|SP|q[2]~2_combout )))

	.dataa(\RG|SP|q[10]~10_combout ),
	.datab(\RG|selDL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[2]~2_combout ),
	.cin(gnd),
	.combout(\RG|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux61~0 .lut_mask = 16'hBB88;
defparam \RG|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[2]));
// synopsys translate_off
defparam \entradaDX[2]~I .input_async_reset = "none";
defparam \entradaDX[2]~I .input_power_up = "low";
defparam \entradaDX[2]~I .input_register_mode = "none";
defparam \entradaDX[2]~I .input_sync_reset = "none";
defparam \entradaDX[2]~I .oe_async_reset = "none";
defparam \entradaDX[2]~I .oe_power_up = "low";
defparam \entradaDX[2]~I .oe_register_mode = "none";
defparam \entradaDX[2]~I .oe_sync_reset = "none";
defparam \entradaDX[2]~I .operation_mode = "input";
defparam \entradaDX[2]~I .output_async_reset = "none";
defparam \entradaDX[2]~I .output_power_up = "low";
defparam \entradaDX[2]~I .output_register_mode = "none";
defparam \entradaDX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N21
cycloneii_lcell_ff \RG|DL|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux61~0_combout ),
	.sdata(\entradaDX~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DL|q [2]));

// Location: LCCOMB_X92_Y31_N18
cycloneii_lcell_comb \RG|Mux60~0 (
// Equation(s):
// \RG|Mux60~0_combout  = (\RG|selDL [0] & (\RG|SP|q[11]~11_combout )) # (!\RG|selDL [0] & ((\RG|SP|q[3]~3_combout )))

	.dataa(\RG|selDL [0]),
	.datab(\RG|SP|q[11]~11_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux60~0 .lut_mask = 16'hDD88;
defparam \RG|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[3]));
// synopsys translate_off
defparam \entradaDX[3]~I .input_async_reset = "none";
defparam \entradaDX[3]~I .input_power_up = "low";
defparam \entradaDX[3]~I .input_register_mode = "none";
defparam \entradaDX[3]~I .input_sync_reset = "none";
defparam \entradaDX[3]~I .oe_async_reset = "none";
defparam \entradaDX[3]~I .oe_power_up = "low";
defparam \entradaDX[3]~I .oe_register_mode = "none";
defparam \entradaDX[3]~I .oe_sync_reset = "none";
defparam \entradaDX[3]~I .operation_mode = "input";
defparam \entradaDX[3]~I .output_async_reset = "none";
defparam \entradaDX[3]~I .output_power_up = "low";
defparam \entradaDX[3]~I .output_register_mode = "none";
defparam \entradaDX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N19
cycloneii_lcell_ff \RG|DL|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux60~0_combout ),
	.sdata(\entradaDX~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DL|q [3]));

// Location: LCCOMB_X92_Y31_N24
cycloneii_lcell_comb \RG|Mux59~0 (
// Equation(s):
// \RG|Mux59~0_combout  = (\RG|selDL [0] & (\RG|SP|q[12]~12_combout )) # (!\RG|selDL [0] & ((\RG|SP|q[4]~4_combout )))

	.dataa(\RG|selDL [0]),
	.datab(\RG|SP|q[12]~12_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RG|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux59~0 .lut_mask = 16'hDD88;
defparam \RG|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[4]));
// synopsys translate_off
defparam \entradaDX[4]~I .input_async_reset = "none";
defparam \entradaDX[4]~I .input_power_up = "low";
defparam \entradaDX[4]~I .input_register_mode = "none";
defparam \entradaDX[4]~I .input_sync_reset = "none";
defparam \entradaDX[4]~I .oe_async_reset = "none";
defparam \entradaDX[4]~I .oe_power_up = "low";
defparam \entradaDX[4]~I .oe_register_mode = "none";
defparam \entradaDX[4]~I .oe_sync_reset = "none";
defparam \entradaDX[4]~I .operation_mode = "input";
defparam \entradaDX[4]~I .output_async_reset = "none";
defparam \entradaDX[4]~I .output_power_up = "low";
defparam \entradaDX[4]~I .output_register_mode = "none";
defparam \entradaDX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N25
cycloneii_lcell_ff \RG|DL|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux59~0_combout ),
	.sdata(\entradaDX~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DL|q [4]));

// Location: LCCOMB_X92_Y31_N10
cycloneii_lcell_comb \RG|Mux58~0 (
// Equation(s):
// \RG|Mux58~0_combout  = (\RG|selDL [0] & (\RG|SP|q[13]~13_combout )) # (!\RG|selDL [0] & ((\RG|SP|q[5]~5_combout )))

	.dataa(\RG|selDL [0]),
	.datab(\RG|SP|q[13]~13_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux58~0 .lut_mask = 16'hDD88;
defparam \RG|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[5]));
// synopsys translate_off
defparam \entradaDX[5]~I .input_async_reset = "none";
defparam \entradaDX[5]~I .input_power_up = "low";
defparam \entradaDX[5]~I .input_register_mode = "none";
defparam \entradaDX[5]~I .input_sync_reset = "none";
defparam \entradaDX[5]~I .oe_async_reset = "none";
defparam \entradaDX[5]~I .oe_power_up = "low";
defparam \entradaDX[5]~I .oe_register_mode = "none";
defparam \entradaDX[5]~I .oe_sync_reset = "none";
defparam \entradaDX[5]~I .operation_mode = "input";
defparam \entradaDX[5]~I .output_async_reset = "none";
defparam \entradaDX[5]~I .output_power_up = "low";
defparam \entradaDX[5]~I .output_register_mode = "none";
defparam \entradaDX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y31_N11
cycloneii_lcell_ff \RG|DL|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux58~0_combout ),
	.sdata(\entradaDX~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DL|q [5]));

// Location: LCCOMB_X89_Y32_N24
cycloneii_lcell_comb \RG|Mux57~0 (
// Equation(s):
// \RG|Mux57~0_combout  = (\RG|selDL [0] & (\RG|SP|q[14]~14_combout )) # (!\RG|selDL [0] & ((\RG|SP|q[6]~6_combout )))

	.dataa(\RG|SP|q[14]~14_combout ),
	.datab(\RG|selDL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux57~0 .lut_mask = 16'hBB88;
defparam \RG|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[6]));
// synopsys translate_off
defparam \entradaDX[6]~I .input_async_reset = "none";
defparam \entradaDX[6]~I .input_power_up = "low";
defparam \entradaDX[6]~I .input_register_mode = "none";
defparam \entradaDX[6]~I .input_sync_reset = "none";
defparam \entradaDX[6]~I .oe_async_reset = "none";
defparam \entradaDX[6]~I .oe_power_up = "low";
defparam \entradaDX[6]~I .oe_register_mode = "none";
defparam \entradaDX[6]~I .oe_sync_reset = "none";
defparam \entradaDX[6]~I .operation_mode = "input";
defparam \entradaDX[6]~I .output_async_reset = "none";
defparam \entradaDX[6]~I .output_power_up = "low";
defparam \entradaDX[6]~I .output_register_mode = "none";
defparam \entradaDX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X89_Y32_N25
cycloneii_lcell_ff \RG|DL|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux57~0_combout ),
	.sdata(\entradaDX~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DL|q [6]));

// Location: LCCOMB_X89_Y32_N26
cycloneii_lcell_comb \RG|Mux56~0 (
// Equation(s):
// \RG|Mux56~0_combout  = (\RG|selDL [0] & ((\RG|SP|q[15]~15_combout ))) # (!\RG|selDL [0] & (\RG|SP|q[7]~7_combout ))

	.dataa(\RG|SP|q[7]~7_combout ),
	.datab(\RG|selDL [0]),
	.datac(vcc),
	.datad(\RG|SP|q[15]~15_combout ),
	.cin(gnd),
	.combout(\RG|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux56~0 .lut_mask = 16'hEE22;
defparam \RG|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[7]));
// synopsys translate_off
defparam \entradaDX[7]~I .input_async_reset = "none";
defparam \entradaDX[7]~I .input_power_up = "low";
defparam \entradaDX[7]~I .input_register_mode = "none";
defparam \entradaDX[7]~I .input_sync_reset = "none";
defparam \entradaDX[7]~I .oe_async_reset = "none";
defparam \entradaDX[7]~I .oe_power_up = "low";
defparam \entradaDX[7]~I .oe_register_mode = "none";
defparam \entradaDX[7]~I .oe_sync_reset = "none";
defparam \entradaDX[7]~I .operation_mode = "input";
defparam \entradaDX[7]~I .output_async_reset = "none";
defparam \entradaDX[7]~I .output_power_up = "low";
defparam \entradaDX[7]~I .output_register_mode = "none";
defparam \entradaDX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X89_Y32_N27
cycloneii_lcell_ff \RG|DL|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux56~0_combout ),
	.sdata(\entradaDX~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDL~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DL|q [7]));

// Location: LCCOMB_X90_Y29_N24
cycloneii_lcell_comb \RG|selCH[0] (
// Equation(s):
// \RG|selCH [0] = (\ECS|entradaRG1 [1]) # ((!\RG|selAH[0]~0_combout ) # (!\ECS|entradaRG1 [2]))

	.dataa(vcc),
	.datab(\ECS|entradaRG1 [1]),
	.datac(\ECS|entradaRG1 [2]),
	.datad(\RG|selAH[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|selCH [0]),
	.cout());
// synopsys translate_off
defparam \RG|selCH[0] .lut_mask = 16'hCFFF;
defparam \RG|selCH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y30_N8
cycloneii_lcell_comb \RG|Mux39~0 (
// Equation(s):
// \RG|Mux39~0_combout  = (\RG|selCH [0] & (\RG|SP|q[8]~8_combout )) # (!\RG|selCH [0] & ((\RG|SP|q[0]~0_combout )))

	.dataa(\RG|SP|q[8]~8_combout ),
	.datab(\RG|selCH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux39~0 .lut_mask = 16'hBB88;
defparam \RG|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCX~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[8]));
// synopsys translate_off
defparam \entradaCX[8]~I .input_async_reset = "none";
defparam \entradaCX[8]~I .input_power_up = "low";
defparam \entradaCX[8]~I .input_register_mode = "none";
defparam \entradaCX[8]~I .input_sync_reset = "none";
defparam \entradaCX[8]~I .oe_async_reset = "none";
defparam \entradaCX[8]~I .oe_power_up = "low";
defparam \entradaCX[8]~I .oe_register_mode = "none";
defparam \entradaCX[8]~I .oe_sync_reset = "none";
defparam \entradaCX[8]~I .operation_mode = "input";
defparam \entradaCX[8]~I .output_async_reset = "none";
defparam \entradaCX[8]~I .output_power_up = "low";
defparam \entradaCX[8]~I .output_register_mode = "none";
defparam \entradaCX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N6
cycloneii_lcell_comb \RG|wCH~0 (
// Equation(s):
// \RG|wCH~0_combout  = (\wDEBUG~combout ) # ((!\ECS|entradaRG1 [1] & (\RG|wAH~0_combout  & \ECS|entradaRG1 [2])))

	.dataa(\ECS|entradaRG1 [1]),
	.datab(\RG|wAH~0_combout ),
	.datac(\ECS|entradaRG1 [2]),
	.datad(\wDEBUG~combout ),
	.cin(gnd),
	.combout(\RG|wCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wCH~0 .lut_mask = 16'hFF40;
defparam \RG|wCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y30_N9
cycloneii_lcell_ff \RG|CH|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux39~0_combout ),
	.sdata(\entradaCX~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wCH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|CH|q [0]));

// Location: LCCOMB_X94_Y30_N6
cycloneii_lcell_comb \RG|Mux38~0 (
// Equation(s):
// \RG|Mux38~0_combout  = (\RG|selCH [0] & (\RG|SP|q[9]~9_combout )) # (!\RG|selCH [0] & ((\RG|SP|q[1]~1_combout )))

	.dataa(\RG|SP|q[9]~9_combout ),
	.datab(\RG|selCH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[1]~1_combout ),
	.cin(gnd),
	.combout(\RG|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux38~0 .lut_mask = 16'hBB88;
defparam \RG|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCX~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[9]));
// synopsys translate_off
defparam \entradaCX[9]~I .input_async_reset = "none";
defparam \entradaCX[9]~I .input_power_up = "low";
defparam \entradaCX[9]~I .input_register_mode = "none";
defparam \entradaCX[9]~I .input_sync_reset = "none";
defparam \entradaCX[9]~I .oe_async_reset = "none";
defparam \entradaCX[9]~I .oe_power_up = "low";
defparam \entradaCX[9]~I .oe_register_mode = "none";
defparam \entradaCX[9]~I .oe_sync_reset = "none";
defparam \entradaCX[9]~I .operation_mode = "input";
defparam \entradaCX[9]~I .output_async_reset = "none";
defparam \entradaCX[9]~I .output_power_up = "low";
defparam \entradaCX[9]~I .output_register_mode = "none";
defparam \entradaCX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N7
cycloneii_lcell_ff \RG|CH|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux38~0_combout ),
	.sdata(\entradaCX~combout [9]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wCH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|CH|q [1]));

// Location: LCCOMB_X94_Y30_N12
cycloneii_lcell_comb \RG|Mux37~0 (
// Equation(s):
// \RG|Mux37~0_combout  = (\RG|selCH [0] & (\RG|SP|q[10]~10_combout )) # (!\RG|selCH [0] & ((\RG|SP|q[2]~2_combout )))

	.dataa(\RG|selCH [0]),
	.datab(\RG|SP|q[10]~10_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[2]~2_combout ),
	.cin(gnd),
	.combout(\RG|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux37~0 .lut_mask = 16'hDD88;
defparam \RG|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCX~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[10]));
// synopsys translate_off
defparam \entradaCX[10]~I .input_async_reset = "none";
defparam \entradaCX[10]~I .input_power_up = "low";
defparam \entradaCX[10]~I .input_register_mode = "none";
defparam \entradaCX[10]~I .input_sync_reset = "none";
defparam \entradaCX[10]~I .oe_async_reset = "none";
defparam \entradaCX[10]~I .oe_power_up = "low";
defparam \entradaCX[10]~I .oe_register_mode = "none";
defparam \entradaCX[10]~I .oe_sync_reset = "none";
defparam \entradaCX[10]~I .operation_mode = "input";
defparam \entradaCX[10]~I .output_async_reset = "none";
defparam \entradaCX[10]~I .output_power_up = "low";
defparam \entradaCX[10]~I .output_register_mode = "none";
defparam \entradaCX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N13
cycloneii_lcell_ff \RG|CH|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux37~0_combout ),
	.sdata(\entradaCX~combout [10]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wCH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|CH|q [2]));

// Location: LCCOMB_X94_Y30_N10
cycloneii_lcell_comb \RG|Mux36~0 (
// Equation(s):
// \RG|Mux36~0_combout  = (\RG|selCH [0] & (\RG|SP|q[11]~11_combout )) # (!\RG|selCH [0] & ((\RG|SP|q[3]~3_combout )))

	.dataa(\RG|selCH [0]),
	.datab(\RG|SP|q[11]~11_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux36~0 .lut_mask = 16'hDD88;
defparam \RG|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCX~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[11]));
// synopsys translate_off
defparam \entradaCX[11]~I .input_async_reset = "none";
defparam \entradaCX[11]~I .input_power_up = "low";
defparam \entradaCX[11]~I .input_register_mode = "none";
defparam \entradaCX[11]~I .input_sync_reset = "none";
defparam \entradaCX[11]~I .oe_async_reset = "none";
defparam \entradaCX[11]~I .oe_power_up = "low";
defparam \entradaCX[11]~I .oe_register_mode = "none";
defparam \entradaCX[11]~I .oe_sync_reset = "none";
defparam \entradaCX[11]~I .operation_mode = "input";
defparam \entradaCX[11]~I .output_async_reset = "none";
defparam \entradaCX[11]~I .output_power_up = "low";
defparam \entradaCX[11]~I .output_register_mode = "none";
defparam \entradaCX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N11
cycloneii_lcell_ff \RG|CH|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux36~0_combout ),
	.sdata(\entradaCX~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wCH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|CH|q [3]));

// Location: LCCOMB_X94_Y30_N20
cycloneii_lcell_comb \RG|Mux35~0 (
// Equation(s):
// \RG|Mux35~0_combout  = (\RG|selCH [0] & (\RG|SP|q[12]~12_combout )) # (!\RG|selCH [0] & ((\RG|SP|q[4]~4_combout )))

	.dataa(\RG|selCH [0]),
	.datab(\RG|SP|q[12]~12_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RG|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux35~0 .lut_mask = 16'hDD88;
defparam \RG|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCX~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[12]));
// synopsys translate_off
defparam \entradaCX[12]~I .input_async_reset = "none";
defparam \entradaCX[12]~I .input_power_up = "low";
defparam \entradaCX[12]~I .input_register_mode = "none";
defparam \entradaCX[12]~I .input_sync_reset = "none";
defparam \entradaCX[12]~I .oe_async_reset = "none";
defparam \entradaCX[12]~I .oe_power_up = "low";
defparam \entradaCX[12]~I .oe_register_mode = "none";
defparam \entradaCX[12]~I .oe_sync_reset = "none";
defparam \entradaCX[12]~I .operation_mode = "input";
defparam \entradaCX[12]~I .output_async_reset = "none";
defparam \entradaCX[12]~I .output_power_up = "low";
defparam \entradaCX[12]~I .output_register_mode = "none";
defparam \entradaCX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N21
cycloneii_lcell_ff \RG|CH|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux35~0_combout ),
	.sdata(\entradaCX~combout [12]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wCH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|CH|q [4]));

// Location: LCCOMB_X94_Y30_N30
cycloneii_lcell_comb \RG|Mux34~0 (
// Equation(s):
// \RG|Mux34~0_combout  = (\RG|selCH [0] & (\RG|SP|q[13]~13_combout )) # (!\RG|selCH [0] & ((\RG|SP|q[5]~5_combout )))

	.dataa(\RG|selCH [0]),
	.datab(\RG|SP|q[13]~13_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux34~0 .lut_mask = 16'hDD88;
defparam \RG|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCX~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[13]));
// synopsys translate_off
defparam \entradaCX[13]~I .input_async_reset = "none";
defparam \entradaCX[13]~I .input_power_up = "low";
defparam \entradaCX[13]~I .input_register_mode = "none";
defparam \entradaCX[13]~I .input_sync_reset = "none";
defparam \entradaCX[13]~I .oe_async_reset = "none";
defparam \entradaCX[13]~I .oe_power_up = "low";
defparam \entradaCX[13]~I .oe_register_mode = "none";
defparam \entradaCX[13]~I .oe_sync_reset = "none";
defparam \entradaCX[13]~I .operation_mode = "input";
defparam \entradaCX[13]~I .output_async_reset = "none";
defparam \entradaCX[13]~I .output_power_up = "low";
defparam \entradaCX[13]~I .output_register_mode = "none";
defparam \entradaCX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N31
cycloneii_lcell_ff \RG|CH|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux34~0_combout ),
	.sdata(\entradaCX~combout [13]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wCH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|CH|q [5]));

// Location: LCCOMB_X88_Y32_N12
cycloneii_lcell_comb \RG|Mux33~0 (
// Equation(s):
// \RG|Mux33~0_combout  = (\RG|selCH [0] & (\RG|SP|q[14]~14_combout )) # (!\RG|selCH [0] & ((\RG|SP|q[6]~6_combout )))

	.dataa(\RG|SP|q[14]~14_combout ),
	.datab(\RG|selCH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux33~0 .lut_mask = 16'hBB88;
defparam \RG|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCX~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[14]));
// synopsys translate_off
defparam \entradaCX[14]~I .input_async_reset = "none";
defparam \entradaCX[14]~I .input_power_up = "low";
defparam \entradaCX[14]~I .input_register_mode = "none";
defparam \entradaCX[14]~I .input_sync_reset = "none";
defparam \entradaCX[14]~I .oe_async_reset = "none";
defparam \entradaCX[14]~I .oe_power_up = "low";
defparam \entradaCX[14]~I .oe_register_mode = "none";
defparam \entradaCX[14]~I .oe_sync_reset = "none";
defparam \entradaCX[14]~I .operation_mode = "input";
defparam \entradaCX[14]~I .output_async_reset = "none";
defparam \entradaCX[14]~I .output_power_up = "low";
defparam \entradaCX[14]~I .output_register_mode = "none";
defparam \entradaCX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X88_Y32_N13
cycloneii_lcell_ff \RG|CH|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux33~0_combout ),
	.sdata(\entradaCX~combout [14]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wCH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|CH|q [6]));

// Location: LCCOMB_X88_Y32_N26
cycloneii_lcell_comb \RG|Mux32~0 (
// Equation(s):
// \RG|Mux32~0_combout  = (\RG|selCH [0] & (\RG|SP|q[15]~15_combout )) # (!\RG|selCH [0] & ((\RG|SP|q[7]~7_combout )))

	.dataa(\RG|SP|q[15]~15_combout ),
	.datab(\RG|selCH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[7]~7_combout ),
	.cin(gnd),
	.combout(\RG|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux32~0 .lut_mask = 16'hBB88;
defparam \RG|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCX~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[15]));
// synopsys translate_off
defparam \entradaCX[15]~I .input_async_reset = "none";
defparam \entradaCX[15]~I .input_power_up = "low";
defparam \entradaCX[15]~I .input_register_mode = "none";
defparam \entradaCX[15]~I .input_sync_reset = "none";
defparam \entradaCX[15]~I .oe_async_reset = "none";
defparam \entradaCX[15]~I .oe_power_up = "low";
defparam \entradaCX[15]~I .oe_register_mode = "none";
defparam \entradaCX[15]~I .oe_sync_reset = "none";
defparam \entradaCX[15]~I .operation_mode = "input";
defparam \entradaCX[15]~I .output_async_reset = "none";
defparam \entradaCX[15]~I .output_power_up = "low";
defparam \entradaCX[15]~I .output_register_mode = "none";
defparam \entradaCX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X88_Y32_N27
cycloneii_lcell_ff \RG|CH|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux32~0_combout ),
	.sdata(\entradaCX~combout [15]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wCH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|CH|q [7]));

// Location: LCCOMB_X94_Y30_N24
cycloneii_lcell_comb \RG|Mux55~0 (
// Equation(s):
// \RG|Mux55~0_combout  = (\RG|selDH [0] & ((\RG|SP|q[8]~8_combout ))) # (!\RG|selDH [0] & (\RG|SP|q[0]~0_combout ))

	.dataa(\RG|selDH [0]),
	.datab(\RG|SP|q[0]~0_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[8]~8_combout ),
	.cin(gnd),
	.combout(\RG|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux55~0 .lut_mask = 16'hEE44;
defparam \RG|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[8]));
// synopsys translate_off
defparam \entradaDX[8]~I .input_async_reset = "none";
defparam \entradaDX[8]~I .input_power_up = "low";
defparam \entradaDX[8]~I .input_register_mode = "none";
defparam \entradaDX[8]~I .input_sync_reset = "none";
defparam \entradaDX[8]~I .oe_async_reset = "none";
defparam \entradaDX[8]~I .oe_power_up = "low";
defparam \entradaDX[8]~I .oe_register_mode = "none";
defparam \entradaDX[8]~I .oe_sync_reset = "none";
defparam \entradaDX[8]~I .operation_mode = "input";
defparam \entradaDX[8]~I .output_async_reset = "none";
defparam \entradaDX[8]~I .output_power_up = "low";
defparam \entradaDX[8]~I .output_register_mode = "none";
defparam \entradaDX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y30_N24
cycloneii_lcell_comb \RG|wDH~0 (
// Equation(s):
// \RG|wDH~0_combout  = (\wDEBUG~combout ) # ((\RG|wDL~0_combout  & ((\ECS|entradaRG1 [0]) # (\ECS|entradaRG2 [0]))))

	.dataa(\ECS|entradaRG1 [0]),
	.datab(\ECS|entradaRG2 [0]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|wDL~0_combout ),
	.cin(gnd),
	.combout(\RG|wDH~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wDH~0 .lut_mask = 16'hFEF0;
defparam \RG|wDH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y30_N25
cycloneii_lcell_ff \RG|DH|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux55~0_combout ),
	.sdata(\entradaDX~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DH|q [0]));

// Location: LCCOMB_X92_Y30_N22
cycloneii_lcell_comb \RG|selDH[0] (
// Equation(s):
// \RG|selDH [0] = ((\ECS|entradaRG2 [0]) # (!\RG|wDL~0_combout )) # (!\ECS|entradaRG1 [0])

	.dataa(\ECS|entradaRG1 [0]),
	.datab(\ECS|entradaRG2 [0]),
	.datac(vcc),
	.datad(\RG|wDL~0_combout ),
	.cin(gnd),
	.combout(\RG|selDH [0]),
	.cout());
// synopsys translate_off
defparam \RG|selDH[0] .lut_mask = 16'hDDFF;
defparam \RG|selDH[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y30_N26
cycloneii_lcell_comb \RG|Mux54~0 (
// Equation(s):
// \RG|Mux54~0_combout  = (\RG|selDH [0] & (\RG|SP|q[9]~9_combout )) # (!\RG|selDH [0] & ((\RG|SP|q[1]~1_combout )))

	.dataa(\RG|SP|q[9]~9_combout ),
	.datab(\RG|selDH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[1]~1_combout ),
	.cin(gnd),
	.combout(\RG|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux54~0 .lut_mask = 16'hBB88;
defparam \RG|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[9]));
// synopsys translate_off
defparam \entradaDX[9]~I .input_async_reset = "none";
defparam \entradaDX[9]~I .input_power_up = "low";
defparam \entradaDX[9]~I .input_register_mode = "none";
defparam \entradaDX[9]~I .input_sync_reset = "none";
defparam \entradaDX[9]~I .oe_async_reset = "none";
defparam \entradaDX[9]~I .oe_power_up = "low";
defparam \entradaDX[9]~I .oe_register_mode = "none";
defparam \entradaDX[9]~I .oe_sync_reset = "none";
defparam \entradaDX[9]~I .operation_mode = "input";
defparam \entradaDX[9]~I .output_async_reset = "none";
defparam \entradaDX[9]~I .output_power_up = "low";
defparam \entradaDX[9]~I .output_register_mode = "none";
defparam \entradaDX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N27
cycloneii_lcell_ff \RG|DH|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux54~0_combout ),
	.sdata(\entradaDX~combout [9]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DH|q [1]));

// Location: LCCOMB_X94_Y30_N4
cycloneii_lcell_comb \RG|Mux53~0 (
// Equation(s):
// \RG|Mux53~0_combout  = (\RG|selDH [0] & (\RG|SP|q[10]~10_combout )) # (!\RG|selDH [0] & ((\RG|SP|q[2]~2_combout )))

	.dataa(\RG|selDH [0]),
	.datab(\RG|SP|q[10]~10_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[2]~2_combout ),
	.cin(gnd),
	.combout(\RG|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux53~0 .lut_mask = 16'hDD88;
defparam \RG|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[10]));
// synopsys translate_off
defparam \entradaDX[10]~I .input_async_reset = "none";
defparam \entradaDX[10]~I .input_power_up = "low";
defparam \entradaDX[10]~I .input_register_mode = "none";
defparam \entradaDX[10]~I .input_sync_reset = "none";
defparam \entradaDX[10]~I .oe_async_reset = "none";
defparam \entradaDX[10]~I .oe_power_up = "low";
defparam \entradaDX[10]~I .oe_register_mode = "none";
defparam \entradaDX[10]~I .oe_sync_reset = "none";
defparam \entradaDX[10]~I .operation_mode = "input";
defparam \entradaDX[10]~I .output_async_reset = "none";
defparam \entradaDX[10]~I .output_power_up = "low";
defparam \entradaDX[10]~I .output_register_mode = "none";
defparam \entradaDX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N5
cycloneii_lcell_ff \RG|DH|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux53~0_combout ),
	.sdata(\entradaDX~combout [10]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DH|q [2]));

// Location: LCCOMB_X94_Y30_N22
cycloneii_lcell_comb \RG|Mux52~0 (
// Equation(s):
// \RG|Mux52~0_combout  = (\RG|selDH [0] & (\RG|SP|q[11]~11_combout )) # (!\RG|selDH [0] & ((\RG|SP|q[3]~3_combout )))

	.dataa(\RG|selDH [0]),
	.datab(\RG|SP|q[11]~11_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux52~0 .lut_mask = 16'hDD88;
defparam \RG|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[11]));
// synopsys translate_off
defparam \entradaDX[11]~I .input_async_reset = "none";
defparam \entradaDX[11]~I .input_power_up = "low";
defparam \entradaDX[11]~I .input_register_mode = "none";
defparam \entradaDX[11]~I .input_sync_reset = "none";
defparam \entradaDX[11]~I .oe_async_reset = "none";
defparam \entradaDX[11]~I .oe_power_up = "low";
defparam \entradaDX[11]~I .oe_register_mode = "none";
defparam \entradaDX[11]~I .oe_sync_reset = "none";
defparam \entradaDX[11]~I .operation_mode = "input";
defparam \entradaDX[11]~I .output_async_reset = "none";
defparam \entradaDX[11]~I .output_power_up = "low";
defparam \entradaDX[11]~I .output_register_mode = "none";
defparam \entradaDX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N23
cycloneii_lcell_ff \RG|DH|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux52~0_combout ),
	.sdata(\entradaDX~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DH|q [3]));

// Location: LCCOMB_X94_Y30_N0
cycloneii_lcell_comb \RG|Mux51~0 (
// Equation(s):
// \RG|Mux51~0_combout  = (\RG|selDH [0] & (\RG|SP|q[12]~12_combout )) # (!\RG|selDH [0] & ((\RG|SP|q[4]~4_combout )))

	.dataa(\RG|selDH [0]),
	.datab(\RG|SP|q[12]~12_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RG|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux51~0 .lut_mask = 16'hDD88;
defparam \RG|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[12]));
// synopsys translate_off
defparam \entradaDX[12]~I .input_async_reset = "none";
defparam \entradaDX[12]~I .input_power_up = "low";
defparam \entradaDX[12]~I .input_register_mode = "none";
defparam \entradaDX[12]~I .input_sync_reset = "none";
defparam \entradaDX[12]~I .oe_async_reset = "none";
defparam \entradaDX[12]~I .oe_power_up = "low";
defparam \entradaDX[12]~I .oe_register_mode = "none";
defparam \entradaDX[12]~I .oe_sync_reset = "none";
defparam \entradaDX[12]~I .operation_mode = "input";
defparam \entradaDX[12]~I .output_async_reset = "none";
defparam \entradaDX[12]~I .output_power_up = "low";
defparam \entradaDX[12]~I .output_register_mode = "none";
defparam \entradaDX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N1
cycloneii_lcell_ff \RG|DH|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux51~0_combout ),
	.sdata(\entradaDX~combout [12]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DH|q [4]));

// Location: LCCOMB_X94_Y30_N18
cycloneii_lcell_comb \RG|Mux50~0 (
// Equation(s):
// \RG|Mux50~0_combout  = (\RG|selDH [0] & (\RG|SP|q[13]~13_combout )) # (!\RG|selDH [0] & ((\RG|SP|q[5]~5_combout )))

	.dataa(\RG|selDH [0]),
	.datab(\RG|SP|q[13]~13_combout ),
	.datac(vcc),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux50~0 .lut_mask = 16'hDD88;
defparam \RG|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[13]));
// synopsys translate_off
defparam \entradaDX[13]~I .input_async_reset = "none";
defparam \entradaDX[13]~I .input_power_up = "low";
defparam \entradaDX[13]~I .input_register_mode = "none";
defparam \entradaDX[13]~I .input_sync_reset = "none";
defparam \entradaDX[13]~I .oe_async_reset = "none";
defparam \entradaDX[13]~I .oe_power_up = "low";
defparam \entradaDX[13]~I .oe_register_mode = "none";
defparam \entradaDX[13]~I .oe_sync_reset = "none";
defparam \entradaDX[13]~I .operation_mode = "input";
defparam \entradaDX[13]~I .output_async_reset = "none";
defparam \entradaDX[13]~I .output_power_up = "low";
defparam \entradaDX[13]~I .output_register_mode = "none";
defparam \entradaDX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y30_N19
cycloneii_lcell_ff \RG|DH|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux50~0_combout ),
	.sdata(\entradaDX~combout [13]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DH|q [5]));

// Location: LCCOMB_X88_Y32_N16
cycloneii_lcell_comb \RG|Mux49~0 (
// Equation(s):
// \RG|Mux49~0_combout  = (\RG|selDH [0] & (\RG|SP|q[14]~14_combout )) # (!\RG|selDH [0] & ((\RG|SP|q[6]~6_combout )))

	.dataa(\RG|SP|q[14]~14_combout ),
	.datab(\RG|selDH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux49~0 .lut_mask = 16'hBB88;
defparam \RG|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[14]));
// synopsys translate_off
defparam \entradaDX[14]~I .input_async_reset = "none";
defparam \entradaDX[14]~I .input_power_up = "low";
defparam \entradaDX[14]~I .input_register_mode = "none";
defparam \entradaDX[14]~I .input_sync_reset = "none";
defparam \entradaDX[14]~I .oe_async_reset = "none";
defparam \entradaDX[14]~I .oe_power_up = "low";
defparam \entradaDX[14]~I .oe_register_mode = "none";
defparam \entradaDX[14]~I .oe_sync_reset = "none";
defparam \entradaDX[14]~I .operation_mode = "input";
defparam \entradaDX[14]~I .output_async_reset = "none";
defparam \entradaDX[14]~I .output_power_up = "low";
defparam \entradaDX[14]~I .output_register_mode = "none";
defparam \entradaDX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X88_Y32_N17
cycloneii_lcell_ff \RG|DH|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux49~0_combout ),
	.sdata(\entradaDX~combout [14]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DH|q [6]));

// Location: LCCOMB_X88_Y32_N2
cycloneii_lcell_comb \RG|Mux48~0 (
// Equation(s):
// \RG|Mux48~0_combout  = (\RG|selDH [0] & (\RG|SP|q[15]~15_combout )) # (!\RG|selDH [0] & ((\RG|SP|q[7]~7_combout )))

	.dataa(\RG|SP|q[15]~15_combout ),
	.datab(\RG|selDH [0]),
	.datac(vcc),
	.datad(\RG|SP|q[7]~7_combout ),
	.cin(gnd),
	.combout(\RG|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|Mux48~0 .lut_mask = 16'hBB88;
defparam \RG|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDX[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDX~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDX[15]));
// synopsys translate_off
defparam \entradaDX[15]~I .input_async_reset = "none";
defparam \entradaDX[15]~I .input_power_up = "low";
defparam \entradaDX[15]~I .input_register_mode = "none";
defparam \entradaDX[15]~I .input_sync_reset = "none";
defparam \entradaDX[15]~I .oe_async_reset = "none";
defparam \entradaDX[15]~I .oe_power_up = "low";
defparam \entradaDX[15]~I .oe_register_mode = "none";
defparam \entradaDX[15]~I .oe_sync_reset = "none";
defparam \entradaDX[15]~I .operation_mode = "input";
defparam \entradaDX[15]~I .output_async_reset = "none";
defparam \entradaDX[15]~I .output_power_up = "low";
defparam \entradaDX[15]~I .output_register_mode = "none";
defparam \entradaDX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X88_Y32_N3
cycloneii_lcell_ff \RG|DH|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|Mux48~0_combout ),
	.sdata(\entradaDX~combout [15]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wDH~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DH|q [7]));

// Location: LCCOMB_X90_Y32_N24
cycloneii_lcell_comb \RG|SP|q[0]~feeder (
// Equation(s):
// \RG|SP|q[0]~feeder_combout  = \RG|SP|q[0]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[0]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[0]));
// synopsys translate_off
defparam \entradaSP[0]~I .input_async_reset = "none";
defparam \entradaSP[0]~I .input_power_up = "low";
defparam \entradaSP[0]~I .input_register_mode = "none";
defparam \entradaSP[0]~I .input_sync_reset = "none";
defparam \entradaSP[0]~I .oe_async_reset = "none";
defparam \entradaSP[0]~I .oe_power_up = "low";
defparam \entradaSP[0]~I .oe_register_mode = "none";
defparam \entradaSP[0]~I .oe_sync_reset = "none";
defparam \entradaSP[0]~I .operation_mode = "input";
defparam \entradaSP[0]~I .output_async_reset = "none";
defparam \entradaSP[0]~I .output_power_up = "low";
defparam \entradaSP[0]~I .output_register_mode = "none";
defparam \entradaSP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y29_N14
cycloneii_lcell_comb \RG|wSP (
// Equation(s):
// \RG|wSP~combout  = (\wDEBUG~combout ) # ((\RG|wBP~0_combout  & (!\ECS|entradaRG1 [0] & !\ECS|entradaRG2 [0])))

	.dataa(\RG|wBP~0_combout ),
	.datab(\ECS|entradaRG1 [0]),
	.datac(\wDEBUG~combout ),
	.datad(\ECS|entradaRG2 [0]),
	.cin(gnd),
	.combout(\RG|wSP~combout ),
	.cout());
// synopsys translate_off
defparam \RG|wSP .lut_mask = 16'hF0F2;
defparam \RG|wSP .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y32_N25
cycloneii_lcell_ff \RG|SP|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[0]~feeder_combout ),
	.sdata(\entradaSP~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [0]));

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[1]));
// synopsys translate_off
defparam \entradaSP[1]~I .input_async_reset = "none";
defparam \entradaSP[1]~I .input_power_up = "low";
defparam \entradaSP[1]~I .input_register_mode = "none";
defparam \entradaSP[1]~I .input_sync_reset = "none";
defparam \entradaSP[1]~I .oe_async_reset = "none";
defparam \entradaSP[1]~I .oe_power_up = "low";
defparam \entradaSP[1]~I .oe_register_mode = "none";
defparam \entradaSP[1]~I .oe_sync_reset = "none";
defparam \entradaSP[1]~I .operation_mode = "input";
defparam \entradaSP[1]~I .output_async_reset = "none";
defparam \entradaSP[1]~I .output_power_up = "low";
defparam \entradaSP[1]~I .output_register_mode = "none";
defparam \entradaSP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y32_N19
cycloneii_lcell_ff \RG|SP|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[1]~1_combout ),
	.sdata(\entradaSP~combout [1]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [1]));

// Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[2]));
// synopsys translate_off
defparam \entradaSP[2]~I .input_async_reset = "none";
defparam \entradaSP[2]~I .input_power_up = "low";
defparam \entradaSP[2]~I .input_register_mode = "none";
defparam \entradaSP[2]~I .input_sync_reset = "none";
defparam \entradaSP[2]~I .oe_async_reset = "none";
defparam \entradaSP[2]~I .oe_power_up = "low";
defparam \entradaSP[2]~I .oe_register_mode = "none";
defparam \entradaSP[2]~I .oe_sync_reset = "none";
defparam \entradaSP[2]~I .operation_mode = "input";
defparam \entradaSP[2]~I .output_async_reset = "none";
defparam \entradaSP[2]~I .output_power_up = "low";
defparam \entradaSP[2]~I .output_register_mode = "none";
defparam \entradaSP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y29_N25
cycloneii_lcell_ff \RG|SP|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[2]~2_combout ),
	.sdata(\entradaSP~combout [2]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [2]));

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[3]));
// synopsys translate_off
defparam \entradaSP[3]~I .input_async_reset = "none";
defparam \entradaSP[3]~I .input_power_up = "low";
defparam \entradaSP[3]~I .input_register_mode = "none";
defparam \entradaSP[3]~I .input_sync_reset = "none";
defparam \entradaSP[3]~I .oe_async_reset = "none";
defparam \entradaSP[3]~I .oe_power_up = "low";
defparam \entradaSP[3]~I .oe_register_mode = "none";
defparam \entradaSP[3]~I .oe_sync_reset = "none";
defparam \entradaSP[3]~I .operation_mode = "input";
defparam \entradaSP[3]~I .output_async_reset = "none";
defparam \entradaSP[3]~I .output_power_up = "low";
defparam \entradaSP[3]~I .output_register_mode = "none";
defparam \entradaSP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y29_N27
cycloneii_lcell_ff \RG|SP|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[3]~3_combout ),
	.sdata(\entradaSP~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [3]));

// Location: LCCOMB_X90_Y32_N12
cycloneii_lcell_comb \RG|SP|q[4]~feeder (
// Equation(s):
// \RG|SP|q[4]~feeder_combout  = \RG|SP|q[4]~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[4]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[4]));
// synopsys translate_off
defparam \entradaSP[4]~I .input_async_reset = "none";
defparam \entradaSP[4]~I .input_power_up = "low";
defparam \entradaSP[4]~I .input_register_mode = "none";
defparam \entradaSP[4]~I .input_sync_reset = "none";
defparam \entradaSP[4]~I .oe_async_reset = "none";
defparam \entradaSP[4]~I .oe_power_up = "low";
defparam \entradaSP[4]~I .oe_register_mode = "none";
defparam \entradaSP[4]~I .oe_sync_reset = "none";
defparam \entradaSP[4]~I .operation_mode = "input";
defparam \entradaSP[4]~I .output_async_reset = "none";
defparam \entradaSP[4]~I .output_power_up = "low";
defparam \entradaSP[4]~I .output_register_mode = "none";
defparam \entradaSP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y32_N13
cycloneii_lcell_ff \RG|SP|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[4]~feeder_combout ),
	.sdata(\entradaSP~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [4]));

// Location: LCCOMB_X94_Y29_N18
cycloneii_lcell_comb \RG|SP|q[5]~feeder (
// Equation(s):
// \RG|SP|q[5]~feeder_combout  = \RG|SP|q[5]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[5]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[5]));
// synopsys translate_off
defparam \entradaSP[5]~I .input_async_reset = "none";
defparam \entradaSP[5]~I .input_power_up = "low";
defparam \entradaSP[5]~I .input_register_mode = "none";
defparam \entradaSP[5]~I .input_sync_reset = "none";
defparam \entradaSP[5]~I .oe_async_reset = "none";
defparam \entradaSP[5]~I .oe_power_up = "low";
defparam \entradaSP[5]~I .oe_register_mode = "none";
defparam \entradaSP[5]~I .oe_sync_reset = "none";
defparam \entradaSP[5]~I .operation_mode = "input";
defparam \entradaSP[5]~I .output_async_reset = "none";
defparam \entradaSP[5]~I .output_power_up = "low";
defparam \entradaSP[5]~I .output_register_mode = "none";
defparam \entradaSP[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y29_N19
cycloneii_lcell_ff \RG|SP|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[5]~feeder_combout ),
	.sdata(\entradaSP~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [5]));

// Location: LCCOMB_X92_Y29_N20
cycloneii_lcell_comb \RG|SP|q[6]~feeder (
// Equation(s):
// \RG|SP|q[6]~feeder_combout  = \RG|SP|q[6]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[6]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[6]));
// synopsys translate_off
defparam \entradaSP[6]~I .input_async_reset = "none";
defparam \entradaSP[6]~I .input_power_up = "low";
defparam \entradaSP[6]~I .input_register_mode = "none";
defparam \entradaSP[6]~I .input_sync_reset = "none";
defparam \entradaSP[6]~I .oe_async_reset = "none";
defparam \entradaSP[6]~I .oe_power_up = "low";
defparam \entradaSP[6]~I .oe_register_mode = "none";
defparam \entradaSP[6]~I .oe_sync_reset = "none";
defparam \entradaSP[6]~I .operation_mode = "input";
defparam \entradaSP[6]~I .output_async_reset = "none";
defparam \entradaSP[6]~I .output_power_up = "low";
defparam \entradaSP[6]~I .output_register_mode = "none";
defparam \entradaSP[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y29_N21
cycloneii_lcell_ff \RG|SP|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[6]~feeder_combout ),
	.sdata(\entradaSP~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [6]));

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[7]));
// synopsys translate_off
defparam \entradaSP[7]~I .input_async_reset = "none";
defparam \entradaSP[7]~I .input_power_up = "low";
defparam \entradaSP[7]~I .input_register_mode = "none";
defparam \entradaSP[7]~I .input_sync_reset = "none";
defparam \entradaSP[7]~I .oe_async_reset = "none";
defparam \entradaSP[7]~I .oe_power_up = "low";
defparam \entradaSP[7]~I .oe_register_mode = "none";
defparam \entradaSP[7]~I .oe_sync_reset = "none";
defparam \entradaSP[7]~I .operation_mode = "input";
defparam \entradaSP[7]~I .output_async_reset = "none";
defparam \entradaSP[7]~I .output_power_up = "low";
defparam \entradaSP[7]~I .output_register_mode = "none";
defparam \entradaSP[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y32_N7
cycloneii_lcell_ff \RG|SP|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[7]~7_combout ),
	.sdata(\entradaSP~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [7]));

// Location: LCCOMB_X91_Y30_N16
cycloneii_lcell_comb \RG|SP|q[8]~feeder (
// Equation(s):
// \RG|SP|q[8]~feeder_combout  = \RG|SP|q[8]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[8]~8_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[8]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[8]));
// synopsys translate_off
defparam \entradaSP[8]~I .input_async_reset = "none";
defparam \entradaSP[8]~I .input_power_up = "low";
defparam \entradaSP[8]~I .input_register_mode = "none";
defparam \entradaSP[8]~I .input_sync_reset = "none";
defparam \entradaSP[8]~I .oe_async_reset = "none";
defparam \entradaSP[8]~I .oe_power_up = "low";
defparam \entradaSP[8]~I .oe_register_mode = "none";
defparam \entradaSP[8]~I .oe_sync_reset = "none";
defparam \entradaSP[8]~I .operation_mode = "input";
defparam \entradaSP[8]~I .output_async_reset = "none";
defparam \entradaSP[8]~I .output_power_up = "low";
defparam \entradaSP[8]~I .output_register_mode = "none";
defparam \entradaSP[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X91_Y30_N17
cycloneii_lcell_ff \RG|SP|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[8]~feeder_combout ),
	.sdata(\entradaSP~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [8]));

// Location: LCCOMB_X90_Y32_N8
cycloneii_lcell_comb \RG|SP|q[9]~feeder (
// Equation(s):
// \RG|SP|q[9]~feeder_combout  = \RG|SP|q[9]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[9]~9_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[9]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[9]));
// synopsys translate_off
defparam \entradaSP[9]~I .input_async_reset = "none";
defparam \entradaSP[9]~I .input_power_up = "low";
defparam \entradaSP[9]~I .input_register_mode = "none";
defparam \entradaSP[9]~I .input_sync_reset = "none";
defparam \entradaSP[9]~I .oe_async_reset = "none";
defparam \entradaSP[9]~I .oe_power_up = "low";
defparam \entradaSP[9]~I .oe_register_mode = "none";
defparam \entradaSP[9]~I .oe_sync_reset = "none";
defparam \entradaSP[9]~I .operation_mode = "input";
defparam \entradaSP[9]~I .output_async_reset = "none";
defparam \entradaSP[9]~I .output_power_up = "low";
defparam \entradaSP[9]~I .output_register_mode = "none";
defparam \entradaSP[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y32_N9
cycloneii_lcell_ff \RG|SP|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[9]~feeder_combout ),
	.sdata(\entradaSP~combout [9]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [9]));

// Location: LCCOMB_X94_Y29_N16
cycloneii_lcell_comb \RG|SP|q[10]~feeder (
// Equation(s):
// \RG|SP|q[10]~feeder_combout  = \RG|SP|q[10]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[10]~10_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[10]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[10]));
// synopsys translate_off
defparam \entradaSP[10]~I .input_async_reset = "none";
defparam \entradaSP[10]~I .input_power_up = "low";
defparam \entradaSP[10]~I .input_register_mode = "none";
defparam \entradaSP[10]~I .input_sync_reset = "none";
defparam \entradaSP[10]~I .oe_async_reset = "none";
defparam \entradaSP[10]~I .oe_power_up = "low";
defparam \entradaSP[10]~I .oe_register_mode = "none";
defparam \entradaSP[10]~I .oe_sync_reset = "none";
defparam \entradaSP[10]~I .operation_mode = "input";
defparam \entradaSP[10]~I .output_async_reset = "none";
defparam \entradaSP[10]~I .output_power_up = "low";
defparam \entradaSP[10]~I .output_register_mode = "none";
defparam \entradaSP[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y29_N17
cycloneii_lcell_ff \RG|SP|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[10]~feeder_combout ),
	.sdata(\entradaSP~combout [10]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [10]));

// Location: LCCOMB_X94_Y29_N6
cycloneii_lcell_comb \RG|SP|q[11]~feeder (
// Equation(s):
// \RG|SP|q[11]~feeder_combout  = \RG|SP|q[11]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[11]~11_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[11]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[11]));
// synopsys translate_off
defparam \entradaSP[11]~I .input_async_reset = "none";
defparam \entradaSP[11]~I .input_power_up = "low";
defparam \entradaSP[11]~I .input_register_mode = "none";
defparam \entradaSP[11]~I .input_sync_reset = "none";
defparam \entradaSP[11]~I .oe_async_reset = "none";
defparam \entradaSP[11]~I .oe_power_up = "low";
defparam \entradaSP[11]~I .oe_register_mode = "none";
defparam \entradaSP[11]~I .oe_sync_reset = "none";
defparam \entradaSP[11]~I .operation_mode = "input";
defparam \entradaSP[11]~I .output_async_reset = "none";
defparam \entradaSP[11]~I .output_power_up = "low";
defparam \entradaSP[11]~I .output_register_mode = "none";
defparam \entradaSP[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y29_N7
cycloneii_lcell_ff \RG|SP|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[11]~feeder_combout ),
	.sdata(\entradaSP~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [11]));

// Location: LCCOMB_X94_Y29_N0
cycloneii_lcell_comb \RG|SP|q[12]~feeder (
// Equation(s):
// \RG|SP|q[12]~feeder_combout  = \RG|SP|q[12]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[12]~12_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[12]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[12]));
// synopsys translate_off
defparam \entradaSP[12]~I .input_async_reset = "none";
defparam \entradaSP[12]~I .input_power_up = "low";
defparam \entradaSP[12]~I .input_register_mode = "none";
defparam \entradaSP[12]~I .input_sync_reset = "none";
defparam \entradaSP[12]~I .oe_async_reset = "none";
defparam \entradaSP[12]~I .oe_power_up = "low";
defparam \entradaSP[12]~I .oe_register_mode = "none";
defparam \entradaSP[12]~I .oe_sync_reset = "none";
defparam \entradaSP[12]~I .operation_mode = "input";
defparam \entradaSP[12]~I .output_async_reset = "none";
defparam \entradaSP[12]~I .output_power_up = "low";
defparam \entradaSP[12]~I .output_register_mode = "none";
defparam \entradaSP[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X94_Y29_N1
cycloneii_lcell_ff \RG|SP|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[12]~feeder_combout ),
	.sdata(\entradaSP~combout [12]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [12]));

// Location: LCCOMB_X92_Y29_N18
cycloneii_lcell_comb \RG|SP|q[13]~feeder (
// Equation(s):
// \RG|SP|q[13]~feeder_combout  = \RG|SP|q[13]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[13]~13_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[13]));
// synopsys translate_off
defparam \entradaSP[13]~I .input_async_reset = "none";
defparam \entradaSP[13]~I .input_power_up = "low";
defparam \entradaSP[13]~I .input_register_mode = "none";
defparam \entradaSP[13]~I .input_sync_reset = "none";
defparam \entradaSP[13]~I .oe_async_reset = "none";
defparam \entradaSP[13]~I .oe_power_up = "low";
defparam \entradaSP[13]~I .oe_register_mode = "none";
defparam \entradaSP[13]~I .oe_sync_reset = "none";
defparam \entradaSP[13]~I .operation_mode = "input";
defparam \entradaSP[13]~I .output_async_reset = "none";
defparam \entradaSP[13]~I .output_power_up = "low";
defparam \entradaSP[13]~I .output_register_mode = "none";
defparam \entradaSP[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y29_N19
cycloneii_lcell_ff \RG|SP|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[13]~feeder_combout ),
	.sdata(\entradaSP~combout [13]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [13]));

// Location: LCCOMB_X92_Y29_N16
cycloneii_lcell_comb \RG|SP|q[14]~feeder (
// Equation(s):
// \RG|SP|q[14]~feeder_combout  = \RG|SP|q[14]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RG|SP|q[14]~14_combout ),
	.cin(gnd),
	.combout(\RG|SP|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RG|SP|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RG|SP|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[14]));
// synopsys translate_off
defparam \entradaSP[14]~I .input_async_reset = "none";
defparam \entradaSP[14]~I .input_power_up = "low";
defparam \entradaSP[14]~I .input_register_mode = "none";
defparam \entradaSP[14]~I .input_sync_reset = "none";
defparam \entradaSP[14]~I .oe_async_reset = "none";
defparam \entradaSP[14]~I .oe_power_up = "low";
defparam \entradaSP[14]~I .oe_register_mode = "none";
defparam \entradaSP[14]~I .oe_sync_reset = "none";
defparam \entradaSP[14]~I .operation_mode = "input";
defparam \entradaSP[14]~I .output_async_reset = "none";
defparam \entradaSP[14]~I .output_power_up = "low";
defparam \entradaSP[14]~I .output_register_mode = "none";
defparam \entradaSP[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X92_Y29_N17
cycloneii_lcell_ff \RG|SP|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[14]~feeder_combout ),
	.sdata(\entradaSP~combout [14]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [14]));

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSP[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSP~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSP[15]));
// synopsys translate_off
defparam \entradaSP[15]~I .input_async_reset = "none";
defparam \entradaSP[15]~I .input_power_up = "low";
defparam \entradaSP[15]~I .input_register_mode = "none";
defparam \entradaSP[15]~I .input_sync_reset = "none";
defparam \entradaSP[15]~I .oe_async_reset = "none";
defparam \entradaSP[15]~I .oe_power_up = "low";
defparam \entradaSP[15]~I .oe_register_mode = "none";
defparam \entradaSP[15]~I .oe_sync_reset = "none";
defparam \entradaSP[15]~I .operation_mode = "input";
defparam \entradaSP[15]~I .output_async_reset = "none";
defparam \entradaSP[15]~I .output_power_up = "low";
defparam \entradaSP[15]~I .output_register_mode = "none";
defparam \entradaSP[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X90_Y32_N15
cycloneii_lcell_ff \RG|SP|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|SP|q[15]~15_combout ),
	.sdata(\entradaSP~combout [15]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\wDEBUG~combout ),
	.ena(\RG|wSP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SP|q [15]));

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[0]));
// synopsys translate_off
defparam \entradaBP[0]~I .input_async_reset = "none";
defparam \entradaBP[0]~I .input_power_up = "low";
defparam \entradaBP[0]~I .input_register_mode = "none";
defparam \entradaBP[0]~I .input_sync_reset = "none";
defparam \entradaBP[0]~I .oe_async_reset = "none";
defparam \entradaBP[0]~I .oe_power_up = "low";
defparam \entradaBP[0]~I .oe_register_mode = "none";
defparam \entradaBP[0]~I .oe_sync_reset = "none";
defparam \entradaBP[0]~I .operation_mode = "input";
defparam \entradaBP[0]~I .output_async_reset = "none";
defparam \entradaBP[0]~I .output_power_up = "low";
defparam \entradaBP[0]~I .output_register_mode = "none";
defparam \entradaBP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N8
cycloneii_lcell_comb \RG|entradaBP[0]~0 (
// Equation(s):
// \RG|entradaBP[0]~0_combout  = (\wDEBUG~combout  & ((\entradaBP~combout [0]))) # (!\wDEBUG~combout  & (\RG|SP|q[0]~0_combout ))

	.dataa(vcc),
	.datab(\wDEBUG~combout ),
	.datac(\RG|SP|q[0]~0_combout ),
	.datad(\entradaBP~combout [0]),
	.cin(gnd),
	.combout(\RG|entradaBP[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[0]~0 .lut_mask = 16'hFC30;
defparam \RG|entradaBP[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y29_N30
cycloneii_lcell_comb \RG|wBP~0 (
// Equation(s):
// \RG|wBP~0_combout  = (\ECS|entradaRG1 [3] & (\ECS|entradaRG1 [2] & (\ECS|sinalEscritaRG1~regout  & !\ECS|entradaRG1 [1])))

	.dataa(\ECS|entradaRG1 [3]),
	.datab(\ECS|entradaRG1 [2]),
	.datac(\ECS|sinalEscritaRG1~regout ),
	.datad(\ECS|entradaRG1 [1]),
	.cin(gnd),
	.combout(\RG|wBP~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wBP~0 .lut_mask = 16'h0080;
defparam \RG|wBP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N24
cycloneii_lcell_comb \RG|wBP (
// Equation(s):
// \RG|wBP~combout  = (\wDEBUG~combout ) # ((\ECS|entradaRG2 [0] & (\RG|wBP~0_combout  & \ECS|entradaRG1 [0])))

	.dataa(\ECS|entradaRG2 [0]),
	.datab(\RG|wBP~0_combout ),
	.datac(\wDEBUG~combout ),
	.datad(\ECS|entradaRG1 [0]),
	.cin(gnd),
	.combout(\RG|wBP~combout ),
	.cout());
// synopsys translate_off
defparam \RG|wBP .lut_mask = 16'hF8F0;
defparam \RG|wBP .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N9
cycloneii_lcell_ff \RG|BP|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [0]));

// Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[1]));
// synopsys translate_off
defparam \entradaBP[1]~I .input_async_reset = "none";
defparam \entradaBP[1]~I .input_power_up = "low";
defparam \entradaBP[1]~I .input_register_mode = "none";
defparam \entradaBP[1]~I .input_sync_reset = "none";
defparam \entradaBP[1]~I .oe_async_reset = "none";
defparam \entradaBP[1]~I .oe_power_up = "low";
defparam \entradaBP[1]~I .oe_register_mode = "none";
defparam \entradaBP[1]~I .oe_sync_reset = "none";
defparam \entradaBP[1]~I .operation_mode = "input";
defparam \entradaBP[1]~I .output_async_reset = "none";
defparam \entradaBP[1]~I .output_power_up = "low";
defparam \entradaBP[1]~I .output_register_mode = "none";
defparam \entradaBP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N2
cycloneii_lcell_comb \RG|entradaBP[1]~1 (
// Equation(s):
// \RG|entradaBP[1]~1_combout  = (\wDEBUG~combout  & ((\entradaBP~combout [1]))) # (!\wDEBUG~combout  & (\RG|SP|q[1]~1_combout ))

	.dataa(\RG|SP|q[1]~1_combout ),
	.datab(\entradaBP~combout [1]),
	.datac(\wDEBUG~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RG|entradaBP[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[1]~1 .lut_mask = 16'hCACA;
defparam \RG|entradaBP[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N3
cycloneii_lcell_ff \RG|BP|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [1]));

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[2]));
// synopsys translate_off
defparam \entradaBP[2]~I .input_async_reset = "none";
defparam \entradaBP[2]~I .input_power_up = "low";
defparam \entradaBP[2]~I .input_register_mode = "none";
defparam \entradaBP[2]~I .input_sync_reset = "none";
defparam \entradaBP[2]~I .oe_async_reset = "none";
defparam \entradaBP[2]~I .oe_power_up = "low";
defparam \entradaBP[2]~I .oe_register_mode = "none";
defparam \entradaBP[2]~I .oe_sync_reset = "none";
defparam \entradaBP[2]~I .operation_mode = "input";
defparam \entradaBP[2]~I .output_async_reset = "none";
defparam \entradaBP[2]~I .output_power_up = "low";
defparam \entradaBP[2]~I .output_register_mode = "none";
defparam \entradaBP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y29_N22
cycloneii_lcell_comb \RG|entradaBP[2]~2 (
// Equation(s):
// \RG|entradaBP[2]~2_combout  = (\wDEBUG~combout  & (\entradaBP~combout [2])) # (!\wDEBUG~combout  & ((\RG|SP|q[2]~2_combout )))

	.dataa(vcc),
	.datab(\entradaBP~combout [2]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[2]~2_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[2]~2 .lut_mask = 16'hCFC0;
defparam \RG|entradaBP[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y29_N23
cycloneii_lcell_ff \RG|BP|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [2]));

// Location: LCCOMB_X91_Y29_N4
cycloneii_lcell_comb \RG|entradaBP[3]~3 (
// Equation(s):
// \RG|entradaBP[3]~3_combout  = (\wDEBUG~combout  & (\entradaBP~combout [3])) # (!\wDEBUG~combout  & ((\RG|SP|q[3]~3_combout )))

	.dataa(\entradaBP~combout [3]),
	.datab(\wDEBUG~combout ),
	.datac(vcc),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[3]~3 .lut_mask = 16'hBB88;
defparam \RG|entradaBP[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y29_N5
cycloneii_lcell_ff \RG|BP|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [3]));

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[4]));
// synopsys translate_off
defparam \entradaBP[4]~I .input_async_reset = "none";
defparam \entradaBP[4]~I .input_power_up = "low";
defparam \entradaBP[4]~I .input_register_mode = "none";
defparam \entradaBP[4]~I .input_sync_reset = "none";
defparam \entradaBP[4]~I .oe_async_reset = "none";
defparam \entradaBP[4]~I .oe_power_up = "low";
defparam \entradaBP[4]~I .oe_register_mode = "none";
defparam \entradaBP[4]~I .oe_sync_reset = "none";
defparam \entradaBP[4]~I .operation_mode = "input";
defparam \entradaBP[4]~I .output_async_reset = "none";
defparam \entradaBP[4]~I .output_power_up = "low";
defparam \entradaBP[4]~I .output_register_mode = "none";
defparam \entradaBP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N8
cycloneii_lcell_comb \RG|entradaBP[4]~4 (
// Equation(s):
// \RG|entradaBP[4]~4_combout  = (\wDEBUG~combout  & ((\entradaBP~combout [4]))) # (!\wDEBUG~combout  & (\RG|SP|q[4]~4_combout ))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\RG|SP|q[4]~4_combout ),
	.datad(\entradaBP~combout [4]),
	.cin(gnd),
	.combout(\RG|entradaBP[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[4]~4 .lut_mask = 16'hFA50;
defparam \RG|entradaBP[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y29_N9
cycloneii_lcell_ff \RG|BP|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [4]));

// Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[5]));
// synopsys translate_off
defparam \entradaBP[5]~I .input_async_reset = "none";
defparam \entradaBP[5]~I .input_power_up = "low";
defparam \entradaBP[5]~I .input_register_mode = "none";
defparam \entradaBP[5]~I .input_sync_reset = "none";
defparam \entradaBP[5]~I .oe_async_reset = "none";
defparam \entradaBP[5]~I .oe_power_up = "low";
defparam \entradaBP[5]~I .oe_register_mode = "none";
defparam \entradaBP[5]~I .oe_sync_reset = "none";
defparam \entradaBP[5]~I .operation_mode = "input";
defparam \entradaBP[5]~I .output_async_reset = "none";
defparam \entradaBP[5]~I .output_power_up = "low";
defparam \entradaBP[5]~I .output_register_mode = "none";
defparam \entradaBP[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N10
cycloneii_lcell_comb \RG|entradaBP[5]~5 (
// Equation(s):
// \RG|entradaBP[5]~5_combout  = (\wDEBUG~combout  & (\entradaBP~combout [5])) # (!\wDEBUG~combout  & ((\RG|SP|q[5]~5_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaBP~combout [5]),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[5]~5 .lut_mask = 16'hF5A0;
defparam \RG|entradaBP[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y29_N11
cycloneii_lcell_ff \RG|BP|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[5]~5_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [5]));

// Location: LCCOMB_X91_Y29_N2
cycloneii_lcell_comb \RG|entradaBP[6]~6 (
// Equation(s):
// \RG|entradaBP[6]~6_combout  = (\wDEBUG~combout  & (\entradaBP~combout [6])) # (!\wDEBUG~combout  & ((\RG|SP|q[6]~6_combout )))

	.dataa(\entradaBP~combout [6]),
	.datab(\wDEBUG~combout ),
	.datac(\RG|SP|q[6]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RG|entradaBP[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[6]~6 .lut_mask = 16'hB8B8;
defparam \RG|entradaBP[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y29_N3
cycloneii_lcell_ff \RG|BP|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [6]));

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[7]));
// synopsys translate_off
defparam \entradaBP[7]~I .input_async_reset = "none";
defparam \entradaBP[7]~I .input_power_up = "low";
defparam \entradaBP[7]~I .input_register_mode = "none";
defparam \entradaBP[7]~I .input_sync_reset = "none";
defparam \entradaBP[7]~I .oe_async_reset = "none";
defparam \entradaBP[7]~I .oe_power_up = "low";
defparam \entradaBP[7]~I .oe_register_mode = "none";
defparam \entradaBP[7]~I .oe_sync_reset = "none";
defparam \entradaBP[7]~I .operation_mode = "input";
defparam \entradaBP[7]~I .output_async_reset = "none";
defparam \entradaBP[7]~I .output_power_up = "low";
defparam \entradaBP[7]~I .output_register_mode = "none";
defparam \entradaBP[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N0
cycloneii_lcell_comb \RG|entradaBP[7]~7 (
// Equation(s):
// \RG|entradaBP[7]~7_combout  = (\wDEBUG~combout  & (\entradaBP~combout [7])) # (!\wDEBUG~combout  & ((\RG|SP|q[7]~7_combout )))

	.dataa(vcc),
	.datab(\wDEBUG~combout ),
	.datac(\entradaBP~combout [7]),
	.datad(\RG|SP|q[7]~7_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[7]~7 .lut_mask = 16'hF3C0;
defparam \RG|entradaBP[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N1
cycloneii_lcell_ff \RG|BP|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[7]~7_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [7]));

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[8]));
// synopsys translate_off
defparam \entradaBP[8]~I .input_async_reset = "none";
defparam \entradaBP[8]~I .input_power_up = "low";
defparam \entradaBP[8]~I .input_register_mode = "none";
defparam \entradaBP[8]~I .input_sync_reset = "none";
defparam \entradaBP[8]~I .oe_async_reset = "none";
defparam \entradaBP[8]~I .oe_power_up = "low";
defparam \entradaBP[8]~I .oe_register_mode = "none";
defparam \entradaBP[8]~I .oe_sync_reset = "none";
defparam \entradaBP[8]~I .operation_mode = "input";
defparam \entradaBP[8]~I .output_async_reset = "none";
defparam \entradaBP[8]~I .output_power_up = "low";
defparam \entradaBP[8]~I .output_register_mode = "none";
defparam \entradaBP[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N6
cycloneii_lcell_comb \RG|entradaBP[8]~8 (
// Equation(s):
// \RG|entradaBP[8]~8_combout  = (\wDEBUG~combout  & (\entradaBP~combout [8])) # (!\wDEBUG~combout  & ((\RG|SP|q[8]~8_combout )))

	.dataa(vcc),
	.datab(\wDEBUG~combout ),
	.datac(\entradaBP~combout [8]),
	.datad(\RG|SP|q[8]~8_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[8]~8 .lut_mask = 16'hF3C0;
defparam \RG|entradaBP[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N7
cycloneii_lcell_ff \RG|BP|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [8]));

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[9]));
// synopsys translate_off
defparam \entradaBP[9]~I .input_async_reset = "none";
defparam \entradaBP[9]~I .input_power_up = "low";
defparam \entradaBP[9]~I .input_register_mode = "none";
defparam \entradaBP[9]~I .input_sync_reset = "none";
defparam \entradaBP[9]~I .oe_async_reset = "none";
defparam \entradaBP[9]~I .oe_power_up = "low";
defparam \entradaBP[9]~I .oe_register_mode = "none";
defparam \entradaBP[9]~I .oe_sync_reset = "none";
defparam \entradaBP[9]~I .operation_mode = "input";
defparam \entradaBP[9]~I .output_async_reset = "none";
defparam \entradaBP[9]~I .output_power_up = "low";
defparam \entradaBP[9]~I .output_register_mode = "none";
defparam \entradaBP[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N16
cycloneii_lcell_comb \RG|entradaBP[9]~9 (
// Equation(s):
// \RG|entradaBP[9]~9_combout  = (\wDEBUG~combout  & ((\entradaBP~combout [9]))) # (!\wDEBUG~combout  & (\RG|SP|q[9]~9_combout ))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\RG|SP|q[9]~9_combout ),
	.datad(\entradaBP~combout [9]),
	.cin(gnd),
	.combout(\RG|entradaBP[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[9]~9 .lut_mask = 16'hFA50;
defparam \RG|entradaBP[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y29_N17
cycloneii_lcell_ff \RG|BP|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[9]~9_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [9]));

// Location: LCCOMB_X94_Y32_N4
cycloneii_lcell_comb \RG|entradaBP[10]~10 (
// Equation(s):
// \RG|entradaBP[10]~10_combout  = (\wDEBUG~combout  & (\entradaBP~combout [10])) # (!\wDEBUG~combout  & ((\RG|SP|q[10]~10_combout )))

	.dataa(\entradaBP~combout [10]),
	.datab(vcc),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[10]~10_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[10]~10 .lut_mask = 16'hAFA0;
defparam \RG|entradaBP[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N5
cycloneii_lcell_ff \RG|BP|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[10]~10_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [10]));

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[11]));
// synopsys translate_off
defparam \entradaBP[11]~I .input_async_reset = "none";
defparam \entradaBP[11]~I .input_power_up = "low";
defparam \entradaBP[11]~I .input_register_mode = "none";
defparam \entradaBP[11]~I .input_sync_reset = "none";
defparam \entradaBP[11]~I .oe_async_reset = "none";
defparam \entradaBP[11]~I .oe_power_up = "low";
defparam \entradaBP[11]~I .oe_register_mode = "none";
defparam \entradaBP[11]~I .oe_sync_reset = "none";
defparam \entradaBP[11]~I .operation_mode = "input";
defparam \entradaBP[11]~I .output_async_reset = "none";
defparam \entradaBP[11]~I .output_power_up = "low";
defparam \entradaBP[11]~I .output_register_mode = "none";
defparam \entradaBP[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N30
cycloneii_lcell_comb \RG|entradaBP[11]~11 (
// Equation(s):
// \RG|entradaBP[11]~11_combout  = (\wDEBUG~combout  & (\entradaBP~combout [11])) # (!\wDEBUG~combout  & ((\RG|SP|q[11]~11_combout )))

	.dataa(vcc),
	.datab(\entradaBP~combout [11]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[11]~11_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[11]~11 .lut_mask = 16'hCFC0;
defparam \RG|entradaBP[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N31
cycloneii_lcell_ff \RG|BP|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[11]~11_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [11]));

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[12]));
// synopsys translate_off
defparam \entradaBP[12]~I .input_async_reset = "none";
defparam \entradaBP[12]~I .input_power_up = "low";
defparam \entradaBP[12]~I .input_register_mode = "none";
defparam \entradaBP[12]~I .input_sync_reset = "none";
defparam \entradaBP[12]~I .oe_async_reset = "none";
defparam \entradaBP[12]~I .oe_power_up = "low";
defparam \entradaBP[12]~I .oe_register_mode = "none";
defparam \entradaBP[12]~I .oe_sync_reset = "none";
defparam \entradaBP[12]~I .operation_mode = "input";
defparam \entradaBP[12]~I .output_async_reset = "none";
defparam \entradaBP[12]~I .output_power_up = "low";
defparam \entradaBP[12]~I .output_register_mode = "none";
defparam \entradaBP[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y29_N22
cycloneii_lcell_comb \RG|entradaBP[12]~12 (
// Equation(s):
// \RG|entradaBP[12]~12_combout  = (\wDEBUG~combout  & ((\entradaBP~combout [12]))) # (!\wDEBUG~combout  & (\RG|SP|q[12]~12_combout ))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\RG|SP|q[12]~12_combout ),
	.datad(\entradaBP~combout [12]),
	.cin(gnd),
	.combout(\RG|entradaBP[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[12]~12 .lut_mask = 16'hFA50;
defparam \RG|entradaBP[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y29_N23
cycloneii_lcell_ff \RG|BP|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[12]~12_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [12]));

// Location: LCCOMB_X91_Y29_N20
cycloneii_lcell_comb \RG|entradaBP[13]~13 (
// Equation(s):
// \RG|entradaBP[13]~13_combout  = (\wDEBUG~combout  & (\entradaBP~combout [13])) # (!\wDEBUG~combout  & ((\RG|SP|q[13]~13_combout )))

	.dataa(\entradaBP~combout [13]),
	.datab(\wDEBUG~combout ),
	.datac(vcc),
	.datad(\RG|SP|q[13]~13_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[13]~13 .lut_mask = 16'hBB88;
defparam \RG|entradaBP[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y29_N21
cycloneii_lcell_ff \RG|BP|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[13]~13_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [13]));

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[14]));
// synopsys translate_off
defparam \entradaBP[14]~I .input_async_reset = "none";
defparam \entradaBP[14]~I .input_power_up = "low";
defparam \entradaBP[14]~I .input_register_mode = "none";
defparam \entradaBP[14]~I .input_sync_reset = "none";
defparam \entradaBP[14]~I .oe_async_reset = "none";
defparam \entradaBP[14]~I .oe_power_up = "low";
defparam \entradaBP[14]~I .oe_register_mode = "none";
defparam \entradaBP[14]~I .oe_sync_reset = "none";
defparam \entradaBP[14]~I .operation_mode = "input";
defparam \entradaBP[14]~I .output_async_reset = "none";
defparam \entradaBP[14]~I .output_power_up = "low";
defparam \entradaBP[14]~I .output_register_mode = "none";
defparam \entradaBP[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y29_N6
cycloneii_lcell_comb \RG|entradaBP[14]~14 (
// Equation(s):
// \RG|entradaBP[14]~14_combout  = (\wDEBUG~combout  & (\entradaBP~combout [14])) # (!\wDEBUG~combout  & ((\RG|SP|q[14]~14_combout )))

	.dataa(vcc),
	.datab(\entradaBP~combout [14]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[14]~14_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[14]~14 .lut_mask = 16'hCFC0;
defparam \RG|entradaBP[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y29_N7
cycloneii_lcell_ff \RG|BP|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[14]~14_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [14]));

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaBP[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaBP~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaBP[15]));
// synopsys translate_off
defparam \entradaBP[15]~I .input_async_reset = "none";
defparam \entradaBP[15]~I .input_power_up = "low";
defparam \entradaBP[15]~I .input_register_mode = "none";
defparam \entradaBP[15]~I .input_sync_reset = "none";
defparam \entradaBP[15]~I .oe_async_reset = "none";
defparam \entradaBP[15]~I .oe_power_up = "low";
defparam \entradaBP[15]~I .oe_register_mode = "none";
defparam \entradaBP[15]~I .oe_sync_reset = "none";
defparam \entradaBP[15]~I .operation_mode = "input";
defparam \entradaBP[15]~I .output_async_reset = "none";
defparam \entradaBP[15]~I .output_power_up = "low";
defparam \entradaBP[15]~I .output_register_mode = "none";
defparam \entradaBP[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y29_N0
cycloneii_lcell_comb \RG|entradaBP[15]~15 (
// Equation(s):
// \RG|entradaBP[15]~15_combout  = (\wDEBUG~combout  & (\entradaBP~combout [15])) # (!\wDEBUG~combout  & ((\RG|SP|q[15]~15_combout )))

	.dataa(vcc),
	.datab(\entradaBP~combout [15]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[15]~15_combout ),
	.cin(gnd),
	.combout(\RG|entradaBP[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaBP[15]~15 .lut_mask = 16'hCFC0;
defparam \RG|entradaBP[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y29_N1
cycloneii_lcell_ff \RG|BP|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaBP[15]~15_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wBP~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|BP|q [15]));

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[0]));
// synopsys translate_off
defparam \entradaDI[0]~I .input_async_reset = "none";
defparam \entradaDI[0]~I .input_power_up = "low";
defparam \entradaDI[0]~I .input_register_mode = "none";
defparam \entradaDI[0]~I .input_sync_reset = "none";
defparam \entradaDI[0]~I .oe_async_reset = "none";
defparam \entradaDI[0]~I .oe_power_up = "low";
defparam \entradaDI[0]~I .oe_register_mode = "none";
defparam \entradaDI[0]~I .oe_sync_reset = "none";
defparam \entradaDI[0]~I .operation_mode = "input";
defparam \entradaDI[0]~I .output_async_reset = "none";
defparam \entradaDI[0]~I .output_power_up = "low";
defparam \entradaDI[0]~I .output_register_mode = "none";
defparam \entradaDI[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N12
cycloneii_lcell_comb \RG|entradaDI[0]~0 (
// Equation(s):
// \RG|entradaDI[0]~0_combout  = (\wDEBUG~combout  & ((\entradaDI~combout [0]))) # (!\wDEBUG~combout  & (\RG|SP|q[0]~0_combout ))

	.dataa(vcc),
	.datab(\wDEBUG~combout ),
	.datac(\RG|SP|q[0]~0_combout ),
	.datad(\entradaDI~combout [0]),
	.cin(gnd),
	.combout(\RG|entradaDI[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[0]~0 .lut_mask = 16'hFC30;
defparam \RG|entradaDI[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y29_N10
cycloneii_lcell_comb \RG|wSI~0 (
// Equation(s):
// \RG|wSI~0_combout  = (\ECS|entradaRG1 [2] & (\ECS|sinalEscritaRG1~regout  & (\ECS|entradaRG1 [3] & \ECS|entradaRG1 [1])))

	.dataa(\ECS|entradaRG1 [2]),
	.datab(\ECS|sinalEscritaRG1~regout ),
	.datac(\ECS|entradaRG1 [3]),
	.datad(\ECS|entradaRG1 [1]),
	.cin(gnd),
	.combout(\RG|wSI~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|wSI~0 .lut_mask = 16'h8000;
defparam \RG|wSI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N24
cycloneii_lcell_comb \RG|wDI (
// Equation(s):
// \RG|wDI~combout  = (\wDEBUG~combout ) # ((\ECS|entradaRG1 [0] & (\ECS|entradaRG2 [0] & \RG|wSI~0_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(\ECS|entradaRG1 [0]),
	.datac(\ECS|entradaRG2 [0]),
	.datad(\RG|wSI~0_combout ),
	.cin(gnd),
	.combout(\RG|wDI~combout ),
	.cout());
// synopsys translate_off
defparam \RG|wDI .lut_mask = 16'hEAAA;
defparam \RG|wDI .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N13
cycloneii_lcell_ff \RG|DI|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [0]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[1]));
// synopsys translate_off
defparam \entradaDI[1]~I .input_async_reset = "none";
defparam \entradaDI[1]~I .input_power_up = "low";
defparam \entradaDI[1]~I .input_register_mode = "none";
defparam \entradaDI[1]~I .input_sync_reset = "none";
defparam \entradaDI[1]~I .oe_async_reset = "none";
defparam \entradaDI[1]~I .oe_power_up = "low";
defparam \entradaDI[1]~I .oe_register_mode = "none";
defparam \entradaDI[1]~I .oe_sync_reset = "none";
defparam \entradaDI[1]~I .operation_mode = "input";
defparam \entradaDI[1]~I .output_async_reset = "none";
defparam \entradaDI[1]~I .output_power_up = "low";
defparam \entradaDI[1]~I .output_register_mode = "none";
defparam \entradaDI[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N14
cycloneii_lcell_comb \RG|entradaDI[1]~1 (
// Equation(s):
// \RG|entradaDI[1]~1_combout  = (\wDEBUG~combout  & ((\entradaDI~combout [1]))) # (!\wDEBUG~combout  & (\RG|SP|q[1]~1_combout ))

	.dataa(\RG|SP|q[1]~1_combout ),
	.datab(\entradaDI~combout [1]),
	.datac(\wDEBUG~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RG|entradaDI[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[1]~1 .lut_mask = 16'hCACA;
defparam \RG|entradaDI[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N15
cycloneii_lcell_ff \RG|DI|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [1]));

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[2]));
// synopsys translate_off
defparam \entradaDI[2]~I .input_async_reset = "none";
defparam \entradaDI[2]~I .input_power_up = "low";
defparam \entradaDI[2]~I .input_register_mode = "none";
defparam \entradaDI[2]~I .input_sync_reset = "none";
defparam \entradaDI[2]~I .oe_async_reset = "none";
defparam \entradaDI[2]~I .oe_power_up = "low";
defparam \entradaDI[2]~I .oe_register_mode = "none";
defparam \entradaDI[2]~I .oe_sync_reset = "none";
defparam \entradaDI[2]~I .operation_mode = "input";
defparam \entradaDI[2]~I .output_async_reset = "none";
defparam \entradaDI[2]~I .output_power_up = "low";
defparam \entradaDI[2]~I .output_register_mode = "none";
defparam \entradaDI[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y29_N14
cycloneii_lcell_comb \RG|entradaDI[2]~2 (
// Equation(s):
// \RG|entradaDI[2]~2_combout  = (\wDEBUG~combout  & ((\entradaDI~combout [2]))) # (!\wDEBUG~combout  & (\RG|SP|q[2]~2_combout ))

	.dataa(vcc),
	.datab(\wDEBUG~combout ),
	.datac(\RG|SP|q[2]~2_combout ),
	.datad(\entradaDI~combout [2]),
	.cin(gnd),
	.combout(\RG|entradaDI[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[2]~2 .lut_mask = 16'hFC30;
defparam \RG|entradaDI[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y29_N15
cycloneii_lcell_ff \RG|DI|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [2]));

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[3]));
// synopsys translate_off
defparam \entradaDI[3]~I .input_async_reset = "none";
defparam \entradaDI[3]~I .input_power_up = "low";
defparam \entradaDI[3]~I .input_register_mode = "none";
defparam \entradaDI[3]~I .input_sync_reset = "none";
defparam \entradaDI[3]~I .oe_async_reset = "none";
defparam \entradaDI[3]~I .oe_power_up = "low";
defparam \entradaDI[3]~I .oe_register_mode = "none";
defparam \entradaDI[3]~I .oe_sync_reset = "none";
defparam \entradaDI[3]~I .operation_mode = "input";
defparam \entradaDI[3]~I .output_async_reset = "none";
defparam \entradaDI[3]~I .output_power_up = "low";
defparam \entradaDI[3]~I .output_register_mode = "none";
defparam \entradaDI[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y29_N28
cycloneii_lcell_comb \RG|entradaDI[3]~3 (
// Equation(s):
// \RG|entradaDI[3]~3_combout  = (\wDEBUG~combout  & (\entradaDI~combout [3])) # (!\wDEBUG~combout  & ((\RG|SP|q[3]~3_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [3]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[3]~3 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y29_N29
cycloneii_lcell_ff \RG|DI|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [3]));

// Location: LCCOMB_X94_Y31_N22
cycloneii_lcell_comb \RG|entradaDI[4]~4 (
// Equation(s):
// \RG|entradaDI[4]~4_combout  = (\wDEBUG~combout  & (\entradaDI~combout [4])) # (!\wDEBUG~combout  & ((\RG|SP|q[4]~4_combout )))

	.dataa(\entradaDI~combout [4]),
	.datab(vcc),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[4]~4 .lut_mask = 16'hAFA0;
defparam \RG|entradaDI[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y31_N23
cycloneii_lcell_ff \RG|DI|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [4]));

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[5]));
// synopsys translate_off
defparam \entradaDI[5]~I .input_async_reset = "none";
defparam \entradaDI[5]~I .input_power_up = "low";
defparam \entradaDI[5]~I .input_register_mode = "none";
defparam \entradaDI[5]~I .input_sync_reset = "none";
defparam \entradaDI[5]~I .oe_async_reset = "none";
defparam \entradaDI[5]~I .oe_power_up = "low";
defparam \entradaDI[5]~I .oe_register_mode = "none";
defparam \entradaDI[5]~I .oe_sync_reset = "none";
defparam \entradaDI[5]~I .operation_mode = "input";
defparam \entradaDI[5]~I .output_async_reset = "none";
defparam \entradaDI[5]~I .output_power_up = "low";
defparam \entradaDI[5]~I .output_register_mode = "none";
defparam \entradaDI[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N12
cycloneii_lcell_comb \RG|entradaDI[5]~5 (
// Equation(s):
// \RG|entradaDI[5]~5_combout  = (\wDEBUG~combout  & (\entradaDI~combout [5])) # (!\wDEBUG~combout  & ((\RG|SP|q[5]~5_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [5]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[5]~5_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[5]~5 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y31_N13
cycloneii_lcell_ff \RG|DI|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[5]~5_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [5]));

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[6]));
// synopsys translate_off
defparam \entradaDI[6]~I .input_async_reset = "none";
defparam \entradaDI[6]~I .input_power_up = "low";
defparam \entradaDI[6]~I .input_register_mode = "none";
defparam \entradaDI[6]~I .input_sync_reset = "none";
defparam \entradaDI[6]~I .oe_async_reset = "none";
defparam \entradaDI[6]~I .oe_power_up = "low";
defparam \entradaDI[6]~I .oe_register_mode = "none";
defparam \entradaDI[6]~I .oe_sync_reset = "none";
defparam \entradaDI[6]~I .operation_mode = "input";
defparam \entradaDI[6]~I .output_async_reset = "none";
defparam \entradaDI[6]~I .output_power_up = "low";
defparam \entradaDI[6]~I .output_register_mode = "none";
defparam \entradaDI[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y29_N6
cycloneii_lcell_comb \RG|entradaDI[6]~6 (
// Equation(s):
// \RG|entradaDI[6]~6_combout  = (\wDEBUG~combout  & (\entradaDI~combout [6])) # (!\wDEBUG~combout  & ((\RG|SP|q[6]~6_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [6]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[6]~6 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y29_N7
cycloneii_lcell_ff \RG|DI|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [6]));

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[7]));
// synopsys translate_off
defparam \entradaDI[7]~I .input_async_reset = "none";
defparam \entradaDI[7]~I .input_power_up = "low";
defparam \entradaDI[7]~I .input_register_mode = "none";
defparam \entradaDI[7]~I .input_sync_reset = "none";
defparam \entradaDI[7]~I .oe_async_reset = "none";
defparam \entradaDI[7]~I .oe_power_up = "low";
defparam \entradaDI[7]~I .oe_register_mode = "none";
defparam \entradaDI[7]~I .oe_sync_reset = "none";
defparam \entradaDI[7]~I .operation_mode = "input";
defparam \entradaDI[7]~I .output_async_reset = "none";
defparam \entradaDI[7]~I .output_power_up = "low";
defparam \entradaDI[7]~I .output_register_mode = "none";
defparam \entradaDI[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N24
cycloneii_lcell_comb \RG|entradaDI[7]~7 (
// Equation(s):
// \RG|entradaDI[7]~7_combout  = (\wDEBUG~combout  & (\entradaDI~combout [7])) # (!\wDEBUG~combout  & ((\RG|SP|q[7]~7_combout )))

	.dataa(vcc),
	.datab(\wDEBUG~combout ),
	.datac(\entradaDI~combout [7]),
	.datad(\RG|SP|q[7]~7_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[7]~7 .lut_mask = 16'hF3C0;
defparam \RG|entradaDI[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N25
cycloneii_lcell_ff \RG|DI|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[7]~7_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [7]));

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[8]));
// synopsys translate_off
defparam \entradaDI[8]~I .input_async_reset = "none";
defparam \entradaDI[8]~I .input_power_up = "low";
defparam \entradaDI[8]~I .input_register_mode = "none";
defparam \entradaDI[8]~I .input_sync_reset = "none";
defparam \entradaDI[8]~I .oe_async_reset = "none";
defparam \entradaDI[8]~I .oe_power_up = "low";
defparam \entradaDI[8]~I .oe_register_mode = "none";
defparam \entradaDI[8]~I .oe_sync_reset = "none";
defparam \entradaDI[8]~I .operation_mode = "input";
defparam \entradaDI[8]~I .output_async_reset = "none";
defparam \entradaDI[8]~I .output_power_up = "low";
defparam \entradaDI[8]~I .output_register_mode = "none";
defparam \entradaDI[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N10
cycloneii_lcell_comb \RG|entradaDI[8]~8 (
// Equation(s):
// \RG|entradaDI[8]~8_combout  = (\wDEBUG~combout  & (\entradaDI~combout [8])) # (!\wDEBUG~combout  & ((\RG|SP|q[8]~8_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [8]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[8]~8_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[8]~8 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N11
cycloneii_lcell_ff \RG|DI|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [8]));

// Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[9]));
// synopsys translate_off
defparam \entradaDI[9]~I .input_async_reset = "none";
defparam \entradaDI[9]~I .input_power_up = "low";
defparam \entradaDI[9]~I .input_register_mode = "none";
defparam \entradaDI[9]~I .input_sync_reset = "none";
defparam \entradaDI[9]~I .oe_async_reset = "none";
defparam \entradaDI[9]~I .oe_power_up = "low";
defparam \entradaDI[9]~I .oe_register_mode = "none";
defparam \entradaDI[9]~I .oe_sync_reset = "none";
defparam \entradaDI[9]~I .operation_mode = "input";
defparam \entradaDI[9]~I .output_async_reset = "none";
defparam \entradaDI[9]~I .output_power_up = "low";
defparam \entradaDI[9]~I .output_register_mode = "none";
defparam \entradaDI[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N28
cycloneii_lcell_comb \RG|entradaDI[9]~9 (
// Equation(s):
// \RG|entradaDI[9]~9_combout  = (\wDEBUG~combout  & (\entradaDI~combout [9])) # (!\wDEBUG~combout  & ((\RG|SP|q[9]~9_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [9]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[9]~9_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[9]~9 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N29
cycloneii_lcell_ff \RG|DI|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[9]~9_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [9]));

// Location: LCCOMB_X94_Y32_N18
cycloneii_lcell_comb \RG|entradaDI[10]~10 (
// Equation(s):
// \RG|entradaDI[10]~10_combout  = (\wDEBUG~combout  & (\entradaDI~combout [10])) # (!\wDEBUG~combout  & ((\RG|SP|q[10]~10_combout )))

	.dataa(\entradaDI~combout [10]),
	.datab(vcc),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[10]~10_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[10]~10 .lut_mask = 16'hAFA0;
defparam \RG|entradaDI[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N19
cycloneii_lcell_ff \RG|DI|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[10]~10_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [10]));

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[11]));
// synopsys translate_off
defparam \entradaDI[11]~I .input_async_reset = "none";
defparam \entradaDI[11]~I .input_power_up = "low";
defparam \entradaDI[11]~I .input_register_mode = "none";
defparam \entradaDI[11]~I .input_sync_reset = "none";
defparam \entradaDI[11]~I .oe_async_reset = "none";
defparam \entradaDI[11]~I .oe_power_up = "low";
defparam \entradaDI[11]~I .oe_register_mode = "none";
defparam \entradaDI[11]~I .oe_sync_reset = "none";
defparam \entradaDI[11]~I .operation_mode = "input";
defparam \entradaDI[11]~I .output_async_reset = "none";
defparam \entradaDI[11]~I .output_power_up = "low";
defparam \entradaDI[11]~I .output_register_mode = "none";
defparam \entradaDI[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y32_N20
cycloneii_lcell_comb \RG|entradaDI[11]~11 (
// Equation(s):
// \RG|entradaDI[11]~11_combout  = (\wDEBUG~combout  & (\entradaDI~combout [11])) # (!\wDEBUG~combout  & ((\RG|SP|q[11]~11_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [11]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[11]~11_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[11]~11 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N21
cycloneii_lcell_ff \RG|DI|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[11]~11_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [11]));

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[12]));
// synopsys translate_off
defparam \entradaDI[12]~I .input_async_reset = "none";
defparam \entradaDI[12]~I .input_power_up = "low";
defparam \entradaDI[12]~I .input_register_mode = "none";
defparam \entradaDI[12]~I .input_sync_reset = "none";
defparam \entradaDI[12]~I .oe_async_reset = "none";
defparam \entradaDI[12]~I .oe_power_up = "low";
defparam \entradaDI[12]~I .oe_register_mode = "none";
defparam \entradaDI[12]~I .oe_sync_reset = "none";
defparam \entradaDI[12]~I .operation_mode = "input";
defparam \entradaDI[12]~I .output_async_reset = "none";
defparam \entradaDI[12]~I .output_power_up = "low";
defparam \entradaDI[12]~I .output_register_mode = "none";
defparam \entradaDI[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N10
cycloneii_lcell_comb \RG|entradaDI[12]~12 (
// Equation(s):
// \RG|entradaDI[12]~12_combout  = (\wDEBUG~combout  & (\entradaDI~combout [12])) # (!\wDEBUG~combout  & ((\RG|SP|q[12]~12_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [12]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[12]~12_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[12]~12 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y31_N11
cycloneii_lcell_ff \RG|DI|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[12]~12_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [12]));

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[13]));
// synopsys translate_off
defparam \entradaDI[13]~I .input_async_reset = "none";
defparam \entradaDI[13]~I .input_power_up = "low";
defparam \entradaDI[13]~I .input_register_mode = "none";
defparam \entradaDI[13]~I .input_sync_reset = "none";
defparam \entradaDI[13]~I .oe_async_reset = "none";
defparam \entradaDI[13]~I .oe_power_up = "low";
defparam \entradaDI[13]~I .oe_register_mode = "none";
defparam \entradaDI[13]~I .oe_sync_reset = "none";
defparam \entradaDI[13]~I .operation_mode = "input";
defparam \entradaDI[13]~I .output_async_reset = "none";
defparam \entradaDI[13]~I .output_power_up = "low";
defparam \entradaDI[13]~I .output_register_mode = "none";
defparam \entradaDI[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y29_N12
cycloneii_lcell_comb \RG|entradaDI[13]~13 (
// Equation(s):
// \RG|entradaDI[13]~13_combout  = (\wDEBUG~combout  & (\entradaDI~combout [13])) # (!\wDEBUG~combout  & ((\RG|SP|q[13]~13_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [13]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[13]~13_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[13]~13 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y29_N13
cycloneii_lcell_ff \RG|DI|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[13]~13_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [13]));

// Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDI[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDI~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDI[14]));
// synopsys translate_off
defparam \entradaDI[14]~I .input_async_reset = "none";
defparam \entradaDI[14]~I .input_power_up = "low";
defparam \entradaDI[14]~I .input_register_mode = "none";
defparam \entradaDI[14]~I .input_sync_reset = "none";
defparam \entradaDI[14]~I .oe_async_reset = "none";
defparam \entradaDI[14]~I .oe_power_up = "low";
defparam \entradaDI[14]~I .oe_register_mode = "none";
defparam \entradaDI[14]~I .oe_sync_reset = "none";
defparam \entradaDI[14]~I .operation_mode = "input";
defparam \entradaDI[14]~I .output_async_reset = "none";
defparam \entradaDI[14]~I .output_power_up = "low";
defparam \entradaDI[14]~I .output_register_mode = "none";
defparam \entradaDI[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X92_Y29_N22
cycloneii_lcell_comb \RG|entradaDI[14]~14 (
// Equation(s):
// \RG|entradaDI[14]~14_combout  = (\wDEBUG~combout  & (\entradaDI~combout [14])) # (!\wDEBUG~combout  & ((\RG|SP|q[14]~14_combout )))

	.dataa(vcc),
	.datab(\entradaDI~combout [14]),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[14]~14_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[14]~14 .lut_mask = 16'hCFC0;
defparam \RG|entradaDI[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y29_N23
cycloneii_lcell_ff \RG|DI|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[14]~14_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [14]));

// Location: LCCOMB_X94_Y32_N22
cycloneii_lcell_comb \RG|entradaDI[15]~15 (
// Equation(s):
// \RG|entradaDI[15]~15_combout  = (\wDEBUG~combout  & (\entradaDI~combout [15])) # (!\wDEBUG~combout  & ((\RG|SP|q[15]~15_combout )))

	.dataa(\entradaDI~combout [15]),
	.datab(vcc),
	.datac(\wDEBUG~combout ),
	.datad(\RG|SP|q[15]~15_combout ),
	.cin(gnd),
	.combout(\RG|entradaDI[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaDI[15]~15 .lut_mask = 16'hAFA0;
defparam \RG|entradaDI[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y32_N23
cycloneii_lcell_ff \RG|DI|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaDI[15]~15_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wDI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|DI|q [15]));

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[0]));
// synopsys translate_off
defparam \entradaSI[0]~I .input_async_reset = "none";
defparam \entradaSI[0]~I .input_power_up = "low";
defparam \entradaSI[0]~I .input_register_mode = "none";
defparam \entradaSI[0]~I .input_sync_reset = "none";
defparam \entradaSI[0]~I .oe_async_reset = "none";
defparam \entradaSI[0]~I .oe_power_up = "low";
defparam \entradaSI[0]~I .oe_register_mode = "none";
defparam \entradaSI[0]~I .oe_sync_reset = "none";
defparam \entradaSI[0]~I .operation_mode = "input";
defparam \entradaSI[0]~I .output_async_reset = "none";
defparam \entradaSI[0]~I .output_power_up = "low";
defparam \entradaSI[0]~I .output_register_mode = "none";
defparam \entradaSI[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N10
cycloneii_lcell_comb \RG|entradaSI[0]~0 (
// Equation(s):
// \RG|entradaSI[0]~0_combout  = (\wDEBUG~combout  & (\entradaSI~combout [0])) # (!\wDEBUG~combout  & ((\RG|SP|q[0]~0_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaSI~combout [0]),
	.datad(\RG|SP|q[0]~0_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[0]~0 .lut_mask = 16'hF5A0;
defparam \RG|entradaSI[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y31_N2
cycloneii_lcell_comb \RG|wSI (
// Equation(s):
// \RG|wSI~combout  = (\wDEBUG~combout ) # ((!\ECS|entradaRG1 [0] & (!\ECS|entradaRG2 [0] & \RG|wSI~0_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(\ECS|entradaRG1 [0]),
	.datac(\ECS|entradaRG2 [0]),
	.datad(\RG|wSI~0_combout ),
	.cin(gnd),
	.combout(\RG|wSI~combout ),
	.cout());
// synopsys translate_off
defparam \RG|wSI .lut_mask = 16'hABAA;
defparam \RG|wSI .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y32_N11
cycloneii_lcell_ff \RG|SI|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [0]));

// Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[1]));
// synopsys translate_off
defparam \entradaSI[1]~I .input_async_reset = "none";
defparam \entradaSI[1]~I .input_power_up = "low";
defparam \entradaSI[1]~I .input_register_mode = "none";
defparam \entradaSI[1]~I .input_sync_reset = "none";
defparam \entradaSI[1]~I .oe_async_reset = "none";
defparam \entradaSI[1]~I .oe_power_up = "low";
defparam \entradaSI[1]~I .oe_register_mode = "none";
defparam \entradaSI[1]~I .oe_sync_reset = "none";
defparam \entradaSI[1]~I .operation_mode = "input";
defparam \entradaSI[1]~I .output_async_reset = "none";
defparam \entradaSI[1]~I .output_power_up = "low";
defparam \entradaSI[1]~I .output_register_mode = "none";
defparam \entradaSI[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N8
cycloneii_lcell_comb \RG|entradaSI[1]~1 (
// Equation(s):
// \RG|entradaSI[1]~1_combout  = (\wDEBUG~combout  & (\entradaSI~combout [1])) # (!\wDEBUG~combout  & ((\RG|SP|q[1]~1_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaSI~combout [1]),
	.datad(\RG|SP|q[1]~1_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[1]~1 .lut_mask = 16'hF5A0;
defparam \RG|entradaSI[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y32_N9
cycloneii_lcell_ff \RG|SI|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [1]));

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[2]));
// synopsys translate_off
defparam \entradaSI[2]~I .input_async_reset = "none";
defparam \entradaSI[2]~I .input_power_up = "low";
defparam \entradaSI[2]~I .input_register_mode = "none";
defparam \entradaSI[2]~I .input_sync_reset = "none";
defparam \entradaSI[2]~I .oe_async_reset = "none";
defparam \entradaSI[2]~I .oe_power_up = "low";
defparam \entradaSI[2]~I .oe_register_mode = "none";
defparam \entradaSI[2]~I .oe_sync_reset = "none";
defparam \entradaSI[2]~I .operation_mode = "input";
defparam \entradaSI[2]~I .output_async_reset = "none";
defparam \entradaSI[2]~I .output_power_up = "low";
defparam \entradaSI[2]~I .output_register_mode = "none";
defparam \entradaSI[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N4
cycloneii_lcell_comb \RG|entradaSI[2]~2 (
// Equation(s):
// \RG|entradaSI[2]~2_combout  = (\wDEBUG~combout  & (\entradaSI~combout [2])) # (!\wDEBUG~combout  & ((\RG|SP|q[2]~2_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(\entradaSI~combout [2]),
	.datac(vcc),
	.datad(\RG|SP|q[2]~2_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[2]~2 .lut_mask = 16'hDD88;
defparam \RG|entradaSI[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N5
cycloneii_lcell_ff \RG|SI|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [2]));

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[3]));
// synopsys translate_off
defparam \entradaSI[3]~I .input_async_reset = "none";
defparam \entradaSI[3]~I .input_power_up = "low";
defparam \entradaSI[3]~I .input_register_mode = "none";
defparam \entradaSI[3]~I .input_sync_reset = "none";
defparam \entradaSI[3]~I .oe_async_reset = "none";
defparam \entradaSI[3]~I .oe_power_up = "low";
defparam \entradaSI[3]~I .oe_register_mode = "none";
defparam \entradaSI[3]~I .oe_sync_reset = "none";
defparam \entradaSI[3]~I .operation_mode = "input";
defparam \entradaSI[3]~I .output_async_reset = "none";
defparam \entradaSI[3]~I .output_power_up = "low";
defparam \entradaSI[3]~I .output_register_mode = "none";
defparam \entradaSI[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N18
cycloneii_lcell_comb \RG|entradaSI[3]~3 (
// Equation(s):
// \RG|entradaSI[3]~3_combout  = (\wDEBUG~combout  & (\entradaSI~combout [3])) # (!\wDEBUG~combout  & ((\RG|SP|q[3]~3_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaSI~combout [3]),
	.datad(\RG|SP|q[3]~3_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[3]~3 .lut_mask = 16'hF5A0;
defparam \RG|entradaSI[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N19
cycloneii_lcell_ff \RG|SI|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[3]~3_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [3]));

// Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[4]));
// synopsys translate_off
defparam \entradaSI[4]~I .input_async_reset = "none";
defparam \entradaSI[4]~I .input_power_up = "low";
defparam \entradaSI[4]~I .input_register_mode = "none";
defparam \entradaSI[4]~I .input_sync_reset = "none";
defparam \entradaSI[4]~I .oe_async_reset = "none";
defparam \entradaSI[4]~I .oe_power_up = "low";
defparam \entradaSI[4]~I .oe_register_mode = "none";
defparam \entradaSI[4]~I .oe_sync_reset = "none";
defparam \entradaSI[4]~I .operation_mode = "input";
defparam \entradaSI[4]~I .output_async_reset = "none";
defparam \entradaSI[4]~I .output_power_up = "low";
defparam \entradaSI[4]~I .output_register_mode = "none";
defparam \entradaSI[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N20
cycloneii_lcell_comb \RG|entradaSI[4]~4 (
// Equation(s):
// \RG|entradaSI[4]~4_combout  = (\wDEBUG~combout  & (\entradaSI~combout [4])) # (!\wDEBUG~combout  & ((\RG|SP|q[4]~4_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaSI~combout [4]),
	.datad(\RG|SP|q[4]~4_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[4]~4 .lut_mask = 16'hF5A0;
defparam \RG|entradaSI[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N21
cycloneii_lcell_ff \RG|SI|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [4]));

// Location: LCCOMB_X91_Y31_N26
cycloneii_lcell_comb \RG|entradaSI[5]~5 (
// Equation(s):
// \RG|entradaSI[5]~5_combout  = (\wDEBUG~combout  & (\entradaSI~combout [5])) # (!\wDEBUG~combout  & ((\RG|SP|q[5]~5_combout )))

	.dataa(\entradaSI~combout [5]),
	.datab(vcc),
	.datac(\RG|SP|q[5]~5_combout ),
	.datad(\wDEBUG~combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[5]~5 .lut_mask = 16'hAAF0;
defparam \RG|entradaSI[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N27
cycloneii_lcell_ff \RG|SI|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[5]~5_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [5]));

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[6]));
// synopsys translate_off
defparam \entradaSI[6]~I .input_async_reset = "none";
defparam \entradaSI[6]~I .input_power_up = "low";
defparam \entradaSI[6]~I .input_register_mode = "none";
defparam \entradaSI[6]~I .input_sync_reset = "none";
defparam \entradaSI[6]~I .oe_async_reset = "none";
defparam \entradaSI[6]~I .oe_power_up = "low";
defparam \entradaSI[6]~I .oe_register_mode = "none";
defparam \entradaSI[6]~I .oe_sync_reset = "none";
defparam \entradaSI[6]~I .operation_mode = "input";
defparam \entradaSI[6]~I .output_async_reset = "none";
defparam \entradaSI[6]~I .output_power_up = "low";
defparam \entradaSI[6]~I .output_register_mode = "none";
defparam \entradaSI[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N28
cycloneii_lcell_comb \RG|entradaSI[6]~6 (
// Equation(s):
// \RG|entradaSI[6]~6_combout  = (\wDEBUG~combout  & (\entradaSI~combout [6])) # (!\wDEBUG~combout  & ((\RG|SP|q[6]~6_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(\entradaSI~combout [6]),
	.datac(vcc),
	.datad(\RG|SP|q[6]~6_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[6]~6 .lut_mask = 16'hDD88;
defparam \RG|entradaSI[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N29
cycloneii_lcell_ff \RG|SI|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[6]~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [6]));

// Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[7]));
// synopsys translate_off
defparam \entradaSI[7]~I .input_async_reset = "none";
defparam \entradaSI[7]~I .input_power_up = "low";
defparam \entradaSI[7]~I .input_register_mode = "none";
defparam \entradaSI[7]~I .input_sync_reset = "none";
defparam \entradaSI[7]~I .oe_async_reset = "none";
defparam \entradaSI[7]~I .oe_power_up = "low";
defparam \entradaSI[7]~I .oe_register_mode = "none";
defparam \entradaSI[7]~I .oe_sync_reset = "none";
defparam \entradaSI[7]~I .operation_mode = "input";
defparam \entradaSI[7]~I .output_async_reset = "none";
defparam \entradaSI[7]~I .output_power_up = "low";
defparam \entradaSI[7]~I .output_register_mode = "none";
defparam \entradaSI[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N30
cycloneii_lcell_comb \RG|entradaSI[7]~7 (
// Equation(s):
// \RG|entradaSI[7]~7_combout  = (\wDEBUG~combout  & (\entradaSI~combout [7])) # (!\wDEBUG~combout  & ((\RG|SP|q[7]~7_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaSI~combout [7]),
	.datad(\RG|SP|q[7]~7_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[7]~7 .lut_mask = 16'hF5A0;
defparam \RG|entradaSI[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N31
cycloneii_lcell_ff \RG|SI|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[7]~7_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [7]));

// Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[8]));
// synopsys translate_off
defparam \entradaSI[8]~I .input_async_reset = "none";
defparam \entradaSI[8]~I .input_power_up = "low";
defparam \entradaSI[8]~I .input_register_mode = "none";
defparam \entradaSI[8]~I .input_sync_reset = "none";
defparam \entradaSI[8]~I .oe_async_reset = "none";
defparam \entradaSI[8]~I .oe_power_up = "low";
defparam \entradaSI[8]~I .oe_register_mode = "none";
defparam \entradaSI[8]~I .oe_sync_reset = "none";
defparam \entradaSI[8]~I .operation_mode = "input";
defparam \entradaSI[8]~I .output_async_reset = "none";
defparam \entradaSI[8]~I .output_power_up = "low";
defparam \entradaSI[8]~I .output_register_mode = "none";
defparam \entradaSI[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N24
cycloneii_lcell_comb \RG|entradaSI[8]~8 (
// Equation(s):
// \RG|entradaSI[8]~8_combout  = (\wDEBUG~combout  & (\entradaSI~combout [8])) # (!\wDEBUG~combout  & ((\RG|SP|q[8]~8_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(\entradaSI~combout [8]),
	.datac(vcc),
	.datad(\RG|SP|q[8]~8_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[8]~8 .lut_mask = 16'hDD88;
defparam \RG|entradaSI[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N25
cycloneii_lcell_ff \RG|SI|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[8]~8_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [8]));

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[9]));
// synopsys translate_off
defparam \entradaSI[9]~I .input_async_reset = "none";
defparam \entradaSI[9]~I .input_power_up = "low";
defparam \entradaSI[9]~I .input_register_mode = "none";
defparam \entradaSI[9]~I .input_sync_reset = "none";
defparam \entradaSI[9]~I .oe_async_reset = "none";
defparam \entradaSI[9]~I .oe_power_up = "low";
defparam \entradaSI[9]~I .oe_register_mode = "none";
defparam \entradaSI[9]~I .oe_sync_reset = "none";
defparam \entradaSI[9]~I .operation_mode = "input";
defparam \entradaSI[9]~I .output_async_reset = "none";
defparam \entradaSI[9]~I .output_power_up = "low";
defparam \entradaSI[9]~I .output_register_mode = "none";
defparam \entradaSI[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N10
cycloneii_lcell_comb \RG|entradaSI[9]~9 (
// Equation(s):
// \RG|entradaSI[9]~9_combout  = (\wDEBUG~combout  & (\entradaSI~combout [9])) # (!\wDEBUG~combout  & ((\RG|SP|q[9]~9_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaSI~combout [9]),
	.datad(\RG|SP|q[9]~9_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[9]~9 .lut_mask = 16'hF5A0;
defparam \RG|entradaSI[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N11
cycloneii_lcell_ff \RG|SI|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[9]~9_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [9]));

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[10]));
// synopsys translate_off
defparam \entradaSI[10]~I .input_async_reset = "none";
defparam \entradaSI[10]~I .input_power_up = "low";
defparam \entradaSI[10]~I .input_register_mode = "none";
defparam \entradaSI[10]~I .input_sync_reset = "none";
defparam \entradaSI[10]~I .oe_async_reset = "none";
defparam \entradaSI[10]~I .oe_power_up = "low";
defparam \entradaSI[10]~I .oe_register_mode = "none";
defparam \entradaSI[10]~I .oe_sync_reset = "none";
defparam \entradaSI[10]~I .operation_mode = "input";
defparam \entradaSI[10]~I .output_async_reset = "none";
defparam \entradaSI[10]~I .output_power_up = "low";
defparam \entradaSI[10]~I .output_register_mode = "none";
defparam \entradaSI[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N22
cycloneii_lcell_comb \RG|entradaSI[10]~10 (
// Equation(s):
// \RG|entradaSI[10]~10_combout  = (\wDEBUG~combout  & (\entradaSI~combout [10])) # (!\wDEBUG~combout  & ((\RG|SP|q[10]~10_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(\entradaSI~combout [10]),
	.datac(\RG|SP|q[10]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RG|entradaSI[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[10]~10 .lut_mask = 16'hD8D8;
defparam \RG|entradaSI[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y32_N23
cycloneii_lcell_ff \RG|SI|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[10]~10_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [10]));

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[11]));
// synopsys translate_off
defparam \entradaSI[11]~I .input_async_reset = "none";
defparam \entradaSI[11]~I .input_power_up = "low";
defparam \entradaSI[11]~I .input_register_mode = "none";
defparam \entradaSI[11]~I .input_sync_reset = "none";
defparam \entradaSI[11]~I .oe_async_reset = "none";
defparam \entradaSI[11]~I .oe_power_up = "low";
defparam \entradaSI[11]~I .oe_register_mode = "none";
defparam \entradaSI[11]~I .oe_sync_reset = "none";
defparam \entradaSI[11]~I .operation_mode = "input";
defparam \entradaSI[11]~I .output_async_reset = "none";
defparam \entradaSI[11]~I .output_power_up = "low";
defparam \entradaSI[11]~I .output_register_mode = "none";
defparam \entradaSI[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N12
cycloneii_lcell_comb \RG|entradaSI[11]~11 (
// Equation(s):
// \RG|entradaSI[11]~11_combout  = (\wDEBUG~combout  & (\entradaSI~combout [11])) # (!\wDEBUG~combout  & ((\RG|SP|q[11]~11_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(\entradaSI~combout [11]),
	.datac(\RG|SP|q[11]~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\RG|entradaSI[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[11]~11 .lut_mask = 16'hD8D8;
defparam \RG|entradaSI[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y32_N13
cycloneii_lcell_ff \RG|SI|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[11]~11_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [11]));

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[12]));
// synopsys translate_off
defparam \entradaSI[12]~I .input_async_reset = "none";
defparam \entradaSI[12]~I .input_power_up = "low";
defparam \entradaSI[12]~I .input_register_mode = "none";
defparam \entradaSI[12]~I .input_sync_reset = "none";
defparam \entradaSI[12]~I .oe_async_reset = "none";
defparam \entradaSI[12]~I .oe_power_up = "low";
defparam \entradaSI[12]~I .oe_register_mode = "none";
defparam \entradaSI[12]~I .oe_sync_reset = "none";
defparam \entradaSI[12]~I .operation_mode = "input";
defparam \entradaSI[12]~I .output_async_reset = "none";
defparam \entradaSI[12]~I .output_power_up = "low";
defparam \entradaSI[12]~I .output_register_mode = "none";
defparam \entradaSI[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X93_Y32_N2
cycloneii_lcell_comb \RG|entradaSI[12]~12 (
// Equation(s):
// \RG|entradaSI[12]~12_combout  = (\wDEBUG~combout  & (\entradaSI~combout [12])) # (!\wDEBUG~combout  & ((\RG|SP|q[12]~12_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaSI~combout [12]),
	.datad(\RG|SP|q[12]~12_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[12]~12 .lut_mask = 16'hF5A0;
defparam \RG|entradaSI[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X93_Y32_N3
cycloneii_lcell_ff \RG|SI|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[12]~12_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [12]));

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[13]));
// synopsys translate_off
defparam \entradaSI[13]~I .input_async_reset = "none";
defparam \entradaSI[13]~I .input_power_up = "low";
defparam \entradaSI[13]~I .input_register_mode = "none";
defparam \entradaSI[13]~I .input_sync_reset = "none";
defparam \entradaSI[13]~I .oe_async_reset = "none";
defparam \entradaSI[13]~I .oe_power_up = "low";
defparam \entradaSI[13]~I .oe_register_mode = "none";
defparam \entradaSI[13]~I .oe_sync_reset = "none";
defparam \entradaSI[13]~I .operation_mode = "input";
defparam \entradaSI[13]~I .output_async_reset = "none";
defparam \entradaSI[13]~I .output_power_up = "low";
defparam \entradaSI[13]~I .output_register_mode = "none";
defparam \entradaSI[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N16
cycloneii_lcell_comb \RG|entradaSI[13]~13 (
// Equation(s):
// \RG|entradaSI[13]~13_combout  = (\wDEBUG~combout  & (\entradaSI~combout [13])) # (!\wDEBUG~combout  & ((\RG|SP|q[13]~13_combout )))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\entradaSI~combout [13]),
	.datad(\RG|SP|q[13]~13_combout ),
	.cin(gnd),
	.combout(\RG|entradaSI[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[13]~13 .lut_mask = 16'hF5A0;
defparam \RG|entradaSI[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N17
cycloneii_lcell_ff \RG|SI|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[13]~13_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [13]));

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[14]));
// synopsys translate_off
defparam \entradaSI[14]~I .input_async_reset = "none";
defparam \entradaSI[14]~I .input_power_up = "low";
defparam \entradaSI[14]~I .input_register_mode = "none";
defparam \entradaSI[14]~I .input_sync_reset = "none";
defparam \entradaSI[14]~I .oe_async_reset = "none";
defparam \entradaSI[14]~I .oe_power_up = "low";
defparam \entradaSI[14]~I .oe_register_mode = "none";
defparam \entradaSI[14]~I .oe_sync_reset = "none";
defparam \entradaSI[14]~I .operation_mode = "input";
defparam \entradaSI[14]~I .output_async_reset = "none";
defparam \entradaSI[14]~I .output_power_up = "low";
defparam \entradaSI[14]~I .output_register_mode = "none";
defparam \entradaSI[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N6
cycloneii_lcell_comb \RG|entradaSI[14]~14 (
// Equation(s):
// \RG|entradaSI[14]~14_combout  = (\wDEBUG~combout  & ((\entradaSI~combout [14]))) # (!\wDEBUG~combout  & (\RG|SP|q[14]~14_combout ))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\RG|SP|q[14]~14_combout ),
	.datad(\entradaSI~combout [14]),
	.cin(gnd),
	.combout(\RG|entradaSI[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[14]~14 .lut_mask = 16'hFA50;
defparam \RG|entradaSI[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N7
cycloneii_lcell_ff \RG|SI|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[14]~14_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [14]));

// Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSI[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSI~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSI[15]));
// synopsys translate_off
defparam \entradaSI[15]~I .input_async_reset = "none";
defparam \entradaSI[15]~I .input_power_up = "low";
defparam \entradaSI[15]~I .input_register_mode = "none";
defparam \entradaSI[15]~I .input_sync_reset = "none";
defparam \entradaSI[15]~I .oe_async_reset = "none";
defparam \entradaSI[15]~I .oe_power_up = "low";
defparam \entradaSI[15]~I .oe_register_mode = "none";
defparam \entradaSI[15]~I .oe_sync_reset = "none";
defparam \entradaSI[15]~I .operation_mode = "input";
defparam \entradaSI[15]~I .output_async_reset = "none";
defparam \entradaSI[15]~I .output_power_up = "low";
defparam \entradaSI[15]~I .output_register_mode = "none";
defparam \entradaSI[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X91_Y31_N8
cycloneii_lcell_comb \RG|entradaSI[15]~15 (
// Equation(s):
// \RG|entradaSI[15]~15_combout  = (\wDEBUG~combout  & ((\entradaSI~combout [15]))) # (!\wDEBUG~combout  & (\RG|SP|q[15]~15_combout ))

	.dataa(\wDEBUG~combout ),
	.datab(vcc),
	.datac(\RG|SP|q[15]~15_combout ),
	.datad(\entradaSI~combout [15]),
	.cin(gnd),
	.combout(\RG|entradaSI[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RG|entradaSI[15]~15 .lut_mask = 16'hFA50;
defparam \RG|entradaSI[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X91_Y31_N9
cycloneii_lcell_ff \RG|SI|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RG|entradaSI[15]~15_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RG|wSI~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RG|SI|q [15]));

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[4]));
// synopsys translate_off
defparam \entradaCS[4]~I .input_async_reset = "none";
defparam \entradaCS[4]~I .input_power_up = "low";
defparam \entradaCS[4]~I .input_register_mode = "none";
defparam \entradaCS[4]~I .input_sync_reset = "none";
defparam \entradaCS[4]~I .oe_async_reset = "none";
defparam \entradaCS[4]~I .oe_power_up = "low";
defparam \entradaCS[4]~I .oe_register_mode = "none";
defparam \entradaCS[4]~I .oe_sync_reset = "none";
defparam \entradaCS[4]~I .operation_mode = "input";
defparam \entradaCS[4]~I .output_async_reset = "none";
defparam \entradaCS[4]~I .output_power_up = "low";
defparam \entradaCS[4]~I .output_register_mode = "none";
defparam \entradaCS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N11
cycloneii_lcell_ff \RB|RegCS|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [4]));

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[5]));
// synopsys translate_off
defparam \entradaCS[5]~I .input_async_reset = "none";
defparam \entradaCS[5]~I .input_power_up = "low";
defparam \entradaCS[5]~I .input_register_mode = "none";
defparam \entradaCS[5]~I .input_sync_reset = "none";
defparam \entradaCS[5]~I .oe_async_reset = "none";
defparam \entradaCS[5]~I .oe_power_up = "low";
defparam \entradaCS[5]~I .oe_register_mode = "none";
defparam \entradaCS[5]~I .oe_sync_reset = "none";
defparam \entradaCS[5]~I .operation_mode = "input";
defparam \entradaCS[5]~I .output_async_reset = "none";
defparam \entradaCS[5]~I .output_power_up = "low";
defparam \entradaCS[5]~I .output_register_mode = "none";
defparam \entradaCS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N13
cycloneii_lcell_ff \RB|RegCS|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [5]));

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[7]));
// synopsys translate_off
defparam \entradaCS[7]~I .input_async_reset = "none";
defparam \entradaCS[7]~I .input_power_up = "low";
defparam \entradaCS[7]~I .input_register_mode = "none";
defparam \entradaCS[7]~I .input_sync_reset = "none";
defparam \entradaCS[7]~I .oe_async_reset = "none";
defparam \entradaCS[7]~I .oe_power_up = "low";
defparam \entradaCS[7]~I .oe_register_mode = "none";
defparam \entradaCS[7]~I .oe_sync_reset = "none";
defparam \entradaCS[7]~I .operation_mode = "input";
defparam \entradaCS[7]~I .output_async_reset = "none";
defparam \entradaCS[7]~I .output_power_up = "low";
defparam \entradaCS[7]~I .output_register_mode = "none";
defparam \entradaCS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N31
cycloneii_lcell_ff \RB|RegCS|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [7]));

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[8]));
// synopsys translate_off
defparam \entradaCS[8]~I .input_async_reset = "none";
defparam \entradaCS[8]~I .input_power_up = "low";
defparam \entradaCS[8]~I .input_register_mode = "none";
defparam \entradaCS[8]~I .input_sync_reset = "none";
defparam \entradaCS[8]~I .oe_async_reset = "none";
defparam \entradaCS[8]~I .oe_power_up = "low";
defparam \entradaCS[8]~I .oe_register_mode = "none";
defparam \entradaCS[8]~I .oe_sync_reset = "none";
defparam \entradaCS[8]~I .operation_mode = "input";
defparam \entradaCS[8]~I .output_async_reset = "none";
defparam \entradaCS[8]~I .output_power_up = "low";
defparam \entradaCS[8]~I .output_register_mode = "none";
defparam \entradaCS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneii_lcell_comb \RB|RegCS|q[8]~feeder (
// Equation(s):
// \RB|RegCS|q[8]~feeder_combout  = \entradaCS~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaCS~combout [8]),
	.cin(gnd),
	.combout(\RB|RegCS|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegCS|q[8]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegCS|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N1
cycloneii_lcell_ff \RB|RegCS|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegCS|q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [8]));

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[9]));
// synopsys translate_off
defparam \entradaCS[9]~I .input_async_reset = "none";
defparam \entradaCS[9]~I .input_power_up = "low";
defparam \entradaCS[9]~I .input_register_mode = "none";
defparam \entradaCS[9]~I .input_sync_reset = "none";
defparam \entradaCS[9]~I .oe_async_reset = "none";
defparam \entradaCS[9]~I .oe_power_up = "low";
defparam \entradaCS[9]~I .oe_register_mode = "none";
defparam \entradaCS[9]~I .oe_sync_reset = "none";
defparam \entradaCS[9]~I .operation_mode = "input";
defparam \entradaCS[9]~I .output_async_reset = "none";
defparam \entradaCS[9]~I .output_power_up = "low";
defparam \entradaCS[9]~I .output_register_mode = "none";
defparam \entradaCS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneii_lcell_comb \RB|RegCS|q[9]~feeder (
// Equation(s):
// \RB|RegCS|q[9]~feeder_combout  = \entradaCS~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaCS~combout [9]),
	.cin(gnd),
	.combout(\RB|RegCS|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegCS|q[9]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegCS|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y24_N27
cycloneii_lcell_ff \RB|RegCS|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegCS|q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [9]));

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[11]));
// synopsys translate_off
defparam \entradaCS[11]~I .input_async_reset = "none";
defparam \entradaCS[11]~I .input_power_up = "low";
defparam \entradaCS[11]~I .input_register_mode = "none";
defparam \entradaCS[11]~I .input_sync_reset = "none";
defparam \entradaCS[11]~I .oe_async_reset = "none";
defparam \entradaCS[11]~I .oe_power_up = "low";
defparam \entradaCS[11]~I .oe_register_mode = "none";
defparam \entradaCS[11]~I .oe_sync_reset = "none";
defparam \entradaCS[11]~I .operation_mode = "input";
defparam \entradaCS[11]~I .output_async_reset = "none";
defparam \entradaCS[11]~I .output_power_up = "low";
defparam \entradaCS[11]~I .output_register_mode = "none";
defparam \entradaCS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X50_Y24_N25
cycloneii_lcell_ff \RB|RegCS|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaCS~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [11]));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[12]));
// synopsys translate_off
defparam \entradaCS[12]~I .input_async_reset = "none";
defparam \entradaCS[12]~I .input_power_up = "low";
defparam \entradaCS[12]~I .input_register_mode = "none";
defparam \entradaCS[12]~I .input_sync_reset = "none";
defparam \entradaCS[12]~I .oe_async_reset = "none";
defparam \entradaCS[12]~I .oe_power_up = "low";
defparam \entradaCS[12]~I .oe_register_mode = "none";
defparam \entradaCS[12]~I .oe_sync_reset = "none";
defparam \entradaCS[12]~I .operation_mode = "input";
defparam \entradaCS[12]~I .output_async_reset = "none";
defparam \entradaCS[12]~I .output_power_up = "low";
defparam \entradaCS[12]~I .output_register_mode = "none";
defparam \entradaCS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneii_lcell_comb \RB|RegCS|q[12]~feeder (
// Equation(s):
// \RB|RegCS|q[12]~feeder_combout  = \entradaCS~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaCS~combout [12]),
	.cin(gnd),
	.combout(\RB|RegCS|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegCS|q[12]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegCS|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N29
cycloneii_lcell_ff \RB|RegCS|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegCS|q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [12]));

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[13]));
// synopsys translate_off
defparam \entradaCS[13]~I .input_async_reset = "none";
defparam \entradaCS[13]~I .input_power_up = "low";
defparam \entradaCS[13]~I .input_register_mode = "none";
defparam \entradaCS[13]~I .input_sync_reset = "none";
defparam \entradaCS[13]~I .oe_async_reset = "none";
defparam \entradaCS[13]~I .oe_power_up = "low";
defparam \entradaCS[13]~I .oe_register_mode = "none";
defparam \entradaCS[13]~I .oe_sync_reset = "none";
defparam \entradaCS[13]~I .operation_mode = "input";
defparam \entradaCS[13]~I .output_async_reset = "none";
defparam \entradaCS[13]~I .output_power_up = "low";
defparam \entradaCS[13]~I .output_register_mode = "none";
defparam \entradaCS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneii_lcell_comb \RB|RegCS|q[13]~feeder (
// Equation(s):
// \RB|RegCS|q[13]~feeder_combout  = \entradaCS~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaCS~combout [13]),
	.cin(gnd),
	.combout(\RB|RegCS|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegCS|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegCS|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N11
cycloneii_lcell_ff \RB|RegCS|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegCS|q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [13]));

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[14]));
// synopsys translate_off
defparam \entradaCS[14]~I .input_async_reset = "none";
defparam \entradaCS[14]~I .input_power_up = "low";
defparam \entradaCS[14]~I .input_register_mode = "none";
defparam \entradaCS[14]~I .input_sync_reset = "none";
defparam \entradaCS[14]~I .oe_async_reset = "none";
defparam \entradaCS[14]~I .oe_power_up = "low";
defparam \entradaCS[14]~I .oe_register_mode = "none";
defparam \entradaCS[14]~I .oe_sync_reset = "none";
defparam \entradaCS[14]~I .operation_mode = "input";
defparam \entradaCS[14]~I .output_async_reset = "none";
defparam \entradaCS[14]~I .output_power_up = "low";
defparam \entradaCS[14]~I .output_register_mode = "none";
defparam \entradaCS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N0
cycloneii_lcell_comb \RB|RegCS|q[14]~feeder (
// Equation(s):
// \RB|RegCS|q[14]~feeder_combout  = \entradaCS~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaCS~combout [14]),
	.cin(gnd),
	.combout(\RB|RegCS|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegCS|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegCS|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N1
cycloneii_lcell_ff \RB|RegCS|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegCS|q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [14]));

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCS[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaCS~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCS[15]));
// synopsys translate_off
defparam \entradaCS[15]~I .input_async_reset = "none";
defparam \entradaCS[15]~I .input_power_up = "low";
defparam \entradaCS[15]~I .input_register_mode = "none";
defparam \entradaCS[15]~I .input_sync_reset = "none";
defparam \entradaCS[15]~I .oe_async_reset = "none";
defparam \entradaCS[15]~I .oe_power_up = "low";
defparam \entradaCS[15]~I .oe_register_mode = "none";
defparam \entradaCS[15]~I .oe_sync_reset = "none";
defparam \entradaCS[15]~I .operation_mode = "input";
defparam \entradaCS[15]~I .output_async_reset = "none";
defparam \entradaCS[15]~I .output_power_up = "low";
defparam \entradaCS[15]~I .output_register_mode = "none";
defparam \entradaCS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N6
cycloneii_lcell_comb \RB|RegCS|q[15]~feeder (
// Equation(s):
// \RB|RegCS|q[15]~feeder_combout  = \entradaCS~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaCS~combout [15]),
	.cin(gnd),
	.combout(\RB|RegCS|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegCS|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegCS|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N7
cycloneii_lcell_ff \RB|RegCS|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegCS|q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegCS|q [15]));

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[0]));
// synopsys translate_off
defparam \entradaDS[0]~I .input_async_reset = "none";
defparam \entradaDS[0]~I .input_power_up = "low";
defparam \entradaDS[0]~I .input_register_mode = "none";
defparam \entradaDS[0]~I .input_sync_reset = "none";
defparam \entradaDS[0]~I .oe_async_reset = "none";
defparam \entradaDS[0]~I .oe_power_up = "low";
defparam \entradaDS[0]~I .oe_register_mode = "none";
defparam \entradaDS[0]~I .oe_sync_reset = "none";
defparam \entradaDS[0]~I .operation_mode = "input";
defparam \entradaDS[0]~I .output_async_reset = "none";
defparam \entradaDS[0]~I .output_power_up = "low";
defparam \entradaDS[0]~I .output_register_mode = "none";
defparam \entradaDS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y31_N13
cycloneii_lcell_ff \RB|RegDS|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaDS~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [0]));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[1]));
// synopsys translate_off
defparam \entradaDS[1]~I .input_async_reset = "none";
defparam \entradaDS[1]~I .input_power_up = "low";
defparam \entradaDS[1]~I .input_register_mode = "none";
defparam \entradaDS[1]~I .input_sync_reset = "none";
defparam \entradaDS[1]~I .oe_async_reset = "none";
defparam \entradaDS[1]~I .oe_power_up = "low";
defparam \entradaDS[1]~I .oe_register_mode = "none";
defparam \entradaDS[1]~I .oe_sync_reset = "none";
defparam \entradaDS[1]~I .operation_mode = "input";
defparam \entradaDS[1]~I .output_async_reset = "none";
defparam \entradaDS[1]~I .output_power_up = "low";
defparam \entradaDS[1]~I .output_register_mode = "none";
defparam \entradaDS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N10
cycloneii_lcell_comb \RB|RegDS|q[1]~feeder (
// Equation(s):
// \RB|RegDS|q[1]~feeder_combout  = \entradaDS~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [1]),
	.cin(gnd),
	.combout(\RB|RegDS|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[1]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N11
cycloneii_lcell_ff \RB|RegDS|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [1]));

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[2]));
// synopsys translate_off
defparam \entradaDS[2]~I .input_async_reset = "none";
defparam \entradaDS[2]~I .input_power_up = "low";
defparam \entradaDS[2]~I .input_register_mode = "none";
defparam \entradaDS[2]~I .input_sync_reset = "none";
defparam \entradaDS[2]~I .oe_async_reset = "none";
defparam \entradaDS[2]~I .oe_power_up = "low";
defparam \entradaDS[2]~I .oe_register_mode = "none";
defparam \entradaDS[2]~I .oe_sync_reset = "none";
defparam \entradaDS[2]~I .operation_mode = "input";
defparam \entradaDS[2]~I .output_async_reset = "none";
defparam \entradaDS[2]~I .output_power_up = "low";
defparam \entradaDS[2]~I .output_register_mode = "none";
defparam \entradaDS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N0
cycloneii_lcell_comb \RB|RegDS|q[2]~feeder (
// Equation(s):
// \RB|RegDS|q[2]~feeder_combout  = \entradaDS~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [2]),
	.cin(gnd),
	.combout(\RB|RegDS|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[2]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N1
cycloneii_lcell_ff \RB|RegDS|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [2]));

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[3]));
// synopsys translate_off
defparam \entradaDS[3]~I .input_async_reset = "none";
defparam \entradaDS[3]~I .input_power_up = "low";
defparam \entradaDS[3]~I .input_register_mode = "none";
defparam \entradaDS[3]~I .input_sync_reset = "none";
defparam \entradaDS[3]~I .oe_async_reset = "none";
defparam \entradaDS[3]~I .oe_power_up = "low";
defparam \entradaDS[3]~I .oe_register_mode = "none";
defparam \entradaDS[3]~I .oe_sync_reset = "none";
defparam \entradaDS[3]~I .operation_mode = "input";
defparam \entradaDS[3]~I .output_async_reset = "none";
defparam \entradaDS[3]~I .output_power_up = "low";
defparam \entradaDS[3]~I .output_register_mode = "none";
defparam \entradaDS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y31_N7
cycloneii_lcell_ff \RB|RegDS|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaDS~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [3]));

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[4]));
// synopsys translate_off
defparam \entradaDS[4]~I .input_async_reset = "none";
defparam \entradaDS[4]~I .input_power_up = "low";
defparam \entradaDS[4]~I .input_register_mode = "none";
defparam \entradaDS[4]~I .input_sync_reset = "none";
defparam \entradaDS[4]~I .oe_async_reset = "none";
defparam \entradaDS[4]~I .oe_power_up = "low";
defparam \entradaDS[4]~I .oe_register_mode = "none";
defparam \entradaDS[4]~I .oe_sync_reset = "none";
defparam \entradaDS[4]~I .operation_mode = "input";
defparam \entradaDS[4]~I .output_async_reset = "none";
defparam \entradaDS[4]~I .output_power_up = "low";
defparam \entradaDS[4]~I .output_register_mode = "none";
defparam \entradaDS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N16
cycloneii_lcell_comb \RB|RegDS|q[4]~feeder (
// Equation(s):
// \RB|RegDS|q[4]~feeder_combout  = \entradaDS~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [4]),
	.cin(gnd),
	.combout(\RB|RegDS|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[4]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N17
cycloneii_lcell_ff \RB|RegDS|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [4]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[5]));
// synopsys translate_off
defparam \entradaDS[5]~I .input_async_reset = "none";
defparam \entradaDS[5]~I .input_power_up = "low";
defparam \entradaDS[5]~I .input_register_mode = "none";
defparam \entradaDS[5]~I .input_sync_reset = "none";
defparam \entradaDS[5]~I .oe_async_reset = "none";
defparam \entradaDS[5]~I .oe_power_up = "low";
defparam \entradaDS[5]~I .oe_register_mode = "none";
defparam \entradaDS[5]~I .oe_sync_reset = "none";
defparam \entradaDS[5]~I .operation_mode = "input";
defparam \entradaDS[5]~I .output_async_reset = "none";
defparam \entradaDS[5]~I .output_power_up = "low";
defparam \entradaDS[5]~I .output_register_mode = "none";
defparam \entradaDS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N30
cycloneii_lcell_comb \RB|RegDS|q[5]~feeder (
// Equation(s):
// \RB|RegDS|q[5]~feeder_combout  = \entradaDS~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [5]),
	.cin(gnd),
	.combout(\RB|RegDS|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[5]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N31
cycloneii_lcell_ff \RB|RegDS|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [5]));

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[6]));
// synopsys translate_off
defparam \entradaDS[6]~I .input_async_reset = "none";
defparam \entradaDS[6]~I .input_power_up = "low";
defparam \entradaDS[6]~I .input_register_mode = "none";
defparam \entradaDS[6]~I .input_sync_reset = "none";
defparam \entradaDS[6]~I .oe_async_reset = "none";
defparam \entradaDS[6]~I .oe_power_up = "low";
defparam \entradaDS[6]~I .oe_register_mode = "none";
defparam \entradaDS[6]~I .oe_sync_reset = "none";
defparam \entradaDS[6]~I .operation_mode = "input";
defparam \entradaDS[6]~I .output_async_reset = "none";
defparam \entradaDS[6]~I .output_power_up = "low";
defparam \entradaDS[6]~I .output_register_mode = "none";
defparam \entradaDS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y31_N25
cycloneii_lcell_ff \RB|RegDS|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaDS~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [6]));

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[7]));
// synopsys translate_off
defparam \entradaDS[7]~I .input_async_reset = "none";
defparam \entradaDS[7]~I .input_power_up = "low";
defparam \entradaDS[7]~I .input_register_mode = "none";
defparam \entradaDS[7]~I .input_sync_reset = "none";
defparam \entradaDS[7]~I .oe_async_reset = "none";
defparam \entradaDS[7]~I .oe_power_up = "low";
defparam \entradaDS[7]~I .oe_register_mode = "none";
defparam \entradaDS[7]~I .oe_sync_reset = "none";
defparam \entradaDS[7]~I .operation_mode = "input";
defparam \entradaDS[7]~I .output_async_reset = "none";
defparam \entradaDS[7]~I .output_power_up = "low";
defparam \entradaDS[7]~I .output_register_mode = "none";
defparam \entradaDS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N26
cycloneii_lcell_comb \RB|RegDS|q[7]~feeder (
// Equation(s):
// \RB|RegDS|q[7]~feeder_combout  = \entradaDS~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [7]),
	.cin(gnd),
	.combout(\RB|RegDS|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[7]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N27
cycloneii_lcell_ff \RB|RegDS|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [7]));

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[8]));
// synopsys translate_off
defparam \entradaDS[8]~I .input_async_reset = "none";
defparam \entradaDS[8]~I .input_power_up = "low";
defparam \entradaDS[8]~I .input_register_mode = "none";
defparam \entradaDS[8]~I .input_sync_reset = "none";
defparam \entradaDS[8]~I .oe_async_reset = "none";
defparam \entradaDS[8]~I .oe_power_up = "low";
defparam \entradaDS[8]~I .oe_register_mode = "none";
defparam \entradaDS[8]~I .oe_sync_reset = "none";
defparam \entradaDS[8]~I .operation_mode = "input";
defparam \entradaDS[8]~I .output_async_reset = "none";
defparam \entradaDS[8]~I .output_power_up = "low";
defparam \entradaDS[8]~I .output_register_mode = "none";
defparam \entradaDS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N20
cycloneii_lcell_comb \RB|RegDS|q[8]~feeder (
// Equation(s):
// \RB|RegDS|q[8]~feeder_combout  = \entradaDS~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [8]),
	.cin(gnd),
	.combout(\RB|RegDS|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[8]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N21
cycloneii_lcell_ff \RB|RegDS|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [8]));

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[9]));
// synopsys translate_off
defparam \entradaDS[9]~I .input_async_reset = "none";
defparam \entradaDS[9]~I .input_power_up = "low";
defparam \entradaDS[9]~I .input_register_mode = "none";
defparam \entradaDS[9]~I .input_sync_reset = "none";
defparam \entradaDS[9]~I .oe_async_reset = "none";
defparam \entradaDS[9]~I .oe_power_up = "low";
defparam \entradaDS[9]~I .oe_register_mode = "none";
defparam \entradaDS[9]~I .oe_sync_reset = "none";
defparam \entradaDS[9]~I .operation_mode = "input";
defparam \entradaDS[9]~I .output_async_reset = "none";
defparam \entradaDS[9]~I .output_power_up = "low";
defparam \entradaDS[9]~I .output_register_mode = "none";
defparam \entradaDS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y31_N15
cycloneii_lcell_ff \RB|RegDS|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaDS~combout [9]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [9]));

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[10]));
// synopsys translate_off
defparam \entradaDS[10]~I .input_async_reset = "none";
defparam \entradaDS[10]~I .input_power_up = "low";
defparam \entradaDS[10]~I .input_register_mode = "none";
defparam \entradaDS[10]~I .input_sync_reset = "none";
defparam \entradaDS[10]~I .oe_async_reset = "none";
defparam \entradaDS[10]~I .oe_power_up = "low";
defparam \entradaDS[10]~I .oe_register_mode = "none";
defparam \entradaDS[10]~I .oe_sync_reset = "none";
defparam \entradaDS[10]~I .operation_mode = "input";
defparam \entradaDS[10]~I .output_async_reset = "none";
defparam \entradaDS[10]~I .output_power_up = "low";
defparam \entradaDS[10]~I .output_register_mode = "none";
defparam \entradaDS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N4
cycloneii_lcell_comb \RB|RegDS|q[10]~feeder (
// Equation(s):
// \RB|RegDS|q[10]~feeder_combout  = \entradaDS~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [10]),
	.cin(gnd),
	.combout(\RB|RegDS|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[10]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N5
cycloneii_lcell_ff \RB|RegDS|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [10]));

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[11]));
// synopsys translate_off
defparam \entradaDS[11]~I .input_async_reset = "none";
defparam \entradaDS[11]~I .input_power_up = "low";
defparam \entradaDS[11]~I .input_register_mode = "none";
defparam \entradaDS[11]~I .input_sync_reset = "none";
defparam \entradaDS[11]~I .oe_async_reset = "none";
defparam \entradaDS[11]~I .oe_power_up = "low";
defparam \entradaDS[11]~I .oe_register_mode = "none";
defparam \entradaDS[11]~I .oe_sync_reset = "none";
defparam \entradaDS[11]~I .operation_mode = "input";
defparam \entradaDS[11]~I .output_async_reset = "none";
defparam \entradaDS[11]~I .output_power_up = "low";
defparam \entradaDS[11]~I .output_register_mode = "none";
defparam \entradaDS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y31_N19
cycloneii_lcell_ff \RB|RegDS|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaDS~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [11]));

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[12]));
// synopsys translate_off
defparam \entradaDS[12]~I .input_async_reset = "none";
defparam \entradaDS[12]~I .input_power_up = "low";
defparam \entradaDS[12]~I .input_register_mode = "none";
defparam \entradaDS[12]~I .input_sync_reset = "none";
defparam \entradaDS[12]~I .oe_async_reset = "none";
defparam \entradaDS[12]~I .oe_power_up = "low";
defparam \entradaDS[12]~I .oe_register_mode = "none";
defparam \entradaDS[12]~I .oe_sync_reset = "none";
defparam \entradaDS[12]~I .operation_mode = "input";
defparam \entradaDS[12]~I .output_async_reset = "none";
defparam \entradaDS[12]~I .output_power_up = "low";
defparam \entradaDS[12]~I .output_register_mode = "none";
defparam \entradaDS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y31_N9
cycloneii_lcell_ff \RB|RegDS|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaDS~combout [12]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [12]));

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[13]));
// synopsys translate_off
defparam \entradaDS[13]~I .input_async_reset = "none";
defparam \entradaDS[13]~I .input_power_up = "low";
defparam \entradaDS[13]~I .input_register_mode = "none";
defparam \entradaDS[13]~I .input_sync_reset = "none";
defparam \entradaDS[13]~I .oe_async_reset = "none";
defparam \entradaDS[13]~I .oe_power_up = "low";
defparam \entradaDS[13]~I .oe_register_mode = "none";
defparam \entradaDS[13]~I .oe_sync_reset = "none";
defparam \entradaDS[13]~I .operation_mode = "input";
defparam \entradaDS[13]~I .output_async_reset = "none";
defparam \entradaDS[13]~I .output_power_up = "low";
defparam \entradaDS[13]~I .output_register_mode = "none";
defparam \entradaDS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N22
cycloneii_lcell_comb \RB|RegDS|q[13]~feeder (
// Equation(s):
// \RB|RegDS|q[13]~feeder_combout  = \entradaDS~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [13]),
	.cin(gnd),
	.combout(\RB|RegDS|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N23
cycloneii_lcell_ff \RB|RegDS|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [13]));

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[14]));
// synopsys translate_off
defparam \entradaDS[14]~I .input_async_reset = "none";
defparam \entradaDS[14]~I .input_power_up = "low";
defparam \entradaDS[14]~I .input_register_mode = "none";
defparam \entradaDS[14]~I .input_sync_reset = "none";
defparam \entradaDS[14]~I .oe_async_reset = "none";
defparam \entradaDS[14]~I .oe_power_up = "low";
defparam \entradaDS[14]~I .oe_register_mode = "none";
defparam \entradaDS[14]~I .oe_sync_reset = "none";
defparam \entradaDS[14]~I .operation_mode = "input";
defparam \entradaDS[14]~I .output_async_reset = "none";
defparam \entradaDS[14]~I .output_power_up = "low";
defparam \entradaDS[14]~I .output_register_mode = "none";
defparam \entradaDS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N28
cycloneii_lcell_comb \RB|RegDS|q[14]~feeder (
// Equation(s):
// \RB|RegDS|q[14]~feeder_combout  = \entradaDS~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [14]),
	.cin(gnd),
	.combout(\RB|RegDS|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N29
cycloneii_lcell_ff \RB|RegDS|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [14]));

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaDS[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaDS~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaDS[15]));
// synopsys translate_off
defparam \entradaDS[15]~I .input_async_reset = "none";
defparam \entradaDS[15]~I .input_power_up = "low";
defparam \entradaDS[15]~I .input_register_mode = "none";
defparam \entradaDS[15]~I .input_sync_reset = "none";
defparam \entradaDS[15]~I .oe_async_reset = "none";
defparam \entradaDS[15]~I .oe_power_up = "low";
defparam \entradaDS[15]~I .oe_register_mode = "none";
defparam \entradaDS[15]~I .oe_sync_reset = "none";
defparam \entradaDS[15]~I .operation_mode = "input";
defparam \entradaDS[15]~I .output_async_reset = "none";
defparam \entradaDS[15]~I .output_power_up = "low";
defparam \entradaDS[15]~I .output_register_mode = "none";
defparam \entradaDS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneii_lcell_comb \RB|RegDS|q[15]~feeder (
// Equation(s):
// \RB|RegDS|q[15]~feeder_combout  = \entradaDS~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaDS~combout [15]),
	.cin(gnd),
	.combout(\RB|RegDS|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegDS|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegDS|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y24_N9
cycloneii_lcell_ff \RB|RegDS|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegDS|q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegDS|q [15]));

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[0]));
// synopsys translate_off
defparam \entradaSS[0]~I .input_async_reset = "none";
defparam \entradaSS[0]~I .input_power_up = "low";
defparam \entradaSS[0]~I .input_register_mode = "none";
defparam \entradaSS[0]~I .input_sync_reset = "none";
defparam \entradaSS[0]~I .oe_async_reset = "none";
defparam \entradaSS[0]~I .oe_power_up = "low";
defparam \entradaSS[0]~I .oe_register_mode = "none";
defparam \entradaSS[0]~I .oe_sync_reset = "none";
defparam \entradaSS[0]~I .operation_mode = "input";
defparam \entradaSS[0]~I .output_async_reset = "none";
defparam \entradaSS[0]~I .output_power_up = "low";
defparam \entradaSS[0]~I .output_register_mode = "none";
defparam \entradaSS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N0
cycloneii_lcell_comb \RB|RegSS|q[0]~feeder (
// Equation(s):
// \RB|RegSS|q[0]~feeder_combout  = \entradaSS~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [0]),
	.cin(gnd),
	.combout(\RB|RegSS|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[0]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N1
cycloneii_lcell_ff \RB|RegSS|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [0]));

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[1]));
// synopsys translate_off
defparam \entradaSS[1]~I .input_async_reset = "none";
defparam \entradaSS[1]~I .input_power_up = "low";
defparam \entradaSS[1]~I .input_register_mode = "none";
defparam \entradaSS[1]~I .input_sync_reset = "none";
defparam \entradaSS[1]~I .oe_async_reset = "none";
defparam \entradaSS[1]~I .oe_power_up = "low";
defparam \entradaSS[1]~I .oe_register_mode = "none";
defparam \entradaSS[1]~I .oe_sync_reset = "none";
defparam \entradaSS[1]~I .operation_mode = "input";
defparam \entradaSS[1]~I .output_async_reset = "none";
defparam \entradaSS[1]~I .output_power_up = "low";
defparam \entradaSS[1]~I .output_register_mode = "none";
defparam \entradaSS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N10
cycloneii_lcell_comb \RB|RegSS|q[1]~feeder (
// Equation(s):
// \RB|RegSS|q[1]~feeder_combout  = \entradaSS~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [1]),
	.cin(gnd),
	.combout(\RB|RegSS|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[1]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N11
cycloneii_lcell_ff \RB|RegSS|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [1]));

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[2]));
// synopsys translate_off
defparam \entradaSS[2]~I .input_async_reset = "none";
defparam \entradaSS[2]~I .input_power_up = "low";
defparam \entradaSS[2]~I .input_register_mode = "none";
defparam \entradaSS[2]~I .input_sync_reset = "none";
defparam \entradaSS[2]~I .oe_async_reset = "none";
defparam \entradaSS[2]~I .oe_power_up = "low";
defparam \entradaSS[2]~I .oe_register_mode = "none";
defparam \entradaSS[2]~I .oe_sync_reset = "none";
defparam \entradaSS[2]~I .operation_mode = "input";
defparam \entradaSS[2]~I .output_async_reset = "none";
defparam \entradaSS[2]~I .output_power_up = "low";
defparam \entradaSS[2]~I .output_register_mode = "none";
defparam \entradaSS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N24
cycloneii_lcell_comb \RB|RegSS|q[2]~feeder (
// Equation(s):
// \RB|RegSS|q[2]~feeder_combout  = \entradaSS~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [2]),
	.cin(gnd),
	.combout(\RB|RegSS|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[2]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N25
cycloneii_lcell_ff \RB|RegSS|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [2]));

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[3]));
// synopsys translate_off
defparam \entradaSS[3]~I .input_async_reset = "none";
defparam \entradaSS[3]~I .input_power_up = "low";
defparam \entradaSS[3]~I .input_register_mode = "none";
defparam \entradaSS[3]~I .input_sync_reset = "none";
defparam \entradaSS[3]~I .oe_async_reset = "none";
defparam \entradaSS[3]~I .oe_power_up = "low";
defparam \entradaSS[3]~I .oe_register_mode = "none";
defparam \entradaSS[3]~I .oe_sync_reset = "none";
defparam \entradaSS[3]~I .operation_mode = "input";
defparam \entradaSS[3]~I .output_async_reset = "none";
defparam \entradaSS[3]~I .output_power_up = "low";
defparam \entradaSS[3]~I .output_register_mode = "none";
defparam \entradaSS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N2
cycloneii_lcell_comb \RB|RegSS|q[3]~feeder (
// Equation(s):
// \RB|RegSS|q[3]~feeder_combout  = \entradaSS~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [3]),
	.cin(gnd),
	.combout(\RB|RegSS|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[3]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N3
cycloneii_lcell_ff \RB|RegSS|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [3]));

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[4]));
// synopsys translate_off
defparam \entradaSS[4]~I .input_async_reset = "none";
defparam \entradaSS[4]~I .input_power_up = "low";
defparam \entradaSS[4]~I .input_register_mode = "none";
defparam \entradaSS[4]~I .input_sync_reset = "none";
defparam \entradaSS[4]~I .oe_async_reset = "none";
defparam \entradaSS[4]~I .oe_power_up = "low";
defparam \entradaSS[4]~I .oe_register_mode = "none";
defparam \entradaSS[4]~I .oe_sync_reset = "none";
defparam \entradaSS[4]~I .operation_mode = "input";
defparam \entradaSS[4]~I .output_async_reset = "none";
defparam \entradaSS[4]~I .output_power_up = "low";
defparam \entradaSS[4]~I .output_register_mode = "none";
defparam \entradaSS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N16
cycloneii_lcell_comb \RB|RegSS|q[4]~feeder (
// Equation(s):
// \RB|RegSS|q[4]~feeder_combout  = \entradaSS~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [4]),
	.cin(gnd),
	.combout(\RB|RegSS|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[4]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N17
cycloneii_lcell_ff \RB|RegSS|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [4]));

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[5]));
// synopsys translate_off
defparam \entradaSS[5]~I .input_async_reset = "none";
defparam \entradaSS[5]~I .input_power_up = "low";
defparam \entradaSS[5]~I .input_register_mode = "none";
defparam \entradaSS[5]~I .input_sync_reset = "none";
defparam \entradaSS[5]~I .oe_async_reset = "none";
defparam \entradaSS[5]~I .oe_power_up = "low";
defparam \entradaSS[5]~I .oe_register_mode = "none";
defparam \entradaSS[5]~I .oe_sync_reset = "none";
defparam \entradaSS[5]~I .operation_mode = "input";
defparam \entradaSS[5]~I .output_async_reset = "none";
defparam \entradaSS[5]~I .output_power_up = "low";
defparam \entradaSS[5]~I .output_register_mode = "none";
defparam \entradaSS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N30
cycloneii_lcell_comb \RB|RegSS|q[5]~feeder (
// Equation(s):
// \RB|RegSS|q[5]~feeder_combout  = \entradaSS~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [5]),
	.cin(gnd),
	.combout(\RB|RegSS|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[5]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N31
cycloneii_lcell_ff \RB|RegSS|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [5]));

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[6]));
// synopsys translate_off
defparam \entradaSS[6]~I .input_async_reset = "none";
defparam \entradaSS[6]~I .input_power_up = "low";
defparam \entradaSS[6]~I .input_register_mode = "none";
defparam \entradaSS[6]~I .input_sync_reset = "none";
defparam \entradaSS[6]~I .oe_async_reset = "none";
defparam \entradaSS[6]~I .oe_power_up = "low";
defparam \entradaSS[6]~I .oe_register_mode = "none";
defparam \entradaSS[6]~I .oe_sync_reset = "none";
defparam \entradaSS[6]~I .operation_mode = "input";
defparam \entradaSS[6]~I .output_async_reset = "none";
defparam \entradaSS[6]~I .output_power_up = "low";
defparam \entradaSS[6]~I .output_register_mode = "none";
defparam \entradaSS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y44_N5
cycloneii_lcell_ff \RB|RegSS|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaSS~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [6]));

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[7]));
// synopsys translate_off
defparam \entradaSS[7]~I .input_async_reset = "none";
defparam \entradaSS[7]~I .input_power_up = "low";
defparam \entradaSS[7]~I .input_register_mode = "none";
defparam \entradaSS[7]~I .input_sync_reset = "none";
defparam \entradaSS[7]~I .oe_async_reset = "none";
defparam \entradaSS[7]~I .oe_power_up = "low";
defparam \entradaSS[7]~I .oe_register_mode = "none";
defparam \entradaSS[7]~I .oe_sync_reset = "none";
defparam \entradaSS[7]~I .operation_mode = "input";
defparam \entradaSS[7]~I .output_async_reset = "none";
defparam \entradaSS[7]~I .output_power_up = "low";
defparam \entradaSS[7]~I .output_register_mode = "none";
defparam \entradaSS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y44_N7
cycloneii_lcell_ff \RB|RegSS|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaSS~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [7]));

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[8]));
// synopsys translate_off
defparam \entradaSS[8]~I .input_async_reset = "none";
defparam \entradaSS[8]~I .input_power_up = "low";
defparam \entradaSS[8]~I .input_register_mode = "none";
defparam \entradaSS[8]~I .input_sync_reset = "none";
defparam \entradaSS[8]~I .oe_async_reset = "none";
defparam \entradaSS[8]~I .oe_power_up = "low";
defparam \entradaSS[8]~I .oe_register_mode = "none";
defparam \entradaSS[8]~I .oe_sync_reset = "none";
defparam \entradaSS[8]~I .operation_mode = "input";
defparam \entradaSS[8]~I .output_async_reset = "none";
defparam \entradaSS[8]~I .output_power_up = "low";
defparam \entradaSS[8]~I .output_register_mode = "none";
defparam \entradaSS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N20
cycloneii_lcell_comb \RB|RegSS|q[8]~feeder (
// Equation(s):
// \RB|RegSS|q[8]~feeder_combout  = \entradaSS~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [8]),
	.cin(gnd),
	.combout(\RB|RegSS|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[8]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N21
cycloneii_lcell_ff \RB|RegSS|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [8]));

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[9]));
// synopsys translate_off
defparam \entradaSS[9]~I .input_async_reset = "none";
defparam \entradaSS[9]~I .input_power_up = "low";
defparam \entradaSS[9]~I .input_register_mode = "none";
defparam \entradaSS[9]~I .input_sync_reset = "none";
defparam \entradaSS[9]~I .oe_async_reset = "none";
defparam \entradaSS[9]~I .oe_power_up = "low";
defparam \entradaSS[9]~I .oe_register_mode = "none";
defparam \entradaSS[9]~I .oe_sync_reset = "none";
defparam \entradaSS[9]~I .operation_mode = "input";
defparam \entradaSS[9]~I .output_async_reset = "none";
defparam \entradaSS[9]~I .output_power_up = "low";
defparam \entradaSS[9]~I .output_register_mode = "none";
defparam \entradaSS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N18
cycloneii_lcell_comb \RB|RegSS|q[9]~feeder (
// Equation(s):
// \RB|RegSS|q[9]~feeder_combout  = \entradaSS~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [9]),
	.cin(gnd),
	.combout(\RB|RegSS|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[9]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N19
cycloneii_lcell_ff \RB|RegSS|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [9]));

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[10]));
// synopsys translate_off
defparam \entradaSS[10]~I .input_async_reset = "none";
defparam \entradaSS[10]~I .input_power_up = "low";
defparam \entradaSS[10]~I .input_register_mode = "none";
defparam \entradaSS[10]~I .input_sync_reset = "none";
defparam \entradaSS[10]~I .oe_async_reset = "none";
defparam \entradaSS[10]~I .oe_power_up = "low";
defparam \entradaSS[10]~I .oe_register_mode = "none";
defparam \entradaSS[10]~I .oe_sync_reset = "none";
defparam \entradaSS[10]~I .operation_mode = "input";
defparam \entradaSS[10]~I .output_async_reset = "none";
defparam \entradaSS[10]~I .output_power_up = "low";
defparam \entradaSS[10]~I .output_register_mode = "none";
defparam \entradaSS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N8
cycloneii_lcell_comb \RB|RegSS|q[10]~feeder (
// Equation(s):
// \RB|RegSS|q[10]~feeder_combout  = \entradaSS~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [10]),
	.cin(gnd),
	.combout(\RB|RegSS|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[10]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N9
cycloneii_lcell_ff \RB|RegSS|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [10]));

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[11]));
// synopsys translate_off
defparam \entradaSS[11]~I .input_async_reset = "none";
defparam \entradaSS[11]~I .input_power_up = "low";
defparam \entradaSS[11]~I .input_register_mode = "none";
defparam \entradaSS[11]~I .input_sync_reset = "none";
defparam \entradaSS[11]~I .oe_async_reset = "none";
defparam \entradaSS[11]~I .oe_power_up = "low";
defparam \entradaSS[11]~I .oe_register_mode = "none";
defparam \entradaSS[11]~I .oe_sync_reset = "none";
defparam \entradaSS[11]~I .operation_mode = "input";
defparam \entradaSS[11]~I .output_async_reset = "none";
defparam \entradaSS[11]~I .output_power_up = "low";
defparam \entradaSS[11]~I .output_register_mode = "none";
defparam \entradaSS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N22
cycloneii_lcell_comb \RB|RegSS|q[11]~feeder (
// Equation(s):
// \RB|RegSS|q[11]~feeder_combout  = \entradaSS~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [11]),
	.cin(gnd),
	.combout(\RB|RegSS|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[11]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N23
cycloneii_lcell_ff \RB|RegSS|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [11]));

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[12]));
// synopsys translate_off
defparam \entradaSS[12]~I .input_async_reset = "none";
defparam \entradaSS[12]~I .input_power_up = "low";
defparam \entradaSS[12]~I .input_register_mode = "none";
defparam \entradaSS[12]~I .input_sync_reset = "none";
defparam \entradaSS[12]~I .oe_async_reset = "none";
defparam \entradaSS[12]~I .oe_power_up = "low";
defparam \entradaSS[12]~I .oe_register_mode = "none";
defparam \entradaSS[12]~I .oe_sync_reset = "none";
defparam \entradaSS[12]~I .operation_mode = "input";
defparam \entradaSS[12]~I .output_async_reset = "none";
defparam \entradaSS[12]~I .output_power_up = "low";
defparam \entradaSS[12]~I .output_register_mode = "none";
defparam \entradaSS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N28
cycloneii_lcell_comb \RB|RegSS|q[12]~feeder (
// Equation(s):
// \RB|RegSS|q[12]~feeder_combout  = \entradaSS~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [12]),
	.cin(gnd),
	.combout(\RB|RegSS|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[12]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N29
cycloneii_lcell_ff \RB|RegSS|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [12]));

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[13]));
// synopsys translate_off
defparam \entradaSS[13]~I .input_async_reset = "none";
defparam \entradaSS[13]~I .input_power_up = "low";
defparam \entradaSS[13]~I .input_register_mode = "none";
defparam \entradaSS[13]~I .input_sync_reset = "none";
defparam \entradaSS[13]~I .oe_async_reset = "none";
defparam \entradaSS[13]~I .oe_power_up = "low";
defparam \entradaSS[13]~I .oe_register_mode = "none";
defparam \entradaSS[13]~I .oe_sync_reset = "none";
defparam \entradaSS[13]~I .operation_mode = "input";
defparam \entradaSS[13]~I .output_async_reset = "none";
defparam \entradaSS[13]~I .output_power_up = "low";
defparam \entradaSS[13]~I .output_register_mode = "none";
defparam \entradaSS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N26
cycloneii_lcell_comb \RB|RegSS|q[13]~feeder (
// Equation(s):
// \RB|RegSS|q[13]~feeder_combout  = \entradaSS~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [13]),
	.cin(gnd),
	.combout(\RB|RegSS|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N27
cycloneii_lcell_ff \RB|RegSS|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [13]));

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[14]));
// synopsys translate_off
defparam \entradaSS[14]~I .input_async_reset = "none";
defparam \entradaSS[14]~I .input_power_up = "low";
defparam \entradaSS[14]~I .input_register_mode = "none";
defparam \entradaSS[14]~I .input_sync_reset = "none";
defparam \entradaSS[14]~I .oe_async_reset = "none";
defparam \entradaSS[14]~I .oe_power_up = "low";
defparam \entradaSS[14]~I .oe_register_mode = "none";
defparam \entradaSS[14]~I .oe_sync_reset = "none";
defparam \entradaSS[14]~I .operation_mode = "input";
defparam \entradaSS[14]~I .output_async_reset = "none";
defparam \entradaSS[14]~I .output_power_up = "low";
defparam \entradaSS[14]~I .output_register_mode = "none";
defparam \entradaSS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N12
cycloneii_lcell_comb \RB|RegSS|q[14]~feeder (
// Equation(s):
// \RB|RegSS|q[14]~feeder_combout  = \entradaSS~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [14]),
	.cin(gnd),
	.combout(\RB|RegSS|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N13
cycloneii_lcell_ff \RB|RegSS|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [14]));

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaSS[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaSS~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaSS[15]));
// synopsys translate_off
defparam \entradaSS[15]~I .input_async_reset = "none";
defparam \entradaSS[15]~I .input_power_up = "low";
defparam \entradaSS[15]~I .input_register_mode = "none";
defparam \entradaSS[15]~I .input_sync_reset = "none";
defparam \entradaSS[15]~I .oe_async_reset = "none";
defparam \entradaSS[15]~I .oe_power_up = "low";
defparam \entradaSS[15]~I .oe_register_mode = "none";
defparam \entradaSS[15]~I .oe_sync_reset = "none";
defparam \entradaSS[15]~I .operation_mode = "input";
defparam \entradaSS[15]~I .output_async_reset = "none";
defparam \entradaSS[15]~I .output_power_up = "low";
defparam \entradaSS[15]~I .output_register_mode = "none";
defparam \entradaSS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N14
cycloneii_lcell_comb \RB|RegSS|q[15]~feeder (
// Equation(s):
// \RB|RegSS|q[15]~feeder_combout  = \entradaSS~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaSS~combout [15]),
	.cin(gnd),
	.combout(\RB|RegSS|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegSS|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegSS|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y44_N15
cycloneii_lcell_ff \RB|RegSS|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegSS|q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegSS|q [15]));

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[0]));
// synopsys translate_off
defparam \entradaES[0]~I .input_async_reset = "none";
defparam \entradaES[0]~I .input_power_up = "low";
defparam \entradaES[0]~I .input_register_mode = "none";
defparam \entradaES[0]~I .input_sync_reset = "none";
defparam \entradaES[0]~I .oe_async_reset = "none";
defparam \entradaES[0]~I .oe_power_up = "low";
defparam \entradaES[0]~I .oe_register_mode = "none";
defparam \entradaES[0]~I .oe_sync_reset = "none";
defparam \entradaES[0]~I .operation_mode = "input";
defparam \entradaES[0]~I .output_async_reset = "none";
defparam \entradaES[0]~I .output_power_up = "low";
defparam \entradaES[0]~I .output_register_mode = "none";
defparam \entradaES[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N16
cycloneii_lcell_comb \RB|RegES|q[0]~feeder (
// Equation(s):
// \RB|RegES|q[0]~feeder_combout  = \entradaES~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [0]),
	.cin(gnd),
	.combout(\RB|RegES|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[0]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N17
cycloneii_lcell_ff \RB|RegES|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [0]));

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[1]));
// synopsys translate_off
defparam \entradaES[1]~I .input_async_reset = "none";
defparam \entradaES[1]~I .input_power_up = "low";
defparam \entradaES[1]~I .input_register_mode = "none";
defparam \entradaES[1]~I .input_sync_reset = "none";
defparam \entradaES[1]~I .oe_async_reset = "none";
defparam \entradaES[1]~I .oe_power_up = "low";
defparam \entradaES[1]~I .oe_register_mode = "none";
defparam \entradaES[1]~I .oe_sync_reset = "none";
defparam \entradaES[1]~I .operation_mode = "input";
defparam \entradaES[1]~I .output_async_reset = "none";
defparam \entradaES[1]~I .output_power_up = "low";
defparam \entradaES[1]~I .output_register_mode = "none";
defparam \entradaES[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N14
cycloneii_lcell_comb \RB|RegES|q[1]~feeder (
// Equation(s):
// \RB|RegES|q[1]~feeder_combout  = \entradaES~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [1]),
	.cin(gnd),
	.combout(\RB|RegES|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[1]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N15
cycloneii_lcell_ff \RB|RegES|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [1]));

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[2]));
// synopsys translate_off
defparam \entradaES[2]~I .input_async_reset = "none";
defparam \entradaES[2]~I .input_power_up = "low";
defparam \entradaES[2]~I .input_register_mode = "none";
defparam \entradaES[2]~I .input_sync_reset = "none";
defparam \entradaES[2]~I .oe_async_reset = "none";
defparam \entradaES[2]~I .oe_power_up = "low";
defparam \entradaES[2]~I .oe_register_mode = "none";
defparam \entradaES[2]~I .oe_sync_reset = "none";
defparam \entradaES[2]~I .operation_mode = "input";
defparam \entradaES[2]~I .output_async_reset = "none";
defparam \entradaES[2]~I .output_power_up = "low";
defparam \entradaES[2]~I .output_register_mode = "none";
defparam \entradaES[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N12
cycloneii_lcell_comb \RB|RegES|q[2]~feeder (
// Equation(s):
// \RB|RegES|q[2]~feeder_combout  = \entradaES~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [2]),
	.cin(gnd),
	.combout(\RB|RegES|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[2]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N13
cycloneii_lcell_ff \RB|RegES|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [2]));

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[3]));
// synopsys translate_off
defparam \entradaES[3]~I .input_async_reset = "none";
defparam \entradaES[3]~I .input_power_up = "low";
defparam \entradaES[3]~I .input_register_mode = "none";
defparam \entradaES[3]~I .input_sync_reset = "none";
defparam \entradaES[3]~I .oe_async_reset = "none";
defparam \entradaES[3]~I .oe_power_up = "low";
defparam \entradaES[3]~I .oe_register_mode = "none";
defparam \entradaES[3]~I .oe_sync_reset = "none";
defparam \entradaES[3]~I .operation_mode = "input";
defparam \entradaES[3]~I .output_async_reset = "none";
defparam \entradaES[3]~I .output_power_up = "low";
defparam \entradaES[3]~I .output_register_mode = "none";
defparam \entradaES[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N22
cycloneii_lcell_comb \RB|RegES|q[3]~feeder (
// Equation(s):
// \RB|RegES|q[3]~feeder_combout  = \entradaES~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [3]),
	.cin(gnd),
	.combout(\RB|RegES|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[3]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N23
cycloneii_lcell_ff \RB|RegES|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [3]));

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[4]));
// synopsys translate_off
defparam \entradaES[4]~I .input_async_reset = "none";
defparam \entradaES[4]~I .input_power_up = "low";
defparam \entradaES[4]~I .input_register_mode = "none";
defparam \entradaES[4]~I .input_sync_reset = "none";
defparam \entradaES[4]~I .oe_async_reset = "none";
defparam \entradaES[4]~I .oe_power_up = "low";
defparam \entradaES[4]~I .oe_register_mode = "none";
defparam \entradaES[4]~I .oe_sync_reset = "none";
defparam \entradaES[4]~I .operation_mode = "input";
defparam \entradaES[4]~I .output_async_reset = "none";
defparam \entradaES[4]~I .output_power_up = "low";
defparam \entradaES[4]~I .output_register_mode = "none";
defparam \entradaES[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N24
cycloneii_lcell_comb \RB|RegES|q[4]~feeder (
// Equation(s):
// \RB|RegES|q[4]~feeder_combout  = \entradaES~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [4]),
	.cin(gnd),
	.combout(\RB|RegES|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[4]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N25
cycloneii_lcell_ff \RB|RegES|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [4]));

// Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[5]));
// synopsys translate_off
defparam \entradaES[5]~I .input_async_reset = "none";
defparam \entradaES[5]~I .input_power_up = "low";
defparam \entradaES[5]~I .input_register_mode = "none";
defparam \entradaES[5]~I .input_sync_reset = "none";
defparam \entradaES[5]~I .oe_async_reset = "none";
defparam \entradaES[5]~I .oe_power_up = "low";
defparam \entradaES[5]~I .oe_register_mode = "none";
defparam \entradaES[5]~I .oe_sync_reset = "none";
defparam \entradaES[5]~I .operation_mode = "input";
defparam \entradaES[5]~I .output_async_reset = "none";
defparam \entradaES[5]~I .output_power_up = "low";
defparam \entradaES[5]~I .output_register_mode = "none";
defparam \entradaES[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N6
cycloneii_lcell_comb \RB|RegES|q[5]~feeder (
// Equation(s):
// \RB|RegES|q[5]~feeder_combout  = \entradaES~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [5]),
	.cin(gnd),
	.combout(\RB|RegES|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[5]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N7
cycloneii_lcell_ff \RB|RegES|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [5]));

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[6]));
// synopsys translate_off
defparam \entradaES[6]~I .input_async_reset = "none";
defparam \entradaES[6]~I .input_power_up = "low";
defparam \entradaES[6]~I .input_register_mode = "none";
defparam \entradaES[6]~I .input_sync_reset = "none";
defparam \entradaES[6]~I .oe_async_reset = "none";
defparam \entradaES[6]~I .oe_power_up = "low";
defparam \entradaES[6]~I .oe_register_mode = "none";
defparam \entradaES[6]~I .oe_sync_reset = "none";
defparam \entradaES[6]~I .operation_mode = "input";
defparam \entradaES[6]~I .output_async_reset = "none";
defparam \entradaES[6]~I .output_power_up = "low";
defparam \entradaES[6]~I .output_register_mode = "none";
defparam \entradaES[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N0
cycloneii_lcell_comb \RB|RegES|q[6]~feeder (
// Equation(s):
// \RB|RegES|q[6]~feeder_combout  = \entradaES~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [6]),
	.cin(gnd),
	.combout(\RB|RegES|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[6]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N1
cycloneii_lcell_ff \RB|RegES|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [6]));

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[7]));
// synopsys translate_off
defparam \entradaES[7]~I .input_async_reset = "none";
defparam \entradaES[7]~I .input_power_up = "low";
defparam \entradaES[7]~I .input_register_mode = "none";
defparam \entradaES[7]~I .input_sync_reset = "none";
defparam \entradaES[7]~I .oe_async_reset = "none";
defparam \entradaES[7]~I .oe_power_up = "low";
defparam \entradaES[7]~I .oe_register_mode = "none";
defparam \entradaES[7]~I .oe_sync_reset = "none";
defparam \entradaES[7]~I .operation_mode = "input";
defparam \entradaES[7]~I .output_async_reset = "none";
defparam \entradaES[7]~I .output_power_up = "low";
defparam \entradaES[7]~I .output_register_mode = "none";
defparam \entradaES[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y5_N31
cycloneii_lcell_ff \RB|RegES|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaES~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [7]));

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[8]));
// synopsys translate_off
defparam \entradaES[8]~I .input_async_reset = "none";
defparam \entradaES[8]~I .input_power_up = "low";
defparam \entradaES[8]~I .input_register_mode = "none";
defparam \entradaES[8]~I .input_sync_reset = "none";
defparam \entradaES[8]~I .oe_async_reset = "none";
defparam \entradaES[8]~I .oe_power_up = "low";
defparam \entradaES[8]~I .oe_register_mode = "none";
defparam \entradaES[8]~I .oe_sync_reset = "none";
defparam \entradaES[8]~I .operation_mode = "input";
defparam \entradaES[8]~I .output_async_reset = "none";
defparam \entradaES[8]~I .output_power_up = "low";
defparam \entradaES[8]~I .output_register_mode = "none";
defparam \entradaES[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y5_N29
cycloneii_lcell_ff \RB|RegES|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaES~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [8]));

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[9]));
// synopsys translate_off
defparam \entradaES[9]~I .input_async_reset = "none";
defparam \entradaES[9]~I .input_power_up = "low";
defparam \entradaES[9]~I .input_register_mode = "none";
defparam \entradaES[9]~I .input_sync_reset = "none";
defparam \entradaES[9]~I .oe_async_reset = "none";
defparam \entradaES[9]~I .oe_power_up = "low";
defparam \entradaES[9]~I .oe_register_mode = "none";
defparam \entradaES[9]~I .oe_sync_reset = "none";
defparam \entradaES[9]~I .operation_mode = "input";
defparam \entradaES[9]~I .output_async_reset = "none";
defparam \entradaES[9]~I .output_power_up = "low";
defparam \entradaES[9]~I .output_register_mode = "none";
defparam \entradaES[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y5_N11
cycloneii_lcell_ff \RB|RegES|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaES~combout [9]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [9]));

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[10]));
// synopsys translate_off
defparam \entradaES[10]~I .input_async_reset = "none";
defparam \entradaES[10]~I .input_power_up = "low";
defparam \entradaES[10]~I .input_register_mode = "none";
defparam \entradaES[10]~I .input_sync_reset = "none";
defparam \entradaES[10]~I .oe_async_reset = "none";
defparam \entradaES[10]~I .oe_power_up = "low";
defparam \entradaES[10]~I .oe_register_mode = "none";
defparam \entradaES[10]~I .oe_sync_reset = "none";
defparam \entradaES[10]~I .operation_mode = "input";
defparam \entradaES[10]~I .output_async_reset = "none";
defparam \entradaES[10]~I .output_power_up = "low";
defparam \entradaES[10]~I .output_register_mode = "none";
defparam \entradaES[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y1_N12
cycloneii_lcell_comb \RB|RegES|q[10]~feeder (
// Equation(s):
// \RB|RegES|q[10]~feeder_combout  = \entradaES~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [10]),
	.cin(gnd),
	.combout(\RB|RegES|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[10]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N13
cycloneii_lcell_ff \RB|RegES|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [10]));

// Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[11]));
// synopsys translate_off
defparam \entradaES[11]~I .input_async_reset = "none";
defparam \entradaES[11]~I .input_power_up = "low";
defparam \entradaES[11]~I .input_register_mode = "none";
defparam \entradaES[11]~I .input_sync_reset = "none";
defparam \entradaES[11]~I .oe_async_reset = "none";
defparam \entradaES[11]~I .oe_power_up = "low";
defparam \entradaES[11]~I .oe_register_mode = "none";
defparam \entradaES[11]~I .oe_sync_reset = "none";
defparam \entradaES[11]~I .operation_mode = "input";
defparam \entradaES[11]~I .output_async_reset = "none";
defparam \entradaES[11]~I .output_power_up = "low";
defparam \entradaES[11]~I .output_register_mode = "none";
defparam \entradaES[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N4
cycloneii_lcell_comb \RB|RegES|q[11]~feeder (
// Equation(s):
// \RB|RegES|q[11]~feeder_combout  = \entradaES~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [11]),
	.cin(gnd),
	.combout(\RB|RegES|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[11]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N5
cycloneii_lcell_ff \RB|RegES|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [11]));

// Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[12]));
// synopsys translate_off
defparam \entradaES[12]~I .input_async_reset = "none";
defparam \entradaES[12]~I .input_power_up = "low";
defparam \entradaES[12]~I .input_register_mode = "none";
defparam \entradaES[12]~I .input_sync_reset = "none";
defparam \entradaES[12]~I .oe_async_reset = "none";
defparam \entradaES[12]~I .oe_power_up = "low";
defparam \entradaES[12]~I .oe_register_mode = "none";
defparam \entradaES[12]~I .oe_sync_reset = "none";
defparam \entradaES[12]~I .operation_mode = "input";
defparam \entradaES[12]~I .output_async_reset = "none";
defparam \entradaES[12]~I .output_power_up = "low";
defparam \entradaES[12]~I .output_register_mode = "none";
defparam \entradaES[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N18
cycloneii_lcell_comb \RB|RegES|q[12]~feeder (
// Equation(s):
// \RB|RegES|q[12]~feeder_combout  = \entradaES~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [12]),
	.cin(gnd),
	.combout(\RB|RegES|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[12]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N19
cycloneii_lcell_ff \RB|RegES|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [12]));

// Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[13]));
// synopsys translate_off
defparam \entradaES[13]~I .input_async_reset = "none";
defparam \entradaES[13]~I .input_power_up = "low";
defparam \entradaES[13]~I .input_register_mode = "none";
defparam \entradaES[13]~I .input_sync_reset = "none";
defparam \entradaES[13]~I .oe_async_reset = "none";
defparam \entradaES[13]~I .oe_power_up = "low";
defparam \entradaES[13]~I .oe_register_mode = "none";
defparam \entradaES[13]~I .oe_sync_reset = "none";
defparam \entradaES[13]~I .operation_mode = "input";
defparam \entradaES[13]~I .output_async_reset = "none";
defparam \entradaES[13]~I .output_power_up = "low";
defparam \entradaES[13]~I .output_register_mode = "none";
defparam \entradaES[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N8
cycloneii_lcell_comb \RB|RegES|q[13]~feeder (
// Equation(s):
// \RB|RegES|q[13]~feeder_combout  = \entradaES~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [13]),
	.cin(gnd),
	.combout(\RB|RegES|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N9
cycloneii_lcell_ff \RB|RegES|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [13]));

// Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[14]));
// synopsys translate_off
defparam \entradaES[14]~I .input_async_reset = "none";
defparam \entradaES[14]~I .input_power_up = "low";
defparam \entradaES[14]~I .input_register_mode = "none";
defparam \entradaES[14]~I .input_sync_reset = "none";
defparam \entradaES[14]~I .oe_async_reset = "none";
defparam \entradaES[14]~I .oe_power_up = "low";
defparam \entradaES[14]~I .oe_register_mode = "none";
defparam \entradaES[14]~I .oe_sync_reset = "none";
defparam \entradaES[14]~I .operation_mode = "input";
defparam \entradaES[14]~I .output_async_reset = "none";
defparam \entradaES[14]~I .output_power_up = "low";
defparam \entradaES[14]~I .output_register_mode = "none";
defparam \entradaES[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y5_N27
cycloneii_lcell_ff \RB|RegES|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaES~combout [14]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [14]));

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaES[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaES~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaES[15]));
// synopsys translate_off
defparam \entradaES[15]~I .input_async_reset = "none";
defparam \entradaES[15]~I .input_power_up = "low";
defparam \entradaES[15]~I .input_register_mode = "none";
defparam \entradaES[15]~I .input_sync_reset = "none";
defparam \entradaES[15]~I .oe_async_reset = "none";
defparam \entradaES[15]~I .oe_power_up = "low";
defparam \entradaES[15]~I .oe_register_mode = "none";
defparam \entradaES[15]~I .oe_sync_reset = "none";
defparam \entradaES[15]~I .operation_mode = "input";
defparam \entradaES[15]~I .output_async_reset = "none";
defparam \entradaES[15]~I .output_power_up = "low";
defparam \entradaES[15]~I .output_register_mode = "none";
defparam \entradaES[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N20
cycloneii_lcell_comb \RB|RegES|q[15]~feeder (
// Equation(s):
// \RB|RegES|q[15]~feeder_combout  = \entradaES~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaES~combout [15]),
	.cin(gnd),
	.combout(\RB|RegES|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegES|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegES|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N21
cycloneii_lcell_ff \RB|RegES|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegES|q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegES|q [15]));

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaIP[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaIP~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaIP[10]));
// synopsys translate_off
defparam \entradaIP[10]~I .input_async_reset = "none";
defparam \entradaIP[10]~I .input_power_up = "low";
defparam \entradaIP[10]~I .input_register_mode = "none";
defparam \entradaIP[10]~I .input_sync_reset = "none";
defparam \entradaIP[10]~I .oe_async_reset = "none";
defparam \entradaIP[10]~I .oe_power_up = "low";
defparam \entradaIP[10]~I .oe_register_mode = "none";
defparam \entradaIP[10]~I .oe_sync_reset = "none";
defparam \entradaIP[10]~I .operation_mode = "input";
defparam \entradaIP[10]~I .output_async_reset = "none";
defparam \entradaIP[10]~I .output_power_up = "low";
defparam \entradaIP[10]~I .output_register_mode = "none";
defparam \entradaIP[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X49_Y24_N21
cycloneii_lcell_ff \RB|RegIP|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegIP|q[10]~36_combout ),
	.sdata(\entradaIP~combout [10]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IQ|w_cheio~regout ),
	.ena(\RB|WipOrWAll~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegIP|q [10]));

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[0]));
// synopsys translate_off
defparam \entradaI1[0]~I .input_async_reset = "none";
defparam \entradaI1[0]~I .input_power_up = "low";
defparam \entradaI1[0]~I .input_register_mode = "none";
defparam \entradaI1[0]~I .input_sync_reset = "none";
defparam \entradaI1[0]~I .oe_async_reset = "none";
defparam \entradaI1[0]~I .oe_power_up = "low";
defparam \entradaI1[0]~I .oe_register_mode = "none";
defparam \entradaI1[0]~I .oe_sync_reset = "none";
defparam \entradaI1[0]~I .operation_mode = "input";
defparam \entradaI1[0]~I .output_async_reset = "none";
defparam \entradaI1[0]~I .output_power_up = "low";
defparam \entradaI1[0]~I .output_register_mode = "none";
defparam \entradaI1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y50_N1
cycloneii_lcell_ff \RB|RegInternal1|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI1~combout [0]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [0]));

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[1]));
// synopsys translate_off
defparam \entradaI1[1]~I .input_async_reset = "none";
defparam \entradaI1[1]~I .input_power_up = "low";
defparam \entradaI1[1]~I .input_register_mode = "none";
defparam \entradaI1[1]~I .input_sync_reset = "none";
defparam \entradaI1[1]~I .oe_async_reset = "none";
defparam \entradaI1[1]~I .oe_power_up = "low";
defparam \entradaI1[1]~I .oe_register_mode = "none";
defparam \entradaI1[1]~I .oe_sync_reset = "none";
defparam \entradaI1[1]~I .operation_mode = "input";
defparam \entradaI1[1]~I .output_async_reset = "none";
defparam \entradaI1[1]~I .output_power_up = "low";
defparam \entradaI1[1]~I .output_register_mode = "none";
defparam \entradaI1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y50_N10
cycloneii_lcell_comb \RB|RegInternal1|q[1]~feeder (
// Equation(s):
// \RB|RegInternal1|q[1]~feeder_combout  = \entradaI1~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [1]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[1]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y50_N11
cycloneii_lcell_ff \RB|RegInternal1|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [1]));

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[2]));
// synopsys translate_off
defparam \entradaI1[2]~I .input_async_reset = "none";
defparam \entradaI1[2]~I .input_power_up = "low";
defparam \entradaI1[2]~I .input_register_mode = "none";
defparam \entradaI1[2]~I .input_sync_reset = "none";
defparam \entradaI1[2]~I .oe_async_reset = "none";
defparam \entradaI1[2]~I .oe_power_up = "low";
defparam \entradaI1[2]~I .oe_register_mode = "none";
defparam \entradaI1[2]~I .oe_sync_reset = "none";
defparam \entradaI1[2]~I .operation_mode = "input";
defparam \entradaI1[2]~I .output_async_reset = "none";
defparam \entradaI1[2]~I .output_power_up = "low";
defparam \entradaI1[2]~I .output_register_mode = "none";
defparam \entradaI1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y50_N0
cycloneii_lcell_comb \RB|RegInternal1|q[2]~feeder (
// Equation(s):
// \RB|RegInternal1|q[2]~feeder_combout  = \entradaI1~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [2]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[2]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y50_N1
cycloneii_lcell_ff \RB|RegInternal1|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [2]));

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[3]));
// synopsys translate_off
defparam \entradaI1[3]~I .input_async_reset = "none";
defparam \entradaI1[3]~I .input_power_up = "low";
defparam \entradaI1[3]~I .input_register_mode = "none";
defparam \entradaI1[3]~I .input_sync_reset = "none";
defparam \entradaI1[3]~I .oe_async_reset = "none";
defparam \entradaI1[3]~I .oe_power_up = "low";
defparam \entradaI1[3]~I .oe_register_mode = "none";
defparam \entradaI1[3]~I .oe_sync_reset = "none";
defparam \entradaI1[3]~I .operation_mode = "input";
defparam \entradaI1[3]~I .output_async_reset = "none";
defparam \entradaI1[3]~I .output_power_up = "low";
defparam \entradaI1[3]~I .output_register_mode = "none";
defparam \entradaI1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y50_N13
cycloneii_lcell_ff \RB|RegInternal1|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI1~combout [3]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [3]));

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[4]));
// synopsys translate_off
defparam \entradaI1[4]~I .input_async_reset = "none";
defparam \entradaI1[4]~I .input_power_up = "low";
defparam \entradaI1[4]~I .input_register_mode = "none";
defparam \entradaI1[4]~I .input_sync_reset = "none";
defparam \entradaI1[4]~I .oe_async_reset = "none";
defparam \entradaI1[4]~I .oe_power_up = "low";
defparam \entradaI1[4]~I .oe_register_mode = "none";
defparam \entradaI1[4]~I .oe_sync_reset = "none";
defparam \entradaI1[4]~I .operation_mode = "input";
defparam \entradaI1[4]~I .output_async_reset = "none";
defparam \entradaI1[4]~I .output_power_up = "low";
defparam \entradaI1[4]~I .output_register_mode = "none";
defparam \entradaI1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y50_N6
cycloneii_lcell_comb \RB|RegInternal1|q[4]~feeder (
// Equation(s):
// \RB|RegInternal1|q[4]~feeder_combout  = \entradaI1~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [4]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[4]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y50_N7
cycloneii_lcell_ff \RB|RegInternal1|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [4]));

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[5]));
// synopsys translate_off
defparam \entradaI1[5]~I .input_async_reset = "none";
defparam \entradaI1[5]~I .input_power_up = "low";
defparam \entradaI1[5]~I .input_register_mode = "none";
defparam \entradaI1[5]~I .input_sync_reset = "none";
defparam \entradaI1[5]~I .oe_async_reset = "none";
defparam \entradaI1[5]~I .oe_power_up = "low";
defparam \entradaI1[5]~I .oe_register_mode = "none";
defparam \entradaI1[5]~I .oe_sync_reset = "none";
defparam \entradaI1[5]~I .operation_mode = "input";
defparam \entradaI1[5]~I .output_async_reset = "none";
defparam \entradaI1[5]~I .output_power_up = "low";
defparam \entradaI1[5]~I .output_register_mode = "none";
defparam \entradaI1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y50_N0
cycloneii_lcell_comb \RB|RegInternal1|q[5]~feeder (
// Equation(s):
// \RB|RegInternal1|q[5]~feeder_combout  = \entradaI1~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [5]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[5]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y50_N1
cycloneii_lcell_ff \RB|RegInternal1|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [5]));

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[6]));
// synopsys translate_off
defparam \entradaI1[6]~I .input_async_reset = "none";
defparam \entradaI1[6]~I .input_power_up = "low";
defparam \entradaI1[6]~I .input_register_mode = "none";
defparam \entradaI1[6]~I .input_sync_reset = "none";
defparam \entradaI1[6]~I .oe_async_reset = "none";
defparam \entradaI1[6]~I .oe_power_up = "low";
defparam \entradaI1[6]~I .oe_register_mode = "none";
defparam \entradaI1[6]~I .oe_sync_reset = "none";
defparam \entradaI1[6]~I .operation_mode = "input";
defparam \entradaI1[6]~I .output_async_reset = "none";
defparam \entradaI1[6]~I .output_power_up = "low";
defparam \entradaI1[6]~I .output_register_mode = "none";
defparam \entradaI1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y50_N3
cycloneii_lcell_ff \RB|RegInternal1|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI1~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [6]));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[7]));
// synopsys translate_off
defparam \entradaI1[7]~I .input_async_reset = "none";
defparam \entradaI1[7]~I .input_power_up = "low";
defparam \entradaI1[7]~I .input_register_mode = "none";
defparam \entradaI1[7]~I .input_sync_reset = "none";
defparam \entradaI1[7]~I .oe_async_reset = "none";
defparam \entradaI1[7]~I .oe_power_up = "low";
defparam \entradaI1[7]~I .oe_register_mode = "none";
defparam \entradaI1[7]~I .oe_sync_reset = "none";
defparam \entradaI1[7]~I .operation_mode = "input";
defparam \entradaI1[7]~I .output_async_reset = "none";
defparam \entradaI1[7]~I .output_power_up = "low";
defparam \entradaI1[7]~I .output_register_mode = "none";
defparam \entradaI1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y50_N4
cycloneii_lcell_comb \RB|RegInternal1|q[7]~feeder (
// Equation(s):
// \RB|RegInternal1|q[7]~feeder_combout  = \entradaI1~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [7]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[7]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y50_N5
cycloneii_lcell_ff \RB|RegInternal1|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [7]));

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[8]));
// synopsys translate_off
defparam \entradaI1[8]~I .input_async_reset = "none";
defparam \entradaI1[8]~I .input_power_up = "low";
defparam \entradaI1[8]~I .input_register_mode = "none";
defparam \entradaI1[8]~I .input_sync_reset = "none";
defparam \entradaI1[8]~I .oe_async_reset = "none";
defparam \entradaI1[8]~I .oe_power_up = "low";
defparam \entradaI1[8]~I .oe_register_mode = "none";
defparam \entradaI1[8]~I .oe_sync_reset = "none";
defparam \entradaI1[8]~I .operation_mode = "input";
defparam \entradaI1[8]~I .output_async_reset = "none";
defparam \entradaI1[8]~I .output_power_up = "low";
defparam \entradaI1[8]~I .output_register_mode = "none";
defparam \entradaI1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y50_N27
cycloneii_lcell_ff \RB|RegInternal1|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI1~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [8]));

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[9]));
// synopsys translate_off
defparam \entradaI1[9]~I .input_async_reset = "none";
defparam \entradaI1[9]~I .input_power_up = "low";
defparam \entradaI1[9]~I .input_register_mode = "none";
defparam \entradaI1[9]~I .input_sync_reset = "none";
defparam \entradaI1[9]~I .oe_async_reset = "none";
defparam \entradaI1[9]~I .oe_power_up = "low";
defparam \entradaI1[9]~I .oe_register_mode = "none";
defparam \entradaI1[9]~I .oe_sync_reset = "none";
defparam \entradaI1[9]~I .operation_mode = "input";
defparam \entradaI1[9]~I .output_async_reset = "none";
defparam \entradaI1[9]~I .output_power_up = "low";
defparam \entradaI1[9]~I .output_register_mode = "none";
defparam \entradaI1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y50_N20
cycloneii_lcell_comb \RB|RegInternal1|q[9]~feeder (
// Equation(s):
// \RB|RegInternal1|q[9]~feeder_combout  = \entradaI1~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [9]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[9]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y50_N21
cycloneii_lcell_ff \RB|RegInternal1|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [9]));

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[10]));
// synopsys translate_off
defparam \entradaI1[10]~I .input_async_reset = "none";
defparam \entradaI1[10]~I .input_power_up = "low";
defparam \entradaI1[10]~I .input_register_mode = "none";
defparam \entradaI1[10]~I .input_sync_reset = "none";
defparam \entradaI1[10]~I .oe_async_reset = "none";
defparam \entradaI1[10]~I .oe_power_up = "low";
defparam \entradaI1[10]~I .oe_register_mode = "none";
defparam \entradaI1[10]~I .oe_sync_reset = "none";
defparam \entradaI1[10]~I .operation_mode = "input";
defparam \entradaI1[10]~I .output_async_reset = "none";
defparam \entradaI1[10]~I .output_power_up = "low";
defparam \entradaI1[10]~I .output_register_mode = "none";
defparam \entradaI1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y50_N10
cycloneii_lcell_comb \RB|RegInternal1|q[10]~feeder (
// Equation(s):
// \RB|RegInternal1|q[10]~feeder_combout  = \entradaI1~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [10]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[10]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y50_N11
cycloneii_lcell_ff \RB|RegInternal1|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [10]));

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[11]));
// synopsys translate_off
defparam \entradaI1[11]~I .input_async_reset = "none";
defparam \entradaI1[11]~I .input_power_up = "low";
defparam \entradaI1[11]~I .input_register_mode = "none";
defparam \entradaI1[11]~I .input_sync_reset = "none";
defparam \entradaI1[11]~I .oe_async_reset = "none";
defparam \entradaI1[11]~I .oe_power_up = "low";
defparam \entradaI1[11]~I .oe_register_mode = "none";
defparam \entradaI1[11]~I .oe_sync_reset = "none";
defparam \entradaI1[11]~I .operation_mode = "input";
defparam \entradaI1[11]~I .output_async_reset = "none";
defparam \entradaI1[11]~I .output_power_up = "low";
defparam \entradaI1[11]~I .output_register_mode = "none";
defparam \entradaI1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y50_N0
cycloneii_lcell_comb \RB|RegInternal1|q[11]~feeder (
// Equation(s):
// \RB|RegInternal1|q[11]~feeder_combout  = \entradaI1~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [11]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[11]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y50_N1
cycloneii_lcell_ff \RB|RegInternal1|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [11]));

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[12]));
// synopsys translate_off
defparam \entradaI1[12]~I .input_async_reset = "none";
defparam \entradaI1[12]~I .input_power_up = "low";
defparam \entradaI1[12]~I .input_register_mode = "none";
defparam \entradaI1[12]~I .input_sync_reset = "none";
defparam \entradaI1[12]~I .oe_async_reset = "none";
defparam \entradaI1[12]~I .oe_power_up = "low";
defparam \entradaI1[12]~I .oe_register_mode = "none";
defparam \entradaI1[12]~I .oe_sync_reset = "none";
defparam \entradaI1[12]~I .operation_mode = "input";
defparam \entradaI1[12]~I .output_async_reset = "none";
defparam \entradaI1[12]~I .output_power_up = "low";
defparam \entradaI1[12]~I .output_register_mode = "none";
defparam \entradaI1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y50_N24
cycloneii_lcell_comb \RB|RegInternal1|q[12]~feeder (
// Equation(s):
// \RB|RegInternal1|q[12]~feeder_combout  = \entradaI1~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [12]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[12]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y50_N25
cycloneii_lcell_ff \RB|RegInternal1|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [12]));

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[13]));
// synopsys translate_off
defparam \entradaI1[13]~I .input_async_reset = "none";
defparam \entradaI1[13]~I .input_power_up = "low";
defparam \entradaI1[13]~I .input_register_mode = "none";
defparam \entradaI1[13]~I .input_sync_reset = "none";
defparam \entradaI1[13]~I .oe_async_reset = "none";
defparam \entradaI1[13]~I .oe_power_up = "low";
defparam \entradaI1[13]~I .oe_register_mode = "none";
defparam \entradaI1[13]~I .oe_sync_reset = "none";
defparam \entradaI1[13]~I .operation_mode = "input";
defparam \entradaI1[13]~I .output_async_reset = "none";
defparam \entradaI1[13]~I .output_power_up = "low";
defparam \entradaI1[13]~I .output_register_mode = "none";
defparam \entradaI1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y50_N6
cycloneii_lcell_comb \RB|RegInternal1|q[13]~feeder (
// Equation(s):
// \RB|RegInternal1|q[13]~feeder_combout  = \entradaI1~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [13]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y50_N7
cycloneii_lcell_ff \RB|RegInternal1|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [13]));

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[14]));
// synopsys translate_off
defparam \entradaI1[14]~I .input_async_reset = "none";
defparam \entradaI1[14]~I .input_power_up = "low";
defparam \entradaI1[14]~I .input_register_mode = "none";
defparam \entradaI1[14]~I .input_sync_reset = "none";
defparam \entradaI1[14]~I .oe_async_reset = "none";
defparam \entradaI1[14]~I .oe_power_up = "low";
defparam \entradaI1[14]~I .oe_register_mode = "none";
defparam \entradaI1[14]~I .oe_sync_reset = "none";
defparam \entradaI1[14]~I .operation_mode = "input";
defparam \entradaI1[14]~I .output_async_reset = "none";
defparam \entradaI1[14]~I .output_power_up = "low";
defparam \entradaI1[14]~I .output_register_mode = "none";
defparam \entradaI1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y50_N8
cycloneii_lcell_comb \RB|RegInternal1|q[14]~feeder (
// Equation(s):
// \RB|RegInternal1|q[14]~feeder_combout  = \entradaI1~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [14]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y50_N9
cycloneii_lcell_ff \RB|RegInternal1|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [14]));

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI1~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI1[15]));
// synopsys translate_off
defparam \entradaI1[15]~I .input_async_reset = "none";
defparam \entradaI1[15]~I .input_power_up = "low";
defparam \entradaI1[15]~I .input_register_mode = "none";
defparam \entradaI1[15]~I .input_sync_reset = "none";
defparam \entradaI1[15]~I .oe_async_reset = "none";
defparam \entradaI1[15]~I .oe_power_up = "low";
defparam \entradaI1[15]~I .oe_register_mode = "none";
defparam \entradaI1[15]~I .oe_sync_reset = "none";
defparam \entradaI1[15]~I .operation_mode = "input";
defparam \entradaI1[15]~I .output_async_reset = "none";
defparam \entradaI1[15]~I .output_power_up = "low";
defparam \entradaI1[15]~I .output_register_mode = "none";
defparam \entradaI1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y50_N22
cycloneii_lcell_comb \RB|RegInternal1|q[15]~feeder (
// Equation(s):
// \RB|RegInternal1|q[15]~feeder_combout  = \entradaI1~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI1~combout [15]),
	.cin(gnd),
	.combout(\RB|RegInternal1|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal1|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal1|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y50_N23
cycloneii_lcell_ff \RB|RegInternal1|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal1|q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal1|q [15]));

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[0]));
// synopsys translate_off
defparam \entradaI2[0]~I .input_async_reset = "none";
defparam \entradaI2[0]~I .input_power_up = "low";
defparam \entradaI2[0]~I .input_register_mode = "none";
defparam \entradaI2[0]~I .input_sync_reset = "none";
defparam \entradaI2[0]~I .oe_async_reset = "none";
defparam \entradaI2[0]~I .oe_power_up = "low";
defparam \entradaI2[0]~I .oe_register_mode = "none";
defparam \entradaI2[0]~I .oe_sync_reset = "none";
defparam \entradaI2[0]~I .operation_mode = "input";
defparam \entradaI2[0]~I .output_async_reset = "none";
defparam \entradaI2[0]~I .output_power_up = "low";
defparam \entradaI2[0]~I .output_register_mode = "none";
defparam \entradaI2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \RB|RegInternal2|q[0]~feeder (
// Equation(s):
// \RB|RegInternal2|q[0]~feeder_combout  = \entradaI2~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [0]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[0]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N1
cycloneii_lcell_ff \RB|RegInternal2|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [0]));

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[1]));
// synopsys translate_off
defparam \entradaI2[1]~I .input_async_reset = "none";
defparam \entradaI2[1]~I .input_power_up = "low";
defparam \entradaI2[1]~I .input_register_mode = "none";
defparam \entradaI2[1]~I .input_sync_reset = "none";
defparam \entradaI2[1]~I .oe_async_reset = "none";
defparam \entradaI2[1]~I .oe_power_up = "low";
defparam \entradaI2[1]~I .oe_register_mode = "none";
defparam \entradaI2[1]~I .oe_sync_reset = "none";
defparam \entradaI2[1]~I .operation_mode = "input";
defparam \entradaI2[1]~I .output_async_reset = "none";
defparam \entradaI2[1]~I .output_power_up = "low";
defparam \entradaI2[1]~I .output_register_mode = "none";
defparam \entradaI2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N6
cycloneii_lcell_comb \RB|RegInternal2|q[1]~feeder (
// Equation(s):
// \RB|RegInternal2|q[1]~feeder_combout  = \entradaI2~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [1]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[1]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N7
cycloneii_lcell_ff \RB|RegInternal2|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [1]));

// Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[2]));
// synopsys translate_off
defparam \entradaI2[2]~I .input_async_reset = "none";
defparam \entradaI2[2]~I .input_power_up = "low";
defparam \entradaI2[2]~I .input_register_mode = "none";
defparam \entradaI2[2]~I .input_sync_reset = "none";
defparam \entradaI2[2]~I .oe_async_reset = "none";
defparam \entradaI2[2]~I .oe_power_up = "low";
defparam \entradaI2[2]~I .oe_register_mode = "none";
defparam \entradaI2[2]~I .oe_sync_reset = "none";
defparam \entradaI2[2]~I .operation_mode = "input";
defparam \entradaI2[2]~I .output_async_reset = "none";
defparam \entradaI2[2]~I .output_power_up = "low";
defparam \entradaI2[2]~I .output_register_mode = "none";
defparam \entradaI2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N8
cycloneii_lcell_comb \RB|RegInternal2|q[2]~feeder (
// Equation(s):
// \RB|RegInternal2|q[2]~feeder_combout  = \entradaI2~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [2]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[2]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N9
cycloneii_lcell_ff \RB|RegInternal2|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [2]));

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[3]));
// synopsys translate_off
defparam \entradaI2[3]~I .input_async_reset = "none";
defparam \entradaI2[3]~I .input_power_up = "low";
defparam \entradaI2[3]~I .input_register_mode = "none";
defparam \entradaI2[3]~I .input_sync_reset = "none";
defparam \entradaI2[3]~I .oe_async_reset = "none";
defparam \entradaI2[3]~I .oe_power_up = "low";
defparam \entradaI2[3]~I .oe_register_mode = "none";
defparam \entradaI2[3]~I .oe_sync_reset = "none";
defparam \entradaI2[3]~I .operation_mode = "input";
defparam \entradaI2[3]~I .output_async_reset = "none";
defparam \entradaI2[3]~I .output_power_up = "low";
defparam \entradaI2[3]~I .output_register_mode = "none";
defparam \entradaI2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \RB|RegInternal2|q[3]~feeder (
// Equation(s):
// \RB|RegInternal2|q[3]~feeder_combout  = \entradaI2~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [3]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[3]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N23
cycloneii_lcell_ff \RB|RegInternal2|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [3]));

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[4]));
// synopsys translate_off
defparam \entradaI2[4]~I .input_async_reset = "none";
defparam \entradaI2[4]~I .input_power_up = "low";
defparam \entradaI2[4]~I .input_register_mode = "none";
defparam \entradaI2[4]~I .input_sync_reset = "none";
defparam \entradaI2[4]~I .oe_async_reset = "none";
defparam \entradaI2[4]~I .oe_power_up = "low";
defparam \entradaI2[4]~I .oe_register_mode = "none";
defparam \entradaI2[4]~I .oe_sync_reset = "none";
defparam \entradaI2[4]~I .operation_mode = "input";
defparam \entradaI2[4]~I .output_async_reset = "none";
defparam \entradaI2[4]~I .output_power_up = "low";
defparam \entradaI2[4]~I .output_register_mode = "none";
defparam \entradaI2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y14_N5
cycloneii_lcell_ff \RB|RegInternal2|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI2~combout [4]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [4]));

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[5]));
// synopsys translate_off
defparam \entradaI2[5]~I .input_async_reset = "none";
defparam \entradaI2[5]~I .input_power_up = "low";
defparam \entradaI2[5]~I .input_register_mode = "none";
defparam \entradaI2[5]~I .input_sync_reset = "none";
defparam \entradaI2[5]~I .oe_async_reset = "none";
defparam \entradaI2[5]~I .oe_power_up = "low";
defparam \entradaI2[5]~I .oe_register_mode = "none";
defparam \entradaI2[5]~I .oe_sync_reset = "none";
defparam \entradaI2[5]~I .operation_mode = "input";
defparam \entradaI2[5]~I .output_async_reset = "none";
defparam \entradaI2[5]~I .output_power_up = "low";
defparam \entradaI2[5]~I .output_register_mode = "none";
defparam \entradaI2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N26
cycloneii_lcell_comb \RB|RegInternal2|q[5]~feeder (
// Equation(s):
// \RB|RegInternal2|q[5]~feeder_combout  = \entradaI2~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [5]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[5]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N27
cycloneii_lcell_ff \RB|RegInternal2|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [5]));

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[6]));
// synopsys translate_off
defparam \entradaI2[6]~I .input_async_reset = "none";
defparam \entradaI2[6]~I .input_power_up = "low";
defparam \entradaI2[6]~I .input_register_mode = "none";
defparam \entradaI2[6]~I .input_sync_reset = "none";
defparam \entradaI2[6]~I .oe_async_reset = "none";
defparam \entradaI2[6]~I .oe_power_up = "low";
defparam \entradaI2[6]~I .oe_register_mode = "none";
defparam \entradaI2[6]~I .oe_sync_reset = "none";
defparam \entradaI2[6]~I .operation_mode = "input";
defparam \entradaI2[6]~I .output_async_reset = "none";
defparam \entradaI2[6]~I .output_power_up = "low";
defparam \entradaI2[6]~I .output_register_mode = "none";
defparam \entradaI2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y14_N13
cycloneii_lcell_ff \RB|RegInternal2|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI2~combout [6]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [6]));

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[7]));
// synopsys translate_off
defparam \entradaI2[7]~I .input_async_reset = "none";
defparam \entradaI2[7]~I .input_power_up = "low";
defparam \entradaI2[7]~I .input_register_mode = "none";
defparam \entradaI2[7]~I .input_sync_reset = "none";
defparam \entradaI2[7]~I .oe_async_reset = "none";
defparam \entradaI2[7]~I .oe_power_up = "low";
defparam \entradaI2[7]~I .oe_register_mode = "none";
defparam \entradaI2[7]~I .oe_sync_reset = "none";
defparam \entradaI2[7]~I .operation_mode = "input";
defparam \entradaI2[7]~I .output_async_reset = "none";
defparam \entradaI2[7]~I .output_power_up = "low";
defparam \entradaI2[7]~I .output_register_mode = "none";
defparam \entradaI2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y14_N3
cycloneii_lcell_ff \RB|RegInternal2|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI2~combout [7]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [7]));

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[8]));
// synopsys translate_off
defparam \entradaI2[8]~I .input_async_reset = "none";
defparam \entradaI2[8]~I .input_power_up = "low";
defparam \entradaI2[8]~I .input_register_mode = "none";
defparam \entradaI2[8]~I .input_sync_reset = "none";
defparam \entradaI2[8]~I .oe_async_reset = "none";
defparam \entradaI2[8]~I .oe_power_up = "low";
defparam \entradaI2[8]~I .oe_register_mode = "none";
defparam \entradaI2[8]~I .oe_sync_reset = "none";
defparam \entradaI2[8]~I .operation_mode = "input";
defparam \entradaI2[8]~I .output_async_reset = "none";
defparam \entradaI2[8]~I .output_power_up = "low";
defparam \entradaI2[8]~I .output_register_mode = "none";
defparam \entradaI2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N20
cycloneii_lcell_comb \RB|RegInternal2|q[8]~feeder (
// Equation(s):
// \RB|RegInternal2|q[8]~feeder_combout  = \entradaI2~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [8]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[8]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N21
cycloneii_lcell_ff \RB|RegInternal2|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [8]));

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[9]));
// synopsys translate_off
defparam \entradaI2[9]~I .input_async_reset = "none";
defparam \entradaI2[9]~I .input_power_up = "low";
defparam \entradaI2[9]~I .input_register_mode = "none";
defparam \entradaI2[9]~I .input_sync_reset = "none";
defparam \entradaI2[9]~I .oe_async_reset = "none";
defparam \entradaI2[9]~I .oe_power_up = "low";
defparam \entradaI2[9]~I .oe_register_mode = "none";
defparam \entradaI2[9]~I .oe_sync_reset = "none";
defparam \entradaI2[9]~I .operation_mode = "input";
defparam \entradaI2[9]~I .output_async_reset = "none";
defparam \entradaI2[9]~I .output_power_up = "low";
defparam \entradaI2[9]~I .output_register_mode = "none";
defparam \entradaI2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N10
cycloneii_lcell_comb \RB|RegInternal2|q[9]~feeder (
// Equation(s):
// \RB|RegInternal2|q[9]~feeder_combout  = \entradaI2~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [9]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[9]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N11
cycloneii_lcell_ff \RB|RegInternal2|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [9]));

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[10]));
// synopsys translate_off
defparam \entradaI2[10]~I .input_async_reset = "none";
defparam \entradaI2[10]~I .input_power_up = "low";
defparam \entradaI2[10]~I .input_register_mode = "none";
defparam \entradaI2[10]~I .input_sync_reset = "none";
defparam \entradaI2[10]~I .oe_async_reset = "none";
defparam \entradaI2[10]~I .oe_power_up = "low";
defparam \entradaI2[10]~I .oe_register_mode = "none";
defparam \entradaI2[10]~I .oe_sync_reset = "none";
defparam \entradaI2[10]~I .operation_mode = "input";
defparam \entradaI2[10]~I .output_async_reset = "none";
defparam \entradaI2[10]~I .output_power_up = "low";
defparam \entradaI2[10]~I .output_register_mode = "none";
defparam \entradaI2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneii_lcell_comb \RB|RegInternal2|q[10]~feeder (
// Equation(s):
// \RB|RegInternal2|q[10]~feeder_combout  = \entradaI2~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [10]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[10]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N17
cycloneii_lcell_ff \RB|RegInternal2|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [10]));

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[11]));
// synopsys translate_off
defparam \entradaI2[11]~I .input_async_reset = "none";
defparam \entradaI2[11]~I .input_power_up = "low";
defparam \entradaI2[11]~I .input_register_mode = "none";
defparam \entradaI2[11]~I .input_sync_reset = "none";
defparam \entradaI2[11]~I .oe_async_reset = "none";
defparam \entradaI2[11]~I .oe_power_up = "low";
defparam \entradaI2[11]~I .oe_register_mode = "none";
defparam \entradaI2[11]~I .oe_sync_reset = "none";
defparam \entradaI2[11]~I .operation_mode = "input";
defparam \entradaI2[11]~I .output_async_reset = "none";
defparam \entradaI2[11]~I .output_power_up = "low";
defparam \entradaI2[11]~I .output_register_mode = "none";
defparam \entradaI2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y14_N19
cycloneii_lcell_ff \RB|RegInternal2|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI2~combout [11]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [11]));

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[12]));
// synopsys translate_off
defparam \entradaI2[12]~I .input_async_reset = "none";
defparam \entradaI2[12]~I .input_power_up = "low";
defparam \entradaI2[12]~I .input_register_mode = "none";
defparam \entradaI2[12]~I .input_sync_reset = "none";
defparam \entradaI2[12]~I .oe_async_reset = "none";
defparam \entradaI2[12]~I .oe_power_up = "low";
defparam \entradaI2[12]~I .oe_register_mode = "none";
defparam \entradaI2[12]~I .oe_sync_reset = "none";
defparam \entradaI2[12]~I .operation_mode = "input";
defparam \entradaI2[12]~I .output_async_reset = "none";
defparam \entradaI2[12]~I .output_power_up = "low";
defparam \entradaI2[12]~I .output_register_mode = "none";
defparam \entradaI2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y14_N25
cycloneii_lcell_ff \RB|RegInternal2|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI2~combout [12]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [12]));

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[13]));
// synopsys translate_off
defparam \entradaI2[13]~I .input_async_reset = "none";
defparam \entradaI2[13]~I .input_power_up = "low";
defparam \entradaI2[13]~I .input_register_mode = "none";
defparam \entradaI2[13]~I .input_sync_reset = "none";
defparam \entradaI2[13]~I .oe_async_reset = "none";
defparam \entradaI2[13]~I .oe_power_up = "low";
defparam \entradaI2[13]~I .oe_register_mode = "none";
defparam \entradaI2[13]~I .oe_sync_reset = "none";
defparam \entradaI2[13]~I .operation_mode = "input";
defparam \entradaI2[13]~I .output_async_reset = "none";
defparam \entradaI2[13]~I .output_power_up = "low";
defparam \entradaI2[13]~I .output_register_mode = "none";
defparam \entradaI2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \RB|RegInternal2|q[13]~feeder (
// Equation(s):
// \RB|RegInternal2|q[13]~feeder_combout  = \entradaI2~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [13]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N31
cycloneii_lcell_ff \RB|RegInternal2|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [13]));

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[14]));
// synopsys translate_off
defparam \entradaI2[14]~I .input_async_reset = "none";
defparam \entradaI2[14]~I .input_power_up = "low";
defparam \entradaI2[14]~I .input_register_mode = "none";
defparam \entradaI2[14]~I .input_sync_reset = "none";
defparam \entradaI2[14]~I .oe_async_reset = "none";
defparam \entradaI2[14]~I .oe_power_up = "low";
defparam \entradaI2[14]~I .oe_register_mode = "none";
defparam \entradaI2[14]~I .oe_sync_reset = "none";
defparam \entradaI2[14]~I .operation_mode = "input";
defparam \entradaI2[14]~I .output_async_reset = "none";
defparam \entradaI2[14]~I .output_power_up = "low";
defparam \entradaI2[14]~I .output_register_mode = "none";
defparam \entradaI2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \RB|RegInternal2|q[14]~feeder (
// Equation(s):
// \RB|RegInternal2|q[14]~feeder_combout  = \entradaI2~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI2~combout [14]),
	.cin(gnd),
	.combout(\RB|RegInternal2|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal2|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal2|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y14_N29
cycloneii_lcell_ff \RB|RegInternal2|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal2|q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [14]));

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI2[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI2~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI2[15]));
// synopsys translate_off
defparam \entradaI2[15]~I .input_async_reset = "none";
defparam \entradaI2[15]~I .input_power_up = "low";
defparam \entradaI2[15]~I .input_register_mode = "none";
defparam \entradaI2[15]~I .input_sync_reset = "none";
defparam \entradaI2[15]~I .oe_async_reset = "none";
defparam \entradaI2[15]~I .oe_power_up = "low";
defparam \entradaI2[15]~I .oe_register_mode = "none";
defparam \entradaI2[15]~I .oe_sync_reset = "none";
defparam \entradaI2[15]~I .operation_mode = "input";
defparam \entradaI2[15]~I .output_async_reset = "none";
defparam \entradaI2[15]~I .output_power_up = "low";
defparam \entradaI2[15]~I .output_register_mode = "none";
defparam \entradaI2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y14_N15
cycloneii_lcell_ff \RB|RegInternal2|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI2~combout [15]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal2|q [15]));

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[0]));
// synopsys translate_off
defparam \entradaI3[0]~I .input_async_reset = "none";
defparam \entradaI3[0]~I .input_power_up = "low";
defparam \entradaI3[0]~I .input_register_mode = "none";
defparam \entradaI3[0]~I .input_sync_reset = "none";
defparam \entradaI3[0]~I .oe_async_reset = "none";
defparam \entradaI3[0]~I .oe_power_up = "low";
defparam \entradaI3[0]~I .oe_register_mode = "none";
defparam \entradaI3[0]~I .oe_sync_reset = "none";
defparam \entradaI3[0]~I .operation_mode = "input";
defparam \entradaI3[0]~I .output_async_reset = "none";
defparam \entradaI3[0]~I .output_power_up = "low";
defparam \entradaI3[0]~I .output_register_mode = "none";
defparam \entradaI3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N28
cycloneii_lcell_comb \RB|RegInternal3|q[0]~feeder (
// Equation(s):
// \RB|RegInternal3|q[0]~feeder_combout  = \entradaI3~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [0]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[0]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N29
cycloneii_lcell_ff \RB|RegInternal3|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [0]));

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[1]));
// synopsys translate_off
defparam \entradaI3[1]~I .input_async_reset = "none";
defparam \entradaI3[1]~I .input_power_up = "low";
defparam \entradaI3[1]~I .input_register_mode = "none";
defparam \entradaI3[1]~I .input_sync_reset = "none";
defparam \entradaI3[1]~I .oe_async_reset = "none";
defparam \entradaI3[1]~I .oe_power_up = "low";
defparam \entradaI3[1]~I .oe_register_mode = "none";
defparam \entradaI3[1]~I .oe_sync_reset = "none";
defparam \entradaI3[1]~I .operation_mode = "input";
defparam \entradaI3[1]~I .output_async_reset = "none";
defparam \entradaI3[1]~I .output_power_up = "low";
defparam \entradaI3[1]~I .output_register_mode = "none";
defparam \entradaI3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N18
cycloneii_lcell_comb \RB|RegInternal3|q[1]~feeder (
// Equation(s):
// \RB|RegInternal3|q[1]~feeder_combout  = \entradaI3~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [1]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[1]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N19
cycloneii_lcell_ff \RB|RegInternal3|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [1]));

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[2]));
// synopsys translate_off
defparam \entradaI3[2]~I .input_async_reset = "none";
defparam \entradaI3[2]~I .input_power_up = "low";
defparam \entradaI3[2]~I .input_register_mode = "none";
defparam \entradaI3[2]~I .input_sync_reset = "none";
defparam \entradaI3[2]~I .oe_async_reset = "none";
defparam \entradaI3[2]~I .oe_power_up = "low";
defparam \entradaI3[2]~I .oe_register_mode = "none";
defparam \entradaI3[2]~I .oe_sync_reset = "none";
defparam \entradaI3[2]~I .operation_mode = "input";
defparam \entradaI3[2]~I .output_async_reset = "none";
defparam \entradaI3[2]~I .output_power_up = "low";
defparam \entradaI3[2]~I .output_register_mode = "none";
defparam \entradaI3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N4
cycloneii_lcell_comb \RB|RegInternal3|q[2]~feeder (
// Equation(s):
// \RB|RegInternal3|q[2]~feeder_combout  = \entradaI3~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [2]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[2]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N5
cycloneii_lcell_ff \RB|RegInternal3|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [2]));

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[3]));
// synopsys translate_off
defparam \entradaI3[3]~I .input_async_reset = "none";
defparam \entradaI3[3]~I .input_power_up = "low";
defparam \entradaI3[3]~I .input_register_mode = "none";
defparam \entradaI3[3]~I .input_sync_reset = "none";
defparam \entradaI3[3]~I .oe_async_reset = "none";
defparam \entradaI3[3]~I .oe_power_up = "low";
defparam \entradaI3[3]~I .oe_register_mode = "none";
defparam \entradaI3[3]~I .oe_sync_reset = "none";
defparam \entradaI3[3]~I .operation_mode = "input";
defparam \entradaI3[3]~I .output_async_reset = "none";
defparam \entradaI3[3]~I .output_power_up = "low";
defparam \entradaI3[3]~I .output_register_mode = "none";
defparam \entradaI3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N26
cycloneii_lcell_comb \RB|RegInternal3|q[3]~feeder (
// Equation(s):
// \RB|RegInternal3|q[3]~feeder_combout  = \entradaI3~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [3]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[3]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N27
cycloneii_lcell_ff \RB|RegInternal3|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [3]));

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[4]));
// synopsys translate_off
defparam \entradaI3[4]~I .input_async_reset = "none";
defparam \entradaI3[4]~I .input_power_up = "low";
defparam \entradaI3[4]~I .input_register_mode = "none";
defparam \entradaI3[4]~I .input_sync_reset = "none";
defparam \entradaI3[4]~I .oe_async_reset = "none";
defparam \entradaI3[4]~I .oe_power_up = "low";
defparam \entradaI3[4]~I .oe_register_mode = "none";
defparam \entradaI3[4]~I .oe_sync_reset = "none";
defparam \entradaI3[4]~I .operation_mode = "input";
defparam \entradaI3[4]~I .output_async_reset = "none";
defparam \entradaI3[4]~I .output_power_up = "low";
defparam \entradaI3[4]~I .output_register_mode = "none";
defparam \entradaI3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N16
cycloneii_lcell_comb \RB|RegInternal3|q[4]~feeder (
// Equation(s):
// \RB|RegInternal3|q[4]~feeder_combout  = \entradaI3~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [4]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[4]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N17
cycloneii_lcell_ff \RB|RegInternal3|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [4]));

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[5]));
// synopsys translate_off
defparam \entradaI3[5]~I .input_async_reset = "none";
defparam \entradaI3[5]~I .input_power_up = "low";
defparam \entradaI3[5]~I .input_register_mode = "none";
defparam \entradaI3[5]~I .input_sync_reset = "none";
defparam \entradaI3[5]~I .oe_async_reset = "none";
defparam \entradaI3[5]~I .oe_power_up = "low";
defparam \entradaI3[5]~I .oe_register_mode = "none";
defparam \entradaI3[5]~I .oe_sync_reset = "none";
defparam \entradaI3[5]~I .operation_mode = "input";
defparam \entradaI3[5]~I .output_async_reset = "none";
defparam \entradaI3[5]~I .output_power_up = "low";
defparam \entradaI3[5]~I .output_register_mode = "none";
defparam \entradaI3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y1_N11
cycloneii_lcell_ff \RB|RegInternal3|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI3~combout [5]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [5]));

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[6]));
// synopsys translate_off
defparam \entradaI3[6]~I .input_async_reset = "none";
defparam \entradaI3[6]~I .input_power_up = "low";
defparam \entradaI3[6]~I .input_register_mode = "none";
defparam \entradaI3[6]~I .input_sync_reset = "none";
defparam \entradaI3[6]~I .oe_async_reset = "none";
defparam \entradaI3[6]~I .oe_power_up = "low";
defparam \entradaI3[6]~I .oe_register_mode = "none";
defparam \entradaI3[6]~I .oe_sync_reset = "none";
defparam \entradaI3[6]~I .operation_mode = "input";
defparam \entradaI3[6]~I .output_async_reset = "none";
defparam \entradaI3[6]~I .output_power_up = "low";
defparam \entradaI3[6]~I .output_register_mode = "none";
defparam \entradaI3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N16
cycloneii_lcell_comb \RB|RegInternal3|q[6]~feeder (
// Equation(s):
// \RB|RegInternal3|q[6]~feeder_combout  = \entradaI3~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [6]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[6]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N17
cycloneii_lcell_ff \RB|RegInternal3|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [6]));

// Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[7]));
// synopsys translate_off
defparam \entradaI3[7]~I .input_async_reset = "none";
defparam \entradaI3[7]~I .input_power_up = "low";
defparam \entradaI3[7]~I .input_register_mode = "none";
defparam \entradaI3[7]~I .input_sync_reset = "none";
defparam \entradaI3[7]~I .oe_async_reset = "none";
defparam \entradaI3[7]~I .oe_power_up = "low";
defparam \entradaI3[7]~I .oe_register_mode = "none";
defparam \entradaI3[7]~I .oe_sync_reset = "none";
defparam \entradaI3[7]~I .operation_mode = "input";
defparam \entradaI3[7]~I .output_async_reset = "none";
defparam \entradaI3[7]~I .output_power_up = "low";
defparam \entradaI3[7]~I .output_register_mode = "none";
defparam \entradaI3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N12
cycloneii_lcell_comb \RB|RegInternal3|q[7]~feeder (
// Equation(s):
// \RB|RegInternal3|q[7]~feeder_combout  = \entradaI3~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [7]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[7]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N13
cycloneii_lcell_ff \RB|RegInternal3|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [7]));

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[8]));
// synopsys translate_off
defparam \entradaI3[8]~I .input_async_reset = "none";
defparam \entradaI3[8]~I .input_power_up = "low";
defparam \entradaI3[8]~I .input_register_mode = "none";
defparam \entradaI3[8]~I .input_sync_reset = "none";
defparam \entradaI3[8]~I .oe_async_reset = "none";
defparam \entradaI3[8]~I .oe_power_up = "low";
defparam \entradaI3[8]~I .oe_register_mode = "none";
defparam \entradaI3[8]~I .oe_sync_reset = "none";
defparam \entradaI3[8]~I .operation_mode = "input";
defparam \entradaI3[8]~I .output_async_reset = "none";
defparam \entradaI3[8]~I .output_power_up = "low";
defparam \entradaI3[8]~I .output_register_mode = "none";
defparam \entradaI3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X14_Y1_N3
cycloneii_lcell_ff \RB|RegInternal3|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\entradaI3~combout [8]),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [8]));

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[9]));
// synopsys translate_off
defparam \entradaI3[9]~I .input_async_reset = "none";
defparam \entradaI3[9]~I .input_power_up = "low";
defparam \entradaI3[9]~I .input_register_mode = "none";
defparam \entradaI3[9]~I .input_sync_reset = "none";
defparam \entradaI3[9]~I .oe_async_reset = "none";
defparam \entradaI3[9]~I .oe_power_up = "low";
defparam \entradaI3[9]~I .oe_register_mode = "none";
defparam \entradaI3[9]~I .oe_sync_reset = "none";
defparam \entradaI3[9]~I .operation_mode = "input";
defparam \entradaI3[9]~I .output_async_reset = "none";
defparam \entradaI3[9]~I .output_power_up = "low";
defparam \entradaI3[9]~I .output_register_mode = "none";
defparam \entradaI3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N20
cycloneii_lcell_comb \RB|RegInternal3|q[9]~feeder (
// Equation(s):
// \RB|RegInternal3|q[9]~feeder_combout  = \entradaI3~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [9]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[9]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N21
cycloneii_lcell_ff \RB|RegInternal3|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [9]));

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[10]));
// synopsys translate_off
defparam \entradaI3[10]~I .input_async_reset = "none";
defparam \entradaI3[10]~I .input_power_up = "low";
defparam \entradaI3[10]~I .input_register_mode = "none";
defparam \entradaI3[10]~I .input_sync_reset = "none";
defparam \entradaI3[10]~I .oe_async_reset = "none";
defparam \entradaI3[10]~I .oe_power_up = "low";
defparam \entradaI3[10]~I .oe_register_mode = "none";
defparam \entradaI3[10]~I .oe_sync_reset = "none";
defparam \entradaI3[10]~I .operation_mode = "input";
defparam \entradaI3[10]~I .output_async_reset = "none";
defparam \entradaI3[10]~I .output_power_up = "low";
defparam \entradaI3[10]~I .output_register_mode = "none";
defparam \entradaI3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N16
cycloneii_lcell_comb \RB|RegInternal3|q[10]~feeder (
// Equation(s):
// \RB|RegInternal3|q[10]~feeder_combout  = \entradaI3~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [10]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[10]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y1_N17
cycloneii_lcell_ff \RB|RegInternal3|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [10]));

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[11]));
// synopsys translate_off
defparam \entradaI3[11]~I .input_async_reset = "none";
defparam \entradaI3[11]~I .input_power_up = "low";
defparam \entradaI3[11]~I .input_register_mode = "none";
defparam \entradaI3[11]~I .input_sync_reset = "none";
defparam \entradaI3[11]~I .oe_async_reset = "none";
defparam \entradaI3[11]~I .oe_power_up = "low";
defparam \entradaI3[11]~I .oe_register_mode = "none";
defparam \entradaI3[11]~I .oe_sync_reset = "none";
defparam \entradaI3[11]~I .operation_mode = "input";
defparam \entradaI3[11]~I .output_async_reset = "none";
defparam \entradaI3[11]~I .output_power_up = "low";
defparam \entradaI3[11]~I .output_register_mode = "none";
defparam \entradaI3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N6
cycloneii_lcell_comb \RB|RegInternal3|q[11]~feeder (
// Equation(s):
// \RB|RegInternal3|q[11]~feeder_combout  = \entradaI3~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [11]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[11]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N7
cycloneii_lcell_ff \RB|RegInternal3|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [11]));

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[12]));
// synopsys translate_off
defparam \entradaI3[12]~I .input_async_reset = "none";
defparam \entradaI3[12]~I .input_power_up = "low";
defparam \entradaI3[12]~I .input_register_mode = "none";
defparam \entradaI3[12]~I .input_sync_reset = "none";
defparam \entradaI3[12]~I .oe_async_reset = "none";
defparam \entradaI3[12]~I .oe_power_up = "low";
defparam \entradaI3[12]~I .oe_register_mode = "none";
defparam \entradaI3[12]~I .oe_sync_reset = "none";
defparam \entradaI3[12]~I .operation_mode = "input";
defparam \entradaI3[12]~I .output_async_reset = "none";
defparam \entradaI3[12]~I .output_power_up = "low";
defparam \entradaI3[12]~I .output_register_mode = "none";
defparam \entradaI3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N18
cycloneii_lcell_comb \RB|RegInternal3|q[12]~feeder (
// Equation(s):
// \RB|RegInternal3|q[12]~feeder_combout  = \entradaI3~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [12]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[12]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y1_N19
cycloneii_lcell_ff \RB|RegInternal3|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [12]));

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[13]));
// synopsys translate_off
defparam \entradaI3[13]~I .input_async_reset = "none";
defparam \entradaI3[13]~I .input_power_up = "low";
defparam \entradaI3[13]~I .input_register_mode = "none";
defparam \entradaI3[13]~I .input_sync_reset = "none";
defparam \entradaI3[13]~I .oe_async_reset = "none";
defparam \entradaI3[13]~I .oe_power_up = "low";
defparam \entradaI3[13]~I .oe_register_mode = "none";
defparam \entradaI3[13]~I .oe_sync_reset = "none";
defparam \entradaI3[13]~I .operation_mode = "input";
defparam \entradaI3[13]~I .output_async_reset = "none";
defparam \entradaI3[13]~I .output_power_up = "low";
defparam \entradaI3[13]~I .output_register_mode = "none";
defparam \entradaI3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N24
cycloneii_lcell_comb \RB|RegInternal3|q[13]~feeder (
// Equation(s):
// \RB|RegInternal3|q[13]~feeder_combout  = \entradaI3~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [13]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[13]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N25
cycloneii_lcell_ff \RB|RegInternal3|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [13]));

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[14]));
// synopsys translate_off
defparam \entradaI3[14]~I .input_async_reset = "none";
defparam \entradaI3[14]~I .input_power_up = "low";
defparam \entradaI3[14]~I .input_register_mode = "none";
defparam \entradaI3[14]~I .input_sync_reset = "none";
defparam \entradaI3[14]~I .oe_async_reset = "none";
defparam \entradaI3[14]~I .oe_power_up = "low";
defparam \entradaI3[14]~I .oe_register_mode = "none";
defparam \entradaI3[14]~I .oe_sync_reset = "none";
defparam \entradaI3[14]~I .operation_mode = "input";
defparam \entradaI3[14]~I .output_async_reset = "none";
defparam \entradaI3[14]~I .output_power_up = "low";
defparam \entradaI3[14]~I .output_register_mode = "none";
defparam \entradaI3[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N16
cycloneii_lcell_comb \RB|RegInternal3|q[14]~feeder (
// Equation(s):
// \RB|RegInternal3|q[14]~feeder_combout  = \entradaI3~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [14]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[14]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y1_N17
cycloneii_lcell_ff \RB|RegInternal3|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [14]));

// Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaI3[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\entradaI3~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaI3[15]));
// synopsys translate_off
defparam \entradaI3[15]~I .input_async_reset = "none";
defparam \entradaI3[15]~I .input_power_up = "low";
defparam \entradaI3[15]~I .input_register_mode = "none";
defparam \entradaI3[15]~I .input_sync_reset = "none";
defparam \entradaI3[15]~I .oe_async_reset = "none";
defparam \entradaI3[15]~I .oe_power_up = "low";
defparam \entradaI3[15]~I .oe_register_mode = "none";
defparam \entradaI3[15]~I .oe_sync_reset = "none";
defparam \entradaI3[15]~I .operation_mode = "input";
defparam \entradaI3[15]~I .output_async_reset = "none";
defparam \entradaI3[15]~I .output_power_up = "low";
defparam \entradaI3[15]~I .output_register_mode = "none";
defparam \entradaI3[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N22
cycloneii_lcell_comb \RB|RegInternal3|q[15]~feeder (
// Equation(s):
// \RB|RegInternal3|q[15]~feeder_combout  = \entradaI3~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\entradaI3~combout [15]),
	.cin(gnd),
	.combout(\RB|RegInternal3|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RB|RegInternal3|q[15]~feeder .lut_mask = 16'hFF00;
defparam \RB|RegInternal3|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y1_N23
cycloneii_lcell_ff \RB|RegInternal3|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\RB|RegInternal3|q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wDEBUG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\RB|RegInternal3|q [15]));

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[0]~I (
	.datain(\RG|AL|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[0]));
// synopsys translate_off
defparam \saidaAX[0]~I .input_async_reset = "none";
defparam \saidaAX[0]~I .input_power_up = "low";
defparam \saidaAX[0]~I .input_register_mode = "none";
defparam \saidaAX[0]~I .input_sync_reset = "none";
defparam \saidaAX[0]~I .oe_async_reset = "none";
defparam \saidaAX[0]~I .oe_power_up = "low";
defparam \saidaAX[0]~I .oe_register_mode = "none";
defparam \saidaAX[0]~I .oe_sync_reset = "none";
defparam \saidaAX[0]~I .operation_mode = "output";
defparam \saidaAX[0]~I .output_async_reset = "none";
defparam \saidaAX[0]~I .output_power_up = "low";
defparam \saidaAX[0]~I .output_register_mode = "none";
defparam \saidaAX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[1]~I (
	.datain(\RG|AL|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[1]));
// synopsys translate_off
defparam \saidaAX[1]~I .input_async_reset = "none";
defparam \saidaAX[1]~I .input_power_up = "low";
defparam \saidaAX[1]~I .input_register_mode = "none";
defparam \saidaAX[1]~I .input_sync_reset = "none";
defparam \saidaAX[1]~I .oe_async_reset = "none";
defparam \saidaAX[1]~I .oe_power_up = "low";
defparam \saidaAX[1]~I .oe_register_mode = "none";
defparam \saidaAX[1]~I .oe_sync_reset = "none";
defparam \saidaAX[1]~I .operation_mode = "output";
defparam \saidaAX[1]~I .output_async_reset = "none";
defparam \saidaAX[1]~I .output_power_up = "low";
defparam \saidaAX[1]~I .output_register_mode = "none";
defparam \saidaAX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[2]~I (
	.datain(\RG|AL|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[2]));
// synopsys translate_off
defparam \saidaAX[2]~I .input_async_reset = "none";
defparam \saidaAX[2]~I .input_power_up = "low";
defparam \saidaAX[2]~I .input_register_mode = "none";
defparam \saidaAX[2]~I .input_sync_reset = "none";
defparam \saidaAX[2]~I .oe_async_reset = "none";
defparam \saidaAX[2]~I .oe_power_up = "low";
defparam \saidaAX[2]~I .oe_register_mode = "none";
defparam \saidaAX[2]~I .oe_sync_reset = "none";
defparam \saidaAX[2]~I .operation_mode = "output";
defparam \saidaAX[2]~I .output_async_reset = "none";
defparam \saidaAX[2]~I .output_power_up = "low";
defparam \saidaAX[2]~I .output_register_mode = "none";
defparam \saidaAX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[3]~I (
	.datain(\RG|AL|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[3]));
// synopsys translate_off
defparam \saidaAX[3]~I .input_async_reset = "none";
defparam \saidaAX[3]~I .input_power_up = "low";
defparam \saidaAX[3]~I .input_register_mode = "none";
defparam \saidaAX[3]~I .input_sync_reset = "none";
defparam \saidaAX[3]~I .oe_async_reset = "none";
defparam \saidaAX[3]~I .oe_power_up = "low";
defparam \saidaAX[3]~I .oe_register_mode = "none";
defparam \saidaAX[3]~I .oe_sync_reset = "none";
defparam \saidaAX[3]~I .operation_mode = "output";
defparam \saidaAX[3]~I .output_async_reset = "none";
defparam \saidaAX[3]~I .output_power_up = "low";
defparam \saidaAX[3]~I .output_register_mode = "none";
defparam \saidaAX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[4]~I (
	.datain(\RG|AL|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[4]));
// synopsys translate_off
defparam \saidaAX[4]~I .input_async_reset = "none";
defparam \saidaAX[4]~I .input_power_up = "low";
defparam \saidaAX[4]~I .input_register_mode = "none";
defparam \saidaAX[4]~I .input_sync_reset = "none";
defparam \saidaAX[4]~I .oe_async_reset = "none";
defparam \saidaAX[4]~I .oe_power_up = "low";
defparam \saidaAX[4]~I .oe_register_mode = "none";
defparam \saidaAX[4]~I .oe_sync_reset = "none";
defparam \saidaAX[4]~I .operation_mode = "output";
defparam \saidaAX[4]~I .output_async_reset = "none";
defparam \saidaAX[4]~I .output_power_up = "low";
defparam \saidaAX[4]~I .output_register_mode = "none";
defparam \saidaAX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[5]~I (
	.datain(\RG|AL|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[5]));
// synopsys translate_off
defparam \saidaAX[5]~I .input_async_reset = "none";
defparam \saidaAX[5]~I .input_power_up = "low";
defparam \saidaAX[5]~I .input_register_mode = "none";
defparam \saidaAX[5]~I .input_sync_reset = "none";
defparam \saidaAX[5]~I .oe_async_reset = "none";
defparam \saidaAX[5]~I .oe_power_up = "low";
defparam \saidaAX[5]~I .oe_register_mode = "none";
defparam \saidaAX[5]~I .oe_sync_reset = "none";
defparam \saidaAX[5]~I .operation_mode = "output";
defparam \saidaAX[5]~I .output_async_reset = "none";
defparam \saidaAX[5]~I .output_power_up = "low";
defparam \saidaAX[5]~I .output_register_mode = "none";
defparam \saidaAX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[6]~I (
	.datain(\RG|AL|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[6]));
// synopsys translate_off
defparam \saidaAX[6]~I .input_async_reset = "none";
defparam \saidaAX[6]~I .input_power_up = "low";
defparam \saidaAX[6]~I .input_register_mode = "none";
defparam \saidaAX[6]~I .input_sync_reset = "none";
defparam \saidaAX[6]~I .oe_async_reset = "none";
defparam \saidaAX[6]~I .oe_power_up = "low";
defparam \saidaAX[6]~I .oe_register_mode = "none";
defparam \saidaAX[6]~I .oe_sync_reset = "none";
defparam \saidaAX[6]~I .operation_mode = "output";
defparam \saidaAX[6]~I .output_async_reset = "none";
defparam \saidaAX[6]~I .output_power_up = "low";
defparam \saidaAX[6]~I .output_register_mode = "none";
defparam \saidaAX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[7]~I (
	.datain(\RG|AL|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[7]));
// synopsys translate_off
defparam \saidaAX[7]~I .input_async_reset = "none";
defparam \saidaAX[7]~I .input_power_up = "low";
defparam \saidaAX[7]~I .input_register_mode = "none";
defparam \saidaAX[7]~I .input_sync_reset = "none";
defparam \saidaAX[7]~I .oe_async_reset = "none";
defparam \saidaAX[7]~I .oe_power_up = "low";
defparam \saidaAX[7]~I .oe_register_mode = "none";
defparam \saidaAX[7]~I .oe_sync_reset = "none";
defparam \saidaAX[7]~I .operation_mode = "output";
defparam \saidaAX[7]~I .output_async_reset = "none";
defparam \saidaAX[7]~I .output_power_up = "low";
defparam \saidaAX[7]~I .output_register_mode = "none";
defparam \saidaAX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[8]~I (
	.datain(\RG|AH|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[8]));
// synopsys translate_off
defparam \saidaAX[8]~I .input_async_reset = "none";
defparam \saidaAX[8]~I .input_power_up = "low";
defparam \saidaAX[8]~I .input_register_mode = "none";
defparam \saidaAX[8]~I .input_sync_reset = "none";
defparam \saidaAX[8]~I .oe_async_reset = "none";
defparam \saidaAX[8]~I .oe_power_up = "low";
defparam \saidaAX[8]~I .oe_register_mode = "none";
defparam \saidaAX[8]~I .oe_sync_reset = "none";
defparam \saidaAX[8]~I .operation_mode = "output";
defparam \saidaAX[8]~I .output_async_reset = "none";
defparam \saidaAX[8]~I .output_power_up = "low";
defparam \saidaAX[8]~I .output_register_mode = "none";
defparam \saidaAX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[9]~I (
	.datain(\RG|AH|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[9]));
// synopsys translate_off
defparam \saidaAX[9]~I .input_async_reset = "none";
defparam \saidaAX[9]~I .input_power_up = "low";
defparam \saidaAX[9]~I .input_register_mode = "none";
defparam \saidaAX[9]~I .input_sync_reset = "none";
defparam \saidaAX[9]~I .oe_async_reset = "none";
defparam \saidaAX[9]~I .oe_power_up = "low";
defparam \saidaAX[9]~I .oe_register_mode = "none";
defparam \saidaAX[9]~I .oe_sync_reset = "none";
defparam \saidaAX[9]~I .operation_mode = "output";
defparam \saidaAX[9]~I .output_async_reset = "none";
defparam \saidaAX[9]~I .output_power_up = "low";
defparam \saidaAX[9]~I .output_register_mode = "none";
defparam \saidaAX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[10]~I (
	.datain(\RG|AH|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[10]));
// synopsys translate_off
defparam \saidaAX[10]~I .input_async_reset = "none";
defparam \saidaAX[10]~I .input_power_up = "low";
defparam \saidaAX[10]~I .input_register_mode = "none";
defparam \saidaAX[10]~I .input_sync_reset = "none";
defparam \saidaAX[10]~I .oe_async_reset = "none";
defparam \saidaAX[10]~I .oe_power_up = "low";
defparam \saidaAX[10]~I .oe_register_mode = "none";
defparam \saidaAX[10]~I .oe_sync_reset = "none";
defparam \saidaAX[10]~I .operation_mode = "output";
defparam \saidaAX[10]~I .output_async_reset = "none";
defparam \saidaAX[10]~I .output_power_up = "low";
defparam \saidaAX[10]~I .output_register_mode = "none";
defparam \saidaAX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[11]~I (
	.datain(\RG|AH|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[11]));
// synopsys translate_off
defparam \saidaAX[11]~I .input_async_reset = "none";
defparam \saidaAX[11]~I .input_power_up = "low";
defparam \saidaAX[11]~I .input_register_mode = "none";
defparam \saidaAX[11]~I .input_sync_reset = "none";
defparam \saidaAX[11]~I .oe_async_reset = "none";
defparam \saidaAX[11]~I .oe_power_up = "low";
defparam \saidaAX[11]~I .oe_register_mode = "none";
defparam \saidaAX[11]~I .oe_sync_reset = "none";
defparam \saidaAX[11]~I .operation_mode = "output";
defparam \saidaAX[11]~I .output_async_reset = "none";
defparam \saidaAX[11]~I .output_power_up = "low";
defparam \saidaAX[11]~I .output_register_mode = "none";
defparam \saidaAX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[12]~I (
	.datain(\RG|AH|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[12]));
// synopsys translate_off
defparam \saidaAX[12]~I .input_async_reset = "none";
defparam \saidaAX[12]~I .input_power_up = "low";
defparam \saidaAX[12]~I .input_register_mode = "none";
defparam \saidaAX[12]~I .input_sync_reset = "none";
defparam \saidaAX[12]~I .oe_async_reset = "none";
defparam \saidaAX[12]~I .oe_power_up = "low";
defparam \saidaAX[12]~I .oe_register_mode = "none";
defparam \saidaAX[12]~I .oe_sync_reset = "none";
defparam \saidaAX[12]~I .operation_mode = "output";
defparam \saidaAX[12]~I .output_async_reset = "none";
defparam \saidaAX[12]~I .output_power_up = "low";
defparam \saidaAX[12]~I .output_register_mode = "none";
defparam \saidaAX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[13]~I (
	.datain(\RG|AH|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[13]));
// synopsys translate_off
defparam \saidaAX[13]~I .input_async_reset = "none";
defparam \saidaAX[13]~I .input_power_up = "low";
defparam \saidaAX[13]~I .input_register_mode = "none";
defparam \saidaAX[13]~I .input_sync_reset = "none";
defparam \saidaAX[13]~I .oe_async_reset = "none";
defparam \saidaAX[13]~I .oe_power_up = "low";
defparam \saidaAX[13]~I .oe_register_mode = "none";
defparam \saidaAX[13]~I .oe_sync_reset = "none";
defparam \saidaAX[13]~I .operation_mode = "output";
defparam \saidaAX[13]~I .output_async_reset = "none";
defparam \saidaAX[13]~I .output_power_up = "low";
defparam \saidaAX[13]~I .output_register_mode = "none";
defparam \saidaAX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[14]~I (
	.datain(\RG|AH|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[14]));
// synopsys translate_off
defparam \saidaAX[14]~I .input_async_reset = "none";
defparam \saidaAX[14]~I .input_power_up = "low";
defparam \saidaAX[14]~I .input_register_mode = "none";
defparam \saidaAX[14]~I .input_sync_reset = "none";
defparam \saidaAX[14]~I .oe_async_reset = "none";
defparam \saidaAX[14]~I .oe_power_up = "low";
defparam \saidaAX[14]~I .oe_register_mode = "none";
defparam \saidaAX[14]~I .oe_sync_reset = "none";
defparam \saidaAX[14]~I .operation_mode = "output";
defparam \saidaAX[14]~I .output_async_reset = "none";
defparam \saidaAX[14]~I .output_power_up = "low";
defparam \saidaAX[14]~I .output_register_mode = "none";
defparam \saidaAX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaAX[15]~I (
	.datain(\RG|AH|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaAX[15]));
// synopsys translate_off
defparam \saidaAX[15]~I .input_async_reset = "none";
defparam \saidaAX[15]~I .input_power_up = "low";
defparam \saidaAX[15]~I .input_register_mode = "none";
defparam \saidaAX[15]~I .input_sync_reset = "none";
defparam \saidaAX[15]~I .oe_async_reset = "none";
defparam \saidaAX[15]~I .oe_power_up = "low";
defparam \saidaAX[15]~I .oe_register_mode = "none";
defparam \saidaAX[15]~I .oe_sync_reset = "none";
defparam \saidaAX[15]~I .operation_mode = "output";
defparam \saidaAX[15]~I .output_async_reset = "none";
defparam \saidaAX[15]~I .output_power_up = "low";
defparam \saidaAX[15]~I .output_register_mode = "none";
defparam \saidaAX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[0]~I (
	.datain(\RG|BL|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[0]));
// synopsys translate_off
defparam \saidaBX[0]~I .input_async_reset = "none";
defparam \saidaBX[0]~I .input_power_up = "low";
defparam \saidaBX[0]~I .input_register_mode = "none";
defparam \saidaBX[0]~I .input_sync_reset = "none";
defparam \saidaBX[0]~I .oe_async_reset = "none";
defparam \saidaBX[0]~I .oe_power_up = "low";
defparam \saidaBX[0]~I .oe_register_mode = "none";
defparam \saidaBX[0]~I .oe_sync_reset = "none";
defparam \saidaBX[0]~I .operation_mode = "output";
defparam \saidaBX[0]~I .output_async_reset = "none";
defparam \saidaBX[0]~I .output_power_up = "low";
defparam \saidaBX[0]~I .output_register_mode = "none";
defparam \saidaBX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[1]~I (
	.datain(\RG|BL|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[1]));
// synopsys translate_off
defparam \saidaBX[1]~I .input_async_reset = "none";
defparam \saidaBX[1]~I .input_power_up = "low";
defparam \saidaBX[1]~I .input_register_mode = "none";
defparam \saidaBX[1]~I .input_sync_reset = "none";
defparam \saidaBX[1]~I .oe_async_reset = "none";
defparam \saidaBX[1]~I .oe_power_up = "low";
defparam \saidaBX[1]~I .oe_register_mode = "none";
defparam \saidaBX[1]~I .oe_sync_reset = "none";
defparam \saidaBX[1]~I .operation_mode = "output";
defparam \saidaBX[1]~I .output_async_reset = "none";
defparam \saidaBX[1]~I .output_power_up = "low";
defparam \saidaBX[1]~I .output_register_mode = "none";
defparam \saidaBX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[2]~I (
	.datain(\RG|BL|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[2]));
// synopsys translate_off
defparam \saidaBX[2]~I .input_async_reset = "none";
defparam \saidaBX[2]~I .input_power_up = "low";
defparam \saidaBX[2]~I .input_register_mode = "none";
defparam \saidaBX[2]~I .input_sync_reset = "none";
defparam \saidaBX[2]~I .oe_async_reset = "none";
defparam \saidaBX[2]~I .oe_power_up = "low";
defparam \saidaBX[2]~I .oe_register_mode = "none";
defparam \saidaBX[2]~I .oe_sync_reset = "none";
defparam \saidaBX[2]~I .operation_mode = "output";
defparam \saidaBX[2]~I .output_async_reset = "none";
defparam \saidaBX[2]~I .output_power_up = "low";
defparam \saidaBX[2]~I .output_register_mode = "none";
defparam \saidaBX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[3]~I (
	.datain(\RG|BL|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[3]));
// synopsys translate_off
defparam \saidaBX[3]~I .input_async_reset = "none";
defparam \saidaBX[3]~I .input_power_up = "low";
defparam \saidaBX[3]~I .input_register_mode = "none";
defparam \saidaBX[3]~I .input_sync_reset = "none";
defparam \saidaBX[3]~I .oe_async_reset = "none";
defparam \saidaBX[3]~I .oe_power_up = "low";
defparam \saidaBX[3]~I .oe_register_mode = "none";
defparam \saidaBX[3]~I .oe_sync_reset = "none";
defparam \saidaBX[3]~I .operation_mode = "output";
defparam \saidaBX[3]~I .output_async_reset = "none";
defparam \saidaBX[3]~I .output_power_up = "low";
defparam \saidaBX[3]~I .output_register_mode = "none";
defparam \saidaBX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[4]~I (
	.datain(\RG|BL|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[4]));
// synopsys translate_off
defparam \saidaBX[4]~I .input_async_reset = "none";
defparam \saidaBX[4]~I .input_power_up = "low";
defparam \saidaBX[4]~I .input_register_mode = "none";
defparam \saidaBX[4]~I .input_sync_reset = "none";
defparam \saidaBX[4]~I .oe_async_reset = "none";
defparam \saidaBX[4]~I .oe_power_up = "low";
defparam \saidaBX[4]~I .oe_register_mode = "none";
defparam \saidaBX[4]~I .oe_sync_reset = "none";
defparam \saidaBX[4]~I .operation_mode = "output";
defparam \saidaBX[4]~I .output_async_reset = "none";
defparam \saidaBX[4]~I .output_power_up = "low";
defparam \saidaBX[4]~I .output_register_mode = "none";
defparam \saidaBX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[5]~I (
	.datain(\RG|BL|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[5]));
// synopsys translate_off
defparam \saidaBX[5]~I .input_async_reset = "none";
defparam \saidaBX[5]~I .input_power_up = "low";
defparam \saidaBX[5]~I .input_register_mode = "none";
defparam \saidaBX[5]~I .input_sync_reset = "none";
defparam \saidaBX[5]~I .oe_async_reset = "none";
defparam \saidaBX[5]~I .oe_power_up = "low";
defparam \saidaBX[5]~I .oe_register_mode = "none";
defparam \saidaBX[5]~I .oe_sync_reset = "none";
defparam \saidaBX[5]~I .operation_mode = "output";
defparam \saidaBX[5]~I .output_async_reset = "none";
defparam \saidaBX[5]~I .output_power_up = "low";
defparam \saidaBX[5]~I .output_register_mode = "none";
defparam \saidaBX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[6]~I (
	.datain(\RG|BL|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[6]));
// synopsys translate_off
defparam \saidaBX[6]~I .input_async_reset = "none";
defparam \saidaBX[6]~I .input_power_up = "low";
defparam \saidaBX[6]~I .input_register_mode = "none";
defparam \saidaBX[6]~I .input_sync_reset = "none";
defparam \saidaBX[6]~I .oe_async_reset = "none";
defparam \saidaBX[6]~I .oe_power_up = "low";
defparam \saidaBX[6]~I .oe_register_mode = "none";
defparam \saidaBX[6]~I .oe_sync_reset = "none";
defparam \saidaBX[6]~I .operation_mode = "output";
defparam \saidaBX[6]~I .output_async_reset = "none";
defparam \saidaBX[6]~I .output_power_up = "low";
defparam \saidaBX[6]~I .output_register_mode = "none";
defparam \saidaBX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[7]~I (
	.datain(\RG|BL|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[7]));
// synopsys translate_off
defparam \saidaBX[7]~I .input_async_reset = "none";
defparam \saidaBX[7]~I .input_power_up = "low";
defparam \saidaBX[7]~I .input_register_mode = "none";
defparam \saidaBX[7]~I .input_sync_reset = "none";
defparam \saidaBX[7]~I .oe_async_reset = "none";
defparam \saidaBX[7]~I .oe_power_up = "low";
defparam \saidaBX[7]~I .oe_register_mode = "none";
defparam \saidaBX[7]~I .oe_sync_reset = "none";
defparam \saidaBX[7]~I .operation_mode = "output";
defparam \saidaBX[7]~I .output_async_reset = "none";
defparam \saidaBX[7]~I .output_power_up = "low";
defparam \saidaBX[7]~I .output_register_mode = "none";
defparam \saidaBX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[8]~I (
	.datain(\RG|BH|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[8]));
// synopsys translate_off
defparam \saidaBX[8]~I .input_async_reset = "none";
defparam \saidaBX[8]~I .input_power_up = "low";
defparam \saidaBX[8]~I .input_register_mode = "none";
defparam \saidaBX[8]~I .input_sync_reset = "none";
defparam \saidaBX[8]~I .oe_async_reset = "none";
defparam \saidaBX[8]~I .oe_power_up = "low";
defparam \saidaBX[8]~I .oe_register_mode = "none";
defparam \saidaBX[8]~I .oe_sync_reset = "none";
defparam \saidaBX[8]~I .operation_mode = "output";
defparam \saidaBX[8]~I .output_async_reset = "none";
defparam \saidaBX[8]~I .output_power_up = "low";
defparam \saidaBX[8]~I .output_register_mode = "none";
defparam \saidaBX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[9]~I (
	.datain(\RG|BH|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[9]));
// synopsys translate_off
defparam \saidaBX[9]~I .input_async_reset = "none";
defparam \saidaBX[9]~I .input_power_up = "low";
defparam \saidaBX[9]~I .input_register_mode = "none";
defparam \saidaBX[9]~I .input_sync_reset = "none";
defparam \saidaBX[9]~I .oe_async_reset = "none";
defparam \saidaBX[9]~I .oe_power_up = "low";
defparam \saidaBX[9]~I .oe_register_mode = "none";
defparam \saidaBX[9]~I .oe_sync_reset = "none";
defparam \saidaBX[9]~I .operation_mode = "output";
defparam \saidaBX[9]~I .output_async_reset = "none";
defparam \saidaBX[9]~I .output_power_up = "low";
defparam \saidaBX[9]~I .output_register_mode = "none";
defparam \saidaBX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[10]~I (
	.datain(\RG|BH|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[10]));
// synopsys translate_off
defparam \saidaBX[10]~I .input_async_reset = "none";
defparam \saidaBX[10]~I .input_power_up = "low";
defparam \saidaBX[10]~I .input_register_mode = "none";
defparam \saidaBX[10]~I .input_sync_reset = "none";
defparam \saidaBX[10]~I .oe_async_reset = "none";
defparam \saidaBX[10]~I .oe_power_up = "low";
defparam \saidaBX[10]~I .oe_register_mode = "none";
defparam \saidaBX[10]~I .oe_sync_reset = "none";
defparam \saidaBX[10]~I .operation_mode = "output";
defparam \saidaBX[10]~I .output_async_reset = "none";
defparam \saidaBX[10]~I .output_power_up = "low";
defparam \saidaBX[10]~I .output_register_mode = "none";
defparam \saidaBX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[11]~I (
	.datain(\RG|BH|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[11]));
// synopsys translate_off
defparam \saidaBX[11]~I .input_async_reset = "none";
defparam \saidaBX[11]~I .input_power_up = "low";
defparam \saidaBX[11]~I .input_register_mode = "none";
defparam \saidaBX[11]~I .input_sync_reset = "none";
defparam \saidaBX[11]~I .oe_async_reset = "none";
defparam \saidaBX[11]~I .oe_power_up = "low";
defparam \saidaBX[11]~I .oe_register_mode = "none";
defparam \saidaBX[11]~I .oe_sync_reset = "none";
defparam \saidaBX[11]~I .operation_mode = "output";
defparam \saidaBX[11]~I .output_async_reset = "none";
defparam \saidaBX[11]~I .output_power_up = "low";
defparam \saidaBX[11]~I .output_register_mode = "none";
defparam \saidaBX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[12]~I (
	.datain(\RG|BH|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[12]));
// synopsys translate_off
defparam \saidaBX[12]~I .input_async_reset = "none";
defparam \saidaBX[12]~I .input_power_up = "low";
defparam \saidaBX[12]~I .input_register_mode = "none";
defparam \saidaBX[12]~I .input_sync_reset = "none";
defparam \saidaBX[12]~I .oe_async_reset = "none";
defparam \saidaBX[12]~I .oe_power_up = "low";
defparam \saidaBX[12]~I .oe_register_mode = "none";
defparam \saidaBX[12]~I .oe_sync_reset = "none";
defparam \saidaBX[12]~I .operation_mode = "output";
defparam \saidaBX[12]~I .output_async_reset = "none";
defparam \saidaBX[12]~I .output_power_up = "low";
defparam \saidaBX[12]~I .output_register_mode = "none";
defparam \saidaBX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[13]~I (
	.datain(\RG|BH|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[13]));
// synopsys translate_off
defparam \saidaBX[13]~I .input_async_reset = "none";
defparam \saidaBX[13]~I .input_power_up = "low";
defparam \saidaBX[13]~I .input_register_mode = "none";
defparam \saidaBX[13]~I .input_sync_reset = "none";
defparam \saidaBX[13]~I .oe_async_reset = "none";
defparam \saidaBX[13]~I .oe_power_up = "low";
defparam \saidaBX[13]~I .oe_register_mode = "none";
defparam \saidaBX[13]~I .oe_sync_reset = "none";
defparam \saidaBX[13]~I .operation_mode = "output";
defparam \saidaBX[13]~I .output_async_reset = "none";
defparam \saidaBX[13]~I .output_power_up = "low";
defparam \saidaBX[13]~I .output_register_mode = "none";
defparam \saidaBX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[14]~I (
	.datain(\RG|BH|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[14]));
// synopsys translate_off
defparam \saidaBX[14]~I .input_async_reset = "none";
defparam \saidaBX[14]~I .input_power_up = "low";
defparam \saidaBX[14]~I .input_register_mode = "none";
defparam \saidaBX[14]~I .input_sync_reset = "none";
defparam \saidaBX[14]~I .oe_async_reset = "none";
defparam \saidaBX[14]~I .oe_power_up = "low";
defparam \saidaBX[14]~I .oe_register_mode = "none";
defparam \saidaBX[14]~I .oe_sync_reset = "none";
defparam \saidaBX[14]~I .operation_mode = "output";
defparam \saidaBX[14]~I .output_async_reset = "none";
defparam \saidaBX[14]~I .output_power_up = "low";
defparam \saidaBX[14]~I .output_register_mode = "none";
defparam \saidaBX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBX[15]~I (
	.datain(\RG|BH|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBX[15]));
// synopsys translate_off
defparam \saidaBX[15]~I .input_async_reset = "none";
defparam \saidaBX[15]~I .input_power_up = "low";
defparam \saidaBX[15]~I .input_register_mode = "none";
defparam \saidaBX[15]~I .input_sync_reset = "none";
defparam \saidaBX[15]~I .oe_async_reset = "none";
defparam \saidaBX[15]~I .oe_power_up = "low";
defparam \saidaBX[15]~I .oe_register_mode = "none";
defparam \saidaBX[15]~I .oe_sync_reset = "none";
defparam \saidaBX[15]~I .operation_mode = "output";
defparam \saidaBX[15]~I .output_async_reset = "none";
defparam \saidaBX[15]~I .output_power_up = "low";
defparam \saidaBX[15]~I .output_register_mode = "none";
defparam \saidaBX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[0]~I (
	.datain(\RG|DL|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[0]));
// synopsys translate_off
defparam \saidaCX[0]~I .input_async_reset = "none";
defparam \saidaCX[0]~I .input_power_up = "low";
defparam \saidaCX[0]~I .input_register_mode = "none";
defparam \saidaCX[0]~I .input_sync_reset = "none";
defparam \saidaCX[0]~I .oe_async_reset = "none";
defparam \saidaCX[0]~I .oe_power_up = "low";
defparam \saidaCX[0]~I .oe_register_mode = "none";
defparam \saidaCX[0]~I .oe_sync_reset = "none";
defparam \saidaCX[0]~I .operation_mode = "output";
defparam \saidaCX[0]~I .output_async_reset = "none";
defparam \saidaCX[0]~I .output_power_up = "low";
defparam \saidaCX[0]~I .output_register_mode = "none";
defparam \saidaCX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[1]~I (
	.datain(\RG|DL|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[1]));
// synopsys translate_off
defparam \saidaCX[1]~I .input_async_reset = "none";
defparam \saidaCX[1]~I .input_power_up = "low";
defparam \saidaCX[1]~I .input_register_mode = "none";
defparam \saidaCX[1]~I .input_sync_reset = "none";
defparam \saidaCX[1]~I .oe_async_reset = "none";
defparam \saidaCX[1]~I .oe_power_up = "low";
defparam \saidaCX[1]~I .oe_register_mode = "none";
defparam \saidaCX[1]~I .oe_sync_reset = "none";
defparam \saidaCX[1]~I .operation_mode = "output";
defparam \saidaCX[1]~I .output_async_reset = "none";
defparam \saidaCX[1]~I .output_power_up = "low";
defparam \saidaCX[1]~I .output_register_mode = "none";
defparam \saidaCX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[2]~I (
	.datain(\RG|DL|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[2]));
// synopsys translate_off
defparam \saidaCX[2]~I .input_async_reset = "none";
defparam \saidaCX[2]~I .input_power_up = "low";
defparam \saidaCX[2]~I .input_register_mode = "none";
defparam \saidaCX[2]~I .input_sync_reset = "none";
defparam \saidaCX[2]~I .oe_async_reset = "none";
defparam \saidaCX[2]~I .oe_power_up = "low";
defparam \saidaCX[2]~I .oe_register_mode = "none";
defparam \saidaCX[2]~I .oe_sync_reset = "none";
defparam \saidaCX[2]~I .operation_mode = "output";
defparam \saidaCX[2]~I .output_async_reset = "none";
defparam \saidaCX[2]~I .output_power_up = "low";
defparam \saidaCX[2]~I .output_register_mode = "none";
defparam \saidaCX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[3]~I (
	.datain(\RG|DL|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[3]));
// synopsys translate_off
defparam \saidaCX[3]~I .input_async_reset = "none";
defparam \saidaCX[3]~I .input_power_up = "low";
defparam \saidaCX[3]~I .input_register_mode = "none";
defparam \saidaCX[3]~I .input_sync_reset = "none";
defparam \saidaCX[3]~I .oe_async_reset = "none";
defparam \saidaCX[3]~I .oe_power_up = "low";
defparam \saidaCX[3]~I .oe_register_mode = "none";
defparam \saidaCX[3]~I .oe_sync_reset = "none";
defparam \saidaCX[3]~I .operation_mode = "output";
defparam \saidaCX[3]~I .output_async_reset = "none";
defparam \saidaCX[3]~I .output_power_up = "low";
defparam \saidaCX[3]~I .output_register_mode = "none";
defparam \saidaCX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[4]~I (
	.datain(\RG|DL|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[4]));
// synopsys translate_off
defparam \saidaCX[4]~I .input_async_reset = "none";
defparam \saidaCX[4]~I .input_power_up = "low";
defparam \saidaCX[4]~I .input_register_mode = "none";
defparam \saidaCX[4]~I .input_sync_reset = "none";
defparam \saidaCX[4]~I .oe_async_reset = "none";
defparam \saidaCX[4]~I .oe_power_up = "low";
defparam \saidaCX[4]~I .oe_register_mode = "none";
defparam \saidaCX[4]~I .oe_sync_reset = "none";
defparam \saidaCX[4]~I .operation_mode = "output";
defparam \saidaCX[4]~I .output_async_reset = "none";
defparam \saidaCX[4]~I .output_power_up = "low";
defparam \saidaCX[4]~I .output_register_mode = "none";
defparam \saidaCX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[5]~I (
	.datain(\RG|DL|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[5]));
// synopsys translate_off
defparam \saidaCX[5]~I .input_async_reset = "none";
defparam \saidaCX[5]~I .input_power_up = "low";
defparam \saidaCX[5]~I .input_register_mode = "none";
defparam \saidaCX[5]~I .input_sync_reset = "none";
defparam \saidaCX[5]~I .oe_async_reset = "none";
defparam \saidaCX[5]~I .oe_power_up = "low";
defparam \saidaCX[5]~I .oe_register_mode = "none";
defparam \saidaCX[5]~I .oe_sync_reset = "none";
defparam \saidaCX[5]~I .operation_mode = "output";
defparam \saidaCX[5]~I .output_async_reset = "none";
defparam \saidaCX[5]~I .output_power_up = "low";
defparam \saidaCX[5]~I .output_register_mode = "none";
defparam \saidaCX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[6]~I (
	.datain(\RG|DL|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[6]));
// synopsys translate_off
defparam \saidaCX[6]~I .input_async_reset = "none";
defparam \saidaCX[6]~I .input_power_up = "low";
defparam \saidaCX[6]~I .input_register_mode = "none";
defparam \saidaCX[6]~I .input_sync_reset = "none";
defparam \saidaCX[6]~I .oe_async_reset = "none";
defparam \saidaCX[6]~I .oe_power_up = "low";
defparam \saidaCX[6]~I .oe_register_mode = "none";
defparam \saidaCX[6]~I .oe_sync_reset = "none";
defparam \saidaCX[6]~I .operation_mode = "output";
defparam \saidaCX[6]~I .output_async_reset = "none";
defparam \saidaCX[6]~I .output_power_up = "low";
defparam \saidaCX[6]~I .output_register_mode = "none";
defparam \saidaCX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[7]~I (
	.datain(\RG|DL|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[7]));
// synopsys translate_off
defparam \saidaCX[7]~I .input_async_reset = "none";
defparam \saidaCX[7]~I .input_power_up = "low";
defparam \saidaCX[7]~I .input_register_mode = "none";
defparam \saidaCX[7]~I .input_sync_reset = "none";
defparam \saidaCX[7]~I .oe_async_reset = "none";
defparam \saidaCX[7]~I .oe_power_up = "low";
defparam \saidaCX[7]~I .oe_register_mode = "none";
defparam \saidaCX[7]~I .oe_sync_reset = "none";
defparam \saidaCX[7]~I .operation_mode = "output";
defparam \saidaCX[7]~I .output_async_reset = "none";
defparam \saidaCX[7]~I .output_power_up = "low";
defparam \saidaCX[7]~I .output_register_mode = "none";
defparam \saidaCX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[8]~I (
	.datain(\RG|CH|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[8]));
// synopsys translate_off
defparam \saidaCX[8]~I .input_async_reset = "none";
defparam \saidaCX[8]~I .input_power_up = "low";
defparam \saidaCX[8]~I .input_register_mode = "none";
defparam \saidaCX[8]~I .input_sync_reset = "none";
defparam \saidaCX[8]~I .oe_async_reset = "none";
defparam \saidaCX[8]~I .oe_power_up = "low";
defparam \saidaCX[8]~I .oe_register_mode = "none";
defparam \saidaCX[8]~I .oe_sync_reset = "none";
defparam \saidaCX[8]~I .operation_mode = "output";
defparam \saidaCX[8]~I .output_async_reset = "none";
defparam \saidaCX[8]~I .output_power_up = "low";
defparam \saidaCX[8]~I .output_register_mode = "none";
defparam \saidaCX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[9]~I (
	.datain(\RG|CH|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[9]));
// synopsys translate_off
defparam \saidaCX[9]~I .input_async_reset = "none";
defparam \saidaCX[9]~I .input_power_up = "low";
defparam \saidaCX[9]~I .input_register_mode = "none";
defparam \saidaCX[9]~I .input_sync_reset = "none";
defparam \saidaCX[9]~I .oe_async_reset = "none";
defparam \saidaCX[9]~I .oe_power_up = "low";
defparam \saidaCX[9]~I .oe_register_mode = "none";
defparam \saidaCX[9]~I .oe_sync_reset = "none";
defparam \saidaCX[9]~I .operation_mode = "output";
defparam \saidaCX[9]~I .output_async_reset = "none";
defparam \saidaCX[9]~I .output_power_up = "low";
defparam \saidaCX[9]~I .output_register_mode = "none";
defparam \saidaCX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[10]~I (
	.datain(\RG|CH|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[10]));
// synopsys translate_off
defparam \saidaCX[10]~I .input_async_reset = "none";
defparam \saidaCX[10]~I .input_power_up = "low";
defparam \saidaCX[10]~I .input_register_mode = "none";
defparam \saidaCX[10]~I .input_sync_reset = "none";
defparam \saidaCX[10]~I .oe_async_reset = "none";
defparam \saidaCX[10]~I .oe_power_up = "low";
defparam \saidaCX[10]~I .oe_register_mode = "none";
defparam \saidaCX[10]~I .oe_sync_reset = "none";
defparam \saidaCX[10]~I .operation_mode = "output";
defparam \saidaCX[10]~I .output_async_reset = "none";
defparam \saidaCX[10]~I .output_power_up = "low";
defparam \saidaCX[10]~I .output_register_mode = "none";
defparam \saidaCX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[11]~I (
	.datain(\RG|CH|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[11]));
// synopsys translate_off
defparam \saidaCX[11]~I .input_async_reset = "none";
defparam \saidaCX[11]~I .input_power_up = "low";
defparam \saidaCX[11]~I .input_register_mode = "none";
defparam \saidaCX[11]~I .input_sync_reset = "none";
defparam \saidaCX[11]~I .oe_async_reset = "none";
defparam \saidaCX[11]~I .oe_power_up = "low";
defparam \saidaCX[11]~I .oe_register_mode = "none";
defparam \saidaCX[11]~I .oe_sync_reset = "none";
defparam \saidaCX[11]~I .operation_mode = "output";
defparam \saidaCX[11]~I .output_async_reset = "none";
defparam \saidaCX[11]~I .output_power_up = "low";
defparam \saidaCX[11]~I .output_register_mode = "none";
defparam \saidaCX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[12]~I (
	.datain(\RG|CH|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[12]));
// synopsys translate_off
defparam \saidaCX[12]~I .input_async_reset = "none";
defparam \saidaCX[12]~I .input_power_up = "low";
defparam \saidaCX[12]~I .input_register_mode = "none";
defparam \saidaCX[12]~I .input_sync_reset = "none";
defparam \saidaCX[12]~I .oe_async_reset = "none";
defparam \saidaCX[12]~I .oe_power_up = "low";
defparam \saidaCX[12]~I .oe_register_mode = "none";
defparam \saidaCX[12]~I .oe_sync_reset = "none";
defparam \saidaCX[12]~I .operation_mode = "output";
defparam \saidaCX[12]~I .output_async_reset = "none";
defparam \saidaCX[12]~I .output_power_up = "low";
defparam \saidaCX[12]~I .output_register_mode = "none";
defparam \saidaCX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[13]~I (
	.datain(\RG|CH|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[13]));
// synopsys translate_off
defparam \saidaCX[13]~I .input_async_reset = "none";
defparam \saidaCX[13]~I .input_power_up = "low";
defparam \saidaCX[13]~I .input_register_mode = "none";
defparam \saidaCX[13]~I .input_sync_reset = "none";
defparam \saidaCX[13]~I .oe_async_reset = "none";
defparam \saidaCX[13]~I .oe_power_up = "low";
defparam \saidaCX[13]~I .oe_register_mode = "none";
defparam \saidaCX[13]~I .oe_sync_reset = "none";
defparam \saidaCX[13]~I .operation_mode = "output";
defparam \saidaCX[13]~I .output_async_reset = "none";
defparam \saidaCX[13]~I .output_power_up = "low";
defparam \saidaCX[13]~I .output_register_mode = "none";
defparam \saidaCX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[14]~I (
	.datain(\RG|CH|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[14]));
// synopsys translate_off
defparam \saidaCX[14]~I .input_async_reset = "none";
defparam \saidaCX[14]~I .input_power_up = "low";
defparam \saidaCX[14]~I .input_register_mode = "none";
defparam \saidaCX[14]~I .input_sync_reset = "none";
defparam \saidaCX[14]~I .oe_async_reset = "none";
defparam \saidaCX[14]~I .oe_power_up = "low";
defparam \saidaCX[14]~I .oe_register_mode = "none";
defparam \saidaCX[14]~I .oe_sync_reset = "none";
defparam \saidaCX[14]~I .operation_mode = "output";
defparam \saidaCX[14]~I .output_async_reset = "none";
defparam \saidaCX[14]~I .output_power_up = "low";
defparam \saidaCX[14]~I .output_register_mode = "none";
defparam \saidaCX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCX[15]~I (
	.datain(\RG|CH|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCX[15]));
// synopsys translate_off
defparam \saidaCX[15]~I .input_async_reset = "none";
defparam \saidaCX[15]~I .input_power_up = "low";
defparam \saidaCX[15]~I .input_register_mode = "none";
defparam \saidaCX[15]~I .input_sync_reset = "none";
defparam \saidaCX[15]~I .oe_async_reset = "none";
defparam \saidaCX[15]~I .oe_power_up = "low";
defparam \saidaCX[15]~I .oe_register_mode = "none";
defparam \saidaCX[15]~I .oe_sync_reset = "none";
defparam \saidaCX[15]~I .operation_mode = "output";
defparam \saidaCX[15]~I .output_async_reset = "none";
defparam \saidaCX[15]~I .output_power_up = "low";
defparam \saidaCX[15]~I .output_register_mode = "none";
defparam \saidaCX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[0]~I (
	.datain(\RG|DL|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[0]));
// synopsys translate_off
defparam \saidaDX[0]~I .input_async_reset = "none";
defparam \saidaDX[0]~I .input_power_up = "low";
defparam \saidaDX[0]~I .input_register_mode = "none";
defparam \saidaDX[0]~I .input_sync_reset = "none";
defparam \saidaDX[0]~I .oe_async_reset = "none";
defparam \saidaDX[0]~I .oe_power_up = "low";
defparam \saidaDX[0]~I .oe_register_mode = "none";
defparam \saidaDX[0]~I .oe_sync_reset = "none";
defparam \saidaDX[0]~I .operation_mode = "output";
defparam \saidaDX[0]~I .output_async_reset = "none";
defparam \saidaDX[0]~I .output_power_up = "low";
defparam \saidaDX[0]~I .output_register_mode = "none";
defparam \saidaDX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[1]~I (
	.datain(\RG|DL|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[1]));
// synopsys translate_off
defparam \saidaDX[1]~I .input_async_reset = "none";
defparam \saidaDX[1]~I .input_power_up = "low";
defparam \saidaDX[1]~I .input_register_mode = "none";
defparam \saidaDX[1]~I .input_sync_reset = "none";
defparam \saidaDX[1]~I .oe_async_reset = "none";
defparam \saidaDX[1]~I .oe_power_up = "low";
defparam \saidaDX[1]~I .oe_register_mode = "none";
defparam \saidaDX[1]~I .oe_sync_reset = "none";
defparam \saidaDX[1]~I .operation_mode = "output";
defparam \saidaDX[1]~I .output_async_reset = "none";
defparam \saidaDX[1]~I .output_power_up = "low";
defparam \saidaDX[1]~I .output_register_mode = "none";
defparam \saidaDX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[2]~I (
	.datain(\RG|DL|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[2]));
// synopsys translate_off
defparam \saidaDX[2]~I .input_async_reset = "none";
defparam \saidaDX[2]~I .input_power_up = "low";
defparam \saidaDX[2]~I .input_register_mode = "none";
defparam \saidaDX[2]~I .input_sync_reset = "none";
defparam \saidaDX[2]~I .oe_async_reset = "none";
defparam \saidaDX[2]~I .oe_power_up = "low";
defparam \saidaDX[2]~I .oe_register_mode = "none";
defparam \saidaDX[2]~I .oe_sync_reset = "none";
defparam \saidaDX[2]~I .operation_mode = "output";
defparam \saidaDX[2]~I .output_async_reset = "none";
defparam \saidaDX[2]~I .output_power_up = "low";
defparam \saidaDX[2]~I .output_register_mode = "none";
defparam \saidaDX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[3]~I (
	.datain(\RG|DL|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[3]));
// synopsys translate_off
defparam \saidaDX[3]~I .input_async_reset = "none";
defparam \saidaDX[3]~I .input_power_up = "low";
defparam \saidaDX[3]~I .input_register_mode = "none";
defparam \saidaDX[3]~I .input_sync_reset = "none";
defparam \saidaDX[3]~I .oe_async_reset = "none";
defparam \saidaDX[3]~I .oe_power_up = "low";
defparam \saidaDX[3]~I .oe_register_mode = "none";
defparam \saidaDX[3]~I .oe_sync_reset = "none";
defparam \saidaDX[3]~I .operation_mode = "output";
defparam \saidaDX[3]~I .output_async_reset = "none";
defparam \saidaDX[3]~I .output_power_up = "low";
defparam \saidaDX[3]~I .output_register_mode = "none";
defparam \saidaDX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[4]~I (
	.datain(\RG|DL|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[4]));
// synopsys translate_off
defparam \saidaDX[4]~I .input_async_reset = "none";
defparam \saidaDX[4]~I .input_power_up = "low";
defparam \saidaDX[4]~I .input_register_mode = "none";
defparam \saidaDX[4]~I .input_sync_reset = "none";
defparam \saidaDX[4]~I .oe_async_reset = "none";
defparam \saidaDX[4]~I .oe_power_up = "low";
defparam \saidaDX[4]~I .oe_register_mode = "none";
defparam \saidaDX[4]~I .oe_sync_reset = "none";
defparam \saidaDX[4]~I .operation_mode = "output";
defparam \saidaDX[4]~I .output_async_reset = "none";
defparam \saidaDX[4]~I .output_power_up = "low";
defparam \saidaDX[4]~I .output_register_mode = "none";
defparam \saidaDX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[5]~I (
	.datain(\RG|DL|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[5]));
// synopsys translate_off
defparam \saidaDX[5]~I .input_async_reset = "none";
defparam \saidaDX[5]~I .input_power_up = "low";
defparam \saidaDX[5]~I .input_register_mode = "none";
defparam \saidaDX[5]~I .input_sync_reset = "none";
defparam \saidaDX[5]~I .oe_async_reset = "none";
defparam \saidaDX[5]~I .oe_power_up = "low";
defparam \saidaDX[5]~I .oe_register_mode = "none";
defparam \saidaDX[5]~I .oe_sync_reset = "none";
defparam \saidaDX[5]~I .operation_mode = "output";
defparam \saidaDX[5]~I .output_async_reset = "none";
defparam \saidaDX[5]~I .output_power_up = "low";
defparam \saidaDX[5]~I .output_register_mode = "none";
defparam \saidaDX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[6]~I (
	.datain(\RG|DL|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[6]));
// synopsys translate_off
defparam \saidaDX[6]~I .input_async_reset = "none";
defparam \saidaDX[6]~I .input_power_up = "low";
defparam \saidaDX[6]~I .input_register_mode = "none";
defparam \saidaDX[6]~I .input_sync_reset = "none";
defparam \saidaDX[6]~I .oe_async_reset = "none";
defparam \saidaDX[6]~I .oe_power_up = "low";
defparam \saidaDX[6]~I .oe_register_mode = "none";
defparam \saidaDX[6]~I .oe_sync_reset = "none";
defparam \saidaDX[6]~I .operation_mode = "output";
defparam \saidaDX[6]~I .output_async_reset = "none";
defparam \saidaDX[6]~I .output_power_up = "low";
defparam \saidaDX[6]~I .output_register_mode = "none";
defparam \saidaDX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[7]~I (
	.datain(\RG|DL|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[7]));
// synopsys translate_off
defparam \saidaDX[7]~I .input_async_reset = "none";
defparam \saidaDX[7]~I .input_power_up = "low";
defparam \saidaDX[7]~I .input_register_mode = "none";
defparam \saidaDX[7]~I .input_sync_reset = "none";
defparam \saidaDX[7]~I .oe_async_reset = "none";
defparam \saidaDX[7]~I .oe_power_up = "low";
defparam \saidaDX[7]~I .oe_register_mode = "none";
defparam \saidaDX[7]~I .oe_sync_reset = "none";
defparam \saidaDX[7]~I .operation_mode = "output";
defparam \saidaDX[7]~I .output_async_reset = "none";
defparam \saidaDX[7]~I .output_power_up = "low";
defparam \saidaDX[7]~I .output_register_mode = "none";
defparam \saidaDX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[8]~I (
	.datain(\RG|DH|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[8]));
// synopsys translate_off
defparam \saidaDX[8]~I .input_async_reset = "none";
defparam \saidaDX[8]~I .input_power_up = "low";
defparam \saidaDX[8]~I .input_register_mode = "none";
defparam \saidaDX[8]~I .input_sync_reset = "none";
defparam \saidaDX[8]~I .oe_async_reset = "none";
defparam \saidaDX[8]~I .oe_power_up = "low";
defparam \saidaDX[8]~I .oe_register_mode = "none";
defparam \saidaDX[8]~I .oe_sync_reset = "none";
defparam \saidaDX[8]~I .operation_mode = "output";
defparam \saidaDX[8]~I .output_async_reset = "none";
defparam \saidaDX[8]~I .output_power_up = "low";
defparam \saidaDX[8]~I .output_register_mode = "none";
defparam \saidaDX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[9]~I (
	.datain(\RG|DH|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[9]));
// synopsys translate_off
defparam \saidaDX[9]~I .input_async_reset = "none";
defparam \saidaDX[9]~I .input_power_up = "low";
defparam \saidaDX[9]~I .input_register_mode = "none";
defparam \saidaDX[9]~I .input_sync_reset = "none";
defparam \saidaDX[9]~I .oe_async_reset = "none";
defparam \saidaDX[9]~I .oe_power_up = "low";
defparam \saidaDX[9]~I .oe_register_mode = "none";
defparam \saidaDX[9]~I .oe_sync_reset = "none";
defparam \saidaDX[9]~I .operation_mode = "output";
defparam \saidaDX[9]~I .output_async_reset = "none";
defparam \saidaDX[9]~I .output_power_up = "low";
defparam \saidaDX[9]~I .output_register_mode = "none";
defparam \saidaDX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[10]~I (
	.datain(\RG|DH|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[10]));
// synopsys translate_off
defparam \saidaDX[10]~I .input_async_reset = "none";
defparam \saidaDX[10]~I .input_power_up = "low";
defparam \saidaDX[10]~I .input_register_mode = "none";
defparam \saidaDX[10]~I .input_sync_reset = "none";
defparam \saidaDX[10]~I .oe_async_reset = "none";
defparam \saidaDX[10]~I .oe_power_up = "low";
defparam \saidaDX[10]~I .oe_register_mode = "none";
defparam \saidaDX[10]~I .oe_sync_reset = "none";
defparam \saidaDX[10]~I .operation_mode = "output";
defparam \saidaDX[10]~I .output_async_reset = "none";
defparam \saidaDX[10]~I .output_power_up = "low";
defparam \saidaDX[10]~I .output_register_mode = "none";
defparam \saidaDX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[11]~I (
	.datain(\RG|DH|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[11]));
// synopsys translate_off
defparam \saidaDX[11]~I .input_async_reset = "none";
defparam \saidaDX[11]~I .input_power_up = "low";
defparam \saidaDX[11]~I .input_register_mode = "none";
defparam \saidaDX[11]~I .input_sync_reset = "none";
defparam \saidaDX[11]~I .oe_async_reset = "none";
defparam \saidaDX[11]~I .oe_power_up = "low";
defparam \saidaDX[11]~I .oe_register_mode = "none";
defparam \saidaDX[11]~I .oe_sync_reset = "none";
defparam \saidaDX[11]~I .operation_mode = "output";
defparam \saidaDX[11]~I .output_async_reset = "none";
defparam \saidaDX[11]~I .output_power_up = "low";
defparam \saidaDX[11]~I .output_register_mode = "none";
defparam \saidaDX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[12]~I (
	.datain(\RG|DH|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[12]));
// synopsys translate_off
defparam \saidaDX[12]~I .input_async_reset = "none";
defparam \saidaDX[12]~I .input_power_up = "low";
defparam \saidaDX[12]~I .input_register_mode = "none";
defparam \saidaDX[12]~I .input_sync_reset = "none";
defparam \saidaDX[12]~I .oe_async_reset = "none";
defparam \saidaDX[12]~I .oe_power_up = "low";
defparam \saidaDX[12]~I .oe_register_mode = "none";
defparam \saidaDX[12]~I .oe_sync_reset = "none";
defparam \saidaDX[12]~I .operation_mode = "output";
defparam \saidaDX[12]~I .output_async_reset = "none";
defparam \saidaDX[12]~I .output_power_up = "low";
defparam \saidaDX[12]~I .output_register_mode = "none";
defparam \saidaDX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[13]~I (
	.datain(\RG|DH|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[13]));
// synopsys translate_off
defparam \saidaDX[13]~I .input_async_reset = "none";
defparam \saidaDX[13]~I .input_power_up = "low";
defparam \saidaDX[13]~I .input_register_mode = "none";
defparam \saidaDX[13]~I .input_sync_reset = "none";
defparam \saidaDX[13]~I .oe_async_reset = "none";
defparam \saidaDX[13]~I .oe_power_up = "low";
defparam \saidaDX[13]~I .oe_register_mode = "none";
defparam \saidaDX[13]~I .oe_sync_reset = "none";
defparam \saidaDX[13]~I .operation_mode = "output";
defparam \saidaDX[13]~I .output_async_reset = "none";
defparam \saidaDX[13]~I .output_power_up = "low";
defparam \saidaDX[13]~I .output_register_mode = "none";
defparam \saidaDX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[14]~I (
	.datain(\RG|DH|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[14]));
// synopsys translate_off
defparam \saidaDX[14]~I .input_async_reset = "none";
defparam \saidaDX[14]~I .input_power_up = "low";
defparam \saidaDX[14]~I .input_register_mode = "none";
defparam \saidaDX[14]~I .input_sync_reset = "none";
defparam \saidaDX[14]~I .oe_async_reset = "none";
defparam \saidaDX[14]~I .oe_power_up = "low";
defparam \saidaDX[14]~I .oe_register_mode = "none";
defparam \saidaDX[14]~I .oe_sync_reset = "none";
defparam \saidaDX[14]~I .operation_mode = "output";
defparam \saidaDX[14]~I .output_async_reset = "none";
defparam \saidaDX[14]~I .output_power_up = "low";
defparam \saidaDX[14]~I .output_register_mode = "none";
defparam \saidaDX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDX[15]~I (
	.datain(\RG|DH|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDX[15]));
// synopsys translate_off
defparam \saidaDX[15]~I .input_async_reset = "none";
defparam \saidaDX[15]~I .input_power_up = "low";
defparam \saidaDX[15]~I .input_register_mode = "none";
defparam \saidaDX[15]~I .input_sync_reset = "none";
defparam \saidaDX[15]~I .oe_async_reset = "none";
defparam \saidaDX[15]~I .oe_power_up = "low";
defparam \saidaDX[15]~I .oe_register_mode = "none";
defparam \saidaDX[15]~I .oe_sync_reset = "none";
defparam \saidaDX[15]~I .operation_mode = "output";
defparam \saidaDX[15]~I .output_async_reset = "none";
defparam \saidaDX[15]~I .output_power_up = "low";
defparam \saidaDX[15]~I .output_register_mode = "none";
defparam \saidaDX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[0]~I (
	.datain(\RG|SP|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[0]));
// synopsys translate_off
defparam \saidaSP[0]~I .input_async_reset = "none";
defparam \saidaSP[0]~I .input_power_up = "low";
defparam \saidaSP[0]~I .input_register_mode = "none";
defparam \saidaSP[0]~I .input_sync_reset = "none";
defparam \saidaSP[0]~I .oe_async_reset = "none";
defparam \saidaSP[0]~I .oe_power_up = "low";
defparam \saidaSP[0]~I .oe_register_mode = "none";
defparam \saidaSP[0]~I .oe_sync_reset = "none";
defparam \saidaSP[0]~I .operation_mode = "output";
defparam \saidaSP[0]~I .output_async_reset = "none";
defparam \saidaSP[0]~I .output_power_up = "low";
defparam \saidaSP[0]~I .output_register_mode = "none";
defparam \saidaSP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[1]~I (
	.datain(\RG|SP|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[1]));
// synopsys translate_off
defparam \saidaSP[1]~I .input_async_reset = "none";
defparam \saidaSP[1]~I .input_power_up = "low";
defparam \saidaSP[1]~I .input_register_mode = "none";
defparam \saidaSP[1]~I .input_sync_reset = "none";
defparam \saidaSP[1]~I .oe_async_reset = "none";
defparam \saidaSP[1]~I .oe_power_up = "low";
defparam \saidaSP[1]~I .oe_register_mode = "none";
defparam \saidaSP[1]~I .oe_sync_reset = "none";
defparam \saidaSP[1]~I .operation_mode = "output";
defparam \saidaSP[1]~I .output_async_reset = "none";
defparam \saidaSP[1]~I .output_power_up = "low";
defparam \saidaSP[1]~I .output_register_mode = "none";
defparam \saidaSP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[2]~I (
	.datain(\RG|SP|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[2]));
// synopsys translate_off
defparam \saidaSP[2]~I .input_async_reset = "none";
defparam \saidaSP[2]~I .input_power_up = "low";
defparam \saidaSP[2]~I .input_register_mode = "none";
defparam \saidaSP[2]~I .input_sync_reset = "none";
defparam \saidaSP[2]~I .oe_async_reset = "none";
defparam \saidaSP[2]~I .oe_power_up = "low";
defparam \saidaSP[2]~I .oe_register_mode = "none";
defparam \saidaSP[2]~I .oe_sync_reset = "none";
defparam \saidaSP[2]~I .operation_mode = "output";
defparam \saidaSP[2]~I .output_async_reset = "none";
defparam \saidaSP[2]~I .output_power_up = "low";
defparam \saidaSP[2]~I .output_register_mode = "none";
defparam \saidaSP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[3]~I (
	.datain(\RG|SP|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[3]));
// synopsys translate_off
defparam \saidaSP[3]~I .input_async_reset = "none";
defparam \saidaSP[3]~I .input_power_up = "low";
defparam \saidaSP[3]~I .input_register_mode = "none";
defparam \saidaSP[3]~I .input_sync_reset = "none";
defparam \saidaSP[3]~I .oe_async_reset = "none";
defparam \saidaSP[3]~I .oe_power_up = "low";
defparam \saidaSP[3]~I .oe_register_mode = "none";
defparam \saidaSP[3]~I .oe_sync_reset = "none";
defparam \saidaSP[3]~I .operation_mode = "output";
defparam \saidaSP[3]~I .output_async_reset = "none";
defparam \saidaSP[3]~I .output_power_up = "low";
defparam \saidaSP[3]~I .output_register_mode = "none";
defparam \saidaSP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[4]~I (
	.datain(\RG|SP|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[4]));
// synopsys translate_off
defparam \saidaSP[4]~I .input_async_reset = "none";
defparam \saidaSP[4]~I .input_power_up = "low";
defparam \saidaSP[4]~I .input_register_mode = "none";
defparam \saidaSP[4]~I .input_sync_reset = "none";
defparam \saidaSP[4]~I .oe_async_reset = "none";
defparam \saidaSP[4]~I .oe_power_up = "low";
defparam \saidaSP[4]~I .oe_register_mode = "none";
defparam \saidaSP[4]~I .oe_sync_reset = "none";
defparam \saidaSP[4]~I .operation_mode = "output";
defparam \saidaSP[4]~I .output_async_reset = "none";
defparam \saidaSP[4]~I .output_power_up = "low";
defparam \saidaSP[4]~I .output_register_mode = "none";
defparam \saidaSP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[5]~I (
	.datain(\RG|SP|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[5]));
// synopsys translate_off
defparam \saidaSP[5]~I .input_async_reset = "none";
defparam \saidaSP[5]~I .input_power_up = "low";
defparam \saidaSP[5]~I .input_register_mode = "none";
defparam \saidaSP[5]~I .input_sync_reset = "none";
defparam \saidaSP[5]~I .oe_async_reset = "none";
defparam \saidaSP[5]~I .oe_power_up = "low";
defparam \saidaSP[5]~I .oe_register_mode = "none";
defparam \saidaSP[5]~I .oe_sync_reset = "none";
defparam \saidaSP[5]~I .operation_mode = "output";
defparam \saidaSP[5]~I .output_async_reset = "none";
defparam \saidaSP[5]~I .output_power_up = "low";
defparam \saidaSP[5]~I .output_register_mode = "none";
defparam \saidaSP[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[6]~I (
	.datain(\RG|SP|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[6]));
// synopsys translate_off
defparam \saidaSP[6]~I .input_async_reset = "none";
defparam \saidaSP[6]~I .input_power_up = "low";
defparam \saidaSP[6]~I .input_register_mode = "none";
defparam \saidaSP[6]~I .input_sync_reset = "none";
defparam \saidaSP[6]~I .oe_async_reset = "none";
defparam \saidaSP[6]~I .oe_power_up = "low";
defparam \saidaSP[6]~I .oe_register_mode = "none";
defparam \saidaSP[6]~I .oe_sync_reset = "none";
defparam \saidaSP[6]~I .operation_mode = "output";
defparam \saidaSP[6]~I .output_async_reset = "none";
defparam \saidaSP[6]~I .output_power_up = "low";
defparam \saidaSP[6]~I .output_register_mode = "none";
defparam \saidaSP[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[7]~I (
	.datain(\RG|SP|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[7]));
// synopsys translate_off
defparam \saidaSP[7]~I .input_async_reset = "none";
defparam \saidaSP[7]~I .input_power_up = "low";
defparam \saidaSP[7]~I .input_register_mode = "none";
defparam \saidaSP[7]~I .input_sync_reset = "none";
defparam \saidaSP[7]~I .oe_async_reset = "none";
defparam \saidaSP[7]~I .oe_power_up = "low";
defparam \saidaSP[7]~I .oe_register_mode = "none";
defparam \saidaSP[7]~I .oe_sync_reset = "none";
defparam \saidaSP[7]~I .operation_mode = "output";
defparam \saidaSP[7]~I .output_async_reset = "none";
defparam \saidaSP[7]~I .output_power_up = "low";
defparam \saidaSP[7]~I .output_register_mode = "none";
defparam \saidaSP[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[8]~I (
	.datain(\RG|SP|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[8]));
// synopsys translate_off
defparam \saidaSP[8]~I .input_async_reset = "none";
defparam \saidaSP[8]~I .input_power_up = "low";
defparam \saidaSP[8]~I .input_register_mode = "none";
defparam \saidaSP[8]~I .input_sync_reset = "none";
defparam \saidaSP[8]~I .oe_async_reset = "none";
defparam \saidaSP[8]~I .oe_power_up = "low";
defparam \saidaSP[8]~I .oe_register_mode = "none";
defparam \saidaSP[8]~I .oe_sync_reset = "none";
defparam \saidaSP[8]~I .operation_mode = "output";
defparam \saidaSP[8]~I .output_async_reset = "none";
defparam \saidaSP[8]~I .output_power_up = "low";
defparam \saidaSP[8]~I .output_register_mode = "none";
defparam \saidaSP[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[9]~I (
	.datain(\RG|SP|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[9]));
// synopsys translate_off
defparam \saidaSP[9]~I .input_async_reset = "none";
defparam \saidaSP[9]~I .input_power_up = "low";
defparam \saidaSP[9]~I .input_register_mode = "none";
defparam \saidaSP[9]~I .input_sync_reset = "none";
defparam \saidaSP[9]~I .oe_async_reset = "none";
defparam \saidaSP[9]~I .oe_power_up = "low";
defparam \saidaSP[9]~I .oe_register_mode = "none";
defparam \saidaSP[9]~I .oe_sync_reset = "none";
defparam \saidaSP[9]~I .operation_mode = "output";
defparam \saidaSP[9]~I .output_async_reset = "none";
defparam \saidaSP[9]~I .output_power_up = "low";
defparam \saidaSP[9]~I .output_register_mode = "none";
defparam \saidaSP[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[10]~I (
	.datain(\RG|SP|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[10]));
// synopsys translate_off
defparam \saidaSP[10]~I .input_async_reset = "none";
defparam \saidaSP[10]~I .input_power_up = "low";
defparam \saidaSP[10]~I .input_register_mode = "none";
defparam \saidaSP[10]~I .input_sync_reset = "none";
defparam \saidaSP[10]~I .oe_async_reset = "none";
defparam \saidaSP[10]~I .oe_power_up = "low";
defparam \saidaSP[10]~I .oe_register_mode = "none";
defparam \saidaSP[10]~I .oe_sync_reset = "none";
defparam \saidaSP[10]~I .operation_mode = "output";
defparam \saidaSP[10]~I .output_async_reset = "none";
defparam \saidaSP[10]~I .output_power_up = "low";
defparam \saidaSP[10]~I .output_register_mode = "none";
defparam \saidaSP[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[11]~I (
	.datain(\RG|SP|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[11]));
// synopsys translate_off
defparam \saidaSP[11]~I .input_async_reset = "none";
defparam \saidaSP[11]~I .input_power_up = "low";
defparam \saidaSP[11]~I .input_register_mode = "none";
defparam \saidaSP[11]~I .input_sync_reset = "none";
defparam \saidaSP[11]~I .oe_async_reset = "none";
defparam \saidaSP[11]~I .oe_power_up = "low";
defparam \saidaSP[11]~I .oe_register_mode = "none";
defparam \saidaSP[11]~I .oe_sync_reset = "none";
defparam \saidaSP[11]~I .operation_mode = "output";
defparam \saidaSP[11]~I .output_async_reset = "none";
defparam \saidaSP[11]~I .output_power_up = "low";
defparam \saidaSP[11]~I .output_register_mode = "none";
defparam \saidaSP[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[12]~I (
	.datain(\RG|SP|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[12]));
// synopsys translate_off
defparam \saidaSP[12]~I .input_async_reset = "none";
defparam \saidaSP[12]~I .input_power_up = "low";
defparam \saidaSP[12]~I .input_register_mode = "none";
defparam \saidaSP[12]~I .input_sync_reset = "none";
defparam \saidaSP[12]~I .oe_async_reset = "none";
defparam \saidaSP[12]~I .oe_power_up = "low";
defparam \saidaSP[12]~I .oe_register_mode = "none";
defparam \saidaSP[12]~I .oe_sync_reset = "none";
defparam \saidaSP[12]~I .operation_mode = "output";
defparam \saidaSP[12]~I .output_async_reset = "none";
defparam \saidaSP[12]~I .output_power_up = "low";
defparam \saidaSP[12]~I .output_register_mode = "none";
defparam \saidaSP[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[13]~I (
	.datain(\RG|SP|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[13]));
// synopsys translate_off
defparam \saidaSP[13]~I .input_async_reset = "none";
defparam \saidaSP[13]~I .input_power_up = "low";
defparam \saidaSP[13]~I .input_register_mode = "none";
defparam \saidaSP[13]~I .input_sync_reset = "none";
defparam \saidaSP[13]~I .oe_async_reset = "none";
defparam \saidaSP[13]~I .oe_power_up = "low";
defparam \saidaSP[13]~I .oe_register_mode = "none";
defparam \saidaSP[13]~I .oe_sync_reset = "none";
defparam \saidaSP[13]~I .operation_mode = "output";
defparam \saidaSP[13]~I .output_async_reset = "none";
defparam \saidaSP[13]~I .output_power_up = "low";
defparam \saidaSP[13]~I .output_register_mode = "none";
defparam \saidaSP[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[14]~I (
	.datain(\RG|SP|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[14]));
// synopsys translate_off
defparam \saidaSP[14]~I .input_async_reset = "none";
defparam \saidaSP[14]~I .input_power_up = "low";
defparam \saidaSP[14]~I .input_register_mode = "none";
defparam \saidaSP[14]~I .input_sync_reset = "none";
defparam \saidaSP[14]~I .oe_async_reset = "none";
defparam \saidaSP[14]~I .oe_power_up = "low";
defparam \saidaSP[14]~I .oe_register_mode = "none";
defparam \saidaSP[14]~I .oe_sync_reset = "none";
defparam \saidaSP[14]~I .operation_mode = "output";
defparam \saidaSP[14]~I .output_async_reset = "none";
defparam \saidaSP[14]~I .output_power_up = "low";
defparam \saidaSP[14]~I .output_register_mode = "none";
defparam \saidaSP[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSP[15]~I (
	.datain(\RG|SP|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSP[15]));
// synopsys translate_off
defparam \saidaSP[15]~I .input_async_reset = "none";
defparam \saidaSP[15]~I .input_power_up = "low";
defparam \saidaSP[15]~I .input_register_mode = "none";
defparam \saidaSP[15]~I .input_sync_reset = "none";
defparam \saidaSP[15]~I .oe_async_reset = "none";
defparam \saidaSP[15]~I .oe_power_up = "low";
defparam \saidaSP[15]~I .oe_register_mode = "none";
defparam \saidaSP[15]~I .oe_sync_reset = "none";
defparam \saidaSP[15]~I .operation_mode = "output";
defparam \saidaSP[15]~I .output_async_reset = "none";
defparam \saidaSP[15]~I .output_power_up = "low";
defparam \saidaSP[15]~I .output_register_mode = "none";
defparam \saidaSP[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[0]~I (
	.datain(\RG|BP|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[0]));
// synopsys translate_off
defparam \saidaBP[0]~I .input_async_reset = "none";
defparam \saidaBP[0]~I .input_power_up = "low";
defparam \saidaBP[0]~I .input_register_mode = "none";
defparam \saidaBP[0]~I .input_sync_reset = "none";
defparam \saidaBP[0]~I .oe_async_reset = "none";
defparam \saidaBP[0]~I .oe_power_up = "low";
defparam \saidaBP[0]~I .oe_register_mode = "none";
defparam \saidaBP[0]~I .oe_sync_reset = "none";
defparam \saidaBP[0]~I .operation_mode = "output";
defparam \saidaBP[0]~I .output_async_reset = "none";
defparam \saidaBP[0]~I .output_power_up = "low";
defparam \saidaBP[0]~I .output_register_mode = "none";
defparam \saidaBP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[1]~I (
	.datain(\RG|BP|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[1]));
// synopsys translate_off
defparam \saidaBP[1]~I .input_async_reset = "none";
defparam \saidaBP[1]~I .input_power_up = "low";
defparam \saidaBP[1]~I .input_register_mode = "none";
defparam \saidaBP[1]~I .input_sync_reset = "none";
defparam \saidaBP[1]~I .oe_async_reset = "none";
defparam \saidaBP[1]~I .oe_power_up = "low";
defparam \saidaBP[1]~I .oe_register_mode = "none";
defparam \saidaBP[1]~I .oe_sync_reset = "none";
defparam \saidaBP[1]~I .operation_mode = "output";
defparam \saidaBP[1]~I .output_async_reset = "none";
defparam \saidaBP[1]~I .output_power_up = "low";
defparam \saidaBP[1]~I .output_register_mode = "none";
defparam \saidaBP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[2]~I (
	.datain(\RG|BP|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[2]));
// synopsys translate_off
defparam \saidaBP[2]~I .input_async_reset = "none";
defparam \saidaBP[2]~I .input_power_up = "low";
defparam \saidaBP[2]~I .input_register_mode = "none";
defparam \saidaBP[2]~I .input_sync_reset = "none";
defparam \saidaBP[2]~I .oe_async_reset = "none";
defparam \saidaBP[2]~I .oe_power_up = "low";
defparam \saidaBP[2]~I .oe_register_mode = "none";
defparam \saidaBP[2]~I .oe_sync_reset = "none";
defparam \saidaBP[2]~I .operation_mode = "output";
defparam \saidaBP[2]~I .output_async_reset = "none";
defparam \saidaBP[2]~I .output_power_up = "low";
defparam \saidaBP[2]~I .output_register_mode = "none";
defparam \saidaBP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[3]~I (
	.datain(\RG|BP|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[3]));
// synopsys translate_off
defparam \saidaBP[3]~I .input_async_reset = "none";
defparam \saidaBP[3]~I .input_power_up = "low";
defparam \saidaBP[3]~I .input_register_mode = "none";
defparam \saidaBP[3]~I .input_sync_reset = "none";
defparam \saidaBP[3]~I .oe_async_reset = "none";
defparam \saidaBP[3]~I .oe_power_up = "low";
defparam \saidaBP[3]~I .oe_register_mode = "none";
defparam \saidaBP[3]~I .oe_sync_reset = "none";
defparam \saidaBP[3]~I .operation_mode = "output";
defparam \saidaBP[3]~I .output_async_reset = "none";
defparam \saidaBP[3]~I .output_power_up = "low";
defparam \saidaBP[3]~I .output_register_mode = "none";
defparam \saidaBP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[4]~I (
	.datain(\RG|BP|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[4]));
// synopsys translate_off
defparam \saidaBP[4]~I .input_async_reset = "none";
defparam \saidaBP[4]~I .input_power_up = "low";
defparam \saidaBP[4]~I .input_register_mode = "none";
defparam \saidaBP[4]~I .input_sync_reset = "none";
defparam \saidaBP[4]~I .oe_async_reset = "none";
defparam \saidaBP[4]~I .oe_power_up = "low";
defparam \saidaBP[4]~I .oe_register_mode = "none";
defparam \saidaBP[4]~I .oe_sync_reset = "none";
defparam \saidaBP[4]~I .operation_mode = "output";
defparam \saidaBP[4]~I .output_async_reset = "none";
defparam \saidaBP[4]~I .output_power_up = "low";
defparam \saidaBP[4]~I .output_register_mode = "none";
defparam \saidaBP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[5]~I (
	.datain(\RG|BP|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[5]));
// synopsys translate_off
defparam \saidaBP[5]~I .input_async_reset = "none";
defparam \saidaBP[5]~I .input_power_up = "low";
defparam \saidaBP[5]~I .input_register_mode = "none";
defparam \saidaBP[5]~I .input_sync_reset = "none";
defparam \saidaBP[5]~I .oe_async_reset = "none";
defparam \saidaBP[5]~I .oe_power_up = "low";
defparam \saidaBP[5]~I .oe_register_mode = "none";
defparam \saidaBP[5]~I .oe_sync_reset = "none";
defparam \saidaBP[5]~I .operation_mode = "output";
defparam \saidaBP[5]~I .output_async_reset = "none";
defparam \saidaBP[5]~I .output_power_up = "low";
defparam \saidaBP[5]~I .output_register_mode = "none";
defparam \saidaBP[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[6]~I (
	.datain(\RG|BP|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[6]));
// synopsys translate_off
defparam \saidaBP[6]~I .input_async_reset = "none";
defparam \saidaBP[6]~I .input_power_up = "low";
defparam \saidaBP[6]~I .input_register_mode = "none";
defparam \saidaBP[6]~I .input_sync_reset = "none";
defparam \saidaBP[6]~I .oe_async_reset = "none";
defparam \saidaBP[6]~I .oe_power_up = "low";
defparam \saidaBP[6]~I .oe_register_mode = "none";
defparam \saidaBP[6]~I .oe_sync_reset = "none";
defparam \saidaBP[6]~I .operation_mode = "output";
defparam \saidaBP[6]~I .output_async_reset = "none";
defparam \saidaBP[6]~I .output_power_up = "low";
defparam \saidaBP[6]~I .output_register_mode = "none";
defparam \saidaBP[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[7]~I (
	.datain(\RG|BP|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[7]));
// synopsys translate_off
defparam \saidaBP[7]~I .input_async_reset = "none";
defparam \saidaBP[7]~I .input_power_up = "low";
defparam \saidaBP[7]~I .input_register_mode = "none";
defparam \saidaBP[7]~I .input_sync_reset = "none";
defparam \saidaBP[7]~I .oe_async_reset = "none";
defparam \saidaBP[7]~I .oe_power_up = "low";
defparam \saidaBP[7]~I .oe_register_mode = "none";
defparam \saidaBP[7]~I .oe_sync_reset = "none";
defparam \saidaBP[7]~I .operation_mode = "output";
defparam \saidaBP[7]~I .output_async_reset = "none";
defparam \saidaBP[7]~I .output_power_up = "low";
defparam \saidaBP[7]~I .output_register_mode = "none";
defparam \saidaBP[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[8]~I (
	.datain(\RG|BP|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[8]));
// synopsys translate_off
defparam \saidaBP[8]~I .input_async_reset = "none";
defparam \saidaBP[8]~I .input_power_up = "low";
defparam \saidaBP[8]~I .input_register_mode = "none";
defparam \saidaBP[8]~I .input_sync_reset = "none";
defparam \saidaBP[8]~I .oe_async_reset = "none";
defparam \saidaBP[8]~I .oe_power_up = "low";
defparam \saidaBP[8]~I .oe_register_mode = "none";
defparam \saidaBP[8]~I .oe_sync_reset = "none";
defparam \saidaBP[8]~I .operation_mode = "output";
defparam \saidaBP[8]~I .output_async_reset = "none";
defparam \saidaBP[8]~I .output_power_up = "low";
defparam \saidaBP[8]~I .output_register_mode = "none";
defparam \saidaBP[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[9]~I (
	.datain(\RG|BP|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[9]));
// synopsys translate_off
defparam \saidaBP[9]~I .input_async_reset = "none";
defparam \saidaBP[9]~I .input_power_up = "low";
defparam \saidaBP[9]~I .input_register_mode = "none";
defparam \saidaBP[9]~I .input_sync_reset = "none";
defparam \saidaBP[9]~I .oe_async_reset = "none";
defparam \saidaBP[9]~I .oe_power_up = "low";
defparam \saidaBP[9]~I .oe_register_mode = "none";
defparam \saidaBP[9]~I .oe_sync_reset = "none";
defparam \saidaBP[9]~I .operation_mode = "output";
defparam \saidaBP[9]~I .output_async_reset = "none";
defparam \saidaBP[9]~I .output_power_up = "low";
defparam \saidaBP[9]~I .output_register_mode = "none";
defparam \saidaBP[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[10]~I (
	.datain(\RG|BP|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[10]));
// synopsys translate_off
defparam \saidaBP[10]~I .input_async_reset = "none";
defparam \saidaBP[10]~I .input_power_up = "low";
defparam \saidaBP[10]~I .input_register_mode = "none";
defparam \saidaBP[10]~I .input_sync_reset = "none";
defparam \saidaBP[10]~I .oe_async_reset = "none";
defparam \saidaBP[10]~I .oe_power_up = "low";
defparam \saidaBP[10]~I .oe_register_mode = "none";
defparam \saidaBP[10]~I .oe_sync_reset = "none";
defparam \saidaBP[10]~I .operation_mode = "output";
defparam \saidaBP[10]~I .output_async_reset = "none";
defparam \saidaBP[10]~I .output_power_up = "low";
defparam \saidaBP[10]~I .output_register_mode = "none";
defparam \saidaBP[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[11]~I (
	.datain(\RG|BP|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[11]));
// synopsys translate_off
defparam \saidaBP[11]~I .input_async_reset = "none";
defparam \saidaBP[11]~I .input_power_up = "low";
defparam \saidaBP[11]~I .input_register_mode = "none";
defparam \saidaBP[11]~I .input_sync_reset = "none";
defparam \saidaBP[11]~I .oe_async_reset = "none";
defparam \saidaBP[11]~I .oe_power_up = "low";
defparam \saidaBP[11]~I .oe_register_mode = "none";
defparam \saidaBP[11]~I .oe_sync_reset = "none";
defparam \saidaBP[11]~I .operation_mode = "output";
defparam \saidaBP[11]~I .output_async_reset = "none";
defparam \saidaBP[11]~I .output_power_up = "low";
defparam \saidaBP[11]~I .output_register_mode = "none";
defparam \saidaBP[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[12]~I (
	.datain(\RG|BP|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[12]));
// synopsys translate_off
defparam \saidaBP[12]~I .input_async_reset = "none";
defparam \saidaBP[12]~I .input_power_up = "low";
defparam \saidaBP[12]~I .input_register_mode = "none";
defparam \saidaBP[12]~I .input_sync_reset = "none";
defparam \saidaBP[12]~I .oe_async_reset = "none";
defparam \saidaBP[12]~I .oe_power_up = "low";
defparam \saidaBP[12]~I .oe_register_mode = "none";
defparam \saidaBP[12]~I .oe_sync_reset = "none";
defparam \saidaBP[12]~I .operation_mode = "output";
defparam \saidaBP[12]~I .output_async_reset = "none";
defparam \saidaBP[12]~I .output_power_up = "low";
defparam \saidaBP[12]~I .output_register_mode = "none";
defparam \saidaBP[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[13]~I (
	.datain(\RG|BP|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[13]));
// synopsys translate_off
defparam \saidaBP[13]~I .input_async_reset = "none";
defparam \saidaBP[13]~I .input_power_up = "low";
defparam \saidaBP[13]~I .input_register_mode = "none";
defparam \saidaBP[13]~I .input_sync_reset = "none";
defparam \saidaBP[13]~I .oe_async_reset = "none";
defparam \saidaBP[13]~I .oe_power_up = "low";
defparam \saidaBP[13]~I .oe_register_mode = "none";
defparam \saidaBP[13]~I .oe_sync_reset = "none";
defparam \saidaBP[13]~I .operation_mode = "output";
defparam \saidaBP[13]~I .output_async_reset = "none";
defparam \saidaBP[13]~I .output_power_up = "low";
defparam \saidaBP[13]~I .output_register_mode = "none";
defparam \saidaBP[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[14]~I (
	.datain(\RG|BP|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[14]));
// synopsys translate_off
defparam \saidaBP[14]~I .input_async_reset = "none";
defparam \saidaBP[14]~I .input_power_up = "low";
defparam \saidaBP[14]~I .input_register_mode = "none";
defparam \saidaBP[14]~I .input_sync_reset = "none";
defparam \saidaBP[14]~I .oe_async_reset = "none";
defparam \saidaBP[14]~I .oe_power_up = "low";
defparam \saidaBP[14]~I .oe_register_mode = "none";
defparam \saidaBP[14]~I .oe_sync_reset = "none";
defparam \saidaBP[14]~I .operation_mode = "output";
defparam \saidaBP[14]~I .output_async_reset = "none";
defparam \saidaBP[14]~I .output_power_up = "low";
defparam \saidaBP[14]~I .output_register_mode = "none";
defparam \saidaBP[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaBP[15]~I (
	.datain(\RG|BP|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaBP[15]));
// synopsys translate_off
defparam \saidaBP[15]~I .input_async_reset = "none";
defparam \saidaBP[15]~I .input_power_up = "low";
defparam \saidaBP[15]~I .input_register_mode = "none";
defparam \saidaBP[15]~I .input_sync_reset = "none";
defparam \saidaBP[15]~I .oe_async_reset = "none";
defparam \saidaBP[15]~I .oe_power_up = "low";
defparam \saidaBP[15]~I .oe_register_mode = "none";
defparam \saidaBP[15]~I .oe_sync_reset = "none";
defparam \saidaBP[15]~I .operation_mode = "output";
defparam \saidaBP[15]~I .output_async_reset = "none";
defparam \saidaBP[15]~I .output_power_up = "low";
defparam \saidaBP[15]~I .output_register_mode = "none";
defparam \saidaBP[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[0]~I (
	.datain(\RG|DI|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[0]));
// synopsys translate_off
defparam \saidaDI[0]~I .input_async_reset = "none";
defparam \saidaDI[0]~I .input_power_up = "low";
defparam \saidaDI[0]~I .input_register_mode = "none";
defparam \saidaDI[0]~I .input_sync_reset = "none";
defparam \saidaDI[0]~I .oe_async_reset = "none";
defparam \saidaDI[0]~I .oe_power_up = "low";
defparam \saidaDI[0]~I .oe_register_mode = "none";
defparam \saidaDI[0]~I .oe_sync_reset = "none";
defparam \saidaDI[0]~I .operation_mode = "output";
defparam \saidaDI[0]~I .output_async_reset = "none";
defparam \saidaDI[0]~I .output_power_up = "low";
defparam \saidaDI[0]~I .output_register_mode = "none";
defparam \saidaDI[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[1]~I (
	.datain(\RG|DI|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[1]));
// synopsys translate_off
defparam \saidaDI[1]~I .input_async_reset = "none";
defparam \saidaDI[1]~I .input_power_up = "low";
defparam \saidaDI[1]~I .input_register_mode = "none";
defparam \saidaDI[1]~I .input_sync_reset = "none";
defparam \saidaDI[1]~I .oe_async_reset = "none";
defparam \saidaDI[1]~I .oe_power_up = "low";
defparam \saidaDI[1]~I .oe_register_mode = "none";
defparam \saidaDI[1]~I .oe_sync_reset = "none";
defparam \saidaDI[1]~I .operation_mode = "output";
defparam \saidaDI[1]~I .output_async_reset = "none";
defparam \saidaDI[1]~I .output_power_up = "low";
defparam \saidaDI[1]~I .output_register_mode = "none";
defparam \saidaDI[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[2]~I (
	.datain(\RG|DI|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[2]));
// synopsys translate_off
defparam \saidaDI[2]~I .input_async_reset = "none";
defparam \saidaDI[2]~I .input_power_up = "low";
defparam \saidaDI[2]~I .input_register_mode = "none";
defparam \saidaDI[2]~I .input_sync_reset = "none";
defparam \saidaDI[2]~I .oe_async_reset = "none";
defparam \saidaDI[2]~I .oe_power_up = "low";
defparam \saidaDI[2]~I .oe_register_mode = "none";
defparam \saidaDI[2]~I .oe_sync_reset = "none";
defparam \saidaDI[2]~I .operation_mode = "output";
defparam \saidaDI[2]~I .output_async_reset = "none";
defparam \saidaDI[2]~I .output_power_up = "low";
defparam \saidaDI[2]~I .output_register_mode = "none";
defparam \saidaDI[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[3]~I (
	.datain(\RG|DI|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[3]));
// synopsys translate_off
defparam \saidaDI[3]~I .input_async_reset = "none";
defparam \saidaDI[3]~I .input_power_up = "low";
defparam \saidaDI[3]~I .input_register_mode = "none";
defparam \saidaDI[3]~I .input_sync_reset = "none";
defparam \saidaDI[3]~I .oe_async_reset = "none";
defparam \saidaDI[3]~I .oe_power_up = "low";
defparam \saidaDI[3]~I .oe_register_mode = "none";
defparam \saidaDI[3]~I .oe_sync_reset = "none";
defparam \saidaDI[3]~I .operation_mode = "output";
defparam \saidaDI[3]~I .output_async_reset = "none";
defparam \saidaDI[3]~I .output_power_up = "low";
defparam \saidaDI[3]~I .output_register_mode = "none";
defparam \saidaDI[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[4]~I (
	.datain(\RG|DI|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[4]));
// synopsys translate_off
defparam \saidaDI[4]~I .input_async_reset = "none";
defparam \saidaDI[4]~I .input_power_up = "low";
defparam \saidaDI[4]~I .input_register_mode = "none";
defparam \saidaDI[4]~I .input_sync_reset = "none";
defparam \saidaDI[4]~I .oe_async_reset = "none";
defparam \saidaDI[4]~I .oe_power_up = "low";
defparam \saidaDI[4]~I .oe_register_mode = "none";
defparam \saidaDI[4]~I .oe_sync_reset = "none";
defparam \saidaDI[4]~I .operation_mode = "output";
defparam \saidaDI[4]~I .output_async_reset = "none";
defparam \saidaDI[4]~I .output_power_up = "low";
defparam \saidaDI[4]~I .output_register_mode = "none";
defparam \saidaDI[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[5]~I (
	.datain(\RG|DI|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[5]));
// synopsys translate_off
defparam \saidaDI[5]~I .input_async_reset = "none";
defparam \saidaDI[5]~I .input_power_up = "low";
defparam \saidaDI[5]~I .input_register_mode = "none";
defparam \saidaDI[5]~I .input_sync_reset = "none";
defparam \saidaDI[5]~I .oe_async_reset = "none";
defparam \saidaDI[5]~I .oe_power_up = "low";
defparam \saidaDI[5]~I .oe_register_mode = "none";
defparam \saidaDI[5]~I .oe_sync_reset = "none";
defparam \saidaDI[5]~I .operation_mode = "output";
defparam \saidaDI[5]~I .output_async_reset = "none";
defparam \saidaDI[5]~I .output_power_up = "low";
defparam \saidaDI[5]~I .output_register_mode = "none";
defparam \saidaDI[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[6]~I (
	.datain(\RG|DI|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[6]));
// synopsys translate_off
defparam \saidaDI[6]~I .input_async_reset = "none";
defparam \saidaDI[6]~I .input_power_up = "low";
defparam \saidaDI[6]~I .input_register_mode = "none";
defparam \saidaDI[6]~I .input_sync_reset = "none";
defparam \saidaDI[6]~I .oe_async_reset = "none";
defparam \saidaDI[6]~I .oe_power_up = "low";
defparam \saidaDI[6]~I .oe_register_mode = "none";
defparam \saidaDI[6]~I .oe_sync_reset = "none";
defparam \saidaDI[6]~I .operation_mode = "output";
defparam \saidaDI[6]~I .output_async_reset = "none";
defparam \saidaDI[6]~I .output_power_up = "low";
defparam \saidaDI[6]~I .output_register_mode = "none";
defparam \saidaDI[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[7]~I (
	.datain(\RG|DI|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[7]));
// synopsys translate_off
defparam \saidaDI[7]~I .input_async_reset = "none";
defparam \saidaDI[7]~I .input_power_up = "low";
defparam \saidaDI[7]~I .input_register_mode = "none";
defparam \saidaDI[7]~I .input_sync_reset = "none";
defparam \saidaDI[7]~I .oe_async_reset = "none";
defparam \saidaDI[7]~I .oe_power_up = "low";
defparam \saidaDI[7]~I .oe_register_mode = "none";
defparam \saidaDI[7]~I .oe_sync_reset = "none";
defparam \saidaDI[7]~I .operation_mode = "output";
defparam \saidaDI[7]~I .output_async_reset = "none";
defparam \saidaDI[7]~I .output_power_up = "low";
defparam \saidaDI[7]~I .output_register_mode = "none";
defparam \saidaDI[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[8]~I (
	.datain(\RG|DI|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[8]));
// synopsys translate_off
defparam \saidaDI[8]~I .input_async_reset = "none";
defparam \saidaDI[8]~I .input_power_up = "low";
defparam \saidaDI[8]~I .input_register_mode = "none";
defparam \saidaDI[8]~I .input_sync_reset = "none";
defparam \saidaDI[8]~I .oe_async_reset = "none";
defparam \saidaDI[8]~I .oe_power_up = "low";
defparam \saidaDI[8]~I .oe_register_mode = "none";
defparam \saidaDI[8]~I .oe_sync_reset = "none";
defparam \saidaDI[8]~I .operation_mode = "output";
defparam \saidaDI[8]~I .output_async_reset = "none";
defparam \saidaDI[8]~I .output_power_up = "low";
defparam \saidaDI[8]~I .output_register_mode = "none";
defparam \saidaDI[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[9]~I (
	.datain(\RG|DI|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[9]));
// synopsys translate_off
defparam \saidaDI[9]~I .input_async_reset = "none";
defparam \saidaDI[9]~I .input_power_up = "low";
defparam \saidaDI[9]~I .input_register_mode = "none";
defparam \saidaDI[9]~I .input_sync_reset = "none";
defparam \saidaDI[9]~I .oe_async_reset = "none";
defparam \saidaDI[9]~I .oe_power_up = "low";
defparam \saidaDI[9]~I .oe_register_mode = "none";
defparam \saidaDI[9]~I .oe_sync_reset = "none";
defparam \saidaDI[9]~I .operation_mode = "output";
defparam \saidaDI[9]~I .output_async_reset = "none";
defparam \saidaDI[9]~I .output_power_up = "low";
defparam \saidaDI[9]~I .output_register_mode = "none";
defparam \saidaDI[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[10]~I (
	.datain(\RG|DI|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[10]));
// synopsys translate_off
defparam \saidaDI[10]~I .input_async_reset = "none";
defparam \saidaDI[10]~I .input_power_up = "low";
defparam \saidaDI[10]~I .input_register_mode = "none";
defparam \saidaDI[10]~I .input_sync_reset = "none";
defparam \saidaDI[10]~I .oe_async_reset = "none";
defparam \saidaDI[10]~I .oe_power_up = "low";
defparam \saidaDI[10]~I .oe_register_mode = "none";
defparam \saidaDI[10]~I .oe_sync_reset = "none";
defparam \saidaDI[10]~I .operation_mode = "output";
defparam \saidaDI[10]~I .output_async_reset = "none";
defparam \saidaDI[10]~I .output_power_up = "low";
defparam \saidaDI[10]~I .output_register_mode = "none";
defparam \saidaDI[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[11]~I (
	.datain(\RG|DI|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[11]));
// synopsys translate_off
defparam \saidaDI[11]~I .input_async_reset = "none";
defparam \saidaDI[11]~I .input_power_up = "low";
defparam \saidaDI[11]~I .input_register_mode = "none";
defparam \saidaDI[11]~I .input_sync_reset = "none";
defparam \saidaDI[11]~I .oe_async_reset = "none";
defparam \saidaDI[11]~I .oe_power_up = "low";
defparam \saidaDI[11]~I .oe_register_mode = "none";
defparam \saidaDI[11]~I .oe_sync_reset = "none";
defparam \saidaDI[11]~I .operation_mode = "output";
defparam \saidaDI[11]~I .output_async_reset = "none";
defparam \saidaDI[11]~I .output_power_up = "low";
defparam \saidaDI[11]~I .output_register_mode = "none";
defparam \saidaDI[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[12]~I (
	.datain(\RG|DI|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[12]));
// synopsys translate_off
defparam \saidaDI[12]~I .input_async_reset = "none";
defparam \saidaDI[12]~I .input_power_up = "low";
defparam \saidaDI[12]~I .input_register_mode = "none";
defparam \saidaDI[12]~I .input_sync_reset = "none";
defparam \saidaDI[12]~I .oe_async_reset = "none";
defparam \saidaDI[12]~I .oe_power_up = "low";
defparam \saidaDI[12]~I .oe_register_mode = "none";
defparam \saidaDI[12]~I .oe_sync_reset = "none";
defparam \saidaDI[12]~I .operation_mode = "output";
defparam \saidaDI[12]~I .output_async_reset = "none";
defparam \saidaDI[12]~I .output_power_up = "low";
defparam \saidaDI[12]~I .output_register_mode = "none";
defparam \saidaDI[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[13]~I (
	.datain(\RG|DI|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[13]));
// synopsys translate_off
defparam \saidaDI[13]~I .input_async_reset = "none";
defparam \saidaDI[13]~I .input_power_up = "low";
defparam \saidaDI[13]~I .input_register_mode = "none";
defparam \saidaDI[13]~I .input_sync_reset = "none";
defparam \saidaDI[13]~I .oe_async_reset = "none";
defparam \saidaDI[13]~I .oe_power_up = "low";
defparam \saidaDI[13]~I .oe_register_mode = "none";
defparam \saidaDI[13]~I .oe_sync_reset = "none";
defparam \saidaDI[13]~I .operation_mode = "output";
defparam \saidaDI[13]~I .output_async_reset = "none";
defparam \saidaDI[13]~I .output_power_up = "low";
defparam \saidaDI[13]~I .output_register_mode = "none";
defparam \saidaDI[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[14]~I (
	.datain(\RG|DI|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[14]));
// synopsys translate_off
defparam \saidaDI[14]~I .input_async_reset = "none";
defparam \saidaDI[14]~I .input_power_up = "low";
defparam \saidaDI[14]~I .input_register_mode = "none";
defparam \saidaDI[14]~I .input_sync_reset = "none";
defparam \saidaDI[14]~I .oe_async_reset = "none";
defparam \saidaDI[14]~I .oe_power_up = "low";
defparam \saidaDI[14]~I .oe_register_mode = "none";
defparam \saidaDI[14]~I .oe_sync_reset = "none";
defparam \saidaDI[14]~I .operation_mode = "output";
defparam \saidaDI[14]~I .output_async_reset = "none";
defparam \saidaDI[14]~I .output_power_up = "low";
defparam \saidaDI[14]~I .output_register_mode = "none";
defparam \saidaDI[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDI[15]~I (
	.datain(\RG|DI|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDI[15]));
// synopsys translate_off
defparam \saidaDI[15]~I .input_async_reset = "none";
defparam \saidaDI[15]~I .input_power_up = "low";
defparam \saidaDI[15]~I .input_register_mode = "none";
defparam \saidaDI[15]~I .input_sync_reset = "none";
defparam \saidaDI[15]~I .oe_async_reset = "none";
defparam \saidaDI[15]~I .oe_power_up = "low";
defparam \saidaDI[15]~I .oe_register_mode = "none";
defparam \saidaDI[15]~I .oe_sync_reset = "none";
defparam \saidaDI[15]~I .operation_mode = "output";
defparam \saidaDI[15]~I .output_async_reset = "none";
defparam \saidaDI[15]~I .output_power_up = "low";
defparam \saidaDI[15]~I .output_register_mode = "none";
defparam \saidaDI[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[0]~I (
	.datain(\RG|SI|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[0]));
// synopsys translate_off
defparam \saidaSI[0]~I .input_async_reset = "none";
defparam \saidaSI[0]~I .input_power_up = "low";
defparam \saidaSI[0]~I .input_register_mode = "none";
defparam \saidaSI[0]~I .input_sync_reset = "none";
defparam \saidaSI[0]~I .oe_async_reset = "none";
defparam \saidaSI[0]~I .oe_power_up = "low";
defparam \saidaSI[0]~I .oe_register_mode = "none";
defparam \saidaSI[0]~I .oe_sync_reset = "none";
defparam \saidaSI[0]~I .operation_mode = "output";
defparam \saidaSI[0]~I .output_async_reset = "none";
defparam \saidaSI[0]~I .output_power_up = "low";
defparam \saidaSI[0]~I .output_register_mode = "none";
defparam \saidaSI[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[1]~I (
	.datain(\RG|SI|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[1]));
// synopsys translate_off
defparam \saidaSI[1]~I .input_async_reset = "none";
defparam \saidaSI[1]~I .input_power_up = "low";
defparam \saidaSI[1]~I .input_register_mode = "none";
defparam \saidaSI[1]~I .input_sync_reset = "none";
defparam \saidaSI[1]~I .oe_async_reset = "none";
defparam \saidaSI[1]~I .oe_power_up = "low";
defparam \saidaSI[1]~I .oe_register_mode = "none";
defparam \saidaSI[1]~I .oe_sync_reset = "none";
defparam \saidaSI[1]~I .operation_mode = "output";
defparam \saidaSI[1]~I .output_async_reset = "none";
defparam \saidaSI[1]~I .output_power_up = "low";
defparam \saidaSI[1]~I .output_register_mode = "none";
defparam \saidaSI[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[2]~I (
	.datain(\RG|SI|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[2]));
// synopsys translate_off
defparam \saidaSI[2]~I .input_async_reset = "none";
defparam \saidaSI[2]~I .input_power_up = "low";
defparam \saidaSI[2]~I .input_register_mode = "none";
defparam \saidaSI[2]~I .input_sync_reset = "none";
defparam \saidaSI[2]~I .oe_async_reset = "none";
defparam \saidaSI[2]~I .oe_power_up = "low";
defparam \saidaSI[2]~I .oe_register_mode = "none";
defparam \saidaSI[2]~I .oe_sync_reset = "none";
defparam \saidaSI[2]~I .operation_mode = "output";
defparam \saidaSI[2]~I .output_async_reset = "none";
defparam \saidaSI[2]~I .output_power_up = "low";
defparam \saidaSI[2]~I .output_register_mode = "none";
defparam \saidaSI[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[3]~I (
	.datain(\RG|SI|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[3]));
// synopsys translate_off
defparam \saidaSI[3]~I .input_async_reset = "none";
defparam \saidaSI[3]~I .input_power_up = "low";
defparam \saidaSI[3]~I .input_register_mode = "none";
defparam \saidaSI[3]~I .input_sync_reset = "none";
defparam \saidaSI[3]~I .oe_async_reset = "none";
defparam \saidaSI[3]~I .oe_power_up = "low";
defparam \saidaSI[3]~I .oe_register_mode = "none";
defparam \saidaSI[3]~I .oe_sync_reset = "none";
defparam \saidaSI[3]~I .operation_mode = "output";
defparam \saidaSI[3]~I .output_async_reset = "none";
defparam \saidaSI[3]~I .output_power_up = "low";
defparam \saidaSI[3]~I .output_register_mode = "none";
defparam \saidaSI[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[4]~I (
	.datain(\RG|SI|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[4]));
// synopsys translate_off
defparam \saidaSI[4]~I .input_async_reset = "none";
defparam \saidaSI[4]~I .input_power_up = "low";
defparam \saidaSI[4]~I .input_register_mode = "none";
defparam \saidaSI[4]~I .input_sync_reset = "none";
defparam \saidaSI[4]~I .oe_async_reset = "none";
defparam \saidaSI[4]~I .oe_power_up = "low";
defparam \saidaSI[4]~I .oe_register_mode = "none";
defparam \saidaSI[4]~I .oe_sync_reset = "none";
defparam \saidaSI[4]~I .operation_mode = "output";
defparam \saidaSI[4]~I .output_async_reset = "none";
defparam \saidaSI[4]~I .output_power_up = "low";
defparam \saidaSI[4]~I .output_register_mode = "none";
defparam \saidaSI[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[5]~I (
	.datain(\RG|SI|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[5]));
// synopsys translate_off
defparam \saidaSI[5]~I .input_async_reset = "none";
defparam \saidaSI[5]~I .input_power_up = "low";
defparam \saidaSI[5]~I .input_register_mode = "none";
defparam \saidaSI[5]~I .input_sync_reset = "none";
defparam \saidaSI[5]~I .oe_async_reset = "none";
defparam \saidaSI[5]~I .oe_power_up = "low";
defparam \saidaSI[5]~I .oe_register_mode = "none";
defparam \saidaSI[5]~I .oe_sync_reset = "none";
defparam \saidaSI[5]~I .operation_mode = "output";
defparam \saidaSI[5]~I .output_async_reset = "none";
defparam \saidaSI[5]~I .output_power_up = "low";
defparam \saidaSI[5]~I .output_register_mode = "none";
defparam \saidaSI[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[6]~I (
	.datain(\RG|SI|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[6]));
// synopsys translate_off
defparam \saidaSI[6]~I .input_async_reset = "none";
defparam \saidaSI[6]~I .input_power_up = "low";
defparam \saidaSI[6]~I .input_register_mode = "none";
defparam \saidaSI[6]~I .input_sync_reset = "none";
defparam \saidaSI[6]~I .oe_async_reset = "none";
defparam \saidaSI[6]~I .oe_power_up = "low";
defparam \saidaSI[6]~I .oe_register_mode = "none";
defparam \saidaSI[6]~I .oe_sync_reset = "none";
defparam \saidaSI[6]~I .operation_mode = "output";
defparam \saidaSI[6]~I .output_async_reset = "none";
defparam \saidaSI[6]~I .output_power_up = "low";
defparam \saidaSI[6]~I .output_register_mode = "none";
defparam \saidaSI[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[7]~I (
	.datain(\RG|SI|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[7]));
// synopsys translate_off
defparam \saidaSI[7]~I .input_async_reset = "none";
defparam \saidaSI[7]~I .input_power_up = "low";
defparam \saidaSI[7]~I .input_register_mode = "none";
defparam \saidaSI[7]~I .input_sync_reset = "none";
defparam \saidaSI[7]~I .oe_async_reset = "none";
defparam \saidaSI[7]~I .oe_power_up = "low";
defparam \saidaSI[7]~I .oe_register_mode = "none";
defparam \saidaSI[7]~I .oe_sync_reset = "none";
defparam \saidaSI[7]~I .operation_mode = "output";
defparam \saidaSI[7]~I .output_async_reset = "none";
defparam \saidaSI[7]~I .output_power_up = "low";
defparam \saidaSI[7]~I .output_register_mode = "none";
defparam \saidaSI[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[8]~I (
	.datain(\RG|SI|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[8]));
// synopsys translate_off
defparam \saidaSI[8]~I .input_async_reset = "none";
defparam \saidaSI[8]~I .input_power_up = "low";
defparam \saidaSI[8]~I .input_register_mode = "none";
defparam \saidaSI[8]~I .input_sync_reset = "none";
defparam \saidaSI[8]~I .oe_async_reset = "none";
defparam \saidaSI[8]~I .oe_power_up = "low";
defparam \saidaSI[8]~I .oe_register_mode = "none";
defparam \saidaSI[8]~I .oe_sync_reset = "none";
defparam \saidaSI[8]~I .operation_mode = "output";
defparam \saidaSI[8]~I .output_async_reset = "none";
defparam \saidaSI[8]~I .output_power_up = "low";
defparam \saidaSI[8]~I .output_register_mode = "none";
defparam \saidaSI[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[9]~I (
	.datain(\RG|SI|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[9]));
// synopsys translate_off
defparam \saidaSI[9]~I .input_async_reset = "none";
defparam \saidaSI[9]~I .input_power_up = "low";
defparam \saidaSI[9]~I .input_register_mode = "none";
defparam \saidaSI[9]~I .input_sync_reset = "none";
defparam \saidaSI[9]~I .oe_async_reset = "none";
defparam \saidaSI[9]~I .oe_power_up = "low";
defparam \saidaSI[9]~I .oe_register_mode = "none";
defparam \saidaSI[9]~I .oe_sync_reset = "none";
defparam \saidaSI[9]~I .operation_mode = "output";
defparam \saidaSI[9]~I .output_async_reset = "none";
defparam \saidaSI[9]~I .output_power_up = "low";
defparam \saidaSI[9]~I .output_register_mode = "none";
defparam \saidaSI[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[10]~I (
	.datain(\RG|SI|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[10]));
// synopsys translate_off
defparam \saidaSI[10]~I .input_async_reset = "none";
defparam \saidaSI[10]~I .input_power_up = "low";
defparam \saidaSI[10]~I .input_register_mode = "none";
defparam \saidaSI[10]~I .input_sync_reset = "none";
defparam \saidaSI[10]~I .oe_async_reset = "none";
defparam \saidaSI[10]~I .oe_power_up = "low";
defparam \saidaSI[10]~I .oe_register_mode = "none";
defparam \saidaSI[10]~I .oe_sync_reset = "none";
defparam \saidaSI[10]~I .operation_mode = "output";
defparam \saidaSI[10]~I .output_async_reset = "none";
defparam \saidaSI[10]~I .output_power_up = "low";
defparam \saidaSI[10]~I .output_register_mode = "none";
defparam \saidaSI[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[11]~I (
	.datain(\RG|SI|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[11]));
// synopsys translate_off
defparam \saidaSI[11]~I .input_async_reset = "none";
defparam \saidaSI[11]~I .input_power_up = "low";
defparam \saidaSI[11]~I .input_register_mode = "none";
defparam \saidaSI[11]~I .input_sync_reset = "none";
defparam \saidaSI[11]~I .oe_async_reset = "none";
defparam \saidaSI[11]~I .oe_power_up = "low";
defparam \saidaSI[11]~I .oe_register_mode = "none";
defparam \saidaSI[11]~I .oe_sync_reset = "none";
defparam \saidaSI[11]~I .operation_mode = "output";
defparam \saidaSI[11]~I .output_async_reset = "none";
defparam \saidaSI[11]~I .output_power_up = "low";
defparam \saidaSI[11]~I .output_register_mode = "none";
defparam \saidaSI[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[12]~I (
	.datain(\RG|SI|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[12]));
// synopsys translate_off
defparam \saidaSI[12]~I .input_async_reset = "none";
defparam \saidaSI[12]~I .input_power_up = "low";
defparam \saidaSI[12]~I .input_register_mode = "none";
defparam \saidaSI[12]~I .input_sync_reset = "none";
defparam \saidaSI[12]~I .oe_async_reset = "none";
defparam \saidaSI[12]~I .oe_power_up = "low";
defparam \saidaSI[12]~I .oe_register_mode = "none";
defparam \saidaSI[12]~I .oe_sync_reset = "none";
defparam \saidaSI[12]~I .operation_mode = "output";
defparam \saidaSI[12]~I .output_async_reset = "none";
defparam \saidaSI[12]~I .output_power_up = "low";
defparam \saidaSI[12]~I .output_register_mode = "none";
defparam \saidaSI[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[13]~I (
	.datain(\RG|SI|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[13]));
// synopsys translate_off
defparam \saidaSI[13]~I .input_async_reset = "none";
defparam \saidaSI[13]~I .input_power_up = "low";
defparam \saidaSI[13]~I .input_register_mode = "none";
defparam \saidaSI[13]~I .input_sync_reset = "none";
defparam \saidaSI[13]~I .oe_async_reset = "none";
defparam \saidaSI[13]~I .oe_power_up = "low";
defparam \saidaSI[13]~I .oe_register_mode = "none";
defparam \saidaSI[13]~I .oe_sync_reset = "none";
defparam \saidaSI[13]~I .operation_mode = "output";
defparam \saidaSI[13]~I .output_async_reset = "none";
defparam \saidaSI[13]~I .output_power_up = "low";
defparam \saidaSI[13]~I .output_register_mode = "none";
defparam \saidaSI[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[14]~I (
	.datain(\RG|SI|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[14]));
// synopsys translate_off
defparam \saidaSI[14]~I .input_async_reset = "none";
defparam \saidaSI[14]~I .input_power_up = "low";
defparam \saidaSI[14]~I .input_register_mode = "none";
defparam \saidaSI[14]~I .input_sync_reset = "none";
defparam \saidaSI[14]~I .oe_async_reset = "none";
defparam \saidaSI[14]~I .oe_power_up = "low";
defparam \saidaSI[14]~I .oe_register_mode = "none";
defparam \saidaSI[14]~I .oe_sync_reset = "none";
defparam \saidaSI[14]~I .operation_mode = "output";
defparam \saidaSI[14]~I .output_async_reset = "none";
defparam \saidaSI[14]~I .output_power_up = "low";
defparam \saidaSI[14]~I .output_register_mode = "none";
defparam \saidaSI[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSI[15]~I (
	.datain(\RG|SI|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSI[15]));
// synopsys translate_off
defparam \saidaSI[15]~I .input_async_reset = "none";
defparam \saidaSI[15]~I .input_power_up = "low";
defparam \saidaSI[15]~I .input_register_mode = "none";
defparam \saidaSI[15]~I .input_sync_reset = "none";
defparam \saidaSI[15]~I .oe_async_reset = "none";
defparam \saidaSI[15]~I .oe_power_up = "low";
defparam \saidaSI[15]~I .oe_register_mode = "none";
defparam \saidaSI[15]~I .oe_sync_reset = "none";
defparam \saidaSI[15]~I .operation_mode = "output";
defparam \saidaSI[15]~I .output_async_reset = "none";
defparam \saidaSI[15]~I .output_power_up = "low";
defparam \saidaSI[15]~I .output_register_mode = "none";
defparam \saidaSI[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[0]~I (
	.datain(\RB|RegCS|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[0]));
// synopsys translate_off
defparam \saidaCS[0]~I .input_async_reset = "none";
defparam \saidaCS[0]~I .input_power_up = "low";
defparam \saidaCS[0]~I .input_register_mode = "none";
defparam \saidaCS[0]~I .input_sync_reset = "none";
defparam \saidaCS[0]~I .oe_async_reset = "none";
defparam \saidaCS[0]~I .oe_power_up = "low";
defparam \saidaCS[0]~I .oe_register_mode = "none";
defparam \saidaCS[0]~I .oe_sync_reset = "none";
defparam \saidaCS[0]~I .operation_mode = "output";
defparam \saidaCS[0]~I .output_async_reset = "none";
defparam \saidaCS[0]~I .output_power_up = "low";
defparam \saidaCS[0]~I .output_register_mode = "none";
defparam \saidaCS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[1]~I (
	.datain(\RB|RegCS|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[1]));
// synopsys translate_off
defparam \saidaCS[1]~I .input_async_reset = "none";
defparam \saidaCS[1]~I .input_power_up = "low";
defparam \saidaCS[1]~I .input_register_mode = "none";
defparam \saidaCS[1]~I .input_sync_reset = "none";
defparam \saidaCS[1]~I .oe_async_reset = "none";
defparam \saidaCS[1]~I .oe_power_up = "low";
defparam \saidaCS[1]~I .oe_register_mode = "none";
defparam \saidaCS[1]~I .oe_sync_reset = "none";
defparam \saidaCS[1]~I .operation_mode = "output";
defparam \saidaCS[1]~I .output_async_reset = "none";
defparam \saidaCS[1]~I .output_power_up = "low";
defparam \saidaCS[1]~I .output_register_mode = "none";
defparam \saidaCS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[2]~I (
	.datain(\RB|RegCS|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[2]));
// synopsys translate_off
defparam \saidaCS[2]~I .input_async_reset = "none";
defparam \saidaCS[2]~I .input_power_up = "low";
defparam \saidaCS[2]~I .input_register_mode = "none";
defparam \saidaCS[2]~I .input_sync_reset = "none";
defparam \saidaCS[2]~I .oe_async_reset = "none";
defparam \saidaCS[2]~I .oe_power_up = "low";
defparam \saidaCS[2]~I .oe_register_mode = "none";
defparam \saidaCS[2]~I .oe_sync_reset = "none";
defparam \saidaCS[2]~I .operation_mode = "output";
defparam \saidaCS[2]~I .output_async_reset = "none";
defparam \saidaCS[2]~I .output_power_up = "low";
defparam \saidaCS[2]~I .output_register_mode = "none";
defparam \saidaCS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[3]~I (
	.datain(\RB|RegCS|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[3]));
// synopsys translate_off
defparam \saidaCS[3]~I .input_async_reset = "none";
defparam \saidaCS[3]~I .input_power_up = "low";
defparam \saidaCS[3]~I .input_register_mode = "none";
defparam \saidaCS[3]~I .input_sync_reset = "none";
defparam \saidaCS[3]~I .oe_async_reset = "none";
defparam \saidaCS[3]~I .oe_power_up = "low";
defparam \saidaCS[3]~I .oe_register_mode = "none";
defparam \saidaCS[3]~I .oe_sync_reset = "none";
defparam \saidaCS[3]~I .operation_mode = "output";
defparam \saidaCS[3]~I .output_async_reset = "none";
defparam \saidaCS[3]~I .output_power_up = "low";
defparam \saidaCS[3]~I .output_register_mode = "none";
defparam \saidaCS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[4]~I (
	.datain(\RB|RegCS|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[4]));
// synopsys translate_off
defparam \saidaCS[4]~I .input_async_reset = "none";
defparam \saidaCS[4]~I .input_power_up = "low";
defparam \saidaCS[4]~I .input_register_mode = "none";
defparam \saidaCS[4]~I .input_sync_reset = "none";
defparam \saidaCS[4]~I .oe_async_reset = "none";
defparam \saidaCS[4]~I .oe_power_up = "low";
defparam \saidaCS[4]~I .oe_register_mode = "none";
defparam \saidaCS[4]~I .oe_sync_reset = "none";
defparam \saidaCS[4]~I .operation_mode = "output";
defparam \saidaCS[4]~I .output_async_reset = "none";
defparam \saidaCS[4]~I .output_power_up = "low";
defparam \saidaCS[4]~I .output_register_mode = "none";
defparam \saidaCS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[5]~I (
	.datain(\RB|RegCS|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[5]));
// synopsys translate_off
defparam \saidaCS[5]~I .input_async_reset = "none";
defparam \saidaCS[5]~I .input_power_up = "low";
defparam \saidaCS[5]~I .input_register_mode = "none";
defparam \saidaCS[5]~I .input_sync_reset = "none";
defparam \saidaCS[5]~I .oe_async_reset = "none";
defparam \saidaCS[5]~I .oe_power_up = "low";
defparam \saidaCS[5]~I .oe_register_mode = "none";
defparam \saidaCS[5]~I .oe_sync_reset = "none";
defparam \saidaCS[5]~I .operation_mode = "output";
defparam \saidaCS[5]~I .output_async_reset = "none";
defparam \saidaCS[5]~I .output_power_up = "low";
defparam \saidaCS[5]~I .output_register_mode = "none";
defparam \saidaCS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[6]~I (
	.datain(\RB|RegCS|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[6]));
// synopsys translate_off
defparam \saidaCS[6]~I .input_async_reset = "none";
defparam \saidaCS[6]~I .input_power_up = "low";
defparam \saidaCS[6]~I .input_register_mode = "none";
defparam \saidaCS[6]~I .input_sync_reset = "none";
defparam \saidaCS[6]~I .oe_async_reset = "none";
defparam \saidaCS[6]~I .oe_power_up = "low";
defparam \saidaCS[6]~I .oe_register_mode = "none";
defparam \saidaCS[6]~I .oe_sync_reset = "none";
defparam \saidaCS[6]~I .operation_mode = "output";
defparam \saidaCS[6]~I .output_async_reset = "none";
defparam \saidaCS[6]~I .output_power_up = "low";
defparam \saidaCS[6]~I .output_register_mode = "none";
defparam \saidaCS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[7]~I (
	.datain(\RB|RegCS|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[7]));
// synopsys translate_off
defparam \saidaCS[7]~I .input_async_reset = "none";
defparam \saidaCS[7]~I .input_power_up = "low";
defparam \saidaCS[7]~I .input_register_mode = "none";
defparam \saidaCS[7]~I .input_sync_reset = "none";
defparam \saidaCS[7]~I .oe_async_reset = "none";
defparam \saidaCS[7]~I .oe_power_up = "low";
defparam \saidaCS[7]~I .oe_register_mode = "none";
defparam \saidaCS[7]~I .oe_sync_reset = "none";
defparam \saidaCS[7]~I .operation_mode = "output";
defparam \saidaCS[7]~I .output_async_reset = "none";
defparam \saidaCS[7]~I .output_power_up = "low";
defparam \saidaCS[7]~I .output_register_mode = "none";
defparam \saidaCS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[8]~I (
	.datain(\RB|RegCS|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[8]));
// synopsys translate_off
defparam \saidaCS[8]~I .input_async_reset = "none";
defparam \saidaCS[8]~I .input_power_up = "low";
defparam \saidaCS[8]~I .input_register_mode = "none";
defparam \saidaCS[8]~I .input_sync_reset = "none";
defparam \saidaCS[8]~I .oe_async_reset = "none";
defparam \saidaCS[8]~I .oe_power_up = "low";
defparam \saidaCS[8]~I .oe_register_mode = "none";
defparam \saidaCS[8]~I .oe_sync_reset = "none";
defparam \saidaCS[8]~I .operation_mode = "output";
defparam \saidaCS[8]~I .output_async_reset = "none";
defparam \saidaCS[8]~I .output_power_up = "low";
defparam \saidaCS[8]~I .output_register_mode = "none";
defparam \saidaCS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[9]~I (
	.datain(\RB|RegCS|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[9]));
// synopsys translate_off
defparam \saidaCS[9]~I .input_async_reset = "none";
defparam \saidaCS[9]~I .input_power_up = "low";
defparam \saidaCS[9]~I .input_register_mode = "none";
defparam \saidaCS[9]~I .input_sync_reset = "none";
defparam \saidaCS[9]~I .oe_async_reset = "none";
defparam \saidaCS[9]~I .oe_power_up = "low";
defparam \saidaCS[9]~I .oe_register_mode = "none";
defparam \saidaCS[9]~I .oe_sync_reset = "none";
defparam \saidaCS[9]~I .operation_mode = "output";
defparam \saidaCS[9]~I .output_async_reset = "none";
defparam \saidaCS[9]~I .output_power_up = "low";
defparam \saidaCS[9]~I .output_register_mode = "none";
defparam \saidaCS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[10]~I (
	.datain(\RB|RegCS|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[10]));
// synopsys translate_off
defparam \saidaCS[10]~I .input_async_reset = "none";
defparam \saidaCS[10]~I .input_power_up = "low";
defparam \saidaCS[10]~I .input_register_mode = "none";
defparam \saidaCS[10]~I .input_sync_reset = "none";
defparam \saidaCS[10]~I .oe_async_reset = "none";
defparam \saidaCS[10]~I .oe_power_up = "low";
defparam \saidaCS[10]~I .oe_register_mode = "none";
defparam \saidaCS[10]~I .oe_sync_reset = "none";
defparam \saidaCS[10]~I .operation_mode = "output";
defparam \saidaCS[10]~I .output_async_reset = "none";
defparam \saidaCS[10]~I .output_power_up = "low";
defparam \saidaCS[10]~I .output_register_mode = "none";
defparam \saidaCS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[11]~I (
	.datain(\RB|RegCS|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[11]));
// synopsys translate_off
defparam \saidaCS[11]~I .input_async_reset = "none";
defparam \saidaCS[11]~I .input_power_up = "low";
defparam \saidaCS[11]~I .input_register_mode = "none";
defparam \saidaCS[11]~I .input_sync_reset = "none";
defparam \saidaCS[11]~I .oe_async_reset = "none";
defparam \saidaCS[11]~I .oe_power_up = "low";
defparam \saidaCS[11]~I .oe_register_mode = "none";
defparam \saidaCS[11]~I .oe_sync_reset = "none";
defparam \saidaCS[11]~I .operation_mode = "output";
defparam \saidaCS[11]~I .output_async_reset = "none";
defparam \saidaCS[11]~I .output_power_up = "low";
defparam \saidaCS[11]~I .output_register_mode = "none";
defparam \saidaCS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[12]~I (
	.datain(\RB|RegCS|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[12]));
// synopsys translate_off
defparam \saidaCS[12]~I .input_async_reset = "none";
defparam \saidaCS[12]~I .input_power_up = "low";
defparam \saidaCS[12]~I .input_register_mode = "none";
defparam \saidaCS[12]~I .input_sync_reset = "none";
defparam \saidaCS[12]~I .oe_async_reset = "none";
defparam \saidaCS[12]~I .oe_power_up = "low";
defparam \saidaCS[12]~I .oe_register_mode = "none";
defparam \saidaCS[12]~I .oe_sync_reset = "none";
defparam \saidaCS[12]~I .operation_mode = "output";
defparam \saidaCS[12]~I .output_async_reset = "none";
defparam \saidaCS[12]~I .output_power_up = "low";
defparam \saidaCS[12]~I .output_register_mode = "none";
defparam \saidaCS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[13]~I (
	.datain(\RB|RegCS|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[13]));
// synopsys translate_off
defparam \saidaCS[13]~I .input_async_reset = "none";
defparam \saidaCS[13]~I .input_power_up = "low";
defparam \saidaCS[13]~I .input_register_mode = "none";
defparam \saidaCS[13]~I .input_sync_reset = "none";
defparam \saidaCS[13]~I .oe_async_reset = "none";
defparam \saidaCS[13]~I .oe_power_up = "low";
defparam \saidaCS[13]~I .oe_register_mode = "none";
defparam \saidaCS[13]~I .oe_sync_reset = "none";
defparam \saidaCS[13]~I .operation_mode = "output";
defparam \saidaCS[13]~I .output_async_reset = "none";
defparam \saidaCS[13]~I .output_power_up = "low";
defparam \saidaCS[13]~I .output_register_mode = "none";
defparam \saidaCS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[14]~I (
	.datain(\RB|RegCS|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[14]));
// synopsys translate_off
defparam \saidaCS[14]~I .input_async_reset = "none";
defparam \saidaCS[14]~I .input_power_up = "low";
defparam \saidaCS[14]~I .input_register_mode = "none";
defparam \saidaCS[14]~I .input_sync_reset = "none";
defparam \saidaCS[14]~I .oe_async_reset = "none";
defparam \saidaCS[14]~I .oe_power_up = "low";
defparam \saidaCS[14]~I .oe_register_mode = "none";
defparam \saidaCS[14]~I .oe_sync_reset = "none";
defparam \saidaCS[14]~I .operation_mode = "output";
defparam \saidaCS[14]~I .output_async_reset = "none";
defparam \saidaCS[14]~I .output_power_up = "low";
defparam \saidaCS[14]~I .output_register_mode = "none";
defparam \saidaCS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaCS[15]~I (
	.datain(\RB|RegCS|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaCS[15]));
// synopsys translate_off
defparam \saidaCS[15]~I .input_async_reset = "none";
defparam \saidaCS[15]~I .input_power_up = "low";
defparam \saidaCS[15]~I .input_register_mode = "none";
defparam \saidaCS[15]~I .input_sync_reset = "none";
defparam \saidaCS[15]~I .oe_async_reset = "none";
defparam \saidaCS[15]~I .oe_power_up = "low";
defparam \saidaCS[15]~I .oe_register_mode = "none";
defparam \saidaCS[15]~I .oe_sync_reset = "none";
defparam \saidaCS[15]~I .operation_mode = "output";
defparam \saidaCS[15]~I .output_async_reset = "none";
defparam \saidaCS[15]~I .output_power_up = "low";
defparam \saidaCS[15]~I .output_register_mode = "none";
defparam \saidaCS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[0]~I (
	.datain(\RB|RegDS|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[0]));
// synopsys translate_off
defparam \saidaDS[0]~I .input_async_reset = "none";
defparam \saidaDS[0]~I .input_power_up = "low";
defparam \saidaDS[0]~I .input_register_mode = "none";
defparam \saidaDS[0]~I .input_sync_reset = "none";
defparam \saidaDS[0]~I .oe_async_reset = "none";
defparam \saidaDS[0]~I .oe_power_up = "low";
defparam \saidaDS[0]~I .oe_register_mode = "none";
defparam \saidaDS[0]~I .oe_sync_reset = "none";
defparam \saidaDS[0]~I .operation_mode = "output";
defparam \saidaDS[0]~I .output_async_reset = "none";
defparam \saidaDS[0]~I .output_power_up = "low";
defparam \saidaDS[0]~I .output_register_mode = "none";
defparam \saidaDS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[1]~I (
	.datain(\RB|RegDS|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[1]));
// synopsys translate_off
defparam \saidaDS[1]~I .input_async_reset = "none";
defparam \saidaDS[1]~I .input_power_up = "low";
defparam \saidaDS[1]~I .input_register_mode = "none";
defparam \saidaDS[1]~I .input_sync_reset = "none";
defparam \saidaDS[1]~I .oe_async_reset = "none";
defparam \saidaDS[1]~I .oe_power_up = "low";
defparam \saidaDS[1]~I .oe_register_mode = "none";
defparam \saidaDS[1]~I .oe_sync_reset = "none";
defparam \saidaDS[1]~I .operation_mode = "output";
defparam \saidaDS[1]~I .output_async_reset = "none";
defparam \saidaDS[1]~I .output_power_up = "low";
defparam \saidaDS[1]~I .output_register_mode = "none";
defparam \saidaDS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[2]~I (
	.datain(\RB|RegDS|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[2]));
// synopsys translate_off
defparam \saidaDS[2]~I .input_async_reset = "none";
defparam \saidaDS[2]~I .input_power_up = "low";
defparam \saidaDS[2]~I .input_register_mode = "none";
defparam \saidaDS[2]~I .input_sync_reset = "none";
defparam \saidaDS[2]~I .oe_async_reset = "none";
defparam \saidaDS[2]~I .oe_power_up = "low";
defparam \saidaDS[2]~I .oe_register_mode = "none";
defparam \saidaDS[2]~I .oe_sync_reset = "none";
defparam \saidaDS[2]~I .operation_mode = "output";
defparam \saidaDS[2]~I .output_async_reset = "none";
defparam \saidaDS[2]~I .output_power_up = "low";
defparam \saidaDS[2]~I .output_register_mode = "none";
defparam \saidaDS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[3]~I (
	.datain(\RB|RegDS|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[3]));
// synopsys translate_off
defparam \saidaDS[3]~I .input_async_reset = "none";
defparam \saidaDS[3]~I .input_power_up = "low";
defparam \saidaDS[3]~I .input_register_mode = "none";
defparam \saidaDS[3]~I .input_sync_reset = "none";
defparam \saidaDS[3]~I .oe_async_reset = "none";
defparam \saidaDS[3]~I .oe_power_up = "low";
defparam \saidaDS[3]~I .oe_register_mode = "none";
defparam \saidaDS[3]~I .oe_sync_reset = "none";
defparam \saidaDS[3]~I .operation_mode = "output";
defparam \saidaDS[3]~I .output_async_reset = "none";
defparam \saidaDS[3]~I .output_power_up = "low";
defparam \saidaDS[3]~I .output_register_mode = "none";
defparam \saidaDS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[4]~I (
	.datain(\RB|RegDS|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[4]));
// synopsys translate_off
defparam \saidaDS[4]~I .input_async_reset = "none";
defparam \saidaDS[4]~I .input_power_up = "low";
defparam \saidaDS[4]~I .input_register_mode = "none";
defparam \saidaDS[4]~I .input_sync_reset = "none";
defparam \saidaDS[4]~I .oe_async_reset = "none";
defparam \saidaDS[4]~I .oe_power_up = "low";
defparam \saidaDS[4]~I .oe_register_mode = "none";
defparam \saidaDS[4]~I .oe_sync_reset = "none";
defparam \saidaDS[4]~I .operation_mode = "output";
defparam \saidaDS[4]~I .output_async_reset = "none";
defparam \saidaDS[4]~I .output_power_up = "low";
defparam \saidaDS[4]~I .output_register_mode = "none";
defparam \saidaDS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[5]~I (
	.datain(\RB|RegDS|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[5]));
// synopsys translate_off
defparam \saidaDS[5]~I .input_async_reset = "none";
defparam \saidaDS[5]~I .input_power_up = "low";
defparam \saidaDS[5]~I .input_register_mode = "none";
defparam \saidaDS[5]~I .input_sync_reset = "none";
defparam \saidaDS[5]~I .oe_async_reset = "none";
defparam \saidaDS[5]~I .oe_power_up = "low";
defparam \saidaDS[5]~I .oe_register_mode = "none";
defparam \saidaDS[5]~I .oe_sync_reset = "none";
defparam \saidaDS[5]~I .operation_mode = "output";
defparam \saidaDS[5]~I .output_async_reset = "none";
defparam \saidaDS[5]~I .output_power_up = "low";
defparam \saidaDS[5]~I .output_register_mode = "none";
defparam \saidaDS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[6]~I (
	.datain(\RB|RegDS|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[6]));
// synopsys translate_off
defparam \saidaDS[6]~I .input_async_reset = "none";
defparam \saidaDS[6]~I .input_power_up = "low";
defparam \saidaDS[6]~I .input_register_mode = "none";
defparam \saidaDS[6]~I .input_sync_reset = "none";
defparam \saidaDS[6]~I .oe_async_reset = "none";
defparam \saidaDS[6]~I .oe_power_up = "low";
defparam \saidaDS[6]~I .oe_register_mode = "none";
defparam \saidaDS[6]~I .oe_sync_reset = "none";
defparam \saidaDS[6]~I .operation_mode = "output";
defparam \saidaDS[6]~I .output_async_reset = "none";
defparam \saidaDS[6]~I .output_power_up = "low";
defparam \saidaDS[6]~I .output_register_mode = "none";
defparam \saidaDS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[7]~I (
	.datain(\RB|RegDS|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[7]));
// synopsys translate_off
defparam \saidaDS[7]~I .input_async_reset = "none";
defparam \saidaDS[7]~I .input_power_up = "low";
defparam \saidaDS[7]~I .input_register_mode = "none";
defparam \saidaDS[7]~I .input_sync_reset = "none";
defparam \saidaDS[7]~I .oe_async_reset = "none";
defparam \saidaDS[7]~I .oe_power_up = "low";
defparam \saidaDS[7]~I .oe_register_mode = "none";
defparam \saidaDS[7]~I .oe_sync_reset = "none";
defparam \saidaDS[7]~I .operation_mode = "output";
defparam \saidaDS[7]~I .output_async_reset = "none";
defparam \saidaDS[7]~I .output_power_up = "low";
defparam \saidaDS[7]~I .output_register_mode = "none";
defparam \saidaDS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[8]~I (
	.datain(\RB|RegDS|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[8]));
// synopsys translate_off
defparam \saidaDS[8]~I .input_async_reset = "none";
defparam \saidaDS[8]~I .input_power_up = "low";
defparam \saidaDS[8]~I .input_register_mode = "none";
defparam \saidaDS[8]~I .input_sync_reset = "none";
defparam \saidaDS[8]~I .oe_async_reset = "none";
defparam \saidaDS[8]~I .oe_power_up = "low";
defparam \saidaDS[8]~I .oe_register_mode = "none";
defparam \saidaDS[8]~I .oe_sync_reset = "none";
defparam \saidaDS[8]~I .operation_mode = "output";
defparam \saidaDS[8]~I .output_async_reset = "none";
defparam \saidaDS[8]~I .output_power_up = "low";
defparam \saidaDS[8]~I .output_register_mode = "none";
defparam \saidaDS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[9]~I (
	.datain(\RB|RegDS|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[9]));
// synopsys translate_off
defparam \saidaDS[9]~I .input_async_reset = "none";
defparam \saidaDS[9]~I .input_power_up = "low";
defparam \saidaDS[9]~I .input_register_mode = "none";
defparam \saidaDS[9]~I .input_sync_reset = "none";
defparam \saidaDS[9]~I .oe_async_reset = "none";
defparam \saidaDS[9]~I .oe_power_up = "low";
defparam \saidaDS[9]~I .oe_register_mode = "none";
defparam \saidaDS[9]~I .oe_sync_reset = "none";
defparam \saidaDS[9]~I .operation_mode = "output";
defparam \saidaDS[9]~I .output_async_reset = "none";
defparam \saidaDS[9]~I .output_power_up = "low";
defparam \saidaDS[9]~I .output_register_mode = "none";
defparam \saidaDS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[10]~I (
	.datain(\RB|RegDS|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[10]));
// synopsys translate_off
defparam \saidaDS[10]~I .input_async_reset = "none";
defparam \saidaDS[10]~I .input_power_up = "low";
defparam \saidaDS[10]~I .input_register_mode = "none";
defparam \saidaDS[10]~I .input_sync_reset = "none";
defparam \saidaDS[10]~I .oe_async_reset = "none";
defparam \saidaDS[10]~I .oe_power_up = "low";
defparam \saidaDS[10]~I .oe_register_mode = "none";
defparam \saidaDS[10]~I .oe_sync_reset = "none";
defparam \saidaDS[10]~I .operation_mode = "output";
defparam \saidaDS[10]~I .output_async_reset = "none";
defparam \saidaDS[10]~I .output_power_up = "low";
defparam \saidaDS[10]~I .output_register_mode = "none";
defparam \saidaDS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[11]~I (
	.datain(\RB|RegDS|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[11]));
// synopsys translate_off
defparam \saidaDS[11]~I .input_async_reset = "none";
defparam \saidaDS[11]~I .input_power_up = "low";
defparam \saidaDS[11]~I .input_register_mode = "none";
defparam \saidaDS[11]~I .input_sync_reset = "none";
defparam \saidaDS[11]~I .oe_async_reset = "none";
defparam \saidaDS[11]~I .oe_power_up = "low";
defparam \saidaDS[11]~I .oe_register_mode = "none";
defparam \saidaDS[11]~I .oe_sync_reset = "none";
defparam \saidaDS[11]~I .operation_mode = "output";
defparam \saidaDS[11]~I .output_async_reset = "none";
defparam \saidaDS[11]~I .output_power_up = "low";
defparam \saidaDS[11]~I .output_register_mode = "none";
defparam \saidaDS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[12]~I (
	.datain(\RB|RegDS|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[12]));
// synopsys translate_off
defparam \saidaDS[12]~I .input_async_reset = "none";
defparam \saidaDS[12]~I .input_power_up = "low";
defparam \saidaDS[12]~I .input_register_mode = "none";
defparam \saidaDS[12]~I .input_sync_reset = "none";
defparam \saidaDS[12]~I .oe_async_reset = "none";
defparam \saidaDS[12]~I .oe_power_up = "low";
defparam \saidaDS[12]~I .oe_register_mode = "none";
defparam \saidaDS[12]~I .oe_sync_reset = "none";
defparam \saidaDS[12]~I .operation_mode = "output";
defparam \saidaDS[12]~I .output_async_reset = "none";
defparam \saidaDS[12]~I .output_power_up = "low";
defparam \saidaDS[12]~I .output_register_mode = "none";
defparam \saidaDS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[13]~I (
	.datain(\RB|RegDS|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[13]));
// synopsys translate_off
defparam \saidaDS[13]~I .input_async_reset = "none";
defparam \saidaDS[13]~I .input_power_up = "low";
defparam \saidaDS[13]~I .input_register_mode = "none";
defparam \saidaDS[13]~I .input_sync_reset = "none";
defparam \saidaDS[13]~I .oe_async_reset = "none";
defparam \saidaDS[13]~I .oe_power_up = "low";
defparam \saidaDS[13]~I .oe_register_mode = "none";
defparam \saidaDS[13]~I .oe_sync_reset = "none";
defparam \saidaDS[13]~I .operation_mode = "output";
defparam \saidaDS[13]~I .output_async_reset = "none";
defparam \saidaDS[13]~I .output_power_up = "low";
defparam \saidaDS[13]~I .output_register_mode = "none";
defparam \saidaDS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[14]~I (
	.datain(\RB|RegDS|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[14]));
// synopsys translate_off
defparam \saidaDS[14]~I .input_async_reset = "none";
defparam \saidaDS[14]~I .input_power_up = "low";
defparam \saidaDS[14]~I .input_register_mode = "none";
defparam \saidaDS[14]~I .input_sync_reset = "none";
defparam \saidaDS[14]~I .oe_async_reset = "none";
defparam \saidaDS[14]~I .oe_power_up = "low";
defparam \saidaDS[14]~I .oe_register_mode = "none";
defparam \saidaDS[14]~I .oe_sync_reset = "none";
defparam \saidaDS[14]~I .operation_mode = "output";
defparam \saidaDS[14]~I .output_async_reset = "none";
defparam \saidaDS[14]~I .output_power_up = "low";
defparam \saidaDS[14]~I .output_register_mode = "none";
defparam \saidaDS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaDS[15]~I (
	.datain(\RB|RegDS|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaDS[15]));
// synopsys translate_off
defparam \saidaDS[15]~I .input_async_reset = "none";
defparam \saidaDS[15]~I .input_power_up = "low";
defparam \saidaDS[15]~I .input_register_mode = "none";
defparam \saidaDS[15]~I .input_sync_reset = "none";
defparam \saidaDS[15]~I .oe_async_reset = "none";
defparam \saidaDS[15]~I .oe_power_up = "low";
defparam \saidaDS[15]~I .oe_register_mode = "none";
defparam \saidaDS[15]~I .oe_sync_reset = "none";
defparam \saidaDS[15]~I .operation_mode = "output";
defparam \saidaDS[15]~I .output_async_reset = "none";
defparam \saidaDS[15]~I .output_power_up = "low";
defparam \saidaDS[15]~I .output_register_mode = "none";
defparam \saidaDS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[0]~I (
	.datain(\RB|RegSS|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[0]));
// synopsys translate_off
defparam \saidaSS[0]~I .input_async_reset = "none";
defparam \saidaSS[0]~I .input_power_up = "low";
defparam \saidaSS[0]~I .input_register_mode = "none";
defparam \saidaSS[0]~I .input_sync_reset = "none";
defparam \saidaSS[0]~I .oe_async_reset = "none";
defparam \saidaSS[0]~I .oe_power_up = "low";
defparam \saidaSS[0]~I .oe_register_mode = "none";
defparam \saidaSS[0]~I .oe_sync_reset = "none";
defparam \saidaSS[0]~I .operation_mode = "output";
defparam \saidaSS[0]~I .output_async_reset = "none";
defparam \saidaSS[0]~I .output_power_up = "low";
defparam \saidaSS[0]~I .output_register_mode = "none";
defparam \saidaSS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[1]~I (
	.datain(\RB|RegSS|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[1]));
// synopsys translate_off
defparam \saidaSS[1]~I .input_async_reset = "none";
defparam \saidaSS[1]~I .input_power_up = "low";
defparam \saidaSS[1]~I .input_register_mode = "none";
defparam \saidaSS[1]~I .input_sync_reset = "none";
defparam \saidaSS[1]~I .oe_async_reset = "none";
defparam \saidaSS[1]~I .oe_power_up = "low";
defparam \saidaSS[1]~I .oe_register_mode = "none";
defparam \saidaSS[1]~I .oe_sync_reset = "none";
defparam \saidaSS[1]~I .operation_mode = "output";
defparam \saidaSS[1]~I .output_async_reset = "none";
defparam \saidaSS[1]~I .output_power_up = "low";
defparam \saidaSS[1]~I .output_register_mode = "none";
defparam \saidaSS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[2]~I (
	.datain(\RB|RegSS|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[2]));
// synopsys translate_off
defparam \saidaSS[2]~I .input_async_reset = "none";
defparam \saidaSS[2]~I .input_power_up = "low";
defparam \saidaSS[2]~I .input_register_mode = "none";
defparam \saidaSS[2]~I .input_sync_reset = "none";
defparam \saidaSS[2]~I .oe_async_reset = "none";
defparam \saidaSS[2]~I .oe_power_up = "low";
defparam \saidaSS[2]~I .oe_register_mode = "none";
defparam \saidaSS[2]~I .oe_sync_reset = "none";
defparam \saidaSS[2]~I .operation_mode = "output";
defparam \saidaSS[2]~I .output_async_reset = "none";
defparam \saidaSS[2]~I .output_power_up = "low";
defparam \saidaSS[2]~I .output_register_mode = "none";
defparam \saidaSS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[3]~I (
	.datain(\RB|RegSS|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[3]));
// synopsys translate_off
defparam \saidaSS[3]~I .input_async_reset = "none";
defparam \saidaSS[3]~I .input_power_up = "low";
defparam \saidaSS[3]~I .input_register_mode = "none";
defparam \saidaSS[3]~I .input_sync_reset = "none";
defparam \saidaSS[3]~I .oe_async_reset = "none";
defparam \saidaSS[3]~I .oe_power_up = "low";
defparam \saidaSS[3]~I .oe_register_mode = "none";
defparam \saidaSS[3]~I .oe_sync_reset = "none";
defparam \saidaSS[3]~I .operation_mode = "output";
defparam \saidaSS[3]~I .output_async_reset = "none";
defparam \saidaSS[3]~I .output_power_up = "low";
defparam \saidaSS[3]~I .output_register_mode = "none";
defparam \saidaSS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[4]~I (
	.datain(\RB|RegSS|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[4]));
// synopsys translate_off
defparam \saidaSS[4]~I .input_async_reset = "none";
defparam \saidaSS[4]~I .input_power_up = "low";
defparam \saidaSS[4]~I .input_register_mode = "none";
defparam \saidaSS[4]~I .input_sync_reset = "none";
defparam \saidaSS[4]~I .oe_async_reset = "none";
defparam \saidaSS[4]~I .oe_power_up = "low";
defparam \saidaSS[4]~I .oe_register_mode = "none";
defparam \saidaSS[4]~I .oe_sync_reset = "none";
defparam \saidaSS[4]~I .operation_mode = "output";
defparam \saidaSS[4]~I .output_async_reset = "none";
defparam \saidaSS[4]~I .output_power_up = "low";
defparam \saidaSS[4]~I .output_register_mode = "none";
defparam \saidaSS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[5]~I (
	.datain(\RB|RegSS|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[5]));
// synopsys translate_off
defparam \saidaSS[5]~I .input_async_reset = "none";
defparam \saidaSS[5]~I .input_power_up = "low";
defparam \saidaSS[5]~I .input_register_mode = "none";
defparam \saidaSS[5]~I .input_sync_reset = "none";
defparam \saidaSS[5]~I .oe_async_reset = "none";
defparam \saidaSS[5]~I .oe_power_up = "low";
defparam \saidaSS[5]~I .oe_register_mode = "none";
defparam \saidaSS[5]~I .oe_sync_reset = "none";
defparam \saidaSS[5]~I .operation_mode = "output";
defparam \saidaSS[5]~I .output_async_reset = "none";
defparam \saidaSS[5]~I .output_power_up = "low";
defparam \saidaSS[5]~I .output_register_mode = "none";
defparam \saidaSS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[6]~I (
	.datain(\RB|RegSS|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[6]));
// synopsys translate_off
defparam \saidaSS[6]~I .input_async_reset = "none";
defparam \saidaSS[6]~I .input_power_up = "low";
defparam \saidaSS[6]~I .input_register_mode = "none";
defparam \saidaSS[6]~I .input_sync_reset = "none";
defparam \saidaSS[6]~I .oe_async_reset = "none";
defparam \saidaSS[6]~I .oe_power_up = "low";
defparam \saidaSS[6]~I .oe_register_mode = "none";
defparam \saidaSS[6]~I .oe_sync_reset = "none";
defparam \saidaSS[6]~I .operation_mode = "output";
defparam \saidaSS[6]~I .output_async_reset = "none";
defparam \saidaSS[6]~I .output_power_up = "low";
defparam \saidaSS[6]~I .output_register_mode = "none";
defparam \saidaSS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[7]~I (
	.datain(\RB|RegSS|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[7]));
// synopsys translate_off
defparam \saidaSS[7]~I .input_async_reset = "none";
defparam \saidaSS[7]~I .input_power_up = "low";
defparam \saidaSS[7]~I .input_register_mode = "none";
defparam \saidaSS[7]~I .input_sync_reset = "none";
defparam \saidaSS[7]~I .oe_async_reset = "none";
defparam \saidaSS[7]~I .oe_power_up = "low";
defparam \saidaSS[7]~I .oe_register_mode = "none";
defparam \saidaSS[7]~I .oe_sync_reset = "none";
defparam \saidaSS[7]~I .operation_mode = "output";
defparam \saidaSS[7]~I .output_async_reset = "none";
defparam \saidaSS[7]~I .output_power_up = "low";
defparam \saidaSS[7]~I .output_register_mode = "none";
defparam \saidaSS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[8]~I (
	.datain(\RB|RegSS|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[8]));
// synopsys translate_off
defparam \saidaSS[8]~I .input_async_reset = "none";
defparam \saidaSS[8]~I .input_power_up = "low";
defparam \saidaSS[8]~I .input_register_mode = "none";
defparam \saidaSS[8]~I .input_sync_reset = "none";
defparam \saidaSS[8]~I .oe_async_reset = "none";
defparam \saidaSS[8]~I .oe_power_up = "low";
defparam \saidaSS[8]~I .oe_register_mode = "none";
defparam \saidaSS[8]~I .oe_sync_reset = "none";
defparam \saidaSS[8]~I .operation_mode = "output";
defparam \saidaSS[8]~I .output_async_reset = "none";
defparam \saidaSS[8]~I .output_power_up = "low";
defparam \saidaSS[8]~I .output_register_mode = "none";
defparam \saidaSS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[9]~I (
	.datain(\RB|RegSS|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[9]));
// synopsys translate_off
defparam \saidaSS[9]~I .input_async_reset = "none";
defparam \saidaSS[9]~I .input_power_up = "low";
defparam \saidaSS[9]~I .input_register_mode = "none";
defparam \saidaSS[9]~I .input_sync_reset = "none";
defparam \saidaSS[9]~I .oe_async_reset = "none";
defparam \saidaSS[9]~I .oe_power_up = "low";
defparam \saidaSS[9]~I .oe_register_mode = "none";
defparam \saidaSS[9]~I .oe_sync_reset = "none";
defparam \saidaSS[9]~I .operation_mode = "output";
defparam \saidaSS[9]~I .output_async_reset = "none";
defparam \saidaSS[9]~I .output_power_up = "low";
defparam \saidaSS[9]~I .output_register_mode = "none";
defparam \saidaSS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[10]~I (
	.datain(\RB|RegSS|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[10]));
// synopsys translate_off
defparam \saidaSS[10]~I .input_async_reset = "none";
defparam \saidaSS[10]~I .input_power_up = "low";
defparam \saidaSS[10]~I .input_register_mode = "none";
defparam \saidaSS[10]~I .input_sync_reset = "none";
defparam \saidaSS[10]~I .oe_async_reset = "none";
defparam \saidaSS[10]~I .oe_power_up = "low";
defparam \saidaSS[10]~I .oe_register_mode = "none";
defparam \saidaSS[10]~I .oe_sync_reset = "none";
defparam \saidaSS[10]~I .operation_mode = "output";
defparam \saidaSS[10]~I .output_async_reset = "none";
defparam \saidaSS[10]~I .output_power_up = "low";
defparam \saidaSS[10]~I .output_register_mode = "none";
defparam \saidaSS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[11]~I (
	.datain(\RB|RegSS|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[11]));
// synopsys translate_off
defparam \saidaSS[11]~I .input_async_reset = "none";
defparam \saidaSS[11]~I .input_power_up = "low";
defparam \saidaSS[11]~I .input_register_mode = "none";
defparam \saidaSS[11]~I .input_sync_reset = "none";
defparam \saidaSS[11]~I .oe_async_reset = "none";
defparam \saidaSS[11]~I .oe_power_up = "low";
defparam \saidaSS[11]~I .oe_register_mode = "none";
defparam \saidaSS[11]~I .oe_sync_reset = "none";
defparam \saidaSS[11]~I .operation_mode = "output";
defparam \saidaSS[11]~I .output_async_reset = "none";
defparam \saidaSS[11]~I .output_power_up = "low";
defparam \saidaSS[11]~I .output_register_mode = "none";
defparam \saidaSS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[12]~I (
	.datain(\RB|RegSS|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[12]));
// synopsys translate_off
defparam \saidaSS[12]~I .input_async_reset = "none";
defparam \saidaSS[12]~I .input_power_up = "low";
defparam \saidaSS[12]~I .input_register_mode = "none";
defparam \saidaSS[12]~I .input_sync_reset = "none";
defparam \saidaSS[12]~I .oe_async_reset = "none";
defparam \saidaSS[12]~I .oe_power_up = "low";
defparam \saidaSS[12]~I .oe_register_mode = "none";
defparam \saidaSS[12]~I .oe_sync_reset = "none";
defparam \saidaSS[12]~I .operation_mode = "output";
defparam \saidaSS[12]~I .output_async_reset = "none";
defparam \saidaSS[12]~I .output_power_up = "low";
defparam \saidaSS[12]~I .output_register_mode = "none";
defparam \saidaSS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[13]~I (
	.datain(\RB|RegSS|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[13]));
// synopsys translate_off
defparam \saidaSS[13]~I .input_async_reset = "none";
defparam \saidaSS[13]~I .input_power_up = "low";
defparam \saidaSS[13]~I .input_register_mode = "none";
defparam \saidaSS[13]~I .input_sync_reset = "none";
defparam \saidaSS[13]~I .oe_async_reset = "none";
defparam \saidaSS[13]~I .oe_power_up = "low";
defparam \saidaSS[13]~I .oe_register_mode = "none";
defparam \saidaSS[13]~I .oe_sync_reset = "none";
defparam \saidaSS[13]~I .operation_mode = "output";
defparam \saidaSS[13]~I .output_async_reset = "none";
defparam \saidaSS[13]~I .output_power_up = "low";
defparam \saidaSS[13]~I .output_register_mode = "none";
defparam \saidaSS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[14]~I (
	.datain(\RB|RegSS|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[14]));
// synopsys translate_off
defparam \saidaSS[14]~I .input_async_reset = "none";
defparam \saidaSS[14]~I .input_power_up = "low";
defparam \saidaSS[14]~I .input_register_mode = "none";
defparam \saidaSS[14]~I .input_sync_reset = "none";
defparam \saidaSS[14]~I .oe_async_reset = "none";
defparam \saidaSS[14]~I .oe_power_up = "low";
defparam \saidaSS[14]~I .oe_register_mode = "none";
defparam \saidaSS[14]~I .oe_sync_reset = "none";
defparam \saidaSS[14]~I .operation_mode = "output";
defparam \saidaSS[14]~I .output_async_reset = "none";
defparam \saidaSS[14]~I .output_power_up = "low";
defparam \saidaSS[14]~I .output_register_mode = "none";
defparam \saidaSS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaSS[15]~I (
	.datain(\RB|RegSS|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaSS[15]));
// synopsys translate_off
defparam \saidaSS[15]~I .input_async_reset = "none";
defparam \saidaSS[15]~I .input_power_up = "low";
defparam \saidaSS[15]~I .input_register_mode = "none";
defparam \saidaSS[15]~I .input_sync_reset = "none";
defparam \saidaSS[15]~I .oe_async_reset = "none";
defparam \saidaSS[15]~I .oe_power_up = "low";
defparam \saidaSS[15]~I .oe_register_mode = "none";
defparam \saidaSS[15]~I .oe_sync_reset = "none";
defparam \saidaSS[15]~I .operation_mode = "output";
defparam \saidaSS[15]~I .output_async_reset = "none";
defparam \saidaSS[15]~I .output_power_up = "low";
defparam \saidaSS[15]~I .output_register_mode = "none";
defparam \saidaSS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[0]~I (
	.datain(\RB|RegES|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[0]));
// synopsys translate_off
defparam \saidaES[0]~I .input_async_reset = "none";
defparam \saidaES[0]~I .input_power_up = "low";
defparam \saidaES[0]~I .input_register_mode = "none";
defparam \saidaES[0]~I .input_sync_reset = "none";
defparam \saidaES[0]~I .oe_async_reset = "none";
defparam \saidaES[0]~I .oe_power_up = "low";
defparam \saidaES[0]~I .oe_register_mode = "none";
defparam \saidaES[0]~I .oe_sync_reset = "none";
defparam \saidaES[0]~I .operation_mode = "output";
defparam \saidaES[0]~I .output_async_reset = "none";
defparam \saidaES[0]~I .output_power_up = "low";
defparam \saidaES[0]~I .output_register_mode = "none";
defparam \saidaES[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[1]~I (
	.datain(\RB|RegES|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[1]));
// synopsys translate_off
defparam \saidaES[1]~I .input_async_reset = "none";
defparam \saidaES[1]~I .input_power_up = "low";
defparam \saidaES[1]~I .input_register_mode = "none";
defparam \saidaES[1]~I .input_sync_reset = "none";
defparam \saidaES[1]~I .oe_async_reset = "none";
defparam \saidaES[1]~I .oe_power_up = "low";
defparam \saidaES[1]~I .oe_register_mode = "none";
defparam \saidaES[1]~I .oe_sync_reset = "none";
defparam \saidaES[1]~I .operation_mode = "output";
defparam \saidaES[1]~I .output_async_reset = "none";
defparam \saidaES[1]~I .output_power_up = "low";
defparam \saidaES[1]~I .output_register_mode = "none";
defparam \saidaES[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[2]~I (
	.datain(\RB|RegES|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[2]));
// synopsys translate_off
defparam \saidaES[2]~I .input_async_reset = "none";
defparam \saidaES[2]~I .input_power_up = "low";
defparam \saidaES[2]~I .input_register_mode = "none";
defparam \saidaES[2]~I .input_sync_reset = "none";
defparam \saidaES[2]~I .oe_async_reset = "none";
defparam \saidaES[2]~I .oe_power_up = "low";
defparam \saidaES[2]~I .oe_register_mode = "none";
defparam \saidaES[2]~I .oe_sync_reset = "none";
defparam \saidaES[2]~I .operation_mode = "output";
defparam \saidaES[2]~I .output_async_reset = "none";
defparam \saidaES[2]~I .output_power_up = "low";
defparam \saidaES[2]~I .output_register_mode = "none";
defparam \saidaES[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[3]~I (
	.datain(\RB|RegES|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[3]));
// synopsys translate_off
defparam \saidaES[3]~I .input_async_reset = "none";
defparam \saidaES[3]~I .input_power_up = "low";
defparam \saidaES[3]~I .input_register_mode = "none";
defparam \saidaES[3]~I .input_sync_reset = "none";
defparam \saidaES[3]~I .oe_async_reset = "none";
defparam \saidaES[3]~I .oe_power_up = "low";
defparam \saidaES[3]~I .oe_register_mode = "none";
defparam \saidaES[3]~I .oe_sync_reset = "none";
defparam \saidaES[3]~I .operation_mode = "output";
defparam \saidaES[3]~I .output_async_reset = "none";
defparam \saidaES[3]~I .output_power_up = "low";
defparam \saidaES[3]~I .output_register_mode = "none";
defparam \saidaES[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[4]~I (
	.datain(\RB|RegES|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[4]));
// synopsys translate_off
defparam \saidaES[4]~I .input_async_reset = "none";
defparam \saidaES[4]~I .input_power_up = "low";
defparam \saidaES[4]~I .input_register_mode = "none";
defparam \saidaES[4]~I .input_sync_reset = "none";
defparam \saidaES[4]~I .oe_async_reset = "none";
defparam \saidaES[4]~I .oe_power_up = "low";
defparam \saidaES[4]~I .oe_register_mode = "none";
defparam \saidaES[4]~I .oe_sync_reset = "none";
defparam \saidaES[4]~I .operation_mode = "output";
defparam \saidaES[4]~I .output_async_reset = "none";
defparam \saidaES[4]~I .output_power_up = "low";
defparam \saidaES[4]~I .output_register_mode = "none";
defparam \saidaES[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[5]~I (
	.datain(\RB|RegES|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[5]));
// synopsys translate_off
defparam \saidaES[5]~I .input_async_reset = "none";
defparam \saidaES[5]~I .input_power_up = "low";
defparam \saidaES[5]~I .input_register_mode = "none";
defparam \saidaES[5]~I .input_sync_reset = "none";
defparam \saidaES[5]~I .oe_async_reset = "none";
defparam \saidaES[5]~I .oe_power_up = "low";
defparam \saidaES[5]~I .oe_register_mode = "none";
defparam \saidaES[5]~I .oe_sync_reset = "none";
defparam \saidaES[5]~I .operation_mode = "output";
defparam \saidaES[5]~I .output_async_reset = "none";
defparam \saidaES[5]~I .output_power_up = "low";
defparam \saidaES[5]~I .output_register_mode = "none";
defparam \saidaES[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[6]~I (
	.datain(\RB|RegES|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[6]));
// synopsys translate_off
defparam \saidaES[6]~I .input_async_reset = "none";
defparam \saidaES[6]~I .input_power_up = "low";
defparam \saidaES[6]~I .input_register_mode = "none";
defparam \saidaES[6]~I .input_sync_reset = "none";
defparam \saidaES[6]~I .oe_async_reset = "none";
defparam \saidaES[6]~I .oe_power_up = "low";
defparam \saidaES[6]~I .oe_register_mode = "none";
defparam \saidaES[6]~I .oe_sync_reset = "none";
defparam \saidaES[6]~I .operation_mode = "output";
defparam \saidaES[6]~I .output_async_reset = "none";
defparam \saidaES[6]~I .output_power_up = "low";
defparam \saidaES[6]~I .output_register_mode = "none";
defparam \saidaES[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[7]~I (
	.datain(\RB|RegES|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[7]));
// synopsys translate_off
defparam \saidaES[7]~I .input_async_reset = "none";
defparam \saidaES[7]~I .input_power_up = "low";
defparam \saidaES[7]~I .input_register_mode = "none";
defparam \saidaES[7]~I .input_sync_reset = "none";
defparam \saidaES[7]~I .oe_async_reset = "none";
defparam \saidaES[7]~I .oe_power_up = "low";
defparam \saidaES[7]~I .oe_register_mode = "none";
defparam \saidaES[7]~I .oe_sync_reset = "none";
defparam \saidaES[7]~I .operation_mode = "output";
defparam \saidaES[7]~I .output_async_reset = "none";
defparam \saidaES[7]~I .output_power_up = "low";
defparam \saidaES[7]~I .output_register_mode = "none";
defparam \saidaES[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[8]~I (
	.datain(\RB|RegES|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[8]));
// synopsys translate_off
defparam \saidaES[8]~I .input_async_reset = "none";
defparam \saidaES[8]~I .input_power_up = "low";
defparam \saidaES[8]~I .input_register_mode = "none";
defparam \saidaES[8]~I .input_sync_reset = "none";
defparam \saidaES[8]~I .oe_async_reset = "none";
defparam \saidaES[8]~I .oe_power_up = "low";
defparam \saidaES[8]~I .oe_register_mode = "none";
defparam \saidaES[8]~I .oe_sync_reset = "none";
defparam \saidaES[8]~I .operation_mode = "output";
defparam \saidaES[8]~I .output_async_reset = "none";
defparam \saidaES[8]~I .output_power_up = "low";
defparam \saidaES[8]~I .output_register_mode = "none";
defparam \saidaES[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[9]~I (
	.datain(\RB|RegES|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[9]));
// synopsys translate_off
defparam \saidaES[9]~I .input_async_reset = "none";
defparam \saidaES[9]~I .input_power_up = "low";
defparam \saidaES[9]~I .input_register_mode = "none";
defparam \saidaES[9]~I .input_sync_reset = "none";
defparam \saidaES[9]~I .oe_async_reset = "none";
defparam \saidaES[9]~I .oe_power_up = "low";
defparam \saidaES[9]~I .oe_register_mode = "none";
defparam \saidaES[9]~I .oe_sync_reset = "none";
defparam \saidaES[9]~I .operation_mode = "output";
defparam \saidaES[9]~I .output_async_reset = "none";
defparam \saidaES[9]~I .output_power_up = "low";
defparam \saidaES[9]~I .output_register_mode = "none";
defparam \saidaES[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[10]~I (
	.datain(\RB|RegES|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[10]));
// synopsys translate_off
defparam \saidaES[10]~I .input_async_reset = "none";
defparam \saidaES[10]~I .input_power_up = "low";
defparam \saidaES[10]~I .input_register_mode = "none";
defparam \saidaES[10]~I .input_sync_reset = "none";
defparam \saidaES[10]~I .oe_async_reset = "none";
defparam \saidaES[10]~I .oe_power_up = "low";
defparam \saidaES[10]~I .oe_register_mode = "none";
defparam \saidaES[10]~I .oe_sync_reset = "none";
defparam \saidaES[10]~I .operation_mode = "output";
defparam \saidaES[10]~I .output_async_reset = "none";
defparam \saidaES[10]~I .output_power_up = "low";
defparam \saidaES[10]~I .output_register_mode = "none";
defparam \saidaES[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[11]~I (
	.datain(\RB|RegES|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[11]));
// synopsys translate_off
defparam \saidaES[11]~I .input_async_reset = "none";
defparam \saidaES[11]~I .input_power_up = "low";
defparam \saidaES[11]~I .input_register_mode = "none";
defparam \saidaES[11]~I .input_sync_reset = "none";
defparam \saidaES[11]~I .oe_async_reset = "none";
defparam \saidaES[11]~I .oe_power_up = "low";
defparam \saidaES[11]~I .oe_register_mode = "none";
defparam \saidaES[11]~I .oe_sync_reset = "none";
defparam \saidaES[11]~I .operation_mode = "output";
defparam \saidaES[11]~I .output_async_reset = "none";
defparam \saidaES[11]~I .output_power_up = "low";
defparam \saidaES[11]~I .output_register_mode = "none";
defparam \saidaES[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[12]~I (
	.datain(\RB|RegES|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[12]));
// synopsys translate_off
defparam \saidaES[12]~I .input_async_reset = "none";
defparam \saidaES[12]~I .input_power_up = "low";
defparam \saidaES[12]~I .input_register_mode = "none";
defparam \saidaES[12]~I .input_sync_reset = "none";
defparam \saidaES[12]~I .oe_async_reset = "none";
defparam \saidaES[12]~I .oe_power_up = "low";
defparam \saidaES[12]~I .oe_register_mode = "none";
defparam \saidaES[12]~I .oe_sync_reset = "none";
defparam \saidaES[12]~I .operation_mode = "output";
defparam \saidaES[12]~I .output_async_reset = "none";
defparam \saidaES[12]~I .output_power_up = "low";
defparam \saidaES[12]~I .output_register_mode = "none";
defparam \saidaES[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[13]~I (
	.datain(\RB|RegES|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[13]));
// synopsys translate_off
defparam \saidaES[13]~I .input_async_reset = "none";
defparam \saidaES[13]~I .input_power_up = "low";
defparam \saidaES[13]~I .input_register_mode = "none";
defparam \saidaES[13]~I .input_sync_reset = "none";
defparam \saidaES[13]~I .oe_async_reset = "none";
defparam \saidaES[13]~I .oe_power_up = "low";
defparam \saidaES[13]~I .oe_register_mode = "none";
defparam \saidaES[13]~I .oe_sync_reset = "none";
defparam \saidaES[13]~I .operation_mode = "output";
defparam \saidaES[13]~I .output_async_reset = "none";
defparam \saidaES[13]~I .output_power_up = "low";
defparam \saidaES[13]~I .output_register_mode = "none";
defparam \saidaES[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[14]~I (
	.datain(\RB|RegES|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[14]));
// synopsys translate_off
defparam \saidaES[14]~I .input_async_reset = "none";
defparam \saidaES[14]~I .input_power_up = "low";
defparam \saidaES[14]~I .input_register_mode = "none";
defparam \saidaES[14]~I .input_sync_reset = "none";
defparam \saidaES[14]~I .oe_async_reset = "none";
defparam \saidaES[14]~I .oe_power_up = "low";
defparam \saidaES[14]~I .oe_register_mode = "none";
defparam \saidaES[14]~I .oe_sync_reset = "none";
defparam \saidaES[14]~I .operation_mode = "output";
defparam \saidaES[14]~I .output_async_reset = "none";
defparam \saidaES[14]~I .output_power_up = "low";
defparam \saidaES[14]~I .output_register_mode = "none";
defparam \saidaES[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaES[15]~I (
	.datain(\RB|RegES|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaES[15]));
// synopsys translate_off
defparam \saidaES[15]~I .input_async_reset = "none";
defparam \saidaES[15]~I .input_power_up = "low";
defparam \saidaES[15]~I .input_register_mode = "none";
defparam \saidaES[15]~I .input_sync_reset = "none";
defparam \saidaES[15]~I .oe_async_reset = "none";
defparam \saidaES[15]~I .oe_power_up = "low";
defparam \saidaES[15]~I .oe_register_mode = "none";
defparam \saidaES[15]~I .oe_sync_reset = "none";
defparam \saidaES[15]~I .operation_mode = "output";
defparam \saidaES[15]~I .output_async_reset = "none";
defparam \saidaES[15]~I .output_power_up = "low";
defparam \saidaES[15]~I .output_register_mode = "none";
defparam \saidaES[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[0]~I (
	.datain(\RB|RegIP|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[0]));
// synopsys translate_off
defparam \saidaIP[0]~I .input_async_reset = "none";
defparam \saidaIP[0]~I .input_power_up = "low";
defparam \saidaIP[0]~I .input_register_mode = "none";
defparam \saidaIP[0]~I .input_sync_reset = "none";
defparam \saidaIP[0]~I .oe_async_reset = "none";
defparam \saidaIP[0]~I .oe_power_up = "low";
defparam \saidaIP[0]~I .oe_register_mode = "none";
defparam \saidaIP[0]~I .oe_sync_reset = "none";
defparam \saidaIP[0]~I .operation_mode = "output";
defparam \saidaIP[0]~I .output_async_reset = "none";
defparam \saidaIP[0]~I .output_power_up = "low";
defparam \saidaIP[0]~I .output_register_mode = "none";
defparam \saidaIP[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[1]~I (
	.datain(\RB|RegIP|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[1]));
// synopsys translate_off
defparam \saidaIP[1]~I .input_async_reset = "none";
defparam \saidaIP[1]~I .input_power_up = "low";
defparam \saidaIP[1]~I .input_register_mode = "none";
defparam \saidaIP[1]~I .input_sync_reset = "none";
defparam \saidaIP[1]~I .oe_async_reset = "none";
defparam \saidaIP[1]~I .oe_power_up = "low";
defparam \saidaIP[1]~I .oe_register_mode = "none";
defparam \saidaIP[1]~I .oe_sync_reset = "none";
defparam \saidaIP[1]~I .operation_mode = "output";
defparam \saidaIP[1]~I .output_async_reset = "none";
defparam \saidaIP[1]~I .output_power_up = "low";
defparam \saidaIP[1]~I .output_register_mode = "none";
defparam \saidaIP[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[2]~I (
	.datain(\RB|RegIP|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[2]));
// synopsys translate_off
defparam \saidaIP[2]~I .input_async_reset = "none";
defparam \saidaIP[2]~I .input_power_up = "low";
defparam \saidaIP[2]~I .input_register_mode = "none";
defparam \saidaIP[2]~I .input_sync_reset = "none";
defparam \saidaIP[2]~I .oe_async_reset = "none";
defparam \saidaIP[2]~I .oe_power_up = "low";
defparam \saidaIP[2]~I .oe_register_mode = "none";
defparam \saidaIP[2]~I .oe_sync_reset = "none";
defparam \saidaIP[2]~I .operation_mode = "output";
defparam \saidaIP[2]~I .output_async_reset = "none";
defparam \saidaIP[2]~I .output_power_up = "low";
defparam \saidaIP[2]~I .output_register_mode = "none";
defparam \saidaIP[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[3]~I (
	.datain(\RB|RegIP|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[3]));
// synopsys translate_off
defparam \saidaIP[3]~I .input_async_reset = "none";
defparam \saidaIP[3]~I .input_power_up = "low";
defparam \saidaIP[3]~I .input_register_mode = "none";
defparam \saidaIP[3]~I .input_sync_reset = "none";
defparam \saidaIP[3]~I .oe_async_reset = "none";
defparam \saidaIP[3]~I .oe_power_up = "low";
defparam \saidaIP[3]~I .oe_register_mode = "none";
defparam \saidaIP[3]~I .oe_sync_reset = "none";
defparam \saidaIP[3]~I .operation_mode = "output";
defparam \saidaIP[3]~I .output_async_reset = "none";
defparam \saidaIP[3]~I .output_power_up = "low";
defparam \saidaIP[3]~I .output_register_mode = "none";
defparam \saidaIP[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[4]~I (
	.datain(\RB|RegIP|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[4]));
// synopsys translate_off
defparam \saidaIP[4]~I .input_async_reset = "none";
defparam \saidaIP[4]~I .input_power_up = "low";
defparam \saidaIP[4]~I .input_register_mode = "none";
defparam \saidaIP[4]~I .input_sync_reset = "none";
defparam \saidaIP[4]~I .oe_async_reset = "none";
defparam \saidaIP[4]~I .oe_power_up = "low";
defparam \saidaIP[4]~I .oe_register_mode = "none";
defparam \saidaIP[4]~I .oe_sync_reset = "none";
defparam \saidaIP[4]~I .operation_mode = "output";
defparam \saidaIP[4]~I .output_async_reset = "none";
defparam \saidaIP[4]~I .output_power_up = "low";
defparam \saidaIP[4]~I .output_register_mode = "none";
defparam \saidaIP[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[5]~I (
	.datain(\RB|RegIP|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[5]));
// synopsys translate_off
defparam \saidaIP[5]~I .input_async_reset = "none";
defparam \saidaIP[5]~I .input_power_up = "low";
defparam \saidaIP[5]~I .input_register_mode = "none";
defparam \saidaIP[5]~I .input_sync_reset = "none";
defparam \saidaIP[5]~I .oe_async_reset = "none";
defparam \saidaIP[5]~I .oe_power_up = "low";
defparam \saidaIP[5]~I .oe_register_mode = "none";
defparam \saidaIP[5]~I .oe_sync_reset = "none";
defparam \saidaIP[5]~I .operation_mode = "output";
defparam \saidaIP[5]~I .output_async_reset = "none";
defparam \saidaIP[5]~I .output_power_up = "low";
defparam \saidaIP[5]~I .output_register_mode = "none";
defparam \saidaIP[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[6]~I (
	.datain(\RB|RegIP|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[6]));
// synopsys translate_off
defparam \saidaIP[6]~I .input_async_reset = "none";
defparam \saidaIP[6]~I .input_power_up = "low";
defparam \saidaIP[6]~I .input_register_mode = "none";
defparam \saidaIP[6]~I .input_sync_reset = "none";
defparam \saidaIP[6]~I .oe_async_reset = "none";
defparam \saidaIP[6]~I .oe_power_up = "low";
defparam \saidaIP[6]~I .oe_register_mode = "none";
defparam \saidaIP[6]~I .oe_sync_reset = "none";
defparam \saidaIP[6]~I .operation_mode = "output";
defparam \saidaIP[6]~I .output_async_reset = "none";
defparam \saidaIP[6]~I .output_power_up = "low";
defparam \saidaIP[6]~I .output_register_mode = "none";
defparam \saidaIP[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[7]~I (
	.datain(\RB|RegIP|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[7]));
// synopsys translate_off
defparam \saidaIP[7]~I .input_async_reset = "none";
defparam \saidaIP[7]~I .input_power_up = "low";
defparam \saidaIP[7]~I .input_register_mode = "none";
defparam \saidaIP[7]~I .input_sync_reset = "none";
defparam \saidaIP[7]~I .oe_async_reset = "none";
defparam \saidaIP[7]~I .oe_power_up = "low";
defparam \saidaIP[7]~I .oe_register_mode = "none";
defparam \saidaIP[7]~I .oe_sync_reset = "none";
defparam \saidaIP[7]~I .operation_mode = "output";
defparam \saidaIP[7]~I .output_async_reset = "none";
defparam \saidaIP[7]~I .output_power_up = "low";
defparam \saidaIP[7]~I .output_register_mode = "none";
defparam \saidaIP[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[8]~I (
	.datain(\RB|RegIP|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[8]));
// synopsys translate_off
defparam \saidaIP[8]~I .input_async_reset = "none";
defparam \saidaIP[8]~I .input_power_up = "low";
defparam \saidaIP[8]~I .input_register_mode = "none";
defparam \saidaIP[8]~I .input_sync_reset = "none";
defparam \saidaIP[8]~I .oe_async_reset = "none";
defparam \saidaIP[8]~I .oe_power_up = "low";
defparam \saidaIP[8]~I .oe_register_mode = "none";
defparam \saidaIP[8]~I .oe_sync_reset = "none";
defparam \saidaIP[8]~I .operation_mode = "output";
defparam \saidaIP[8]~I .output_async_reset = "none";
defparam \saidaIP[8]~I .output_power_up = "low";
defparam \saidaIP[8]~I .output_register_mode = "none";
defparam \saidaIP[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[9]~I (
	.datain(\RB|RegIP|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[9]));
// synopsys translate_off
defparam \saidaIP[9]~I .input_async_reset = "none";
defparam \saidaIP[9]~I .input_power_up = "low";
defparam \saidaIP[9]~I .input_register_mode = "none";
defparam \saidaIP[9]~I .input_sync_reset = "none";
defparam \saidaIP[9]~I .oe_async_reset = "none";
defparam \saidaIP[9]~I .oe_power_up = "low";
defparam \saidaIP[9]~I .oe_register_mode = "none";
defparam \saidaIP[9]~I .oe_sync_reset = "none";
defparam \saidaIP[9]~I .operation_mode = "output";
defparam \saidaIP[9]~I .output_async_reset = "none";
defparam \saidaIP[9]~I .output_power_up = "low";
defparam \saidaIP[9]~I .output_register_mode = "none";
defparam \saidaIP[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[10]~I (
	.datain(\RB|RegIP|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[10]));
// synopsys translate_off
defparam \saidaIP[10]~I .input_async_reset = "none";
defparam \saidaIP[10]~I .input_power_up = "low";
defparam \saidaIP[10]~I .input_register_mode = "none";
defparam \saidaIP[10]~I .input_sync_reset = "none";
defparam \saidaIP[10]~I .oe_async_reset = "none";
defparam \saidaIP[10]~I .oe_power_up = "low";
defparam \saidaIP[10]~I .oe_register_mode = "none";
defparam \saidaIP[10]~I .oe_sync_reset = "none";
defparam \saidaIP[10]~I .operation_mode = "output";
defparam \saidaIP[10]~I .output_async_reset = "none";
defparam \saidaIP[10]~I .output_power_up = "low";
defparam \saidaIP[10]~I .output_register_mode = "none";
defparam \saidaIP[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[11]~I (
	.datain(\RB|RegIP|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[11]));
// synopsys translate_off
defparam \saidaIP[11]~I .input_async_reset = "none";
defparam \saidaIP[11]~I .input_power_up = "low";
defparam \saidaIP[11]~I .input_register_mode = "none";
defparam \saidaIP[11]~I .input_sync_reset = "none";
defparam \saidaIP[11]~I .oe_async_reset = "none";
defparam \saidaIP[11]~I .oe_power_up = "low";
defparam \saidaIP[11]~I .oe_register_mode = "none";
defparam \saidaIP[11]~I .oe_sync_reset = "none";
defparam \saidaIP[11]~I .operation_mode = "output";
defparam \saidaIP[11]~I .output_async_reset = "none";
defparam \saidaIP[11]~I .output_power_up = "low";
defparam \saidaIP[11]~I .output_register_mode = "none";
defparam \saidaIP[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[12]~I (
	.datain(\RB|RegIP|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[12]));
// synopsys translate_off
defparam \saidaIP[12]~I .input_async_reset = "none";
defparam \saidaIP[12]~I .input_power_up = "low";
defparam \saidaIP[12]~I .input_register_mode = "none";
defparam \saidaIP[12]~I .input_sync_reset = "none";
defparam \saidaIP[12]~I .oe_async_reset = "none";
defparam \saidaIP[12]~I .oe_power_up = "low";
defparam \saidaIP[12]~I .oe_register_mode = "none";
defparam \saidaIP[12]~I .oe_sync_reset = "none";
defparam \saidaIP[12]~I .operation_mode = "output";
defparam \saidaIP[12]~I .output_async_reset = "none";
defparam \saidaIP[12]~I .output_power_up = "low";
defparam \saidaIP[12]~I .output_register_mode = "none";
defparam \saidaIP[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[13]~I (
	.datain(\RB|RegIP|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[13]));
// synopsys translate_off
defparam \saidaIP[13]~I .input_async_reset = "none";
defparam \saidaIP[13]~I .input_power_up = "low";
defparam \saidaIP[13]~I .input_register_mode = "none";
defparam \saidaIP[13]~I .input_sync_reset = "none";
defparam \saidaIP[13]~I .oe_async_reset = "none";
defparam \saidaIP[13]~I .oe_power_up = "low";
defparam \saidaIP[13]~I .oe_register_mode = "none";
defparam \saidaIP[13]~I .oe_sync_reset = "none";
defparam \saidaIP[13]~I .operation_mode = "output";
defparam \saidaIP[13]~I .output_async_reset = "none";
defparam \saidaIP[13]~I .output_power_up = "low";
defparam \saidaIP[13]~I .output_register_mode = "none";
defparam \saidaIP[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[14]~I (
	.datain(\RB|RegIP|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[14]));
// synopsys translate_off
defparam \saidaIP[14]~I .input_async_reset = "none";
defparam \saidaIP[14]~I .input_power_up = "low";
defparam \saidaIP[14]~I .input_register_mode = "none";
defparam \saidaIP[14]~I .input_sync_reset = "none";
defparam \saidaIP[14]~I .oe_async_reset = "none";
defparam \saidaIP[14]~I .oe_power_up = "low";
defparam \saidaIP[14]~I .oe_register_mode = "none";
defparam \saidaIP[14]~I .oe_sync_reset = "none";
defparam \saidaIP[14]~I .operation_mode = "output";
defparam \saidaIP[14]~I .output_async_reset = "none";
defparam \saidaIP[14]~I .output_power_up = "low";
defparam \saidaIP[14]~I .output_register_mode = "none";
defparam \saidaIP[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIP[15]~I (
	.datain(\RB|RegIP|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIP[15]));
// synopsys translate_off
defparam \saidaIP[15]~I .input_async_reset = "none";
defparam \saidaIP[15]~I .input_power_up = "low";
defparam \saidaIP[15]~I .input_register_mode = "none";
defparam \saidaIP[15]~I .input_sync_reset = "none";
defparam \saidaIP[15]~I .oe_async_reset = "none";
defparam \saidaIP[15]~I .oe_power_up = "low";
defparam \saidaIP[15]~I .oe_register_mode = "none";
defparam \saidaIP[15]~I .oe_sync_reset = "none";
defparam \saidaIP[15]~I .operation_mode = "output";
defparam \saidaIP[15]~I .output_async_reset = "none";
defparam \saidaIP[15]~I .output_power_up = "low";
defparam \saidaIP[15]~I .output_register_mode = "none";
defparam \saidaIP[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[0]~I (
	.datain(\RB|RegInternal1|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[0]));
// synopsys translate_off
defparam \saidaI1[0]~I .input_async_reset = "none";
defparam \saidaI1[0]~I .input_power_up = "low";
defparam \saidaI1[0]~I .input_register_mode = "none";
defparam \saidaI1[0]~I .input_sync_reset = "none";
defparam \saidaI1[0]~I .oe_async_reset = "none";
defparam \saidaI1[0]~I .oe_power_up = "low";
defparam \saidaI1[0]~I .oe_register_mode = "none";
defparam \saidaI1[0]~I .oe_sync_reset = "none";
defparam \saidaI1[0]~I .operation_mode = "output";
defparam \saidaI1[0]~I .output_async_reset = "none";
defparam \saidaI1[0]~I .output_power_up = "low";
defparam \saidaI1[0]~I .output_register_mode = "none";
defparam \saidaI1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[1]~I (
	.datain(\RB|RegInternal1|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[1]));
// synopsys translate_off
defparam \saidaI1[1]~I .input_async_reset = "none";
defparam \saidaI1[1]~I .input_power_up = "low";
defparam \saidaI1[1]~I .input_register_mode = "none";
defparam \saidaI1[1]~I .input_sync_reset = "none";
defparam \saidaI1[1]~I .oe_async_reset = "none";
defparam \saidaI1[1]~I .oe_power_up = "low";
defparam \saidaI1[1]~I .oe_register_mode = "none";
defparam \saidaI1[1]~I .oe_sync_reset = "none";
defparam \saidaI1[1]~I .operation_mode = "output";
defparam \saidaI1[1]~I .output_async_reset = "none";
defparam \saidaI1[1]~I .output_power_up = "low";
defparam \saidaI1[1]~I .output_register_mode = "none";
defparam \saidaI1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[2]~I (
	.datain(\RB|RegInternal1|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[2]));
// synopsys translate_off
defparam \saidaI1[2]~I .input_async_reset = "none";
defparam \saidaI1[2]~I .input_power_up = "low";
defparam \saidaI1[2]~I .input_register_mode = "none";
defparam \saidaI1[2]~I .input_sync_reset = "none";
defparam \saidaI1[2]~I .oe_async_reset = "none";
defparam \saidaI1[2]~I .oe_power_up = "low";
defparam \saidaI1[2]~I .oe_register_mode = "none";
defparam \saidaI1[2]~I .oe_sync_reset = "none";
defparam \saidaI1[2]~I .operation_mode = "output";
defparam \saidaI1[2]~I .output_async_reset = "none";
defparam \saidaI1[2]~I .output_power_up = "low";
defparam \saidaI1[2]~I .output_register_mode = "none";
defparam \saidaI1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[3]~I (
	.datain(\RB|RegInternal1|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[3]));
// synopsys translate_off
defparam \saidaI1[3]~I .input_async_reset = "none";
defparam \saidaI1[3]~I .input_power_up = "low";
defparam \saidaI1[3]~I .input_register_mode = "none";
defparam \saidaI1[3]~I .input_sync_reset = "none";
defparam \saidaI1[3]~I .oe_async_reset = "none";
defparam \saidaI1[3]~I .oe_power_up = "low";
defparam \saidaI1[3]~I .oe_register_mode = "none";
defparam \saidaI1[3]~I .oe_sync_reset = "none";
defparam \saidaI1[3]~I .operation_mode = "output";
defparam \saidaI1[3]~I .output_async_reset = "none";
defparam \saidaI1[3]~I .output_power_up = "low";
defparam \saidaI1[3]~I .output_register_mode = "none";
defparam \saidaI1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[4]~I (
	.datain(\RB|RegInternal1|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[4]));
// synopsys translate_off
defparam \saidaI1[4]~I .input_async_reset = "none";
defparam \saidaI1[4]~I .input_power_up = "low";
defparam \saidaI1[4]~I .input_register_mode = "none";
defparam \saidaI1[4]~I .input_sync_reset = "none";
defparam \saidaI1[4]~I .oe_async_reset = "none";
defparam \saidaI1[4]~I .oe_power_up = "low";
defparam \saidaI1[4]~I .oe_register_mode = "none";
defparam \saidaI1[4]~I .oe_sync_reset = "none";
defparam \saidaI1[4]~I .operation_mode = "output";
defparam \saidaI1[4]~I .output_async_reset = "none";
defparam \saidaI1[4]~I .output_power_up = "low";
defparam \saidaI1[4]~I .output_register_mode = "none";
defparam \saidaI1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[5]~I (
	.datain(\RB|RegInternal1|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[5]));
// synopsys translate_off
defparam \saidaI1[5]~I .input_async_reset = "none";
defparam \saidaI1[5]~I .input_power_up = "low";
defparam \saidaI1[5]~I .input_register_mode = "none";
defparam \saidaI1[5]~I .input_sync_reset = "none";
defparam \saidaI1[5]~I .oe_async_reset = "none";
defparam \saidaI1[5]~I .oe_power_up = "low";
defparam \saidaI1[5]~I .oe_register_mode = "none";
defparam \saidaI1[5]~I .oe_sync_reset = "none";
defparam \saidaI1[5]~I .operation_mode = "output";
defparam \saidaI1[5]~I .output_async_reset = "none";
defparam \saidaI1[5]~I .output_power_up = "low";
defparam \saidaI1[5]~I .output_register_mode = "none";
defparam \saidaI1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[6]~I (
	.datain(\RB|RegInternal1|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[6]));
// synopsys translate_off
defparam \saidaI1[6]~I .input_async_reset = "none";
defparam \saidaI1[6]~I .input_power_up = "low";
defparam \saidaI1[6]~I .input_register_mode = "none";
defparam \saidaI1[6]~I .input_sync_reset = "none";
defparam \saidaI1[6]~I .oe_async_reset = "none";
defparam \saidaI1[6]~I .oe_power_up = "low";
defparam \saidaI1[6]~I .oe_register_mode = "none";
defparam \saidaI1[6]~I .oe_sync_reset = "none";
defparam \saidaI1[6]~I .operation_mode = "output";
defparam \saidaI1[6]~I .output_async_reset = "none";
defparam \saidaI1[6]~I .output_power_up = "low";
defparam \saidaI1[6]~I .output_register_mode = "none";
defparam \saidaI1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[7]~I (
	.datain(\RB|RegInternal1|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[7]));
// synopsys translate_off
defparam \saidaI1[7]~I .input_async_reset = "none";
defparam \saidaI1[7]~I .input_power_up = "low";
defparam \saidaI1[7]~I .input_register_mode = "none";
defparam \saidaI1[7]~I .input_sync_reset = "none";
defparam \saidaI1[7]~I .oe_async_reset = "none";
defparam \saidaI1[7]~I .oe_power_up = "low";
defparam \saidaI1[7]~I .oe_register_mode = "none";
defparam \saidaI1[7]~I .oe_sync_reset = "none";
defparam \saidaI1[7]~I .operation_mode = "output";
defparam \saidaI1[7]~I .output_async_reset = "none";
defparam \saidaI1[7]~I .output_power_up = "low";
defparam \saidaI1[7]~I .output_register_mode = "none";
defparam \saidaI1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[8]~I (
	.datain(\RB|RegInternal1|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[8]));
// synopsys translate_off
defparam \saidaI1[8]~I .input_async_reset = "none";
defparam \saidaI1[8]~I .input_power_up = "low";
defparam \saidaI1[8]~I .input_register_mode = "none";
defparam \saidaI1[8]~I .input_sync_reset = "none";
defparam \saidaI1[8]~I .oe_async_reset = "none";
defparam \saidaI1[8]~I .oe_power_up = "low";
defparam \saidaI1[8]~I .oe_register_mode = "none";
defparam \saidaI1[8]~I .oe_sync_reset = "none";
defparam \saidaI1[8]~I .operation_mode = "output";
defparam \saidaI1[8]~I .output_async_reset = "none";
defparam \saidaI1[8]~I .output_power_up = "low";
defparam \saidaI1[8]~I .output_register_mode = "none";
defparam \saidaI1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[9]~I (
	.datain(\RB|RegInternal1|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[9]));
// synopsys translate_off
defparam \saidaI1[9]~I .input_async_reset = "none";
defparam \saidaI1[9]~I .input_power_up = "low";
defparam \saidaI1[9]~I .input_register_mode = "none";
defparam \saidaI1[9]~I .input_sync_reset = "none";
defparam \saidaI1[9]~I .oe_async_reset = "none";
defparam \saidaI1[9]~I .oe_power_up = "low";
defparam \saidaI1[9]~I .oe_register_mode = "none";
defparam \saidaI1[9]~I .oe_sync_reset = "none";
defparam \saidaI1[9]~I .operation_mode = "output";
defparam \saidaI1[9]~I .output_async_reset = "none";
defparam \saidaI1[9]~I .output_power_up = "low";
defparam \saidaI1[9]~I .output_register_mode = "none";
defparam \saidaI1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[10]~I (
	.datain(\RB|RegInternal1|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[10]));
// synopsys translate_off
defparam \saidaI1[10]~I .input_async_reset = "none";
defparam \saidaI1[10]~I .input_power_up = "low";
defparam \saidaI1[10]~I .input_register_mode = "none";
defparam \saidaI1[10]~I .input_sync_reset = "none";
defparam \saidaI1[10]~I .oe_async_reset = "none";
defparam \saidaI1[10]~I .oe_power_up = "low";
defparam \saidaI1[10]~I .oe_register_mode = "none";
defparam \saidaI1[10]~I .oe_sync_reset = "none";
defparam \saidaI1[10]~I .operation_mode = "output";
defparam \saidaI1[10]~I .output_async_reset = "none";
defparam \saidaI1[10]~I .output_power_up = "low";
defparam \saidaI1[10]~I .output_register_mode = "none";
defparam \saidaI1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[11]~I (
	.datain(\RB|RegInternal1|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[11]));
// synopsys translate_off
defparam \saidaI1[11]~I .input_async_reset = "none";
defparam \saidaI1[11]~I .input_power_up = "low";
defparam \saidaI1[11]~I .input_register_mode = "none";
defparam \saidaI1[11]~I .input_sync_reset = "none";
defparam \saidaI1[11]~I .oe_async_reset = "none";
defparam \saidaI1[11]~I .oe_power_up = "low";
defparam \saidaI1[11]~I .oe_register_mode = "none";
defparam \saidaI1[11]~I .oe_sync_reset = "none";
defparam \saidaI1[11]~I .operation_mode = "output";
defparam \saidaI1[11]~I .output_async_reset = "none";
defparam \saidaI1[11]~I .output_power_up = "low";
defparam \saidaI1[11]~I .output_register_mode = "none";
defparam \saidaI1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[12]~I (
	.datain(\RB|RegInternal1|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[12]));
// synopsys translate_off
defparam \saidaI1[12]~I .input_async_reset = "none";
defparam \saidaI1[12]~I .input_power_up = "low";
defparam \saidaI1[12]~I .input_register_mode = "none";
defparam \saidaI1[12]~I .input_sync_reset = "none";
defparam \saidaI1[12]~I .oe_async_reset = "none";
defparam \saidaI1[12]~I .oe_power_up = "low";
defparam \saidaI1[12]~I .oe_register_mode = "none";
defparam \saidaI1[12]~I .oe_sync_reset = "none";
defparam \saidaI1[12]~I .operation_mode = "output";
defparam \saidaI1[12]~I .output_async_reset = "none";
defparam \saidaI1[12]~I .output_power_up = "low";
defparam \saidaI1[12]~I .output_register_mode = "none";
defparam \saidaI1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[13]~I (
	.datain(\RB|RegInternal1|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[13]));
// synopsys translate_off
defparam \saidaI1[13]~I .input_async_reset = "none";
defparam \saidaI1[13]~I .input_power_up = "low";
defparam \saidaI1[13]~I .input_register_mode = "none";
defparam \saidaI1[13]~I .input_sync_reset = "none";
defparam \saidaI1[13]~I .oe_async_reset = "none";
defparam \saidaI1[13]~I .oe_power_up = "low";
defparam \saidaI1[13]~I .oe_register_mode = "none";
defparam \saidaI1[13]~I .oe_sync_reset = "none";
defparam \saidaI1[13]~I .operation_mode = "output";
defparam \saidaI1[13]~I .output_async_reset = "none";
defparam \saidaI1[13]~I .output_power_up = "low";
defparam \saidaI1[13]~I .output_register_mode = "none";
defparam \saidaI1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[14]~I (
	.datain(\RB|RegInternal1|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[14]));
// synopsys translate_off
defparam \saidaI1[14]~I .input_async_reset = "none";
defparam \saidaI1[14]~I .input_power_up = "low";
defparam \saidaI1[14]~I .input_register_mode = "none";
defparam \saidaI1[14]~I .input_sync_reset = "none";
defparam \saidaI1[14]~I .oe_async_reset = "none";
defparam \saidaI1[14]~I .oe_power_up = "low";
defparam \saidaI1[14]~I .oe_register_mode = "none";
defparam \saidaI1[14]~I .oe_sync_reset = "none";
defparam \saidaI1[14]~I .operation_mode = "output";
defparam \saidaI1[14]~I .output_async_reset = "none";
defparam \saidaI1[14]~I .output_power_up = "low";
defparam \saidaI1[14]~I .output_register_mode = "none";
defparam \saidaI1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI1[15]~I (
	.datain(\RB|RegInternal1|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI1[15]));
// synopsys translate_off
defparam \saidaI1[15]~I .input_async_reset = "none";
defparam \saidaI1[15]~I .input_power_up = "low";
defparam \saidaI1[15]~I .input_register_mode = "none";
defparam \saidaI1[15]~I .input_sync_reset = "none";
defparam \saidaI1[15]~I .oe_async_reset = "none";
defparam \saidaI1[15]~I .oe_power_up = "low";
defparam \saidaI1[15]~I .oe_register_mode = "none";
defparam \saidaI1[15]~I .oe_sync_reset = "none";
defparam \saidaI1[15]~I .operation_mode = "output";
defparam \saidaI1[15]~I .output_async_reset = "none";
defparam \saidaI1[15]~I .output_power_up = "low";
defparam \saidaI1[15]~I .output_register_mode = "none";
defparam \saidaI1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[0]~I (
	.datain(\RB|RegInternal2|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[0]));
// synopsys translate_off
defparam \saidaI2[0]~I .input_async_reset = "none";
defparam \saidaI2[0]~I .input_power_up = "low";
defparam \saidaI2[0]~I .input_register_mode = "none";
defparam \saidaI2[0]~I .input_sync_reset = "none";
defparam \saidaI2[0]~I .oe_async_reset = "none";
defparam \saidaI2[0]~I .oe_power_up = "low";
defparam \saidaI2[0]~I .oe_register_mode = "none";
defparam \saidaI2[0]~I .oe_sync_reset = "none";
defparam \saidaI2[0]~I .operation_mode = "output";
defparam \saidaI2[0]~I .output_async_reset = "none";
defparam \saidaI2[0]~I .output_power_up = "low";
defparam \saidaI2[0]~I .output_register_mode = "none";
defparam \saidaI2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[1]~I (
	.datain(\RB|RegInternal2|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[1]));
// synopsys translate_off
defparam \saidaI2[1]~I .input_async_reset = "none";
defparam \saidaI2[1]~I .input_power_up = "low";
defparam \saidaI2[1]~I .input_register_mode = "none";
defparam \saidaI2[1]~I .input_sync_reset = "none";
defparam \saidaI2[1]~I .oe_async_reset = "none";
defparam \saidaI2[1]~I .oe_power_up = "low";
defparam \saidaI2[1]~I .oe_register_mode = "none";
defparam \saidaI2[1]~I .oe_sync_reset = "none";
defparam \saidaI2[1]~I .operation_mode = "output";
defparam \saidaI2[1]~I .output_async_reset = "none";
defparam \saidaI2[1]~I .output_power_up = "low";
defparam \saidaI2[1]~I .output_register_mode = "none";
defparam \saidaI2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[2]~I (
	.datain(\RB|RegInternal2|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[2]));
// synopsys translate_off
defparam \saidaI2[2]~I .input_async_reset = "none";
defparam \saidaI2[2]~I .input_power_up = "low";
defparam \saidaI2[2]~I .input_register_mode = "none";
defparam \saidaI2[2]~I .input_sync_reset = "none";
defparam \saidaI2[2]~I .oe_async_reset = "none";
defparam \saidaI2[2]~I .oe_power_up = "low";
defparam \saidaI2[2]~I .oe_register_mode = "none";
defparam \saidaI2[2]~I .oe_sync_reset = "none";
defparam \saidaI2[2]~I .operation_mode = "output";
defparam \saidaI2[2]~I .output_async_reset = "none";
defparam \saidaI2[2]~I .output_power_up = "low";
defparam \saidaI2[2]~I .output_register_mode = "none";
defparam \saidaI2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[3]~I (
	.datain(\RB|RegInternal2|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[3]));
// synopsys translate_off
defparam \saidaI2[3]~I .input_async_reset = "none";
defparam \saidaI2[3]~I .input_power_up = "low";
defparam \saidaI2[3]~I .input_register_mode = "none";
defparam \saidaI2[3]~I .input_sync_reset = "none";
defparam \saidaI2[3]~I .oe_async_reset = "none";
defparam \saidaI2[3]~I .oe_power_up = "low";
defparam \saidaI2[3]~I .oe_register_mode = "none";
defparam \saidaI2[3]~I .oe_sync_reset = "none";
defparam \saidaI2[3]~I .operation_mode = "output";
defparam \saidaI2[3]~I .output_async_reset = "none";
defparam \saidaI2[3]~I .output_power_up = "low";
defparam \saidaI2[3]~I .output_register_mode = "none";
defparam \saidaI2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[4]~I (
	.datain(\RB|RegInternal2|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[4]));
// synopsys translate_off
defparam \saidaI2[4]~I .input_async_reset = "none";
defparam \saidaI2[4]~I .input_power_up = "low";
defparam \saidaI2[4]~I .input_register_mode = "none";
defparam \saidaI2[4]~I .input_sync_reset = "none";
defparam \saidaI2[4]~I .oe_async_reset = "none";
defparam \saidaI2[4]~I .oe_power_up = "low";
defparam \saidaI2[4]~I .oe_register_mode = "none";
defparam \saidaI2[4]~I .oe_sync_reset = "none";
defparam \saidaI2[4]~I .operation_mode = "output";
defparam \saidaI2[4]~I .output_async_reset = "none";
defparam \saidaI2[4]~I .output_power_up = "low";
defparam \saidaI2[4]~I .output_register_mode = "none";
defparam \saidaI2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[5]~I (
	.datain(\RB|RegInternal2|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[5]));
// synopsys translate_off
defparam \saidaI2[5]~I .input_async_reset = "none";
defparam \saidaI2[5]~I .input_power_up = "low";
defparam \saidaI2[5]~I .input_register_mode = "none";
defparam \saidaI2[5]~I .input_sync_reset = "none";
defparam \saidaI2[5]~I .oe_async_reset = "none";
defparam \saidaI2[5]~I .oe_power_up = "low";
defparam \saidaI2[5]~I .oe_register_mode = "none";
defparam \saidaI2[5]~I .oe_sync_reset = "none";
defparam \saidaI2[5]~I .operation_mode = "output";
defparam \saidaI2[5]~I .output_async_reset = "none";
defparam \saidaI2[5]~I .output_power_up = "low";
defparam \saidaI2[5]~I .output_register_mode = "none";
defparam \saidaI2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[6]~I (
	.datain(\RB|RegInternal2|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[6]));
// synopsys translate_off
defparam \saidaI2[6]~I .input_async_reset = "none";
defparam \saidaI2[6]~I .input_power_up = "low";
defparam \saidaI2[6]~I .input_register_mode = "none";
defparam \saidaI2[6]~I .input_sync_reset = "none";
defparam \saidaI2[6]~I .oe_async_reset = "none";
defparam \saidaI2[6]~I .oe_power_up = "low";
defparam \saidaI2[6]~I .oe_register_mode = "none";
defparam \saidaI2[6]~I .oe_sync_reset = "none";
defparam \saidaI2[6]~I .operation_mode = "output";
defparam \saidaI2[6]~I .output_async_reset = "none";
defparam \saidaI2[6]~I .output_power_up = "low";
defparam \saidaI2[6]~I .output_register_mode = "none";
defparam \saidaI2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[7]~I (
	.datain(\RB|RegInternal2|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[7]));
// synopsys translate_off
defparam \saidaI2[7]~I .input_async_reset = "none";
defparam \saidaI2[7]~I .input_power_up = "low";
defparam \saidaI2[7]~I .input_register_mode = "none";
defparam \saidaI2[7]~I .input_sync_reset = "none";
defparam \saidaI2[7]~I .oe_async_reset = "none";
defparam \saidaI2[7]~I .oe_power_up = "low";
defparam \saidaI2[7]~I .oe_register_mode = "none";
defparam \saidaI2[7]~I .oe_sync_reset = "none";
defparam \saidaI2[7]~I .operation_mode = "output";
defparam \saidaI2[7]~I .output_async_reset = "none";
defparam \saidaI2[7]~I .output_power_up = "low";
defparam \saidaI2[7]~I .output_register_mode = "none";
defparam \saidaI2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[8]~I (
	.datain(\RB|RegInternal2|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[8]));
// synopsys translate_off
defparam \saidaI2[8]~I .input_async_reset = "none";
defparam \saidaI2[8]~I .input_power_up = "low";
defparam \saidaI2[8]~I .input_register_mode = "none";
defparam \saidaI2[8]~I .input_sync_reset = "none";
defparam \saidaI2[8]~I .oe_async_reset = "none";
defparam \saidaI2[8]~I .oe_power_up = "low";
defparam \saidaI2[8]~I .oe_register_mode = "none";
defparam \saidaI2[8]~I .oe_sync_reset = "none";
defparam \saidaI2[8]~I .operation_mode = "output";
defparam \saidaI2[8]~I .output_async_reset = "none";
defparam \saidaI2[8]~I .output_power_up = "low";
defparam \saidaI2[8]~I .output_register_mode = "none";
defparam \saidaI2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[9]~I (
	.datain(\RB|RegInternal2|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[9]));
// synopsys translate_off
defparam \saidaI2[9]~I .input_async_reset = "none";
defparam \saidaI2[9]~I .input_power_up = "low";
defparam \saidaI2[9]~I .input_register_mode = "none";
defparam \saidaI2[9]~I .input_sync_reset = "none";
defparam \saidaI2[9]~I .oe_async_reset = "none";
defparam \saidaI2[9]~I .oe_power_up = "low";
defparam \saidaI2[9]~I .oe_register_mode = "none";
defparam \saidaI2[9]~I .oe_sync_reset = "none";
defparam \saidaI2[9]~I .operation_mode = "output";
defparam \saidaI2[9]~I .output_async_reset = "none";
defparam \saidaI2[9]~I .output_power_up = "low";
defparam \saidaI2[9]~I .output_register_mode = "none";
defparam \saidaI2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[10]~I (
	.datain(\RB|RegInternal2|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[10]));
// synopsys translate_off
defparam \saidaI2[10]~I .input_async_reset = "none";
defparam \saidaI2[10]~I .input_power_up = "low";
defparam \saidaI2[10]~I .input_register_mode = "none";
defparam \saidaI2[10]~I .input_sync_reset = "none";
defparam \saidaI2[10]~I .oe_async_reset = "none";
defparam \saidaI2[10]~I .oe_power_up = "low";
defparam \saidaI2[10]~I .oe_register_mode = "none";
defparam \saidaI2[10]~I .oe_sync_reset = "none";
defparam \saidaI2[10]~I .operation_mode = "output";
defparam \saidaI2[10]~I .output_async_reset = "none";
defparam \saidaI2[10]~I .output_power_up = "low";
defparam \saidaI2[10]~I .output_register_mode = "none";
defparam \saidaI2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[11]~I (
	.datain(\RB|RegInternal2|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[11]));
// synopsys translate_off
defparam \saidaI2[11]~I .input_async_reset = "none";
defparam \saidaI2[11]~I .input_power_up = "low";
defparam \saidaI2[11]~I .input_register_mode = "none";
defparam \saidaI2[11]~I .input_sync_reset = "none";
defparam \saidaI2[11]~I .oe_async_reset = "none";
defparam \saidaI2[11]~I .oe_power_up = "low";
defparam \saidaI2[11]~I .oe_register_mode = "none";
defparam \saidaI2[11]~I .oe_sync_reset = "none";
defparam \saidaI2[11]~I .operation_mode = "output";
defparam \saidaI2[11]~I .output_async_reset = "none";
defparam \saidaI2[11]~I .output_power_up = "low";
defparam \saidaI2[11]~I .output_register_mode = "none";
defparam \saidaI2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[12]~I (
	.datain(\RB|RegInternal2|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[12]));
// synopsys translate_off
defparam \saidaI2[12]~I .input_async_reset = "none";
defparam \saidaI2[12]~I .input_power_up = "low";
defparam \saidaI2[12]~I .input_register_mode = "none";
defparam \saidaI2[12]~I .input_sync_reset = "none";
defparam \saidaI2[12]~I .oe_async_reset = "none";
defparam \saidaI2[12]~I .oe_power_up = "low";
defparam \saidaI2[12]~I .oe_register_mode = "none";
defparam \saidaI2[12]~I .oe_sync_reset = "none";
defparam \saidaI2[12]~I .operation_mode = "output";
defparam \saidaI2[12]~I .output_async_reset = "none";
defparam \saidaI2[12]~I .output_power_up = "low";
defparam \saidaI2[12]~I .output_register_mode = "none";
defparam \saidaI2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[13]~I (
	.datain(\RB|RegInternal2|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[13]));
// synopsys translate_off
defparam \saidaI2[13]~I .input_async_reset = "none";
defparam \saidaI2[13]~I .input_power_up = "low";
defparam \saidaI2[13]~I .input_register_mode = "none";
defparam \saidaI2[13]~I .input_sync_reset = "none";
defparam \saidaI2[13]~I .oe_async_reset = "none";
defparam \saidaI2[13]~I .oe_power_up = "low";
defparam \saidaI2[13]~I .oe_register_mode = "none";
defparam \saidaI2[13]~I .oe_sync_reset = "none";
defparam \saidaI2[13]~I .operation_mode = "output";
defparam \saidaI2[13]~I .output_async_reset = "none";
defparam \saidaI2[13]~I .output_power_up = "low";
defparam \saidaI2[13]~I .output_register_mode = "none";
defparam \saidaI2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[14]~I (
	.datain(\RB|RegInternal2|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[14]));
// synopsys translate_off
defparam \saidaI2[14]~I .input_async_reset = "none";
defparam \saidaI2[14]~I .input_power_up = "low";
defparam \saidaI2[14]~I .input_register_mode = "none";
defparam \saidaI2[14]~I .input_sync_reset = "none";
defparam \saidaI2[14]~I .oe_async_reset = "none";
defparam \saidaI2[14]~I .oe_power_up = "low";
defparam \saidaI2[14]~I .oe_register_mode = "none";
defparam \saidaI2[14]~I .oe_sync_reset = "none";
defparam \saidaI2[14]~I .operation_mode = "output";
defparam \saidaI2[14]~I .output_async_reset = "none";
defparam \saidaI2[14]~I .output_power_up = "low";
defparam \saidaI2[14]~I .output_register_mode = "none";
defparam \saidaI2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI2[15]~I (
	.datain(\RB|RegInternal2|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI2[15]));
// synopsys translate_off
defparam \saidaI2[15]~I .input_async_reset = "none";
defparam \saidaI2[15]~I .input_power_up = "low";
defparam \saidaI2[15]~I .input_register_mode = "none";
defparam \saidaI2[15]~I .input_sync_reset = "none";
defparam \saidaI2[15]~I .oe_async_reset = "none";
defparam \saidaI2[15]~I .oe_power_up = "low";
defparam \saidaI2[15]~I .oe_register_mode = "none";
defparam \saidaI2[15]~I .oe_sync_reset = "none";
defparam \saidaI2[15]~I .operation_mode = "output";
defparam \saidaI2[15]~I .output_async_reset = "none";
defparam \saidaI2[15]~I .output_power_up = "low";
defparam \saidaI2[15]~I .output_register_mode = "none";
defparam \saidaI2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[0]~I (
	.datain(\RB|RegInternal3|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[0]));
// synopsys translate_off
defparam \saidaI3[0]~I .input_async_reset = "none";
defparam \saidaI3[0]~I .input_power_up = "low";
defparam \saidaI3[0]~I .input_register_mode = "none";
defparam \saidaI3[0]~I .input_sync_reset = "none";
defparam \saidaI3[0]~I .oe_async_reset = "none";
defparam \saidaI3[0]~I .oe_power_up = "low";
defparam \saidaI3[0]~I .oe_register_mode = "none";
defparam \saidaI3[0]~I .oe_sync_reset = "none";
defparam \saidaI3[0]~I .operation_mode = "output";
defparam \saidaI3[0]~I .output_async_reset = "none";
defparam \saidaI3[0]~I .output_power_up = "low";
defparam \saidaI3[0]~I .output_register_mode = "none";
defparam \saidaI3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[1]~I (
	.datain(\RB|RegInternal3|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[1]));
// synopsys translate_off
defparam \saidaI3[1]~I .input_async_reset = "none";
defparam \saidaI3[1]~I .input_power_up = "low";
defparam \saidaI3[1]~I .input_register_mode = "none";
defparam \saidaI3[1]~I .input_sync_reset = "none";
defparam \saidaI3[1]~I .oe_async_reset = "none";
defparam \saidaI3[1]~I .oe_power_up = "low";
defparam \saidaI3[1]~I .oe_register_mode = "none";
defparam \saidaI3[1]~I .oe_sync_reset = "none";
defparam \saidaI3[1]~I .operation_mode = "output";
defparam \saidaI3[1]~I .output_async_reset = "none";
defparam \saidaI3[1]~I .output_power_up = "low";
defparam \saidaI3[1]~I .output_register_mode = "none";
defparam \saidaI3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[2]~I (
	.datain(\RB|RegInternal3|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[2]));
// synopsys translate_off
defparam \saidaI3[2]~I .input_async_reset = "none";
defparam \saidaI3[2]~I .input_power_up = "low";
defparam \saidaI3[2]~I .input_register_mode = "none";
defparam \saidaI3[2]~I .input_sync_reset = "none";
defparam \saidaI3[2]~I .oe_async_reset = "none";
defparam \saidaI3[2]~I .oe_power_up = "low";
defparam \saidaI3[2]~I .oe_register_mode = "none";
defparam \saidaI3[2]~I .oe_sync_reset = "none";
defparam \saidaI3[2]~I .operation_mode = "output";
defparam \saidaI3[2]~I .output_async_reset = "none";
defparam \saidaI3[2]~I .output_power_up = "low";
defparam \saidaI3[2]~I .output_register_mode = "none";
defparam \saidaI3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[3]~I (
	.datain(\RB|RegInternal3|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[3]));
// synopsys translate_off
defparam \saidaI3[3]~I .input_async_reset = "none";
defparam \saidaI3[3]~I .input_power_up = "low";
defparam \saidaI3[3]~I .input_register_mode = "none";
defparam \saidaI3[3]~I .input_sync_reset = "none";
defparam \saidaI3[3]~I .oe_async_reset = "none";
defparam \saidaI3[3]~I .oe_power_up = "low";
defparam \saidaI3[3]~I .oe_register_mode = "none";
defparam \saidaI3[3]~I .oe_sync_reset = "none";
defparam \saidaI3[3]~I .operation_mode = "output";
defparam \saidaI3[3]~I .output_async_reset = "none";
defparam \saidaI3[3]~I .output_power_up = "low";
defparam \saidaI3[3]~I .output_register_mode = "none";
defparam \saidaI3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[4]~I (
	.datain(\RB|RegInternal3|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[4]));
// synopsys translate_off
defparam \saidaI3[4]~I .input_async_reset = "none";
defparam \saidaI3[4]~I .input_power_up = "low";
defparam \saidaI3[4]~I .input_register_mode = "none";
defparam \saidaI3[4]~I .input_sync_reset = "none";
defparam \saidaI3[4]~I .oe_async_reset = "none";
defparam \saidaI3[4]~I .oe_power_up = "low";
defparam \saidaI3[4]~I .oe_register_mode = "none";
defparam \saidaI3[4]~I .oe_sync_reset = "none";
defparam \saidaI3[4]~I .operation_mode = "output";
defparam \saidaI3[4]~I .output_async_reset = "none";
defparam \saidaI3[4]~I .output_power_up = "low";
defparam \saidaI3[4]~I .output_register_mode = "none";
defparam \saidaI3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[5]~I (
	.datain(\RB|RegInternal3|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[5]));
// synopsys translate_off
defparam \saidaI3[5]~I .input_async_reset = "none";
defparam \saidaI3[5]~I .input_power_up = "low";
defparam \saidaI3[5]~I .input_register_mode = "none";
defparam \saidaI3[5]~I .input_sync_reset = "none";
defparam \saidaI3[5]~I .oe_async_reset = "none";
defparam \saidaI3[5]~I .oe_power_up = "low";
defparam \saidaI3[5]~I .oe_register_mode = "none";
defparam \saidaI3[5]~I .oe_sync_reset = "none";
defparam \saidaI3[5]~I .operation_mode = "output";
defparam \saidaI3[5]~I .output_async_reset = "none";
defparam \saidaI3[5]~I .output_power_up = "low";
defparam \saidaI3[5]~I .output_register_mode = "none";
defparam \saidaI3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[6]~I (
	.datain(\RB|RegInternal3|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[6]));
// synopsys translate_off
defparam \saidaI3[6]~I .input_async_reset = "none";
defparam \saidaI3[6]~I .input_power_up = "low";
defparam \saidaI3[6]~I .input_register_mode = "none";
defparam \saidaI3[6]~I .input_sync_reset = "none";
defparam \saidaI3[6]~I .oe_async_reset = "none";
defparam \saidaI3[6]~I .oe_power_up = "low";
defparam \saidaI3[6]~I .oe_register_mode = "none";
defparam \saidaI3[6]~I .oe_sync_reset = "none";
defparam \saidaI3[6]~I .operation_mode = "output";
defparam \saidaI3[6]~I .output_async_reset = "none";
defparam \saidaI3[6]~I .output_power_up = "low";
defparam \saidaI3[6]~I .output_register_mode = "none";
defparam \saidaI3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[7]~I (
	.datain(\RB|RegInternal3|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[7]));
// synopsys translate_off
defparam \saidaI3[7]~I .input_async_reset = "none";
defparam \saidaI3[7]~I .input_power_up = "low";
defparam \saidaI3[7]~I .input_register_mode = "none";
defparam \saidaI3[7]~I .input_sync_reset = "none";
defparam \saidaI3[7]~I .oe_async_reset = "none";
defparam \saidaI3[7]~I .oe_power_up = "low";
defparam \saidaI3[7]~I .oe_register_mode = "none";
defparam \saidaI3[7]~I .oe_sync_reset = "none";
defparam \saidaI3[7]~I .operation_mode = "output";
defparam \saidaI3[7]~I .output_async_reset = "none";
defparam \saidaI3[7]~I .output_power_up = "low";
defparam \saidaI3[7]~I .output_register_mode = "none";
defparam \saidaI3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[8]~I (
	.datain(\RB|RegInternal3|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[8]));
// synopsys translate_off
defparam \saidaI3[8]~I .input_async_reset = "none";
defparam \saidaI3[8]~I .input_power_up = "low";
defparam \saidaI3[8]~I .input_register_mode = "none";
defparam \saidaI3[8]~I .input_sync_reset = "none";
defparam \saidaI3[8]~I .oe_async_reset = "none";
defparam \saidaI3[8]~I .oe_power_up = "low";
defparam \saidaI3[8]~I .oe_register_mode = "none";
defparam \saidaI3[8]~I .oe_sync_reset = "none";
defparam \saidaI3[8]~I .operation_mode = "output";
defparam \saidaI3[8]~I .output_async_reset = "none";
defparam \saidaI3[8]~I .output_power_up = "low";
defparam \saidaI3[8]~I .output_register_mode = "none";
defparam \saidaI3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[9]~I (
	.datain(\RB|RegInternal3|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[9]));
// synopsys translate_off
defparam \saidaI3[9]~I .input_async_reset = "none";
defparam \saidaI3[9]~I .input_power_up = "low";
defparam \saidaI3[9]~I .input_register_mode = "none";
defparam \saidaI3[9]~I .input_sync_reset = "none";
defparam \saidaI3[9]~I .oe_async_reset = "none";
defparam \saidaI3[9]~I .oe_power_up = "low";
defparam \saidaI3[9]~I .oe_register_mode = "none";
defparam \saidaI3[9]~I .oe_sync_reset = "none";
defparam \saidaI3[9]~I .operation_mode = "output";
defparam \saidaI3[9]~I .output_async_reset = "none";
defparam \saidaI3[9]~I .output_power_up = "low";
defparam \saidaI3[9]~I .output_register_mode = "none";
defparam \saidaI3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[10]~I (
	.datain(\RB|RegInternal3|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[10]));
// synopsys translate_off
defparam \saidaI3[10]~I .input_async_reset = "none";
defparam \saidaI3[10]~I .input_power_up = "low";
defparam \saidaI3[10]~I .input_register_mode = "none";
defparam \saidaI3[10]~I .input_sync_reset = "none";
defparam \saidaI3[10]~I .oe_async_reset = "none";
defparam \saidaI3[10]~I .oe_power_up = "low";
defparam \saidaI3[10]~I .oe_register_mode = "none";
defparam \saidaI3[10]~I .oe_sync_reset = "none";
defparam \saidaI3[10]~I .operation_mode = "output";
defparam \saidaI3[10]~I .output_async_reset = "none";
defparam \saidaI3[10]~I .output_power_up = "low";
defparam \saidaI3[10]~I .output_register_mode = "none";
defparam \saidaI3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[11]~I (
	.datain(\RB|RegInternal3|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[11]));
// synopsys translate_off
defparam \saidaI3[11]~I .input_async_reset = "none";
defparam \saidaI3[11]~I .input_power_up = "low";
defparam \saidaI3[11]~I .input_register_mode = "none";
defparam \saidaI3[11]~I .input_sync_reset = "none";
defparam \saidaI3[11]~I .oe_async_reset = "none";
defparam \saidaI3[11]~I .oe_power_up = "low";
defparam \saidaI3[11]~I .oe_register_mode = "none";
defparam \saidaI3[11]~I .oe_sync_reset = "none";
defparam \saidaI3[11]~I .operation_mode = "output";
defparam \saidaI3[11]~I .output_async_reset = "none";
defparam \saidaI3[11]~I .output_power_up = "low";
defparam \saidaI3[11]~I .output_register_mode = "none";
defparam \saidaI3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[12]~I (
	.datain(\RB|RegInternal3|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[12]));
// synopsys translate_off
defparam \saidaI3[12]~I .input_async_reset = "none";
defparam \saidaI3[12]~I .input_power_up = "low";
defparam \saidaI3[12]~I .input_register_mode = "none";
defparam \saidaI3[12]~I .input_sync_reset = "none";
defparam \saidaI3[12]~I .oe_async_reset = "none";
defparam \saidaI3[12]~I .oe_power_up = "low";
defparam \saidaI3[12]~I .oe_register_mode = "none";
defparam \saidaI3[12]~I .oe_sync_reset = "none";
defparam \saidaI3[12]~I .operation_mode = "output";
defparam \saidaI3[12]~I .output_async_reset = "none";
defparam \saidaI3[12]~I .output_power_up = "low";
defparam \saidaI3[12]~I .output_register_mode = "none";
defparam \saidaI3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[13]~I (
	.datain(\RB|RegInternal3|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[13]));
// synopsys translate_off
defparam \saidaI3[13]~I .input_async_reset = "none";
defparam \saidaI3[13]~I .input_power_up = "low";
defparam \saidaI3[13]~I .input_register_mode = "none";
defparam \saidaI3[13]~I .input_sync_reset = "none";
defparam \saidaI3[13]~I .oe_async_reset = "none";
defparam \saidaI3[13]~I .oe_power_up = "low";
defparam \saidaI3[13]~I .oe_register_mode = "none";
defparam \saidaI3[13]~I .oe_sync_reset = "none";
defparam \saidaI3[13]~I .operation_mode = "output";
defparam \saidaI3[13]~I .output_async_reset = "none";
defparam \saidaI3[13]~I .output_power_up = "low";
defparam \saidaI3[13]~I .output_register_mode = "none";
defparam \saidaI3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[14]~I (
	.datain(\RB|RegInternal3|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[14]));
// synopsys translate_off
defparam \saidaI3[14]~I .input_async_reset = "none";
defparam \saidaI3[14]~I .input_power_up = "low";
defparam \saidaI3[14]~I .input_register_mode = "none";
defparam \saidaI3[14]~I .input_sync_reset = "none";
defparam \saidaI3[14]~I .oe_async_reset = "none";
defparam \saidaI3[14]~I .oe_power_up = "low";
defparam \saidaI3[14]~I .oe_register_mode = "none";
defparam \saidaI3[14]~I .oe_sync_reset = "none";
defparam \saidaI3[14]~I .operation_mode = "output";
defparam \saidaI3[14]~I .output_async_reset = "none";
defparam \saidaI3[14]~I .output_power_up = "low";
defparam \saidaI3[14]~I .output_register_mode = "none";
defparam \saidaI3[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaI3[15]~I (
	.datain(\RB|RegInternal3|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaI3[15]));
// synopsys translate_off
defparam \saidaI3[15]~I .input_async_reset = "none";
defparam \saidaI3[15]~I .input_power_up = "low";
defparam \saidaI3[15]~I .input_register_mode = "none";
defparam \saidaI3[15]~I .input_sync_reset = "none";
defparam \saidaI3[15]~I .oe_async_reset = "none";
defparam \saidaI3[15]~I .oe_power_up = "low";
defparam \saidaI3[15]~I .oe_register_mode = "none";
defparam \saidaI3[15]~I .oe_sync_reset = "none";
defparam \saidaI3[15]~I .operation_mode = "output";
defparam \saidaI3[15]~I .output_async_reset = "none";
defparam \saidaI3[15]~I .output_power_up = "low";
defparam \saidaI3[15]~I .output_register_mode = "none";
defparam \saidaI3[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIQ[0]~I (
	.datain(\IQ|saida_parcial [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIQ[0]));
// synopsys translate_off
defparam \saidaIQ[0]~I .input_async_reset = "none";
defparam \saidaIQ[0]~I .input_power_up = "low";
defparam \saidaIQ[0]~I .input_register_mode = "none";
defparam \saidaIQ[0]~I .input_sync_reset = "none";
defparam \saidaIQ[0]~I .oe_async_reset = "none";
defparam \saidaIQ[0]~I .oe_power_up = "low";
defparam \saidaIQ[0]~I .oe_register_mode = "none";
defparam \saidaIQ[0]~I .oe_sync_reset = "none";
defparam \saidaIQ[0]~I .operation_mode = "output";
defparam \saidaIQ[0]~I .output_async_reset = "none";
defparam \saidaIQ[0]~I .output_power_up = "low";
defparam \saidaIQ[0]~I .output_register_mode = "none";
defparam \saidaIQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIQ[1]~I (
	.datain(\IQ|saida_parcial [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIQ[1]));
// synopsys translate_off
defparam \saidaIQ[1]~I .input_async_reset = "none";
defparam \saidaIQ[1]~I .input_power_up = "low";
defparam \saidaIQ[1]~I .input_register_mode = "none";
defparam \saidaIQ[1]~I .input_sync_reset = "none";
defparam \saidaIQ[1]~I .oe_async_reset = "none";
defparam \saidaIQ[1]~I .oe_power_up = "low";
defparam \saidaIQ[1]~I .oe_register_mode = "none";
defparam \saidaIQ[1]~I .oe_sync_reset = "none";
defparam \saidaIQ[1]~I .operation_mode = "output";
defparam \saidaIQ[1]~I .output_async_reset = "none";
defparam \saidaIQ[1]~I .output_power_up = "low";
defparam \saidaIQ[1]~I .output_register_mode = "none";
defparam \saidaIQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIQ[2]~I (
	.datain(\IQ|saida_parcial [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIQ[2]));
// synopsys translate_off
defparam \saidaIQ[2]~I .input_async_reset = "none";
defparam \saidaIQ[2]~I .input_power_up = "low";
defparam \saidaIQ[2]~I .input_register_mode = "none";
defparam \saidaIQ[2]~I .input_sync_reset = "none";
defparam \saidaIQ[2]~I .oe_async_reset = "none";
defparam \saidaIQ[2]~I .oe_power_up = "low";
defparam \saidaIQ[2]~I .oe_register_mode = "none";
defparam \saidaIQ[2]~I .oe_sync_reset = "none";
defparam \saidaIQ[2]~I .operation_mode = "output";
defparam \saidaIQ[2]~I .output_async_reset = "none";
defparam \saidaIQ[2]~I .output_power_up = "low";
defparam \saidaIQ[2]~I .output_register_mode = "none";
defparam \saidaIQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIQ[3]~I (
	.datain(\IQ|saida_parcial [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIQ[3]));
// synopsys translate_off
defparam \saidaIQ[3]~I .input_async_reset = "none";
defparam \saidaIQ[3]~I .input_power_up = "low";
defparam \saidaIQ[3]~I .input_register_mode = "none";
defparam \saidaIQ[3]~I .input_sync_reset = "none";
defparam \saidaIQ[3]~I .oe_async_reset = "none";
defparam \saidaIQ[3]~I .oe_power_up = "low";
defparam \saidaIQ[3]~I .oe_register_mode = "none";
defparam \saidaIQ[3]~I .oe_sync_reset = "none";
defparam \saidaIQ[3]~I .operation_mode = "output";
defparam \saidaIQ[3]~I .output_async_reset = "none";
defparam \saidaIQ[3]~I .output_power_up = "low";
defparam \saidaIQ[3]~I .output_register_mode = "none";
defparam \saidaIQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIQ[4]~I (
	.datain(\IQ|saida_parcial [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIQ[4]));
// synopsys translate_off
defparam \saidaIQ[4]~I .input_async_reset = "none";
defparam \saidaIQ[4]~I .input_power_up = "low";
defparam \saidaIQ[4]~I .input_register_mode = "none";
defparam \saidaIQ[4]~I .input_sync_reset = "none";
defparam \saidaIQ[4]~I .oe_async_reset = "none";
defparam \saidaIQ[4]~I .oe_power_up = "low";
defparam \saidaIQ[4]~I .oe_register_mode = "none";
defparam \saidaIQ[4]~I .oe_sync_reset = "none";
defparam \saidaIQ[4]~I .operation_mode = "output";
defparam \saidaIQ[4]~I .output_async_reset = "none";
defparam \saidaIQ[4]~I .output_power_up = "low";
defparam \saidaIQ[4]~I .output_register_mode = "none";
defparam \saidaIQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIQ[5]~I (
	.datain(\IQ|saida_parcial [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIQ[5]));
// synopsys translate_off
defparam \saidaIQ[5]~I .input_async_reset = "none";
defparam \saidaIQ[5]~I .input_power_up = "low";
defparam \saidaIQ[5]~I .input_register_mode = "none";
defparam \saidaIQ[5]~I .input_sync_reset = "none";
defparam \saidaIQ[5]~I .oe_async_reset = "none";
defparam \saidaIQ[5]~I .oe_power_up = "low";
defparam \saidaIQ[5]~I .oe_register_mode = "none";
defparam \saidaIQ[5]~I .oe_sync_reset = "none";
defparam \saidaIQ[5]~I .operation_mode = "output";
defparam \saidaIQ[5]~I .output_async_reset = "none";
defparam \saidaIQ[5]~I .output_power_up = "low";
defparam \saidaIQ[5]~I .output_register_mode = "none";
defparam \saidaIQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIQ[6]~I (
	.datain(\IQ|saida_parcial [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIQ[6]));
// synopsys translate_off
defparam \saidaIQ[6]~I .input_async_reset = "none";
defparam \saidaIQ[6]~I .input_power_up = "low";
defparam \saidaIQ[6]~I .input_register_mode = "none";
defparam \saidaIQ[6]~I .input_sync_reset = "none";
defparam \saidaIQ[6]~I .oe_async_reset = "none";
defparam \saidaIQ[6]~I .oe_power_up = "low";
defparam \saidaIQ[6]~I .oe_register_mode = "none";
defparam \saidaIQ[6]~I .oe_sync_reset = "none";
defparam \saidaIQ[6]~I .operation_mode = "output";
defparam \saidaIQ[6]~I .output_async_reset = "none";
defparam \saidaIQ[6]~I .output_power_up = "low";
defparam \saidaIQ[6]~I .output_register_mode = "none";
defparam \saidaIQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaIQ[7]~I (
	.datain(\IQ|saida_parcial [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaIQ[7]));
// synopsys translate_off
defparam \saidaIQ[7]~I .input_async_reset = "none";
defparam \saidaIQ[7]~I .input_power_up = "low";
defparam \saidaIQ[7]~I .input_register_mode = "none";
defparam \saidaIQ[7]~I .input_sync_reset = "none";
defparam \saidaIQ[7]~I .oe_async_reset = "none";
defparam \saidaIQ[7]~I .oe_power_up = "low";
defparam \saidaIQ[7]~I .oe_register_mode = "none";
defparam \saidaIQ[7]~I .oe_sync_reset = "none";
defparam \saidaIQ[7]~I .operation_mode = "output";
defparam \saidaIQ[7]~I .output_async_reset = "none";
defparam \saidaIQ[7]~I .output_power_up = "low";
defparam \saidaIQ[7]~I .output_register_mode = "none";
defparam \saidaIQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaMem[0]~I (
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaMem[0]));
// synopsys translate_off
defparam \saidaMem[0]~I .input_async_reset = "none";
defparam \saidaMem[0]~I .input_power_up = "low";
defparam \saidaMem[0]~I .input_register_mode = "none";
defparam \saidaMem[0]~I .input_sync_reset = "none";
defparam \saidaMem[0]~I .oe_async_reset = "none";
defparam \saidaMem[0]~I .oe_power_up = "low";
defparam \saidaMem[0]~I .oe_register_mode = "none";
defparam \saidaMem[0]~I .oe_sync_reset = "none";
defparam \saidaMem[0]~I .operation_mode = "output";
defparam \saidaMem[0]~I .output_async_reset = "none";
defparam \saidaMem[0]~I .output_power_up = "low";
defparam \saidaMem[0]~I .output_register_mode = "none";
defparam \saidaMem[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaMem[1]~I (
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[1]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaMem[1]));
// synopsys translate_off
defparam \saidaMem[1]~I .input_async_reset = "none";
defparam \saidaMem[1]~I .input_power_up = "low";
defparam \saidaMem[1]~I .input_register_mode = "none";
defparam \saidaMem[1]~I .input_sync_reset = "none";
defparam \saidaMem[1]~I .oe_async_reset = "none";
defparam \saidaMem[1]~I .oe_power_up = "low";
defparam \saidaMem[1]~I .oe_register_mode = "none";
defparam \saidaMem[1]~I .oe_sync_reset = "none";
defparam \saidaMem[1]~I .operation_mode = "output";
defparam \saidaMem[1]~I .output_async_reset = "none";
defparam \saidaMem[1]~I .output_power_up = "low";
defparam \saidaMem[1]~I .output_register_mode = "none";
defparam \saidaMem[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaMem[2]~I (
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaMem[2]));
// synopsys translate_off
defparam \saidaMem[2]~I .input_async_reset = "none";
defparam \saidaMem[2]~I .input_power_up = "low";
defparam \saidaMem[2]~I .input_register_mode = "none";
defparam \saidaMem[2]~I .input_sync_reset = "none";
defparam \saidaMem[2]~I .oe_async_reset = "none";
defparam \saidaMem[2]~I .oe_power_up = "low";
defparam \saidaMem[2]~I .oe_register_mode = "none";
defparam \saidaMem[2]~I .oe_sync_reset = "none";
defparam \saidaMem[2]~I .operation_mode = "output";
defparam \saidaMem[2]~I .output_async_reset = "none";
defparam \saidaMem[2]~I .output_power_up = "low";
defparam \saidaMem[2]~I .output_register_mode = "none";
defparam \saidaMem[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaMem[3]~I (
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[3]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaMem[3]));
// synopsys translate_off
defparam \saidaMem[3]~I .input_async_reset = "none";
defparam \saidaMem[3]~I .input_power_up = "low";
defparam \saidaMem[3]~I .input_register_mode = "none";
defparam \saidaMem[3]~I .input_sync_reset = "none";
defparam \saidaMem[3]~I .oe_async_reset = "none";
defparam \saidaMem[3]~I .oe_power_up = "low";
defparam \saidaMem[3]~I .oe_register_mode = "none";
defparam \saidaMem[3]~I .oe_sync_reset = "none";
defparam \saidaMem[3]~I .operation_mode = "output";
defparam \saidaMem[3]~I .output_async_reset = "none";
defparam \saidaMem[3]~I .output_power_up = "low";
defparam \saidaMem[3]~I .output_register_mode = "none";
defparam \saidaMem[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaMem[4]~I (
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[4]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaMem[4]));
// synopsys translate_off
defparam \saidaMem[4]~I .input_async_reset = "none";
defparam \saidaMem[4]~I .input_power_up = "low";
defparam \saidaMem[4]~I .input_register_mode = "none";
defparam \saidaMem[4]~I .input_sync_reset = "none";
defparam \saidaMem[4]~I .oe_async_reset = "none";
defparam \saidaMem[4]~I .oe_power_up = "low";
defparam \saidaMem[4]~I .oe_register_mode = "none";
defparam \saidaMem[4]~I .oe_sync_reset = "none";
defparam \saidaMem[4]~I .operation_mode = "output";
defparam \saidaMem[4]~I .output_async_reset = "none";
defparam \saidaMem[4]~I .output_power_up = "low";
defparam \saidaMem[4]~I .output_register_mode = "none";
defparam \saidaMem[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaMem[5]~I (
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[5]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaMem[5]));
// synopsys translate_off
defparam \saidaMem[5]~I .input_async_reset = "none";
defparam \saidaMem[5]~I .input_power_up = "low";
defparam \saidaMem[5]~I .input_register_mode = "none";
defparam \saidaMem[5]~I .input_sync_reset = "none";
defparam \saidaMem[5]~I .oe_async_reset = "none";
defparam \saidaMem[5]~I .oe_power_up = "low";
defparam \saidaMem[5]~I .oe_register_mode = "none";
defparam \saidaMem[5]~I .oe_sync_reset = "none";
defparam \saidaMem[5]~I .operation_mode = "output";
defparam \saidaMem[5]~I .output_async_reset = "none";
defparam \saidaMem[5]~I .output_power_up = "low";
defparam \saidaMem[5]~I .output_register_mode = "none";
defparam \saidaMem[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaMem[6]~I (
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[6]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaMem[6]));
// synopsys translate_off
defparam \saidaMem[6]~I .input_async_reset = "none";
defparam \saidaMem[6]~I .input_power_up = "low";
defparam \saidaMem[6]~I .input_register_mode = "none";
defparam \saidaMem[6]~I .input_sync_reset = "none";
defparam \saidaMem[6]~I .oe_async_reset = "none";
defparam \saidaMem[6]~I .oe_power_up = "low";
defparam \saidaMem[6]~I .oe_register_mode = "none";
defparam \saidaMem[6]~I .oe_sync_reset = "none";
defparam \saidaMem[6]~I .operation_mode = "output";
defparam \saidaMem[6]~I .output_async_reset = "none";
defparam \saidaMem[6]~I .output_power_up = "low";
defparam \saidaMem[6]~I .output_register_mode = "none";
defparam \saidaMem[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaMem[7]~I (
	.datain(\BCL|memoria|altsyncram_component|auto_generated|mux2|result_node[7]~60_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaMem[7]));
// synopsys translate_off
defparam \saidaMem[7]~I .input_async_reset = "none";
defparam \saidaMem[7]~I .input_power_up = "low";
defparam \saidaMem[7]~I .input_register_mode = "none";
defparam \saidaMem[7]~I .input_sync_reset = "none";
defparam \saidaMem[7]~I .oe_async_reset = "none";
defparam \saidaMem[7]~I .oe_power_up = "low";
defparam \saidaMem[7]~I .oe_register_mode = "none";
defparam \saidaMem[7]~I .oe_sync_reset = "none";
defparam \saidaMem[7]~I .operation_mode = "output";
defparam \saidaMem[7]~I .output_async_reset = "none";
defparam \saidaMem[7]~I .output_power_up = "low";
defparam \saidaMem[7]~I .output_register_mode = "none";
defparam \saidaMem[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaQueueVazia~I (
	.datain(!\IQ|w_vazio~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaQueueVazia));
// synopsys translate_off
defparam \saidaQueueVazia~I .input_async_reset = "none";
defparam \saidaQueueVazia~I .input_power_up = "low";
defparam \saidaQueueVazia~I .input_register_mode = "none";
defparam \saidaQueueVazia~I .input_sync_reset = "none";
defparam \saidaQueueVazia~I .oe_async_reset = "none";
defparam \saidaQueueVazia~I .oe_power_up = "low";
defparam \saidaQueueVazia~I .oe_register_mode = "none";
defparam \saidaQueueVazia~I .oe_sync_reset = "none";
defparam \saidaQueueVazia~I .operation_mode = "output";
defparam \saidaQueueVazia~I .output_async_reset = "none";
defparam \saidaQueueVazia~I .output_power_up = "low";
defparam \saidaQueueVazia~I .output_register_mode = "none";
defparam \saidaQueueVazia~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaQueueW~I (
	.datain(!\IQ|w_cheio~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaQueueW));
// synopsys translate_off
defparam \saidaQueueW~I .input_async_reset = "none";
defparam \saidaQueueW~I .input_power_up = "low";
defparam \saidaQueueW~I .input_register_mode = "none";
defparam \saidaQueueW~I .input_sync_reset = "none";
defparam \saidaQueueW~I .oe_async_reset = "none";
defparam \saidaQueueW~I .oe_power_up = "low";
defparam \saidaQueueW~I .oe_register_mode = "none";
defparam \saidaQueueW~I .oe_sync_reset = "none";
defparam \saidaQueueW~I .operation_mode = "output";
defparam \saidaQueueW~I .output_async_reset = "none";
defparam \saidaQueueW~I .output_power_up = "low";
defparam \saidaQueueW~I .output_register_mode = "none";
defparam \saidaQueueW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaQueueR~I (
	.datain(\ECS|LeituraQueue~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaQueueR));
// synopsys translate_off
defparam \saidaQueueR~I .input_async_reset = "none";
defparam \saidaQueueR~I .input_power_up = "low";
defparam \saidaQueueR~I .input_register_mode = "none";
defparam \saidaQueueR~I .input_sync_reset = "none";
defparam \saidaQueueR~I .oe_async_reset = "none";
defparam \saidaQueueR~I .oe_power_up = "low";
defparam \saidaQueueR~I .oe_register_mode = "none";
defparam \saidaQueueR~I .oe_sync_reset = "none";
defparam \saidaQueueR~I .operation_mode = "output";
defparam \saidaQueueR~I .output_async_reset = "none";
defparam \saidaQueueR~I .output_power_up = "low";
defparam \saidaQueueR~I .output_register_mode = "none";
defparam \saidaQueueR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saidaQueueFull~I (
	.datain(\IQ|w_cheio~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saidaQueueFull));
// synopsys translate_off
defparam \saidaQueueFull~I .input_async_reset = "none";
defparam \saidaQueueFull~I .input_power_up = "low";
defparam \saidaQueueFull~I .input_register_mode = "none";
defparam \saidaQueueFull~I .input_sync_reset = "none";
defparam \saidaQueueFull~I .oe_async_reset = "none";
defparam \saidaQueueFull~I .oe_power_up = "low";
defparam \saidaQueueFull~I .oe_register_mode = "none";
defparam \saidaQueueFull~I .oe_sync_reset = "none";
defparam \saidaQueueFull~I .operation_mode = "output";
defparam \saidaQueueFull~I .output_async_reset = "none";
defparam \saidaQueueFull~I .output_power_up = "low";
defparam \saidaQueueFull~I .output_register_mode = "none";
defparam \saidaQueueFull~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[0]));
// synopsys translate_off
defparam \entradaCX[0]~I .input_async_reset = "none";
defparam \entradaCX[0]~I .input_power_up = "low";
defparam \entradaCX[0]~I .input_register_mode = "none";
defparam \entradaCX[0]~I .input_sync_reset = "none";
defparam \entradaCX[0]~I .oe_async_reset = "none";
defparam \entradaCX[0]~I .oe_power_up = "low";
defparam \entradaCX[0]~I .oe_register_mode = "none";
defparam \entradaCX[0]~I .oe_sync_reset = "none";
defparam \entradaCX[0]~I .operation_mode = "input";
defparam \entradaCX[0]~I .output_async_reset = "none";
defparam \entradaCX[0]~I .output_power_up = "low";
defparam \entradaCX[0]~I .output_register_mode = "none";
defparam \entradaCX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[1]));
// synopsys translate_off
defparam \entradaCX[1]~I .input_async_reset = "none";
defparam \entradaCX[1]~I .input_power_up = "low";
defparam \entradaCX[1]~I .input_register_mode = "none";
defparam \entradaCX[1]~I .input_sync_reset = "none";
defparam \entradaCX[1]~I .oe_async_reset = "none";
defparam \entradaCX[1]~I .oe_power_up = "low";
defparam \entradaCX[1]~I .oe_register_mode = "none";
defparam \entradaCX[1]~I .oe_sync_reset = "none";
defparam \entradaCX[1]~I .operation_mode = "input";
defparam \entradaCX[1]~I .output_async_reset = "none";
defparam \entradaCX[1]~I .output_power_up = "low";
defparam \entradaCX[1]~I .output_register_mode = "none";
defparam \entradaCX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[2]));
// synopsys translate_off
defparam \entradaCX[2]~I .input_async_reset = "none";
defparam \entradaCX[2]~I .input_power_up = "low";
defparam \entradaCX[2]~I .input_register_mode = "none";
defparam \entradaCX[2]~I .input_sync_reset = "none";
defparam \entradaCX[2]~I .oe_async_reset = "none";
defparam \entradaCX[2]~I .oe_power_up = "low";
defparam \entradaCX[2]~I .oe_register_mode = "none";
defparam \entradaCX[2]~I .oe_sync_reset = "none";
defparam \entradaCX[2]~I .operation_mode = "input";
defparam \entradaCX[2]~I .output_async_reset = "none";
defparam \entradaCX[2]~I .output_power_up = "low";
defparam \entradaCX[2]~I .output_register_mode = "none";
defparam \entradaCX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[3]));
// synopsys translate_off
defparam \entradaCX[3]~I .input_async_reset = "none";
defparam \entradaCX[3]~I .input_power_up = "low";
defparam \entradaCX[3]~I .input_register_mode = "none";
defparam \entradaCX[3]~I .input_sync_reset = "none";
defparam \entradaCX[3]~I .oe_async_reset = "none";
defparam \entradaCX[3]~I .oe_power_up = "low";
defparam \entradaCX[3]~I .oe_register_mode = "none";
defparam \entradaCX[3]~I .oe_sync_reset = "none";
defparam \entradaCX[3]~I .operation_mode = "input";
defparam \entradaCX[3]~I .output_async_reset = "none";
defparam \entradaCX[3]~I .output_power_up = "low";
defparam \entradaCX[3]~I .output_register_mode = "none";
defparam \entradaCX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[4]));
// synopsys translate_off
defparam \entradaCX[4]~I .input_async_reset = "none";
defparam \entradaCX[4]~I .input_power_up = "low";
defparam \entradaCX[4]~I .input_register_mode = "none";
defparam \entradaCX[4]~I .input_sync_reset = "none";
defparam \entradaCX[4]~I .oe_async_reset = "none";
defparam \entradaCX[4]~I .oe_power_up = "low";
defparam \entradaCX[4]~I .oe_register_mode = "none";
defparam \entradaCX[4]~I .oe_sync_reset = "none";
defparam \entradaCX[4]~I .operation_mode = "input";
defparam \entradaCX[4]~I .output_async_reset = "none";
defparam \entradaCX[4]~I .output_power_up = "low";
defparam \entradaCX[4]~I .output_register_mode = "none";
defparam \entradaCX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[5]));
// synopsys translate_off
defparam \entradaCX[5]~I .input_async_reset = "none";
defparam \entradaCX[5]~I .input_power_up = "low";
defparam \entradaCX[5]~I .input_register_mode = "none";
defparam \entradaCX[5]~I .input_sync_reset = "none";
defparam \entradaCX[5]~I .oe_async_reset = "none";
defparam \entradaCX[5]~I .oe_power_up = "low";
defparam \entradaCX[5]~I .oe_register_mode = "none";
defparam \entradaCX[5]~I .oe_sync_reset = "none";
defparam \entradaCX[5]~I .operation_mode = "input";
defparam \entradaCX[5]~I .output_async_reset = "none";
defparam \entradaCX[5]~I .output_power_up = "low";
defparam \entradaCX[5]~I .output_register_mode = "none";
defparam \entradaCX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[6]));
// synopsys translate_off
defparam \entradaCX[6]~I .input_async_reset = "none";
defparam \entradaCX[6]~I .input_power_up = "low";
defparam \entradaCX[6]~I .input_register_mode = "none";
defparam \entradaCX[6]~I .input_sync_reset = "none";
defparam \entradaCX[6]~I .oe_async_reset = "none";
defparam \entradaCX[6]~I .oe_power_up = "low";
defparam \entradaCX[6]~I .oe_register_mode = "none";
defparam \entradaCX[6]~I .oe_sync_reset = "none";
defparam \entradaCX[6]~I .operation_mode = "input";
defparam \entradaCX[6]~I .output_async_reset = "none";
defparam \entradaCX[6]~I .output_power_up = "low";
defparam \entradaCX[6]~I .output_register_mode = "none";
defparam \entradaCX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \entradaCX[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(entradaCX[7]));
// synopsys translate_off
defparam \entradaCX[7]~I .input_async_reset = "none";
defparam \entradaCX[7]~I .input_power_up = "low";
defparam \entradaCX[7]~I .input_register_mode = "none";
defparam \entradaCX[7]~I .input_sync_reset = "none";
defparam \entradaCX[7]~I .oe_async_reset = "none";
defparam \entradaCX[7]~I .oe_power_up = "low";
defparam \entradaCX[7]~I .oe_register_mode = "none";
defparam \entradaCX[7]~I .oe_sync_reset = "none";
defparam \entradaCX[7]~I .operation_mode = "input";
defparam \entradaCX[7]~I .output_async_reset = "none";
defparam \entradaCX[7]~I .output_power_up = "low";
defparam \entradaCX[7]~I .output_register_mode = "none";
defparam \entradaCX[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
