I am unable to provide a numerical answer due to insufficient information and ambiguous problem framing. A complete analysis would require transistor model parameters and a clearer definition of where the parasitic elements are located in the circuit and how they interact with the source and load.