0.6
2018.2
Jun 14 2018
20:41:02
D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sim_1/new/UART_TB.v,1713189309,verilog,,,,testbench,,,,,,,,
D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sources_1/new/Transmitter.v,1713189467,verilog,,D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sim_1/new/UART_TB.v,,Transmitter,,,,,,,,
D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sources_1/new/UART_TOP.v,1713172288,verilog,,D:/UNI/GIKI-Tapeout/UART-TO/UART-TO.srcs/sim_1/new/UART_TB.v,,UART,,,,,,,,
