<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.19"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>newton_control: fpga_backdoor_addr_rdef.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">newton_control
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.19 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fpga_backdoor_addr_rdef.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/* ================================================================================</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">     Created by  :   wpeet</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">     Created on  :   2020 Apr 09, 09:54 EDT</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">     Project     :   fpga_backdoor</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">     File        :   fpga_backdoor_addr_rdef.h</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">     Description :   C header file contains macros for Registers&#39; address relative to instances and plain bit-fields.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">     !! ADI Confidential !!</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">       INTERNAL USE ONLY. </span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">       NOT FOR EXTERNAL DISTRIBUTION.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">     Copyright (c) 2020 Analog Devices, Inc.  All Rights Reserved.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">     This software is proprietary and confidential to Analog Devices, Inc. and</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     its licensors.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">     This file was auto-generated. Do not make local changes to this file.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">     Auto generation script information:</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">       Script        : /usr/cadtools/bin/yoda.dir/generators/inc/GenHeaders_main.py</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">       Last modified : 5-Apr-2020</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">   ================================================================================ */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef FPGA_BACKDOOR_ADDR_RDEF_H</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define FPGA_BACKDOOR_ADDR_RDEF_H</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#if defined(_LANGUAGE_C) || (defined(__GNUC__) &amp;&amp; !defined(__ASSEMBLER__))</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _LANGUAGE_C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">        FPGA_BACKDOOR Module Instances Address and Mask Definitions</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define INST_FPGA_BACKDOOR                                       (0X0F00U)    </span><span class="comment">/* fpga_backdoor: Your module description, here.*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef FPGA_BACKDOOR_ADDR_RDEF_H_</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define FPGA_BACKDOOR_ADDR_RDEF_H_    </span><span class="comment">/* FPGA_BACKDOOR: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define MASK_FPGA_BACKDOOR                                       (0XFFFFU)    </span><span class="comment">/* FPGA_BACKDOOR: Your module description, here. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">        FPGA_BACKDOOR Module Register ResetValue Definitions</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define RSTVAL_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET                (0X0) </span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define RSTVAL_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE               (0X0) </span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define RSTVAL_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1                   (0X0) </span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RSTVAL_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0                 (0X0) </span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define RSTVAL_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1                 (0X0) </span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define RSTVAL_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2                 (0X0) </span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define RSTVAL_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3                 (0X0) </span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define RSTVAL_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS                    (0X0) </span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* ====================================================================================================</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">        FPGA_BACKDOOR Module Register BitPositions, Lengths, Masks and Enumerations Definitions</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">   ==================================================================================================== */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">          REGMAP1_BACKDOOR_RESET                                Value             Description</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_HSP_SOFTRESETB_STICKY (0U)           </span><span class="comment">/* HSP Soft Reset Active Low (FPGA) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_HSP_SOFTRESETB_STICKY (1U)           </span><span class="comment">/* HSP Soft Reset Active Low (FPGA) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_HSP_SOFTRESETB_STICKY (0X0001U)      </span><span class="comment">/* HSP Soft Reset Active Low (FPGA) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define ENUM_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_HSP_SOFTRESETB_STICKY_DISABLE (0X0000U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define ENUM_FPGA_BACKDOOR_REGMAP1_BACKDOOR_RESET_HSP_SOFTRESETB_STICKY_ENABLE (0X0001U)      </span><span class="comment">/* No description provided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">          REGMAP1_BACKDOOR_ENABLE                               Value             Description</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_HSPROM_BDEN (0U)           </span><span class="comment">/* Enables Backdoor Load of HSP ROM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_HSPROM_BDEN (1U)           </span><span class="comment">/* Enables Backdoor Load of HSP ROM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_HSPROM_BDEN (0X0001U)      </span><span class="comment">/* Enables Backdoor Load of HSP ROM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_FMCEFUSE_BDEN (1U)           </span><span class="comment">/* Enables Backdoor Load of Secure Fuse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_FMCEFUSE_BDEN (1U)           </span><span class="comment">/* Enables Backdoor Load of Secure Fuse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_FMCEFUSE_BDEN (0X0002U)      </span><span class="comment">/* Enables Backdoor Load of Secure Fuse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_HSPRAM_BDEN (2U)           </span><span class="comment">/* Enables Backdoor Load of HSP RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_HSPRAM_BDEN (1U)           </span><span class="comment">/* Enables Backdoor Load of HSP RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_BACKDOOR_ENABLE_HSPRAM_BDEN (0X0004U)      </span><span class="comment">/* Enables Backdoor Load of HSP RAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">          REGMAP1_FPGA_DEBUG1                                   Value             Description</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1_HSP_AEB        (0U)           </span><span class="comment">/* HSP Access Enable Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1_HSP_AEB        (16U)          </span><span class="comment">/* HSP Access Enable Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_FPGA_DEBUG1_HSP_AEB        (0XFFFFU)      </span><span class="comment">/* HSP Access Enable Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">          REGMAP1_FPGA_SCRATCH0                                 Value             Description</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0_SCRATCH0     (0U)           </span><span class="comment">/* FPGA Scratch Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0_SCRATCH0     (16U)          </span><span class="comment">/* FPGA Scratch Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH0_SCRATCH0     (0XFFFFU)      </span><span class="comment">/* FPGA Scratch Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">          REGMAP1_FPGA_SCRATCH1                                 Value             Description</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1_SCRATCH1     (0U)           </span><span class="comment">/* FPGA Scratch Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1_SCRATCH1     (16U)          </span><span class="comment">/* FPGA Scratch Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH1_SCRATCH1     (0XFFFFU)      </span><span class="comment">/* FPGA Scratch Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">          REGMAP1_FPGA_SCRATCH2                                 Value             Description</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2_SCRATCH2     (0U)           </span><span class="comment">/* FPGA Scratch Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2_SCRATCH2     (16U)          </span><span class="comment">/* FPGA Scratch Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH2_SCRATCH2     (0XFFFFU)      </span><span class="comment">/* FPGA Scratch Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">          REGMAP1_FPGA_SCRATCH3                                 Value             Description</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3_SCRATCH3     (0U)           </span><span class="comment">/* FPGA Scratch Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3_SCRATCH3     (16U)          </span><span class="comment">/* FPGA Scratch Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_FPGA_SCRATCH3_SCRATCH3     (0XFFFFU)      </span><span class="comment">/* FPGA Scratch Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">          REGMAP1_HSP_BYPASS                                    Value             Description</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">   ---------------------------------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define BITP_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_HSP_BYPASS_EN   (0U)           </span><span class="comment">/* FPGA HSP Bypass Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define BITL_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_HSP_BYPASS_EN   (1U)           </span><span class="comment">/* FPGA HSP Bypass Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define BITM_FPGA_BACKDOOR_REGMAP1_HSP_BYPASS_HSP_BYPASS_EN   (0X0001U)      </span><span class="comment">/* FPGA HSP Bypass Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* end ifndef FPGA_BACKDOOR_ADDR_RDEF_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FPGA_BACKDOOR_ADDR_RDEF_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.19
</small></address>
</body>
</html>
