-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel0_U_drain_IO_L1_out_boundary_4_4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_U_drain_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_drain_out_V_full_n : IN STD_LOGIC;
    fifo_U_drain_out_V_write : OUT STD_LOGIC;
    fifo_U_drain_local_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_drain_local_in_V_empty_n : IN STD_LOGIC;
    fifo_U_drain_local_in_V_read : OUT STD_LOGIC );
end;


architecture behav of kernel0_U_drain_IO_L1_out_boundary_4_4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_U_drain_out_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln637_reg_336 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_U_drain_local_in_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_02_0_i_reg_105 : STD_LOGIC_VECTOR (3 downto 0);
    signal c3_0_i_reg_117 : STD_LOGIC_VECTOR (3 downto 0);
    signal local_U_0_0_040_load_reg_287 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_61_load_reg_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_load_reg_297 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_load_reg_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_64_load_reg_307 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_load_reg_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_load_reg_317 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_load_reg_322 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln587_fu_175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln587_reg_327 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_V_fu_181_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c2_V_reg_331 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln637_fu_227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal c3_fu_233_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c3_reg_340 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
    signal ap_phi_mux_p_02_0_i_phi_fu_109_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_c3_0_i_phi_fu_121_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp1_iter0_fifo_data_reg_129 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter1_fifo_data_reg_129 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_60 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_local_U_0_0_040_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_61_fu_64 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_61_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_fu_68 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_62_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_fu_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_63_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_64_fu_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_64_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_65_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_66_load : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_fu_88 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_tmp_67_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_204 : BOOLEAN;
    signal ap_condition_121 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter1_fifo_data_reg_129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_121)) then
                if (((icmp_ln637_fu_227_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_0))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= local_U_0_0_040_load_reg_287;
                elsif ((ap_const_boolean_1 = ap_condition_204)) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= tmp_67_load_reg_322;
                elsif (((icmp_ln637_fu_227_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_6))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= tmp_66_load_reg_317;
                elsif (((icmp_ln637_fu_227_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_5))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= tmp_65_load_reg_312;
                elsif (((icmp_ln637_fu_227_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_4))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= tmp_64_load_reg_307;
                elsif (((icmp_ln637_fu_227_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_3))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= tmp_63_load_reg_302;
                elsif (((icmp_ln637_fu_227_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_2))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= tmp_62_load_reg_297;
                elsif (((icmp_ln637_fu_227_p2 = ap_const_lv1_0) and (ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_1))) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= tmp_61_load_reg_292;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_fifo_data_reg_129 <= ap_phi_reg_pp1_iter0_fifo_data_reg_129;
                end if;
            end if; 
        end if;
    end process;

    c3_0_i_reg_117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                c3_0_i_reg_117 <= ap_const_lv4_0;
            elsif (((icmp_ln637_reg_336 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                c3_0_i_reg_117 <= c3_reg_340;
            end if; 
        end if;
    end process;

    p_02_0_i_reg_105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_reg_327 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_02_0_i_reg_105 <= c2_V_reg_331;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_02_0_i_reg_105 <= ap_const_lv4_4;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln587_fu_175_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                c2_V_reg_331 <= c2_V_fu_181_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                c3_reg_340 <= c3_fu_233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln587_reg_327 <= icmp_ln587_fu_175_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln637_reg_336 <= icmp_ln637_fu_227_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                local_U_0_0_040_load_reg_287 <= ap_sig_allocacmp_local_U_0_0_040_load;
                tmp_61_load_reg_292 <= ap_sig_allocacmp_tmp_61_load;
                tmp_62_load_reg_297 <= ap_sig_allocacmp_tmp_62_load;
                tmp_63_load_reg_302 <= ap_sig_allocacmp_tmp_63_load;
                tmp_64_load_reg_307 <= ap_sig_allocacmp_tmp_64_load;
                tmp_65_load_reg_312 <= ap_sig_allocacmp_tmp_65_load;
                tmp_66_load_reg_317 <= ap_sig_allocacmp_tmp_66_load;
                tmp_67_load_reg_322 <= ap_sig_allocacmp_tmp_67_load;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_105 = ap_const_lv4_5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_61_fu_64 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_105 = ap_const_lv4_6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_62_fu_68 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_105 = ap_const_lv4_7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_63_fu_72 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_105 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_64_fu_76 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_105 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_65_fu_80 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_105 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_66_fu_84 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_02_0_i_reg_105 = ap_const_lv4_A)) and not((p_02_0_i_reg_105 = ap_const_lv4_9)) and not((p_02_0_i_reg_105 = ap_const_lv4_8)) and not((p_02_0_i_reg_105 = ap_const_lv4_7)) and not((p_02_0_i_reg_105 = ap_const_lv4_6)) and not((p_02_0_i_reg_105 = ap_const_lv4_5)) and not((p_02_0_i_reg_105 = ap_const_lv4_4)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_67_fu_88 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_02_0_i_reg_105 = ap_const_lv4_4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_fu_60 <= fifo_U_drain_local_in_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln587_fu_175_p2, icmp_ln637_fu_227_p2, ap_enable_reg_pp1_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln587_fu_175_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln587_fu_175_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln637_fu_227_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln637_fu_227_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((fifo_U_drain_local_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((fifo_U_drain_local_in_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_336)
    begin
                ap_block_pp1_stage0_01001 <= ((icmp_ln637_reg_336 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_336)
    begin
                ap_block_pp1_stage0_11001 <= ((icmp_ln637_reg_336 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(fifo_U_drain_out_V_full_n, ap_enable_reg_pp1_iter1, icmp_ln637_reg_336)
    begin
                ap_block_pp1_stage0_subdone <= ((icmp_ln637_reg_336 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(fifo_U_drain_local_in_V_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (fifo_U_drain_local_in_V_empty_n = ap_const_logic_0);
    end process;

        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp1_stage0_iter1_assign_proc : process(fifo_U_drain_out_V_full_n, icmp_ln637_reg_336)
    begin
                ap_block_state6_pp1_stage0_iter1 <= ((icmp_ln637_reg_336 = ap_const_lv1_0) and (fifo_U_drain_out_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_121_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
                ap_condition_121 <= ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001));
    end process;


    ap_condition_204_assign_proc : process(icmp_ln637_fu_227_p2, ap_phi_mux_c3_0_i_phi_fu_121_p4)
    begin
                ap_condition_204 <= (not((ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_0)) and not((ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_6)) and not((ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_5)) and not((ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_4)) and not((ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_3)) and not((ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_2)) and not((ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_1)) and (icmp_ln637_fu_227_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln587_fu_175_p2)
    begin
        if ((icmp_ln587_fu_175_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state5_assign_proc : process(icmp_ln637_fu_227_p2)
    begin
        if ((icmp_ln637_fu_227_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_c3_0_i_phi_fu_121_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln637_reg_336, c3_0_i_reg_117, c3_reg_340)
    begin
        if (((icmp_ln637_reg_336 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_c3_0_i_phi_fu_121_p4 <= c3_reg_340;
        else 
            ap_phi_mux_c3_0_i_phi_fu_121_p4 <= c3_0_i_reg_117;
        end if; 
    end process;


    ap_phi_mux_p_02_0_i_phi_fu_109_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, icmp_ln587_reg_327, c2_V_reg_331)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln587_reg_327 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_02_0_i_phi_fu_109_p4 <= c2_V_reg_331;
        else 
            ap_phi_mux_p_02_0_i_phi_fu_109_p4 <= p_02_0_i_reg_105;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_fifo_data_reg_129 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_local_U_0_0_040_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, tmp_fu_60)
    begin
        if (((p_02_0_i_reg_105 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_local_U_0_0_040_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_local_U_0_0_040_load <= tmp_fu_60;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_61_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, tmp_61_fu_64)
    begin
        if (((p_02_0_i_reg_105 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_61_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_61_load <= tmp_61_fu_64;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_62_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, tmp_62_fu_68)
    begin
        if (((p_02_0_i_reg_105 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_62_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_62_load <= tmp_62_fu_68;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_63_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, tmp_63_fu_72)
    begin
        if (((p_02_0_i_reg_105 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_63_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_63_load <= tmp_63_fu_72;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_64_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, tmp_64_fu_76)
    begin
        if (((p_02_0_i_reg_105 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_64_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_64_load <= tmp_64_fu_76;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_65_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, tmp_65_fu_80)
    begin
        if (((p_02_0_i_reg_105 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_65_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_65_load <= tmp_65_fu_80;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_66_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, tmp_66_fu_84)
    begin
        if (((p_02_0_i_reg_105 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_66_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_66_load <= tmp_66_fu_84;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_67_load_assign_proc : process(fifo_U_drain_local_in_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_02_0_i_reg_105, tmp_67_fu_88)
    begin
        if ((not((p_02_0_i_reg_105 = ap_const_lv4_A)) and not((p_02_0_i_reg_105 = ap_const_lv4_9)) and not((p_02_0_i_reg_105 = ap_const_lv4_8)) and not((p_02_0_i_reg_105 = ap_const_lv4_7)) and not((p_02_0_i_reg_105 = ap_const_lv4_6)) and not((p_02_0_i_reg_105 = ap_const_lv4_5)) and not((p_02_0_i_reg_105 = ap_const_lv4_4)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tmp_67_load <= fifo_U_drain_local_in_V_dout;
        else 
            ap_sig_allocacmp_tmp_67_load <= tmp_67_fu_88;
        end if; 
    end process;

    c2_V_fu_181_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_02_0_i_phi_fu_109_p4) + unsigned(ap_const_lv4_1));
    c3_fu_233_p2 <= std_logic_vector(unsigned(ap_phi_mux_c3_0_i_phi_fu_121_p4) + unsigned(ap_const_lv4_1));

    fifo_U_drain_local_in_V_blk_n_assign_proc : process(fifo_U_drain_local_in_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_drain_local_in_V_blk_n <= fifo_U_drain_local_in_V_empty_n;
        else 
            fifo_U_drain_local_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_U_drain_local_in_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_drain_local_in_V_read <= ap_const_logic_1;
        else 
            fifo_U_drain_local_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_U_drain_out_V_blk_n_assign_proc : process(fifo_U_drain_out_V_full_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln637_reg_336)
    begin
        if (((icmp_ln637_reg_336 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            fifo_U_drain_out_V_blk_n <= fifo_U_drain_out_V_full_n;
        else 
            fifo_U_drain_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_U_drain_out_V_din <= ap_phi_reg_pp1_iter1_fifo_data_reg_129;

    fifo_U_drain_out_V_write_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln637_reg_336, ap_block_pp1_stage0_11001)
    begin
        if (((icmp_ln637_reg_336 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            fifo_U_drain_out_V_write <= ap_const_logic_1;
        else 
            fifo_U_drain_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln587_fu_175_p2 <= "1" when (ap_phi_mux_p_02_0_i_phi_fu_109_p4 = ap_const_lv4_C) else "0";
    icmp_ln637_fu_227_p2 <= "1" when (ap_phi_mux_c3_0_i_phi_fu_121_p4 = ap_const_lv4_8) else "0";
end behav;
