// Seed: 202020650
module module_0 (
    input supply1 id_0
);
  assign id_2 = -1;
  always_ff id_3 <= 1;
  wand id_4, id_5, id_6;
  assign module_1.type_4 = 0;
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_6), .id_2(id_5), .id_3(-1), .id_4(-1), .id_5(-1), .id_6(!id_6), .id_7(1)
  );
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output tri  id_2,
    output tri  id_3,
    output tri1 id_4,
    input  tri1 id_5,
    input  wand id_6,
    input  tri  id_7
);
  supply0 id_9;
  module_0 modCall_1 (id_0);
  wire id_10;
  always
    if (id_7.id_7);
    else;
  assign id_9 = 1;
endmodule
