// Seed: 1636837863
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output tri id_4,
    input supply1 id_5,
    output wor id_6,
    input wire id_7,
    output supply0 id_8,
    input supply1 id_9,
    output wire id_10,
    input tri id_11,
    output tri1 id_12,
    output supply1 id_13,
    output wand id_14,
    input tri id_15,
    output tri0 id_16,
    input uwire id_17,
    output wire id_18,
    input wire id_19,
    output supply1 id_20,
    output tri0 id_21,
    input tri1 id_22,
    output tri id_23,
    output wire id_24
);
  assign id_3 = 1;
  wire id_26 = id_22;
  wire id_27;
  wire id_28;
  wire id_29;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    output tri id_5
);
  wire id_7;
  module_0(
      id_3,
      id_5,
      id_4,
      id_0,
      id_5,
      id_3,
      id_5,
      id_1,
      id_0,
      id_4,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_5,
      id_3,
      id_5,
      id_5,
      id_2,
      id_0,
      id_5
  );
  assign id_5 = 1;
  wire id_8;
  assign id_8 = id_8 || 1'd0 || 1;
endmodule
