

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Thu Jun 20 10:12:24 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vta_load
* Solution:       soln
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 9.275 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-------+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min |  max  |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-------+---------+
        |grp_reset_mem_fu_418  |reset_mem  |        1|    65536| 9.275 ns | 0.608 ms |    1|  65536|   none  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                             |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + memcpy.inp_mem.V.addr1.inputs.V   |        ?|        ?|         4|          1|          1|     ?|    yes   |
        |- Loop 2                             |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + memcpy.wgt_mem.V.addr4.weights.V  |        ?|        ?|         4|          2|          1|     ?|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|  15996|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      0|     728|   1598|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    457|    -|
|Register         |        0|      -|    3513|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|    4241|  18147|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       3|     34|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |load_CONTROL_BUS_s_axi_U  |load_CONTROL_BUS_s_axi  |        0|      0|  112|  168|    0|
    |load_data_port_m_axi_U    |load_data_port_m_axi    |        4|      0|  566|  766|    0|
    |load_mul_16s_4ns_bkb_U3   |load_mul_16s_4ns_bkb    |        0|      0|    0|  270|    0|
    |load_mul_16s_4ns_bkb_U4   |load_mul_16s_4ns_bkb    |        0|      0|    0|  270|    0|
    |grp_reset_mem_fu_418      |reset_mem               |        0|      0|   50|  124|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |        4|      0|  728| 1598|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |add_ln301_fu_554_p2                |     +    |      0|  0|    15|           5|           5|
    |add_ln66_fu_940_p2                 |     +    |      0|  0|    41|          34|          34|
    |add_ln67_1_fu_981_p2               |     +    |      0|  0|    19|          14|          14|
    |add_ln67_fu_971_p2                 |     +    |      0|  0|    24|          17|           1|
    |add_ln700_1_fu_1150_p2             |     +    |      0|  0|    39|          32|          32|
    |add_ln700_2_fu_888_p2              |     +    |      0|  0|    23|          16|          16|
    |add_ln700_3_fu_893_p2              |     +    |      0|  0|    39|          32|          32|
    |add_ln700_fu_1145_p2               |     +    |      0|  0|    23|          16|          16|
    |add_ln88_fu_669_p2                 |     +    |      0|  0|    45|          38|          38|
    |add_ln89_1_fu_715_p2               |     +    |      0|  0|    24|          17|          17|
    |add_ln89_fu_701_p2                 |     +    |      0|  0|    28|          21|           1|
    |x_width_V_fu_564_p2                |     +    |      0|  0|    23|          16|          16|
    |y_1_fu_651_p2                      |     +    |      0|  0|    23|          16|           1|
    |y_fu_922_p2                        |     +    |      0|  0|    23|          16|           1|
    |and_ln67_1_fu_1121_p2              |    and   |      0|  0|   128|         128|         128|
    |and_ln67_fu_1096_p2                |    and   |      0|  0|   128|         128|         128|
    |and_ln89_1_fu_869_p2               |    and   |      0|  0|  1024|        1024|        1024|
    |and_ln89_2_fu_875_p2               |    and   |      0|  0|  1024|        1024|        1024|
    |and_ln89_fu_836_p2                 |    and   |      0|  0|  1024|        1024|        1024|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|     2|           1|           1|
    |ap_block_state12_pp0_stage1_iter0  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state27_pp1_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state32_io                |    and   |      0|  0|     2|           1|           1|
    |ap_block_state32_on_subcall_done   |    and   |      0|  0|     2|           1|           1|
    |ap_block_state33_io                |    and   |      0|  0|     2|           1|           1|
    |icmp_ln206_fu_618_p2               |   icmp   |      0|  0|     9|           3|           2|
    |icmp_ln219_fu_624_p2               |   icmp   |      0|  0|     9|           3|           1|
    |icmp_ln62_fu_916_p2                |   icmp   |      0|  0|    13|          16|          16|
    |icmp_ln67_1_fu_1013_p2             |   icmp   |      0|  0|    11|           7|           7|
    |icmp_ln67_fu_966_p2                |   icmp   |      0|  0|    18|          17|          17|
    |icmp_ln86_fu_645_p2                |   icmp   |      0|  0|    13|          16|          16|
    |icmp_ln89_1_fu_753_p2              |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln89_fu_696_p2                |   icmp   |      0|  0|    18|          21|          21|
    |lshr_ln67_fu_1090_p2               |   lshr   |      0|  0|   423|           2|         128|
    |lshr_ln89_fu_830_p2                |   lshr   |      0|  0|  2171|           2|        1024|
    |ap_block_state1                    |    or    |      0|  0|     2|           1|           1|
    |empty_17_fu_1007_p2                |    or    |      0|  0|     7|           7|           6|
    |empty_20_fu_747_p2                 |    or    |      0|  0|    10|          10|           6|
    |or_ln89_fu_880_p2                  |    or    |      0|  0|  1024|        1024|        1024|
    |select_ln67_1_fu_1044_p3           |  select  |      0|  0|     8|           1|           8|
    |select_ln67_2_fu_1052_p3           |  select  |      0|  0|     8|           1|           8|
    |select_ln67_3_fu_1115_p3           |  select  |      0|  0|   128|           1|         128|
    |select_ln67_fu_1036_p3             |  select  |      0|  0|     8|           1|           8|
    |select_ln89_1_fu_779_p3            |  select  |      0|  0|    11|           1|          11|
    |select_ln89_2_fu_786_p3            |  select  |      0|  0|    11|           1|          11|
    |select_ln89_3_fu_793_p3            |  select  |      0|  0|    11|           1|          11|
    |select_ln89_4_fu_858_p3            |  select  |      0|  0|  1024|           1|        1024|
    |select_ln89_fu_842_p3              |  select  |      0|  0|  1024|           1|        1024|
    |shl_ln67_3_fu_1084_p2              |    shl   |      0|  0|   423|           2|         128|
    |shl_ln67_4_fu_1138_p2              |    shl   |      0|  0|    35|           8|          16|
    |shl_ln67_fu_1078_p2                |    shl   |      0|  0|   423|         128|         128|
    |shl_ln89_3_fu_824_p2               |    shl   |      0|  0|  2171|           2|        1024|
    |shl_ln89_fu_818_p2                 |    shl   |      0|  0|  2171|        1024|        1024|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|     2|           2|           1|
    |xor_ln67_1_fu_1060_p2              |    xor   |      0|  0|     8|           8|           7|
    |xor_ln67_fu_1030_p2                |    xor   |      0|  0|     8|           8|           7|
    |xor_ln89_1_fu_800_p2               |    xor   |      0|  0|    11|          11|          10|
    |xor_ln89_2_fu_864_p2               |    xor   |      0|  0|  1024|           2|        1024|
    |xor_ln89_fu_773_p2                 |    xor   |      0|  0|    11|          11|          10|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0| 15996|        5981|       11454|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  133|         29|    1|         29|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3               |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln89_phi_fu_369_p4     |    9|          2|   21|         42|
    |data_port_ARADDR                      |   15|          3|   32|         96|
    |data_port_ARLEN                       |   15|          3|   32|         96|
    |data_port_blk_n_AR                    |    9|          2|    1|          2|
    |data_port_blk_n_R                     |    9|          2|    1|          2|
    |dram_idx_assign_0_reg_386             |    9|          2|   32|         64|
    |dram_idx_assign_1_0_reg_344           |    9|          2|   32|         64|
    |g2l_dep_queue_V_TDATA_blk_n           |    9|          2|    1|          2|
    |grp_reset_mem_fu_418_range_V          |   27|          5|   16|         80|
    |grp_reset_mem_fu_418_sram_idx_V_read  |   21|          4|   16|         64|
    |i_op_assign_1_reg_354                 |    9|          2|   16|         32|
    |i_op_assign_reg_396                   |    9|          2|   16|         32|
    |inp_mem_V_Addr_A                      |    9|          2|   32|         64|
    |inp_mem_V_Din_A                       |   15|          3|  128|        384|
    |inp_mem_V_EN_A                        |   15|          3|    1|          3|
    |inp_mem_V_WEN_A                       |   15|          3|   16|         48|
    |l2g_dep_queue_V_TDATA_blk_n           |    9|          2|    1|          2|
    |load_queue_V_V_TDATA_blk_n            |    9|          2|    1|          2|
    |phi_ln67_reg_407                      |    9|          2|   17|         34|
    |phi_ln89_reg_365                      |    9|          2|   21|         42|
    |sram_idx_V_assign_1_s_reg_334         |    9|          2|   16|         32|
    |wgt_mem_0_V_Addr_A_orig               |   15|          3|   32|         96|
    |wgt_mem_0_V_WEN_A                     |    9|          2|  128|        256|
    |wgt_mem_1_V_Addr_A_orig               |   15|          3|   32|         96|
    |wgt_mem_1_V_WEN_A                     |    9|          2|  128|        256|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  457|         97|  773|       1926|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+------+----+------+-----------+
    |                 Name                |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------+------+----+------+-----------+
    |add_ln66_reg_1389                    |    34|   0|    34|          0|
    |add_ln700_1_reg_1461                 |    32|   0|    32|          0|
    |add_ln700_reg_1456                   |    16|   0|    16|          0|
    |add_ln88_reg_1261                    |    38|   0|    38|          0|
    |add_ln89_reg_1281                    |    21|   0|    21|          0|
    |and_ln67_reg_1451                    |   128|   0|   128|          0|
    |and_ln89_reg_1340                    |  1024|   0|  1024|          0|
    |ap_CS_fsm                            |    28|   0|    28|          0|
    |ap_enable_reg_pp0_iter0              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter0              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter1              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter2              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter3              |     1|   0|     1|          0|
    |data_port_addr_1_rea_reg_1301        |    64|   0|    64|          0|
    |data_port_addr_read_reg_1435         |    64|   0|    64|          0|
    |dram_idx_assign_0_reg_386            |    32|   0|    32|          0|
    |dram_idx_assign_1_0_reg_344          |    32|   0|    32|          0|
    |empty_20_reg_1311                    |     4|   0|    10|          6|
    |grp_reset_mem_fu_418_ap_start_reg    |     1|   0|     1|          0|
    |i_op_assign_1_reg_354                |    16|   0|    16|          0|
    |i_op_assign_reg_396                  |    16|   0|    16|          0|
    |icmp_ln206_reg_1230                  |     1|   0|     1|          0|
    |icmp_ln219_reg_1234                  |     1|   0|     1|          0|
    |icmp_ln67_1_reg_1440                 |     1|   0|     1|          0|
    |icmp_ln67_reg_1415                   |     1|   0|     1|          0|
    |icmp_ln89_1_reg_1316                 |     1|   0|     1|          0|
    |icmp_ln89_reg_1277                   |     1|   0|     1|          0|
    |lshr_ln1_reg_1291                    |    12|   0|    12|          0|
    |lshr_ln_reg_1424                     |    13|   0|    13|          0|
    |p_cast7_reg_1167                     |    29|   0|    34|          5|
    |p_cast8_reg_1162                     |    29|   0|    38|          9|
    |phi_ln67_reg_407                     |    17|   0|    17|          0|
    |phi_ln89_reg_365                     |    21|   0|    21|          0|
    |reg_464                              |    16|   0|    16|          0|
    |reg_476                              |    16|   0|    16|          0|
    |shl_ln1_reg_1243                     |    16|   0|    21|          5|
    |shl_ln67_1_reg_1410                  |    13|   0|    14|          1|
    |shl_ln67_reg_1445                    |   128|   0|   128|          0|
    |shl_ln89_1_reg_1272                  |    12|   0|    17|          5|
    |shl_ln89_2_reg_1306                  |     4|   0|    10|          6|
    |shl_ln89_reg_1334                    |  1024|   0|  1024|          0|
    |shl_ln_reg_1371                      |    16|   0|    17|          1|
    |sram_idx_V_assign_0_reg_376          |    16|   0|    16|          0|
    |sram_idx_V_assign_1_s_reg_334        |    16|   0|    16|          0|
    |sram_idx_V_assign_3_reg_1394         |    16|   0|    16|          0|
    |tmp_7_reg_1471                       |     1|   0|     1|          0|
    |tmp_9_reg_1296                       |     4|   0|     4|          0|
    |tmp_V_reg_1172                       |   128|   0|   128|          0|
    |trunc_ln200_1_reg_1196               |    16|   0|    16|          0|
    |trunc_ln200_2_reg_1204               |     4|   0|     4|          0|
    |trunc_ln200_reg_1191                 |     4|   0|     4|          0|
    |trunc_ln67_2_reg_1429                |     1|   0|     1|          0|
    |trunc_ln67_reg_1405                  |    13|   0|    13|          0|
    |trunc_ln89_2_reg_1286                |     1|   0|     1|          0|
    |trunc_ln89_2_reg_1286_pp0_iter1_reg  |     1|   0|     1|          0|
    |wgt_mem_0_V_addr_reg_1324            |    10|   0|    10|          0|
    |wgt_mem_1_V_addr_reg_1329            |    10|   0|    10|          0|
    |x_width_V_reg_1209                   |    16|   0|    16|          0|
    |y_1_reg_1256                         |    16|   0|    16|          0|
    |y_offset_0_V_reg_1220                |    16|   0|    16|          0|
    |y_offset_1_V_reg_1225                |    16|   0|    16|          0|
    |y_reg_1384                           |    16|   0|    16|          0|
    |zext_ln200_1_reg_1215                |     4|   0|    16|         12|
    |zext_ln209_1_reg_1361                |     4|   0|    16|         12|
    |zext_ln67_reg_1376                   |    16|   0|    32|         16|
    |zext_ln700_1_reg_1238                |    16|   0|    32|         16|
    |zext_ln700_reg_1366                  |    16|   0|    32|         16|
    |zext_ln89_reg_1248                   |    16|   0|    32|         16|
    |icmp_ln67_reg_1415                   |    64|  32|     1|          0|
    |lshr_ln_reg_1424                     |    64|  32|    13|          0|
    |trunc_ln67_2_reg_1429                |    64|  32|     1|          0|
    +-------------------------------------+------+----+------+-----------+
    |Total                                |  3513|  96|  3462|        126|
    +-------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+------+------------+-----------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |     5|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |    32|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |     4|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |     5|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |    32|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |     2|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |     1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |     2|    s_axi   |   CONTROL_BUS   |    scalar    |
|ap_clk                     |  in |     1| ap_ctrl_hs |       load      | return value |
|ap_rst_n                   |  in |     1| ap_ctrl_hs |       load      | return value |
|interrupt                  | out |     1| ap_ctrl_hs |       load      | return value |
|m_axi_data_port_AWVALID    | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWREADY    |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWADDR     | out |    32|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWID       | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWLEN      | out |     8|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWSIZE     | out |     3|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWBURST    | out |     2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWLOCK     | out |     2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWCACHE    | out |     4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWPROT     | out |     3|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWQOS      | out |     4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWREGION   | out |     4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWUSER     | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WVALID     | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WREADY     |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WDATA      | out |    64|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WSTRB      | out |     8|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WLAST      | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WID        | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WUSER      | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARVALID    | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARREADY    |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARADDR     | out |    32|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARID       | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARLEN      | out |     8|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARSIZE     | out |     3|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARBURST    | out |     2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARLOCK     | out |     2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARCACHE    | out |     4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARPROT     | out |     3|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARQOS      | out |     4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARREGION   | out |     4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARUSER     | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RVALID     |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RREADY     | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RDATA      |  in |    64|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RLAST      |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RID        |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RUSER      |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RRESP      |  in |     2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BVALID     |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BREADY     | out |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BRESP      |  in |     2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BID        |  in |     1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BUSER      |  in |     1|    m_axi   |    data_port    |    pointer   |
|load_queue_V_V_TDATA       |  in |   128|    axis    |  load_queue_V_V |    pointer   |
|load_queue_V_V_TVALID      |  in |     1|    axis    |  load_queue_V_V |    pointer   |
|load_queue_V_V_TREADY      | out |     1|    axis    |  load_queue_V_V |    pointer   |
|g2l_dep_queue_V_TDATA      |  in |     8|    axis    | g2l_dep_queue_V |    pointer   |
|g2l_dep_queue_V_TVALID     |  in |     1|    axis    | g2l_dep_queue_V |    pointer   |
|g2l_dep_queue_V_TREADY     | out |     1|    axis    | g2l_dep_queue_V |    pointer   |
|l2g_dep_queue_V_TDATA      | out |     8|    axis    | l2g_dep_queue_V |    pointer   |
|l2g_dep_queue_V_TVALID     | out |     1|    axis    | l2g_dep_queue_V |    pointer   |
|l2g_dep_queue_V_TREADY     |  in |     1|    axis    | l2g_dep_queue_V |    pointer   |
|inp_mem_V_Addr_A           | out |    32|    bram    |    inp_mem_V    |     array    |
|inp_mem_V_EN_A             | out |     1|    bram    |    inp_mem_V    |     array    |
|inp_mem_V_WEN_A            | out |    16|    bram    |    inp_mem_V    |     array    |
|inp_mem_V_Din_A            | out |   128|    bram    |    inp_mem_V    |     array    |
|inp_mem_V_Dout_A           |  in |   128|    bram    |    inp_mem_V    |     array    |
|inp_mem_V_Clk_A            | out |     1|    bram    |    inp_mem_V    |     array    |
|inp_mem_V_Rst_A            | out |     1|    bram    |    inp_mem_V    |     array    |
|wgt_mem_0_V_Addr_A         | out |    32|    bram    |   wgt_mem_0_V   |     array    |
|wgt_mem_0_V_EN_A           | out |     1|    bram    |   wgt_mem_0_V   |     array    |
|wgt_mem_0_V_WEN_A          | out |   128|    bram    |   wgt_mem_0_V   |     array    |
|wgt_mem_0_V_Din_A          | out |  1024|    bram    |   wgt_mem_0_V   |     array    |
|wgt_mem_0_V_Dout_A         |  in |  1024|    bram    |   wgt_mem_0_V   |     array    |
|wgt_mem_0_V_Clk_A          | out |     1|    bram    |   wgt_mem_0_V   |     array    |
|wgt_mem_0_V_Rst_A          | out |     1|    bram    |   wgt_mem_0_V   |     array    |
|wgt_mem_1_V_Addr_A         | out |    32|    bram    |   wgt_mem_1_V   |     array    |
|wgt_mem_1_V_EN_A           | out |     1|    bram    |   wgt_mem_1_V   |     array    |
|wgt_mem_1_V_WEN_A          | out |   128|    bram    |   wgt_mem_1_V   |     array    |
|wgt_mem_1_V_Din_A          | out |  1024|    bram    |   wgt_mem_1_V   |     array    |
|wgt_mem_1_V_Dout_A         |  in |  1024|    bram    |   wgt_mem_1_V   |     array    |
|wgt_mem_1_V_Clk_A          | out |     1|    bram    |   wgt_mem_1_V   |     array    |
|wgt_mem_1_V_Rst_A          | out |     1|    bram    |   wgt_mem_1_V   |     array    |
+---------------------------+-----+------+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 2
  Pipeline-0 : II = 2, D = 4, States = { 11 12 13 14 }
  Pipeline-1 : II = 1, D = 4, States = { 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 16 3 
3 --> 4 32 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 15 12 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 3 
16 --> 17 
17 --> 18 
18 --> 19 32 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 30 27 
27 --> 28 
28 --> 29 
29 --> 26 
30 --> 31 
31 --> 18 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%weights_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_V)"   --->   Operation 34 'read' 'weights_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%inputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs_V)"   --->   Operation 35 'read' 'inputs_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %weights_V_read, i32 3, i32 31)"   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast8 = zext i29 %tmp to i38"   --->   Operation 37 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %inputs_V_read, i32 3, i32 31)"   --->   Operation 38 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast7 = zext i29 %tmp_1 to i34"   --->   Operation 39 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_port), !map !229"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1024]* %wgt_mem_1_V), !map !236"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i1024]* %wgt_mem_0_V), !map !318"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i128]* %inp_mem_V), !map !399"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %load_queue_V_V), !map !409"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %g2l_dep_queue_V), !map !413"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %l2g_dep_queue_V), !map !417"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @load_str) nounwind"   --->   Operation 47 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_port, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str11, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:177]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inputs_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:177]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weights_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:178]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %load_queue_V_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:179]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %g2l_dep_queue_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:180]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %l2g_dep_queue_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:181]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x i1024]* %wgt_mem_0_V, [1024 x i1024]* %wgt_mem_1_V, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i128]* %inp_mem_V, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:184]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i128]* %inp_mem_V, [1 x i8]* @p_str1, [7 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x i1024]* %wgt_mem_0_V, [1024 x i1024]* %wgt_mem_1_V, [1 x i8]* @p_str1, [7 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %load_queue_V_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:189]   --->   Operation 59 'read' 'tmp_V' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp_V, i32 4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:195]   --->   Operation 60 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:195]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_cast_0 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %g2l_dep_queue_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:196]   --->   Operation 62 'read' 'tmp_cast_0' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:197]   --->   Operation 63 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln200 = lshr i128 %tmp_V, 120" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 64 'lshr' 'lshr_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i128 %lshr_ln200 to i4" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 65 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i4 %trunc_ln200 to i5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 66 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 80, i32 95)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 67 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = lshr i128 %tmp_V, 124" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 68 'lshr' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i128 %lshr_ln200_1 to i4" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 69 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i4 %trunc_ln200_2 to i5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 70 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln301 = add i5 %zext_ln301, %zext_ln200" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 71 'add' 'add_ln301' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln301_1 = zext i5 %add_ln301 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 72 'zext' 'zext_ln301_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.07ns)   --->   "%x_width_V = add i16 %trunc_ln200_1, %zext_ln301_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 73 'add' 'x_width_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i128 %lshr_ln200_1, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 74 'specfucore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i128 %lshr_ln200_1, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 75 'specfucore' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 9.27>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i4 %trunc_ln200_2 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 76 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 112, i32 115)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201]   --->   Operation 77 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i4 %trunc_ln1 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201]   --->   Operation 78 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (9.27ns)   --->   "%y_offset_0_V = mul i16 %x_width_V, %zext_ln209" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:201]   --->   Operation 79 'mul' 'y_offset_0_V' <Predicate = true> <Delay = 9.27> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %y_offset_0_V, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:202]   --->   Operation 80 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V, i32 116, i32 119)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:203]   --->   Operation 81 'partselect' 'trunc_ln209_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i4 %trunc_ln209_1 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:203]   --->   Operation 82 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (9.27ns)   --->   "%y_offset_1_V = mul i16 %x_width_V, %zext_ln209_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:203]   --->   Operation 83 'mul' 'y_offset_1_V' <Predicate = true> <Delay = 9.27> <Core = "Mul_LUT">   --->   Core 82 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %y_offset_1_V, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:204]   --->   Operation 84 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i3 @_ssdm_op_PartSelect.i3.i128.i32.i32(i128 %tmp_V, i32 7, i32 9)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:206]   --->   Operation 85 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.13ns)   --->   "%icmp_ln206 = icmp eq i3 %trunc_ln2, 2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:206]   --->   Operation 86 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %zext_ln200_1, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 87 'specfucore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %2, label %4" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:206]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.13ns)   --->   "%icmp_ln219 = icmp eq i3 %trunc_ln2, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:219]   --->   Operation 89 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln206)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %5, label %._crit_edge272" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:219]   --->   Operation 90 'br' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sram_idx_V_assign_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 10, i32 25)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 91 'partselect' 'sram_idx_V_assign_2' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%dram_idx_V_assign_1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_V, i32 26, i32 57)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 92 'partselect' 'dram_idx_V_assign_1' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln304_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 64, i32 79)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 93 'partselect' 'trunc_ln304_6' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln304_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 96, i32 111)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 94 'partselect' 'trunc_ln304_7' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i16 %trunc_ln304_7 to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 95 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %trunc_ln200_1, i5 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 96 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i21 %shl_ln1 to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 97 'zext' 'zext_ln89' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.76ns)   --->   "br label %6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 98 'br' <Predicate = (!icmp_ln206 & icmp_ln219)> <Delay = 1.76>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i128 %lshr_ln200, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 99 'specfucore' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i128 %lshr_ln200, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:200]   --->   Operation 100 'specfucore' <Predicate = (icmp_ln206)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sram_idx_V_assign_1_s = phi i16 [ %sram_idx_V_assign_2, %5 ], [ %add_ln700_2, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91:2" ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 101 'phi' 'sram_idx_V_assign_1_s' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%dram_idx_assign_1_0 = phi i32 [ %dram_idx_V_assign_1, %5 ], [ %add_ln700_3, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91:2" ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 102 'phi' 'dram_idx_assign_1_0' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ 0, %5 ], [ %y_1, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91:2" ]"   --->   Operation 103 'phi' 'i_op_assign_1' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.42ns)   --->   "%icmp_ln86 = icmp eq i16 %i_op_assign_1, %trunc_ln304_6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 104 'icmp' 'icmp_ln86' <Predicate = (icmp_ln219)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (2.07ns)   --->   "%y_1 = add i16 %i_op_assign_1, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 105 'add' 'y_1' <Predicate = (icmp_ln219)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %._crit_edge272.loopexit, label %7" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 106 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%ret_V_1 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %dram_idx_assign_1_0, i5 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 107 'bitconcatenate' 'ret_V_1' <Predicate = (icmp_ln219 & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1352_1 = zext i37 %ret_V_1 to i38" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 108 'zext' 'zext_ln1352_1' <Predicate = (icmp_ln219 & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.75ns)   --->   "%add_ln88 = add i38 %p_cast8, %zext_ln1352_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 109 'add' 'add_ln88' <Predicate = (icmp_ln219 & !icmp_ln86)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %._crit_edge272"   --->   Operation 110 'br' <Predicate = (icmp_ln219 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 111 'br' <Predicate = (icmp_ln86) | (!icmp_ln219)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.12>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i38 %add_ln88 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 112 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%data_port_addr_1 = getelementptr i64* %data_port, i64 %zext_ln88" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:88->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 113 'getelementptr' 'data_port_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [7/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 114 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 6.12>
ST_5 : Operation 115 [6/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 115 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 6.12>
ST_6 : Operation 116 [5/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 116 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 6.12>
ST_7 : Operation 117 [4/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 117 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.12>
ST_8 : Operation 118 [3/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 118 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 6.12>
ST_9 : Operation 119 [2/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 119 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.12>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i16 %sram_idx_V_assign_1_s to i12" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 120 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln89_1 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %trunc_ln89, i5 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 121 'bitconcatenate' 'shl_ln89_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/7] (6.12ns)   --->   "%data_port_addr_1_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr_1, i32 %zext_ln89)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 122 'readreq' 'data_port_addr_1_rd_s' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 123 [1/1] (1.76ns)   --->   "br label %burst.rd.header20" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 123 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 3.43>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%phi_ln89 = phi i21 [ 0, %7 ], [ %add_ln89, %burstread.region_end ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 124 'phi' 'phi_ln89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (2.44ns)   --->   "%icmp_ln89 = icmp eq i21 %phi_ln89, %shl_ln1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 125 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (2.22ns)   --->   "%add_ln89 = add i21 %phi_ln89, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 126 'add' 'add_ln89' <Predicate = true> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91:2", label %burstread.region_begin" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i21 %phi_ln89 to i17" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 128 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i21 %phi_ln89 to i1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 129 'trunc' 'trunc_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (2.10ns)   --->   "%add_ln89_1 = add i17 %trunc_ln89_1, %shl_ln89_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 130 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i12 @_ssdm_op_PartSelect.i12.i17.i32.i32(i17 %add_ln89_1, i32 5, i32 16)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 131 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i21.i32.i32(i21 %phi_ln89, i32 1, i32 4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 132 'partselect' 'tmp_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.12>
ST_12 : Operation 133 [1/1] (6.12ns)   --->   "%data_port_addr_1_rea = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %data_port_addr_1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 133 'read' 'data_port_addr_1_rea' <Predicate = (!icmp_ln89)> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln89_2 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_9, i6 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 134 'bitconcatenate' 'shl_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%empty_20 = or i10 %shl_ln89_2, 63" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 135 'or' 'empty_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.77ns)   --->   "%icmp_ln89_1 = icmp ugt i10 %shl_ln89_2, %empty_20" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 136 'icmp' 'icmp_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.59>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i12 %lshr_ln1 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 137 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%wgt_mem_0_V_addr = getelementptr [1024 x i1024]* %wgt_mem_0_V, i64 0, i64 %zext_ln89_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 138 'getelementptr' 'wgt_mem_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%wgt_mem_1_V_addr = getelementptr [1024 x i1024]* %wgt_mem_1_V, i64 0, i64 %zext_ln89_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 139 'getelementptr' 'wgt_mem_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [2/2] (2.56ns)   --->   "%wgt_mem_1_V_load = load i1024* %wgt_mem_1_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 140 'load' 'wgt_mem_1_V_load' <Predicate = (trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_13 : Operation 141 [2/2] (2.56ns)   --->   "%wgt_mem_0_V_load = load i1024* %wgt_mem_0_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 141 'load' 'wgt_mem_0_V_load' <Predicate = (!trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i10 %shl_ln89_2 to i11" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 142 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i10 %empty_20 to i11" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 143 'zext' 'zext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node shl_ln89)   --->   "%zext_ln89_4 = zext i64 %data_port_addr_1_rea to i1024" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 144 'zext' 'zext_ln89_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node shl_ln89)   --->   "%xor_ln89 = xor i11 %zext_ln89_2, 1023" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 145 'xor' 'xor_ln89' <Predicate = (icmp_ln89_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%select_ln89_1 = select i1 %icmp_ln89_1, i11 %zext_ln89_2, i11 %zext_ln89_3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 146 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%select_ln89_2 = select i1 %icmp_ln89_1, i11 %zext_ln89_3, i11 %zext_ln89_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 147 'select' 'select_ln89_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node shl_ln89)   --->   "%select_ln89_3 = select i1 %icmp_ln89_1, i11 %xor_ln89, i11 %zext_ln89_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 148 'select' 'select_ln89_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89_1 = xor i11 %select_ln89_1, 1023" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 149 'xor' 'xor_ln89_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node shl_ln89)   --->   "%zext_ln89_5 = zext i11 %select_ln89_3 to i1024" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 150 'zext' 'zext_ln89_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%zext_ln89_6 = zext i11 %select_ln89_2 to i1024" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 151 'zext' 'zext_ln89_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%zext_ln89_7 = zext i11 %xor_ln89_1 to i1024" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 152 'zext' 'zext_ln89_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln89 = shl i1024 %zext_ln89_4, %zext_ln89_5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 153 'shl' 'shl_ln89' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%shl_ln89_3 = shl i1024 -1, %zext_ln89_6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 154 'shl' 'shl_ln89_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%lshr_ln89 = lshr i1024 -1, %zext_ln89_7" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 155 'lshr' 'lshr_ln89' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (3.46ns) (out node of the LUT)   --->   "%and_ln89 = and i1024 %shl_ln89_3, %lshr_ln89" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 156 'and' 'and_ln89' <Predicate = true> <Delay = 3.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 157 'specregionbegin' 'burstread_rbegin1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str21)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 158 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_wgt_mem_OC)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 159 'specloopname' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/2] (2.56ns)   --->   "%wgt_mem_1_V_load = load i1024* %wgt_mem_1_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 160 'load' 'wgt_mem_1_V_load' <Predicate = (trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_14 : Operation 161 [1/2] (2.56ns)   --->   "%wgt_mem_0_V_load = load i1024* %wgt_mem_0_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 161 'load' 'wgt_mem_0_V_load' <Predicate = (!trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln89)   --->   "%select_ln89 = select i1 %trunc_ln89_2, i1024 %wgt_mem_1_V_load, i1024 %wgt_mem_0_V_load" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 162 'select' 'select_ln89' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_2)   --->   "%tmp_8 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln89, i32 1023, i32 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 163 'partselect' 'tmp_8' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_2)   --->   "%select_ln89_4 = select i1 %icmp_ln89_1, i1024 %tmp_8, i1024 %shl_ln89" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 164 'select' 'select_ln89_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln89)   --->   "%xor_ln89_2 = xor i1024 %and_ln89, -1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 165 'xor' 'xor_ln89_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln89)   --->   "%and_ln89_1 = and i1024 %select_ln89, %xor_ln89_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 166 'and' 'and_ln89_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (2.01ns) (out node of the LUT)   --->   "%and_ln89_2 = and i1024 %select_ln89_4, %and_ln89" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 167 'and' 'and_ln89_2' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (2.01ns) (out node of the LUT)   --->   "%or_ln89 = or i1024 %and_ln89_1, %and_ln89_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 168 'or' 'or_ln89' <Predicate = true> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %trunc_ln89_2, label %branch1, label %branch0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (2.56ns)   --->   "store i1024 %or_ln89, i1024* %wgt_mem_0_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 170 'store' <Predicate = (!trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 171 'br' <Predicate = (!trunc_ln89_2)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (2.56ns)   --->   "store i1024 %or_ln89, i1024* %wgt_mem_1_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 172 'store' <Predicate = (trunc_ln89_2)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 173 'br' <Predicate = (trunc_ln89_2)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 174 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:89->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 175 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 2.55>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([110 x i8]* @p_str33)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 176 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (2.07ns)   --->   "%add_ln700_2 = add i16 %trunc_ln200_1, %sram_idx_V_assign_1_s" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:91->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 177 'add' 'add_ln700_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %add_ln700_2, [110 x i8]* @p_str33, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 178 'specfucore' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([110 x i8]* @p_str33, i32 %tmp_6)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:93->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 179 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (2.55ns)   --->   "%add_ln700_3 = add i32 %zext_ln700_1, %dram_idx_assign_1_0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:92->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 180 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "br label %6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:86->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:220]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 3.93>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%sram_idx_V_assign = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 10, i32 25)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 182 'partselect' 'sram_idx_V_assign' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [2/2] (3.93ns)   --->   "%sram_idx_V_assign_1 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign, i16 %y_offset_0_V, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 183 'call' 'sram_idx_V_assign_1' <Predicate = true> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 3> <Delay = 1.76>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%dram_idx_V_assign = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_V, i32 26, i32 57)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 184 'partselect' 'dram_idx_V_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln304_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 64, i32 79)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 185 'partselect' 'trunc_ln304_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln304_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 96, i32 111)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 186 'partselect' 'trunc_ln304_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/2] (0.00ns)   --->   "%sram_idx_V_assign_1 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign, i16 %y_offset_0_V, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 187 'call' 'sram_idx_V_assign_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i4 %trunc_ln200 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:64->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 188 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i16 %trunc_ln304_3 to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:69->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 189 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln200_1, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 190 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i17 %shl_ln to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 191 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %zext_ln209_1, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:64->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 192 'specfucore' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (1.76ns)   --->   "br label %3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 193 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 4> <Delay = 3.93>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%sram_idx_V_assign_0 = phi i16 [ %sram_idx_V_assign_1, %2 ], [ %sram_idx_V_assign_5, %hls_label_2_end ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 194 'phi' 'sram_idx_V_assign_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%dram_idx_assign_0 = phi i32 [ %dram_idx_V_assign, %2 ], [ %add_ln700_1, %hls_label_2_end ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 195 'phi' 'dram_idx_assign_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%i_op_assign = phi i16 [ 0, %2 ], [ %y, %hls_label_2_end ]"   --->   Operation 196 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (2.42ns)   --->   "%icmp_ln62 = icmp eq i16 %i_op_assign, %trunc_ln304_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 197 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (2.07ns)   --->   "%y = add i16 %i_op_assign, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 198 'add' 'y' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %"load_pad_2d<ap_uint<64>, 2, 16>.exit", label %hls_label_2_begin" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [2/2] (3.93ns)   --->   "%sram_idx_V_assign_3 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign_0, i16 %zext_ln209_1, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 200 'call' 'sram_idx_V_assign_3' <Predicate = (!icmp_ln62)> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%ret_V = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %dram_idx_assign_0, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 201 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i33 %ret_V to i34" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 202 'zext' 'zext_ln1352' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (2.59ns)   --->   "%add_ln66 = add i34 %p_cast7, %zext_ln1352" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 203 'add' 'add_ln66' <Predicate = (!icmp_ln62)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [2/2] (3.93ns)   --->   "%call_ret97 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign_0, i16 %y_offset_1_V, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 204 'call' 'call_ret97' <Predicate = (icmp_ln62)> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 5> <Delay = 6.12>
ST_19 : Operation 205 [1/2] (0.00ns)   --->   "%sram_idx_V_assign_3 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign_0, i16 %zext_ln209_1, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 205 'call' 'sram_idx_V_assign_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i34 %add_ln66 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 206 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%data_port_addr = getelementptr i64* %data_port, i64 %zext_ln66" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:66->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 207 'getelementptr' 'data_port_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i16 %sram_idx_V_assign_3 to i13" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 208 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [7/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 209 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 6.12>
ST_20 : Operation 210 [6/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 210 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 6.12>
ST_21 : Operation 211 [5/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 211 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 6.12>
ST_22 : Operation 212 [4/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 212 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 6.12>
ST_23 : Operation 213 [3/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 213 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 10> <Delay = 6.12>
ST_24 : Operation 214 [2/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 214 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 6.12>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str34)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 215 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:63->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 216 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln67_1 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln67, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 217 'bitconcatenate' 'shl_ln67_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/7] (6.12ns)   --->   "%data_port_addr_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln67)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 218 'readreq' 'data_port_addr_rd_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 219 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 219 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 12> <Delay = 3.42>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%phi_ln67 = phi i17 [ 0, %hls_label_2_begin ], [ %add_ln67, %burstread.region ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 220 'phi' 'phi_ln67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (2.43ns)   --->   "%icmp_ln67 = icmp eq i17 %phi_ln67, %shl_ln" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 221 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 222 [1/1] (2.10ns)   --->   "%add_ln67 = add i17 %phi_ln67, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 222 'add' 'add_ln67' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %hls_label_2_end, label %burstread.region" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i17 %phi_ln67 to i14" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 224 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_26 : Operation 225 [1/1] (1.81ns)   --->   "%add_ln67_1 = add i14 %shl_ln67_1, %trunc_ln67_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 225 'add' 'add_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%lshr_ln = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %add_ln67_1, i32 1, i32 13)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 226 'partselect' 'lshr_ln' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i17 %phi_ln67 to i1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 227 'trunc' 'trunc_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 27 <SV = 13> <Delay = 6.12>
ST_27 : Operation 228 [1/1] (6.12ns)   --->   "%data_port_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 228 'read' 'data_port_addr_read' <Predicate = (!icmp_ln67)> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 14> <Delay = 6.08>
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln67_2 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln67_2, i6 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 229 'bitconcatenate' 'shl_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 230 [1/1] (0.00ns)   --->   "%empty_17 = or i7 %shl_ln67_2, 63" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 230 'or' 'empty_17' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 231 [1/1] (1.48ns)   --->   "%icmp_ln67_1 = icmp ugt i7 %shl_ln67_2, %empty_17" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 231 'icmp' 'icmp_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i7 %shl_ln67_2 to i8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 232 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i7 %empty_17 to i8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 233 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node shl_ln67)   --->   "%zext_ln67_4 = zext i64 %data_port_addr_read to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 234 'zext' 'zext_ln67_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node shl_ln67)   --->   "%xor_ln67 = xor i8 %zext_ln67_2, 127" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 235 'xor' 'xor_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%select_ln67 = select i1 %icmp_ln67_1, i8 %zext_ln67_2, i8 %zext_ln67_3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 236 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%select_ln67_1 = select i1 %icmp_ln67_1, i8 %zext_ln67_3, i8 %zext_ln67_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 237 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node shl_ln67)   --->   "%select_ln67_2 = select i1 %icmp_ln67_1, i8 %xor_ln67, i8 %zext_ln67_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 238 'select' 'select_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67_1 = xor i8 %select_ln67, 127" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 239 'xor' 'xor_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node shl_ln67)   --->   "%zext_ln67_5 = zext i8 %select_ln67_2 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 240 'zext' 'zext_ln67_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%zext_ln67_6 = zext i8 %select_ln67_1 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 241 'zext' 'zext_ln67_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%zext_ln67_7 = zext i8 %xor_ln67_1 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 242 'zext' 'zext_ln67_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln67 = shl i128 %zext_ln67_4, %zext_ln67_5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 243 'shl' 'shl_ln67' <Predicate = (!icmp_ln67)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%shl_ln67_3 = shl i128 -1, %zext_ln67_6" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 244 'shl' 'shl_ln67_3' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%lshr_ln67 = lshr i128 -1, %zext_ln67_7" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 245 'lshr' 'lshr_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 246 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln67 = and i128 %shl_ln67_3, %lshr_ln67" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 246 'and' 'and_ln67' <Predicate = (!icmp_ln67)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 5.82>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 247 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 248 'specpipeline' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_inp_mem_OC)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 249 'specloopname' 'empty' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i13 %lshr_ln to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 250 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%inp_mem_V_addr = getelementptr [2048 x i128]* %inp_mem_V, i64 0, i64 %zext_ln67_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 251 'getelementptr' 'inp_mem_V_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%tmp_3 = call i128 @llvm.part.select.i128(i128 %shl_ln67, i32 127, i32 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 252 'partselect' 'tmp_3' <Predicate = (!icmp_ln67 & icmp_ln67_1)> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln67_1)   --->   "%select_ln67_3 = select i1 %icmp_ln67_1, i128 %tmp_3, i128 %shl_ln67" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 253 'select' 'select_ln67_3' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 254 [1/1] (1.92ns) (out node of the LUT)   --->   "%and_ln67_1 = and i128 %select_ln67_3, %and_ln67" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 254 'and' 'and_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 255 'specbramwithbyteenable' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln67_2, i3 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 256 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln67_8 = zext i4 %tmp_5 to i16" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 257 'zext' 'zext_ln67_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (3.25ns)   --->   "%shl_ln67_4 = shl i16 255, %zext_ln67_8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 258 'shl' 'shl_ln67_4' <Predicate = (!icmp_ln67)> <Delay = 3.25> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 259 [1/1] (2.56ns)   --->   "call void @_ssdm_op_Write.bram.i128(i128* %inp_mem_V_addr, i128 %and_ln67_1, i16 %shl_ln67_4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 259 'store' <Predicate = (!icmp_ln67)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 260 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:67->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 261 'br' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 30 <SV = 13> <Delay = 6.01>
ST_30 : Operation 262 [1/1] (2.07ns)   --->   "%add_ln700 = add i16 %sram_idx_V_assign_3, %trunc_ln200_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 262 'add' 'add_ln700' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 263 [1/1] (2.55ns)   --->   "%add_ln700_1 = add i32 %zext_ln700, %dram_idx_assign_0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:69->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 263 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 264 [2/2] (3.93ns)   --->   "%sram_idx_V_assign_5 = call fastcc i16 @reset_mem(i16 %add_ln700, i16 %zext_ln200_1, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 264 'call' 'sram_idx_V_assign_5' <Predicate = true> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 14> <Delay = 0.00>
ST_31 : Operation 265 [1/2] (0.00ns)   --->   "%sram_idx_V_assign_5 = call fastcc i16 @reset_mem(i16 %add_ln700, i16 %zext_ln200_1, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:68->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 265 'call' 'sram_idx_V_assign_5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str34, i32 %tmp_4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:71->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 266 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (0.00ns)   --->   "br label %3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:62->/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 5> <Delay = 0.00>
ST_32 : Operation 268 [1/2] (0.00ns)   --->   "%call_ret97 = call fastcc i16 @reset_mem(i16 %sram_idx_V_assign_0, i16 %y_offset_1_V, [2048 x i128]* %inp_mem_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:207]   --->   Operation 268 'call' 'call_ret97' <Predicate = (icmp_ln206)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "br label %8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:219]   --->   Operation 269 'br' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp_V, i32 6)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:231]   --->   Operation 270 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %9, label %._crit_edge273" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:231]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 272 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %l2g_dep_queue_V, i8 1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:232]   --->   Operation 272 'write' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 33 <SV = 6> <Delay = 0.00>
ST_33 : Operation 273 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %l2g_dep_queue_V, i8 1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:232]   --->   Operation 273 'write' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_33 : Operation 274 [1/1] (0.00ns)   --->   "br label %._crit_edge273" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:233]   --->   Operation 274 'br' <Predicate = (tmp_7)> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.00ns)   --->   "ret void" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:234]   --->   Operation 275 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_queue_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ g2l_dep_queue_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ l2g_dep_queue_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inp_mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ wgt_mem_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ wgt_mem_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_V_read              (read                  ) [ 0000000000000000000000000000000000]
inputs_V_read               (read                  ) [ 0000000000000000000000000000000000]
tmp                         (partselect            ) [ 0000000000000000000000000000000000]
p_cast8                     (zext                  ) [ 0011111111111111000000000000000000]
tmp_1                       (partselect            ) [ 0000000000000000000000000000000000]
p_cast7                     (zext                  ) [ 0010000000000000111111111111111100]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 0000000000000000000000000000000000]
spectopmodule_ln0           (spectopmodule         ) [ 0000000000000000000000000000000000]
specinterface_ln177         (specinterface         ) [ 0000000000000000000000000000000000]
specinterface_ln177         (specinterface         ) [ 0000000000000000000000000000000000]
specinterface_ln178         (specinterface         ) [ 0000000000000000000000000000000000]
specinterface_ln179         (specinterface         ) [ 0000000000000000000000000000000000]
specinterface_ln180         (specinterface         ) [ 0000000000000000000000000000000000]
specinterface_ln181         (specinterface         ) [ 0000000000000000000000000000000000]
specinterface_ln0           (specinterface         ) [ 0000000000000000000000000000000000]
specinterface_ln0           (specinterface         ) [ 0000000000000000000000000000000000]
specinterface_ln184         (specinterface         ) [ 0000000000000000000000000000000000]
specmemcore_ln0             (specmemcore           ) [ 0000000000000000000000000000000000]
specmemcore_ln0             (specmemcore           ) [ 0000000000000000000000000000000000]
tmp_V                       (read                  ) [ 0011111111111111111111111111111110]
tmp_2                       (bitselect             ) [ 0100000000000000000000000000000000]
br_ln195                    (br                    ) [ 0000000000000000000000000000000000]
tmp_cast_0                  (read                  ) [ 0000000000000000000000000000000000]
br_ln197                    (br                    ) [ 0000000000000000000000000000000000]
lshr_ln200                  (lshr                  ) [ 0010000000000000000000000000000000]
trunc_ln200                 (trunc                 ) [ 0010000000000000110000000000000000]
zext_ln200                  (zext                  ) [ 0000000000000000000000000000000000]
trunc_ln200_1               (partselect            ) [ 0011111111111111111111111111111100]
lshr_ln200_1                (lshr                  ) [ 0000000000000000000000000000000000]
trunc_ln200_2               (trunc                 ) [ 0010000000000000000000000000000000]
zext_ln301                  (zext                  ) [ 0000000000000000000000000000000000]
add_ln301                   (add                   ) [ 0000000000000000000000000000000000]
zext_ln301_1                (zext                  ) [ 0000000000000000000000000000000000]
x_width_V                   (add                   ) [ 0010000000000000000000000000000000]
specfucore_ln200            (specfucore            ) [ 0000000000000000000000000000000000]
specfucore_ln200            (specfucore            ) [ 0000000000000000000000000000000000]
zext_ln200_1                (zext                  ) [ 0000000000000000111111111111111100]
trunc_ln1                   (partselect            ) [ 0000000000000000000000000000000000]
zext_ln209                  (zext                  ) [ 0000000000000000000000000000000000]
y_offset_0_V                (mul                   ) [ 0000000000000000110000000000000000]
specfucore_ln202            (specfucore            ) [ 0000000000000000000000000000000000]
trunc_ln209_1               (partselect            ) [ 0000000000000000000000000000000000]
zext_ln209_2                (zext                  ) [ 0000000000000000000000000000000000]
y_offset_1_V                (mul                   ) [ 0001111111111111111111111111111110]
specfucore_ln204            (specfucore            ) [ 0000000000000000000000000000000000]
trunc_ln2                   (partselect            ) [ 0000000000000000000000000000000000]
icmp_ln206                  (icmp                  ) [ 0011111111111111111111111111111110]
specfucore_ln200            (specfucore            ) [ 0000000000000000000000000000000000]
br_ln206                    (br                    ) [ 0000000000000000000000000000000000]
icmp_ln219                  (icmp                  ) [ 0011111111111111000000000000000000]
br_ln219                    (br                    ) [ 0000000000000000000000000000000000]
sram_idx_V_assign_2         (partselect            ) [ 0011111111111111000000000000000000]
dram_idx_V_assign_1         (partselect            ) [ 0011111111111111000000000000000000]
trunc_ln304_6               (partselect            ) [ 0001111111111111000000000000000000]
trunc_ln304_7               (partselect            ) [ 0000000000000000000000000000000000]
zext_ln700_1                (zext                  ) [ 0001111111111111000000000000000000]
shl_ln1                     (bitconcatenate        ) [ 0001111111111111000000000000000000]
zext_ln89                   (zext                  ) [ 0001111111111111000000000000000000]
br_ln86                     (br                    ) [ 0011111111111111000000000000000000]
specfucore_ln200            (specfucore            ) [ 0000000000000000000000000000000000]
specfucore_ln200            (specfucore            ) [ 0000000000000000000000000000000000]
sram_idx_V_assign_1_s       (phi                   ) [ 0001111111111111000000000000000000]
dram_idx_assign_1_0         (phi                   ) [ 0001111111111111000000000000000000]
i_op_assign_1               (phi                   ) [ 0001000000000000000000000000000000]
icmp_ln86                   (icmp                  ) [ 0001111111111111000000000000000000]
y_1                         (add                   ) [ 0011111111111111000000000000000000]
br_ln86                     (br                    ) [ 0000000000000000000000000000000000]
ret_V_1                     (bitconcatenate        ) [ 0000000000000000000000000000000000]
zext_ln1352_1               (zext                  ) [ 0000000000000000000000000000000000]
add_ln88                    (add                   ) [ 0000100000000000000000000000000000]
br_ln0                      (br                    ) [ 0000000000000000000000000000000000]
br_ln0                      (br                    ) [ 0000000000000000000000000000000000]
zext_ln88                   (zext                  ) [ 0000000000000000000000000000000000]
data_port_addr_1            (getelementptr         ) [ 0000011111111110000000000000000000]
trunc_ln89                  (trunc                 ) [ 0000000000000000000000000000000000]
shl_ln89_1                  (bitconcatenate        ) [ 0000000000011110000000000000000000]
data_port_addr_1_rd_s       (readreq               ) [ 0000000000000000000000000000000000]
br_ln89                     (br                    ) [ 0001111111111111000000000000000000]
phi_ln89                    (phi                   ) [ 0000000000010000000000000000000000]
icmp_ln89                   (icmp                  ) [ 0001111111111111000000000000000000]
add_ln89                    (add                   ) [ 0001111111111111000000000000000000]
br_ln89                     (br                    ) [ 0000000000000000000000000000000000]
trunc_ln89_1                (trunc                 ) [ 0000000000000000000000000000000000]
trunc_ln89_2                (trunc                 ) [ 0000000000011110000000000000000000]
add_ln89_1                  (add                   ) [ 0000000000000000000000000000000000]
lshr_ln1                    (partselect            ) [ 0000000000011100000000000000000000]
tmp_9                       (partselect            ) [ 0000000000001000000000000000000000]
data_port_addr_1_rea        (read                  ) [ 0000000000010100000000000000000000]
shl_ln89_2                  (bitconcatenate        ) [ 0000000000010100000000000000000000]
empty_20                    (or                    ) [ 0000000000010100000000000000000000]
icmp_ln89_1                 (icmp                  ) [ 0000000000011110000000000000000000]
zext_ln89_1                 (zext                  ) [ 0000000000000000000000000000000000]
wgt_mem_0_V_addr            (getelementptr         ) [ 0000000000001010000000000000000000]
wgt_mem_1_V_addr            (getelementptr         ) [ 0000000000001010000000000000000000]
zext_ln89_2                 (zext                  ) [ 0000000000000000000000000000000000]
zext_ln89_3                 (zext                  ) [ 0000000000000000000000000000000000]
zext_ln89_4                 (zext                  ) [ 0000000000000000000000000000000000]
xor_ln89                    (xor                   ) [ 0000000000000000000000000000000000]
select_ln89_1               (select                ) [ 0000000000000000000000000000000000]
select_ln89_2               (select                ) [ 0000000000000000000000000000000000]
select_ln89_3               (select                ) [ 0000000000000000000000000000000000]
xor_ln89_1                  (xor                   ) [ 0000000000000000000000000000000000]
zext_ln89_5                 (zext                  ) [ 0000000000000000000000000000000000]
zext_ln89_6                 (zext                  ) [ 0000000000000000000000000000000000]
zext_ln89_7                 (zext                  ) [ 0000000000000000000000000000000000]
shl_ln89                    (shl                   ) [ 0000000000001010000000000000000000]
shl_ln89_3                  (shl                   ) [ 0000000000000000000000000000000000]
lshr_ln89                   (lshr                  ) [ 0000000000000000000000000000000000]
and_ln89                    (and                   ) [ 0000000000001010000000000000000000]
burstread_rbegin1           (specregionbegin       ) [ 0000000000000000000000000000000000]
specpipeline_ln89           (specpipeline          ) [ 0000000000000000000000000000000000]
empty_19                    (specloopname          ) [ 0000000000000000000000000000000000]
wgt_mem_1_V_load            (load                  ) [ 0000000000000000000000000000000000]
wgt_mem_0_V_load            (load                  ) [ 0000000000000000000000000000000000]
select_ln89                 (select                ) [ 0000000000000000000000000000000000]
tmp_8                       (partselect            ) [ 0000000000000000000000000000000000]
select_ln89_4               (select                ) [ 0000000000000000000000000000000000]
xor_ln89_2                  (xor                   ) [ 0000000000000000000000000000000000]
and_ln89_1                  (and                   ) [ 0000000000000000000000000000000000]
and_ln89_2                  (and                   ) [ 0000000000000000000000000000000000]
or_ln89                     (or                    ) [ 0000000000000000000000000000000000]
br_ln89                     (br                    ) [ 0000000000000000000000000000000000]
store_ln89                  (store                 ) [ 0000000000000000000000000000000000]
br_ln89                     (br                    ) [ 0000000000000000000000000000000000]
store_ln89                  (store                 ) [ 0000000000000000000000000000000000]
br_ln89                     (br                    ) [ 0000000000000000000000000000000000]
burstread_rend30            (specregionend         ) [ 0000000000000000000000000000000000]
br_ln89                     (br                    ) [ 0001111111111111000000000000000000]
tmp_6                       (specregionbegin       ) [ 0000000000000000000000000000000000]
add_ln700_2                 (add                   ) [ 0011111111111111000000000000000000]
specfucore_ln92             (specfucore            ) [ 0000000000000000000000000000000000]
empty_21                    (specregionend         ) [ 0000000000000000000000000000000000]
add_ln700_3                 (add                   ) [ 0011111111111111000000000000000000]
br_ln86                     (br                    ) [ 0011111111111111000000000000000000]
sram_idx_V_assign           (partselect            ) [ 0000000000000000010000000000000000]
dram_idx_V_assign           (partselect            ) [ 0000000000000000011111111111111100]
trunc_ln304_2               (partselect            ) [ 0000000000000000001111111111111100]
trunc_ln304_3               (partselect            ) [ 0000000000000000000000000000000000]
sram_idx_V_assign_1         (call                  ) [ 0000000000000000011111111111111100]
zext_ln209_1                (zext                  ) [ 0000000000000000001111111111111100]
zext_ln700                  (zext                  ) [ 0000000000000000001111111111111100]
shl_ln                      (bitconcatenate        ) [ 0000000000000000001111111111111100]
zext_ln67                   (zext                  ) [ 0000000000000000001111111111111100]
specfucore_ln64             (specfucore            ) [ 0000000000000000000000000000000000]
br_ln62                     (br                    ) [ 0000000000000000011111111111111100]
sram_idx_V_assign_0         (phi                   ) [ 0000000000000000001100000000000010]
dram_idx_assign_0           (phi                   ) [ 0000000000000000001111111111111000]
i_op_assign                 (phi                   ) [ 0000000000000000001000000000000000]
icmp_ln62                   (icmp                  ) [ 0000000000000000001111111111111100]
y                           (add                   ) [ 0000000000000000011111111111111100]
br_ln62                     (br                    ) [ 0000000000000000000000000000000000]
ret_V                       (bitconcatenate        ) [ 0000000000000000000000000000000000]
zext_ln1352                 (zext                  ) [ 0000000000000000000000000000000000]
add_ln66                    (add                   ) [ 0000000000000000000100000000000000]
sram_idx_V_assign_3         (call                  ) [ 0000000000000000000011111111111000]
zext_ln66                   (zext                  ) [ 0000000000000000000000000000000000]
data_port_addr              (getelementptr         ) [ 0000000000000000000011111111110000]
trunc_ln67                  (trunc                 ) [ 0000000000000000000011111100000000]
tmp_4                       (specregionbegin       ) [ 0000000000000000000000000011111100]
specpipeline_ln63           (specpipeline          ) [ 0000000000000000000000000000000000]
shl_ln67_1                  (bitconcatenate        ) [ 0000000000000000000000000011110000]
data_port_addr_rd_re        (readreq               ) [ 0000000000000000000000000000000000]
br_ln67                     (br                    ) [ 0000000000000000001111111111111100]
phi_ln67                    (phi                   ) [ 0000000000000000000000000010000000]
icmp_ln67                   (icmp                  ) [ 0000000000000000001111111111111100]
add_ln67                    (add                   ) [ 0000000000000000001111111111111100]
br_ln67                     (br                    ) [ 0000000000000000000000000000000000]
trunc_ln67_1                (trunc                 ) [ 0000000000000000000000000000000000]
add_ln67_1                  (add                   ) [ 0000000000000000000000000000000000]
lshr_ln                     (partselect            ) [ 0000000000000000000000000011110000]
trunc_ln67_2                (trunc                 ) [ 0000000000000000000000000011110000]
data_port_addr_read         (read                  ) [ 0000000000000000000000000010100000]
shl_ln67_2                  (bitconcatenate        ) [ 0000000000000000000000000000000000]
empty_17                    (or                    ) [ 0000000000000000000000000000000000]
icmp_ln67_1                 (icmp                  ) [ 0000000000000000000000000010010000]
zext_ln67_2                 (zext                  ) [ 0000000000000000000000000000000000]
zext_ln67_3                 (zext                  ) [ 0000000000000000000000000000000000]
zext_ln67_4                 (zext                  ) [ 0000000000000000000000000000000000]
xor_ln67                    (xor                   ) [ 0000000000000000000000000000000000]
select_ln67                 (select                ) [ 0000000000000000000000000000000000]
select_ln67_1               (select                ) [ 0000000000000000000000000000000000]
select_ln67_2               (select                ) [ 0000000000000000000000000000000000]
xor_ln67_1                  (xor                   ) [ 0000000000000000000000000000000000]
zext_ln67_5                 (zext                  ) [ 0000000000000000000000000000000000]
zext_ln67_6                 (zext                  ) [ 0000000000000000000000000000000000]
zext_ln67_7                 (zext                  ) [ 0000000000000000000000000000000000]
shl_ln67                    (shl                   ) [ 0000000000000000000000000010010000]
shl_ln67_3                  (shl                   ) [ 0000000000000000000000000000000000]
lshr_ln67                   (lshr                  ) [ 0000000000000000000000000000000000]
and_ln67                    (and                   ) [ 0000000000000000000000000010010000]
burstread_rbegin            (specregionbegin       ) [ 0000000000000000000000000000000000]
specpipeline_ln67           (specpipeline          ) [ 0000000000000000000000000000000000]
empty                       (specloopname          ) [ 0000000000000000000000000000000000]
zext_ln67_1                 (zext                  ) [ 0000000000000000000000000000000000]
inp_mem_V_addr              (getelementptr         ) [ 0000000000000000000000000000000000]
tmp_3                       (partselect            ) [ 0000000000000000000000000000000000]
select_ln67_3               (select                ) [ 0000000000000000000000000000000000]
and_ln67_1                  (and                   ) [ 0000000000000000000000000000000000]
specbramwithbyteenable_ln67 (specbramwithbyteenable) [ 0000000000000000000000000000000000]
tmp_5                       (bitconcatenate        ) [ 0000000000000000000000000000000000]
zext_ln67_8                 (zext                  ) [ 0000000000000000000000000000000000]
shl_ln67_4                  (shl                   ) [ 0000000000000000000000000000000000]
store_ln67                  (store                 ) [ 0000000000000000000000000000000000]
burstread_rend              (specregionend         ) [ 0000000000000000000000000000000000]
br_ln67                     (br                    ) [ 0000000000000000001111111111111100]
add_ln700                   (add                   ) [ 0000000000000000000000000000000100]
add_ln700_1                 (add                   ) [ 0000000000000000011000000000000100]
sram_idx_V_assign_5         (call                  ) [ 0000000000000000011111111111111100]
empty_18                    (specregionend         ) [ 0000000000000000000000000000000000]
br_ln62                     (br                    ) [ 0000000000000000011111111111111100]
call_ret97                  (call                  ) [ 0000000000000000000000000000000000]
br_ln219                    (br                    ) [ 0000000000000000000000000000000000]
tmp_7                       (bitselect             ) [ 0000000000000000000000000000000011]
br_ln231                    (br                    ) [ 0000000000000000000000000000000000]
write_ln232                 (write                 ) [ 0000000000000000000000000000000000]
br_ln233                    (br                    ) [ 0000000000000000000000000000000000]
ret_ln234                   (ret                   ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="load_queue_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_queue_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="g2l_dep_queue_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g2l_dep_queue_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="l2g_dep_queue_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l2g_dep_queue_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inp_mem_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_mem_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wgt_mem_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wgt_mem_0_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="wgt_mem_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wgt_mem_1_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_wgt_mem_OC"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i1024"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_mem"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_inp_mem_OC"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i128"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1004" name="weights_V_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_V_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="inputs_V_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_V_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_V_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="128" slack="0"/>
<pin id="256" dir="0" index="1" bw="128" slack="0"/>
<pin id="257" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_cast_0_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_cast_0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_readreq_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="21" slack="2"/>
<pin id="270" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_port_addr_1_rd_s/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="data_port_addr_1_rea_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="8"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_port_addr_1_rea/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_readreq_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="17" slack="2"/>
<pin id="281" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_port_addr_rd_re/19 "/>
</bind>
</comp>

<comp id="283" class="1004" name="data_port_addr_read_read_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="8"/>
<pin id="286" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_port_addr_read/27 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln232/32 "/>
</bind>
</comp>

<comp id="296" class="1004" name="wgt_mem_0_V_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1024" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="12" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wgt_mem_0_V_addr/13 "/>
</bind>
</comp>

<comp id="303" class="1004" name="wgt_mem_1_V_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1024" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="12" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wgt_mem_1_V_addr/13 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="1024" slack="0"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="wgt_mem_1_V_load/13 store_ln89/14 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="1024" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="wgt_mem_0_V_load/13 store_ln89/14 "/>
</bind>
</comp>

<comp id="322" class="1004" name="inp_mem_V_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="128" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="13" slack="0"/>
<pin id="326" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_mem_V_addr/29 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln67_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="128" slack="0"/>
<pin id="332" dir="0" index="2" bw="16" slack="0"/>
<pin id="333" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/29 "/>
</bind>
</comp>

<comp id="334" class="1005" name="sram_idx_V_assign_1_s_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="7"/>
<pin id="336" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="sram_idx_V_assign_1_s (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="sram_idx_V_assign_1_s_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="16" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sram_idx_V_assign_1_s/3 "/>
</bind>
</comp>

<comp id="344" class="1005" name="dram_idx_assign_1_0_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="9"/>
<pin id="346" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="dram_idx_assign_1_0 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="dram_idx_assign_1_0_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="32" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dram_idx_assign_1_0/3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i_op_assign_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="i_op_assign_1_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="16" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="phi_ln89_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="21" slack="1"/>
<pin id="367" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln89 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="phi_ln89_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="21" slack="0"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln89/11 "/>
</bind>
</comp>

<comp id="376" class="1005" name="sram_idx_V_assign_0_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="1"/>
<pin id="378" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="sram_idx_V_assign_0 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="sram_idx_V_assign_0_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="16" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sram_idx_V_assign_0/18 "/>
</bind>
</comp>

<comp id="386" class="1005" name="dram_idx_assign_0_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="9"/>
<pin id="388" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="dram_idx_assign_0 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="dram_idx_assign_0_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="32" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dram_idx_assign_0/18 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_op_assign_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_op_assign_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="16" slack="0"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/18 "/>
</bind>
</comp>

<comp id="407" class="1005" name="phi_ln67_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="17" slack="1"/>
<pin id="409" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln67 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="phi_ln67_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="17" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln67/26 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_reset_mem_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="16" slack="1"/>
<pin id="422" dir="0" index="3" bw="128" slack="0"/>
<pin id="423" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sram_idx_V_assign_1/16 sram_idx_V_assign_3/18 call_ret97/18 sram_idx_V_assign_5/30 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="128" slack="1"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sram_idx_V_assign_2/2 sram_idx_V_assign/16 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="128" slack="1"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="0" index="3" bw="7" slack="0"/>
<pin id="442" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dram_idx_V_assign_1/2 dram_idx_V_assign/17 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="128" slack="1"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="0" index="3" bw="8" slack="0"/>
<pin id="451" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln304_6/2 trunc_ln304_2/17 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="128" slack="1"/>
<pin id="458" dir="0" index="2" bw="8" slack="0"/>
<pin id="459" dir="0" index="3" bw="8" slack="0"/>
<pin id="460" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln304_7/2 trunc_ln304_3/17 "/>
</bind>
</comp>

<comp id="464" class="1005" name="reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="1"/>
<pin id="466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sram_idx_V_assign_2 sram_idx_V_assign "/>
</bind>
</comp>

<comp id="470" class="1005" name="reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dram_idx_V_assign_1 dram_idx_V_assign "/>
</bind>
</comp>

<comp id="476" class="1005" name="reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln304_6 trunc_ln304_2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="29" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="3" slack="0"/>
<pin id="484" dir="0" index="3" bw="6" slack="0"/>
<pin id="485" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_cast8_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="29" slack="0"/>
<pin id="492" dir="1" index="1" bw="38" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="29" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_cast7_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="29" slack="0"/>
<pin id="506" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="128" slack="0"/>
<pin id="511" dir="0" index="2" bw="4" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="lshr_ln200_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="128" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln200/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln200_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln200_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln200_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="128" slack="0"/>
<pin id="533" dir="0" index="2" bw="8" slack="0"/>
<pin id="534" dir="0" index="3" bw="8" slack="0"/>
<pin id="535" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln200_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="lshr_ln200_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="128" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln200_1/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln200_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200_2/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln301_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln301_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="4" slack="0"/>
<pin id="557" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln301_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301_1/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="x_width_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="0"/>
<pin id="567" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_width_V/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln200_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="1"/>
<pin id="572" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="128" slack="1"/>
<pin id="576" dir="0" index="2" bw="8" slack="0"/>
<pin id="577" dir="0" index="3" bw="8" slack="0"/>
<pin id="578" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln209_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="y_offset_0_V_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="1"/>
<pin id="588" dir="0" index="1" bw="4" slack="0"/>
<pin id="589" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y_offset_0_V/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln209_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="0" index="1" bw="128" slack="1"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="0" index="3" bw="8" slack="0"/>
<pin id="596" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln209_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln209_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_2/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="y_offset_1_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="1"/>
<pin id="606" dir="0" index="1" bw="4" slack="0"/>
<pin id="607" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y_offset_1_V/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="0" index="1" bw="128" slack="1"/>
<pin id="612" dir="0" index="2" bw="4" slack="0"/>
<pin id="613" dir="0" index="3" bw="5" slack="0"/>
<pin id="614" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln206_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="0"/>
<pin id="620" dir="0" index="1" bw="3" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln219_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="3" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln700_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="shl_ln1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="21" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="1"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln89_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="21" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln86_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="0" index="1" bw="16" slack="1"/>
<pin id="648" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="y_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="ret_V_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="37" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln1352_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="37" slack="0"/>
<pin id="667" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352_1/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln88_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="29" slack="2"/>
<pin id="671" dir="0" index="1" bw="37" slack="0"/>
<pin id="672" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln88_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="38" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="data_port_addr_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_port_addr_1/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln89_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="7"/>
<pin id="686" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="shl_ln89_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="17" slack="0"/>
<pin id="690" dir="0" index="1" bw="12" slack="0"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln89_1/10 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln89_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="21" slack="0"/>
<pin id="698" dir="0" index="1" bw="21" slack="9"/>
<pin id="699" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln89_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="21" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln89_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="21" slack="0"/>
<pin id="709" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89_1/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln89_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="21" slack="0"/>
<pin id="713" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89_2/11 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln89_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="17" slack="0"/>
<pin id="717" dir="0" index="1" bw="17" slack="1"/>
<pin id="718" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="lshr_ln1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="12" slack="0"/>
<pin id="722" dir="0" index="1" bw="17" slack="0"/>
<pin id="723" dir="0" index="2" bw="4" slack="0"/>
<pin id="724" dir="0" index="3" bw="6" slack="0"/>
<pin id="725" dir="1" index="4" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_9_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="0" index="1" bw="21" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="0" index="3" bw="4" slack="0"/>
<pin id="735" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="shl_ln89_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="0"/>
<pin id="742" dir="0" index="1" bw="4" slack="1"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln89_2/12 "/>
</bind>
</comp>

<comp id="747" class="1004" name="empty_20_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="10" slack="0"/>
<pin id="749" dir="0" index="1" bw="10" slack="0"/>
<pin id="750" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_20/12 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln89_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="0"/>
<pin id="755" dir="0" index="1" bw="10" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89_1/12 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln89_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="2"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln89_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="1"/>
<pin id="766" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/13 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln89_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="1"/>
<pin id="769" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_3/13 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln89_4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_4/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="xor_ln89_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="11" slack="0"/>
<pin id="775" dir="0" index="1" bw="11" slack="0"/>
<pin id="776" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/13 "/>
</bind>
</comp>

<comp id="779" class="1004" name="select_ln89_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="0" index="1" bw="11" slack="0"/>
<pin id="782" dir="0" index="2" bw="11" slack="0"/>
<pin id="783" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_1/13 "/>
</bind>
</comp>

<comp id="786" class="1004" name="select_ln89_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="0" index="1" bw="11" slack="0"/>
<pin id="789" dir="0" index="2" bw="11" slack="0"/>
<pin id="790" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_2/13 "/>
</bind>
</comp>

<comp id="793" class="1004" name="select_ln89_3_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="0" index="1" bw="11" slack="0"/>
<pin id="796" dir="0" index="2" bw="11" slack="0"/>
<pin id="797" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_3/13 "/>
</bind>
</comp>

<comp id="800" class="1004" name="xor_ln89_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="0"/>
<pin id="802" dir="0" index="1" bw="11" slack="0"/>
<pin id="803" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89_1/13 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln89_5_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="0"/>
<pin id="808" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_5/13 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln89_6_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="10" slack="0"/>
<pin id="812" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_6/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln89_7_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="11" slack="0"/>
<pin id="816" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_7/13 "/>
</bind>
</comp>

<comp id="818" class="1004" name="shl_ln89_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="0"/>
<pin id="820" dir="0" index="1" bw="11" slack="0"/>
<pin id="821" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln89/13 "/>
</bind>
</comp>

<comp id="824" class="1004" name="shl_ln89_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="10" slack="0"/>
<pin id="827" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln89_3/13 "/>
</bind>
</comp>

<comp id="830" class="1004" name="lshr_ln89_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="11" slack="0"/>
<pin id="833" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln89/13 "/>
</bind>
</comp>

<comp id="836" class="1004" name="and_ln89_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1024" slack="0"/>
<pin id="838" dir="0" index="1" bw="1024" slack="0"/>
<pin id="839" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89/13 "/>
</bind>
</comp>

<comp id="842" class="1004" name="select_ln89_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="3"/>
<pin id="844" dir="0" index="1" bw="1024" slack="0"/>
<pin id="845" dir="0" index="2" bw="1024" slack="0"/>
<pin id="846" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_8_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1024" slack="0"/>
<pin id="851" dir="0" index="1" bw="1024" slack="1"/>
<pin id="852" dir="0" index="2" bw="11" slack="0"/>
<pin id="853" dir="0" index="3" bw="1" slack="0"/>
<pin id="854" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="858" class="1004" name="select_ln89_4_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="2"/>
<pin id="860" dir="0" index="1" bw="1024" slack="0"/>
<pin id="861" dir="0" index="2" bw="1024" slack="1"/>
<pin id="862" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_4/14 "/>
</bind>
</comp>

<comp id="864" class="1004" name="xor_ln89_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1024" slack="1"/>
<pin id="866" dir="0" index="1" bw="1024" slack="0"/>
<pin id="867" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89_2/14 "/>
</bind>
</comp>

<comp id="869" class="1004" name="and_ln89_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1024" slack="0"/>
<pin id="871" dir="0" index="1" bw="1024" slack="0"/>
<pin id="872" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89_1/14 "/>
</bind>
</comp>

<comp id="875" class="1004" name="and_ln89_2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1024" slack="0"/>
<pin id="877" dir="0" index="1" bw="1024" slack="1"/>
<pin id="878" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89_2/14 "/>
</bind>
</comp>

<comp id="880" class="1004" name="or_ln89_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1024" slack="0"/>
<pin id="882" dir="0" index="1" bw="1024" slack="0"/>
<pin id="883" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89/14 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln700_2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="11"/>
<pin id="890" dir="0" index="1" bw="16" slack="9"/>
<pin id="891" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/15 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln700_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="10"/>
<pin id="895" dir="0" index="1" bw="32" slack="9"/>
<pin id="896" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/15 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln209_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="4" slack="3"/>
<pin id="900" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/17 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln700_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/17 "/>
</bind>
</comp>

<comp id="905" class="1004" name="shl_ln_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="17" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="3"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/17 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln67_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="17" slack="0"/>
<pin id="914" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="icmp_ln62_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="16" slack="1"/>
<pin id="919" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/18 "/>
</bind>
</comp>

<comp id="922" class="1004" name="y_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/18 "/>
</bind>
</comp>

<comp id="928" class="1004" name="ret_V_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="33" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/18 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln1352_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="33" slack="0"/>
<pin id="938" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/18 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln66_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="29" slack="4"/>
<pin id="942" dir="0" index="1" bw="33" slack="0"/>
<pin id="943" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/18 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln66_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="34" slack="1"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/19 "/>
</bind>
</comp>

<comp id="948" class="1004" name="data_port_addr_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_port_addr/19 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln67_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/19 "/>
</bind>
</comp>

<comp id="959" class="1004" name="shl_ln67_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="14" slack="0"/>
<pin id="961" dir="0" index="1" bw="13" slack="6"/>
<pin id="962" dir="0" index="2" bw="1" slack="0"/>
<pin id="963" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln67_1/25 "/>
</bind>
</comp>

<comp id="966" class="1004" name="icmp_ln67_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="17" slack="0"/>
<pin id="968" dir="0" index="1" bw="17" slack="9"/>
<pin id="969" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/26 "/>
</bind>
</comp>

<comp id="971" class="1004" name="add_ln67_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="17" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/26 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln67_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="17" slack="0"/>
<pin id="979" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/26 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln67_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="14" slack="1"/>
<pin id="983" dir="0" index="1" bw="14" slack="0"/>
<pin id="984" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/26 "/>
</bind>
</comp>

<comp id="986" class="1004" name="lshr_ln_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="13" slack="0"/>
<pin id="988" dir="0" index="1" bw="14" slack="0"/>
<pin id="989" dir="0" index="2" bw="1" slack="0"/>
<pin id="990" dir="0" index="3" bw="5" slack="0"/>
<pin id="991" dir="1" index="4" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/26 "/>
</bind>
</comp>

<comp id="996" class="1004" name="trunc_ln67_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="17" slack="0"/>
<pin id="998" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_2/26 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="shl_ln67_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="7" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="2"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln67_2/28 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="empty_17_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="7" slack="0"/>
<pin id="1009" dir="0" index="1" bw="7" slack="0"/>
<pin id="1010" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_17/28 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="icmp_ln67_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="0"/>
<pin id="1015" dir="0" index="1" bw="7" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/28 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln67_2_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="7" slack="0"/>
<pin id="1021" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_2/28 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln67_3_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="7" slack="0"/>
<pin id="1025" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_3/28 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln67_4_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="64" slack="1"/>
<pin id="1029" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_4/28 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="xor_ln67_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="0"/>
<pin id="1032" dir="0" index="1" bw="8" slack="0"/>
<pin id="1033" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67/28 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="select_ln67_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="8" slack="0"/>
<pin id="1039" dir="0" index="2" bw="8" slack="0"/>
<pin id="1040" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/28 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="select_ln67_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="8" slack="0"/>
<pin id="1047" dir="0" index="2" bw="8" slack="0"/>
<pin id="1048" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_1/28 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="select_ln67_2_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="0"/>
<pin id="1055" dir="0" index="2" bw="8" slack="0"/>
<pin id="1056" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_2/28 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="xor_ln67_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="0"/>
<pin id="1062" dir="0" index="1" bw="8" slack="0"/>
<pin id="1063" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln67_1/28 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln67_5_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="0"/>
<pin id="1068" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_5/28 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln67_6_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="7" slack="0"/>
<pin id="1072" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_6/28 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln67_7_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_7/28 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="shl_ln67_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="64" slack="0"/>
<pin id="1080" dir="0" index="1" bw="8" slack="0"/>
<pin id="1081" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67/28 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="shl_ln67_3_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="7" slack="0"/>
<pin id="1087" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67_3/28 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="lshr_ln67_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="8" slack="0"/>
<pin id="1093" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln67/28 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="and_ln67_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="128" slack="0"/>
<pin id="1098" dir="0" index="1" bw="128" slack="0"/>
<pin id="1099" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67/28 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="zext_ln67_1_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="13" slack="3"/>
<pin id="1104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/29 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_3_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="128" slack="0"/>
<pin id="1108" dir="0" index="1" bw="128" slack="1"/>
<pin id="1109" dir="0" index="2" bw="8" slack="0"/>
<pin id="1110" dir="0" index="3" bw="1" slack="0"/>
<pin id="1111" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/29 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln67_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="0" index="1" bw="128" slack="0"/>
<pin id="1118" dir="0" index="2" bw="128" slack="1"/>
<pin id="1119" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67_3/29 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="and_ln67_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="128" slack="0"/>
<pin id="1123" dir="0" index="1" bw="128" slack="1"/>
<pin id="1124" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67_1/29 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_5_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="4" slack="0"/>
<pin id="1129" dir="0" index="1" bw="1" slack="3"/>
<pin id="1130" dir="0" index="2" bw="1" slack="0"/>
<pin id="1131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/29 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln67_8_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="0"/>
<pin id="1136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_8/29 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="shl_ln67_4_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="9" slack="0"/>
<pin id="1140" dir="0" index="1" bw="4" slack="0"/>
<pin id="1141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln67_4/29 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="add_ln700_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="8"/>
<pin id="1147" dir="0" index="1" bw="16" slack="13"/>
<pin id="1148" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/30 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="add_ln700_1_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="10"/>
<pin id="1152" dir="0" index="1" bw="32" slack="9"/>
<pin id="1153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/30 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_7_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="128" slack="5"/>
<pin id="1158" dir="0" index="2" bw="4" slack="0"/>
<pin id="1159" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/32 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="p_cast8_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="38" slack="2"/>
<pin id="1164" dir="1" index="1" bw="38" slack="2"/>
</pin_list>
<bind>
<opset="p_cast8 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="p_cast7_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="34" slack="4"/>
<pin id="1169" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="p_cast7 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="tmp_V_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="128" slack="1"/>
<pin id="1174" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1187" class="1005" name="lshr_ln200_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="128" slack="1"/>
<pin id="1189" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="lshr_ln200 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="trunc_ln200_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="4" slack="3"/>
<pin id="1193" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln200 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="trunc_ln200_1_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="16" slack="1"/>
<pin id="1198" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln200_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="trunc_ln200_2_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="4" slack="1"/>
<pin id="1206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln200_2 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="x_width_V_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="16" slack="1"/>
<pin id="1211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_width_V "/>
</bind>
</comp>

<comp id="1215" class="1005" name="zext_ln200_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="12"/>
<pin id="1217" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln200_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="y_offset_0_V_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="16" slack="1"/>
<pin id="1222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_offset_0_V "/>
</bind>
</comp>

<comp id="1225" class="1005" name="y_offset_1_V_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="3"/>
<pin id="1227" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="y_offset_1_V "/>
</bind>
</comp>

<comp id="1230" class="1005" name="icmp_ln206_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="4"/>
<pin id="1232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="icmp_ln219_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="1"/>
<pin id="1236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln219 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="zext_ln700_1_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="10"/>
<pin id="1240" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln700_1 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="shl_ln1_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="21" slack="9"/>
<pin id="1245" dir="1" index="1" bw="21" slack="9"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="zext_ln89_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="2"/>
<pin id="1250" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="y_1_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="16" slack="0"/>
<pin id="1258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="add_ln88_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="38" slack="1"/>
<pin id="1263" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="data_port_addr_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="64" slack="1"/>
<pin id="1268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_port_addr_1 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="shl_ln89_1_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="17" slack="1"/>
<pin id="1274" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln89_1 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="icmp_ln89_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="add_ln89_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="21" slack="0"/>
<pin id="1283" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="trunc_ln89_2_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="2"/>
<pin id="1288" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln89_2 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="lshr_ln1_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="12" slack="2"/>
<pin id="1293" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_9_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="4" slack="1"/>
<pin id="1298" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="data_port_addr_1_rea_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="64" slack="1"/>
<pin id="1303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_port_addr_1_rea "/>
</bind>
</comp>

<comp id="1306" class="1005" name="shl_ln89_2_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="10" slack="1"/>
<pin id="1308" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln89_2 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="empty_20_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="10" slack="1"/>
<pin id="1313" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="icmp_ln89_1_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln89_1 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="wgt_mem_0_V_addr_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="10" slack="1"/>
<pin id="1326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="wgt_mem_0_V_addr "/>
</bind>
</comp>

<comp id="1329" class="1005" name="wgt_mem_1_V_addr_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="10" slack="1"/>
<pin id="1331" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="wgt_mem_1_V_addr "/>
</bind>
</comp>

<comp id="1334" class="1005" name="shl_ln89_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1336" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln89 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="and_ln89_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1024" slack="1"/>
<pin id="1342" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="and_ln89 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="add_ln700_2_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="1"/>
<pin id="1348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_2 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="add_ln700_3_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_3 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="sram_idx_V_assign_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="16" slack="1"/>
<pin id="1358" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sram_idx_V_assign_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="zext_ln209_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="16" slack="1"/>
<pin id="1363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln209_1 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="zext_ln700_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="10"/>
<pin id="1368" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln700 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="shl_ln_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="17" slack="9"/>
<pin id="1373" dir="1" index="1" bw="17" slack="9"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1376" class="1005" name="zext_ln67_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="2"/>
<pin id="1378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln67 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="y_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="16" slack="0"/>
<pin id="1386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1389" class="1005" name="add_ln66_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="34" slack="1"/>
<pin id="1391" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="sram_idx_V_assign_3_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="16" slack="8"/>
<pin id="1396" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="sram_idx_V_assign_3 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="data_port_addr_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="64" slack="1"/>
<pin id="1401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_port_addr "/>
</bind>
</comp>

<comp id="1405" class="1005" name="trunc_ln67_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="13" slack="6"/>
<pin id="1407" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="shl_ln67_1_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="14" slack="1"/>
<pin id="1412" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln67_1 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="icmp_ln67_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="1"/>
<pin id="1417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="add_ln67_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="17" slack="0"/>
<pin id="1421" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="lshr_ln_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="13" slack="3"/>
<pin id="1426" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1429" class="1005" name="trunc_ln67_2_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="2"/>
<pin id="1431" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln67_2 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="data_port_addr_read_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="64" slack="1"/>
<pin id="1437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_port_addr_read "/>
</bind>
</comp>

<comp id="1440" class="1005" name="icmp_ln67_1_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln67_1 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="shl_ln67_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="128" slack="1"/>
<pin id="1447" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln67 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="and_ln67_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="128" slack="1"/>
<pin id="1453" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="and_ln67 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="add_ln700_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="16" slack="1"/>
<pin id="1458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="add_ln700_1_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="1"/>
<pin id="1463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="sram_idx_V_assign_5_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="16" slack="1"/>
<pin id="1468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sram_idx_V_assign_5 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="tmp_7_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="246"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="78" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="142" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="156" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="142" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="156" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="238" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="240" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="164" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="164" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="296" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="164" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="343"><net_src comp="337" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="353"><net_src comp="347" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="357"><net_src comp="136" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="146" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="385"><net_src comp="379" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="395"><net_src comp="389" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="399"><net_src comp="136" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="202" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="424"><net_src comp="190" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="12" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="426"><net_src comp="379" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="433"><net_src comp="82" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="114" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="435"><net_src comp="116" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="436"><net_src comp="427" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="443"><net_src comp="118" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="120" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="445"><net_src comp="122" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="452"><net_src comp="82" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="124" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="454"><net_src comp="126" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="461"><net_src comp="82" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="128" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="130" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="467"><net_src comp="427" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="473"><net_src comp="437" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="479"><net_src comp="446" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="20" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="242" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="22" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="24" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="493"><net_src comp="480" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="20" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="248" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="22" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="24" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="507"><net_src comp="494" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="254" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="254" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="80" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="82" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="254" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="84" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="86" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="544"><net_src comp="254" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="88" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="526" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="530" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="96" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="98" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="585"><net_src comp="573" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="94" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="100" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="599"><net_src comp="102" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="603"><net_src comp="591" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="104" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="106" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="617"><net_src comp="108" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="622"><net_src comp="609" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="110" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="609" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="112" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="455" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="132" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="134" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="644"><net_src comp="634" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="358" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="476" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="358" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="138" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="140" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="347" pin="4"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="134" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="0" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="683"><net_src comp="677" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="687"><net_src comp="334" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="144" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="684" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="134" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="369" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="369" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="148" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="369" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="369" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="707" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="726"><net_src comp="150" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="152" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="44" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="736"><net_src comp="154" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="369" pin="4"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="56" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="739"><net_src comp="76" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="745"><net_src comp="158" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="160" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="740" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="162" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="740" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="759" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="777"><net_src comp="764" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="166" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="764" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="785"><net_src comp="767" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="767" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="792"><net_src comp="764" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="773" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="799"><net_src comp="764" pin="1"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="779" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="166" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="793" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="786" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="800" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="770" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="806" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="168" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="810" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="168" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="814" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="824" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="830" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="310" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="848"><net_src comp="316" pin="3"/><net_sink comp="842" pin=2"/></net>

<net id="855"><net_src comp="182" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="184" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="857"><net_src comp="36" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="863"><net_src comp="849" pin="4"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="168" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="842" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="858" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="869" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="886"><net_src comp="880" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="887"><net_src comp="880" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="892"><net_src comp="334" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="344" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="455" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="192" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="194" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="915"><net_src comp="905" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="400" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="476" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="400" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="138" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="933"><net_src comp="196" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="389" pin="4"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="194" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="939"><net_src comp="928" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="952"><net_src comp="0" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="945" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="954"><net_src comp="948" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="958"><net_src comp="418" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="200" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="194" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="970"><net_src comp="411" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="411" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="204" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="411" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="992"><net_src comp="206" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="981" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="56" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="995"><net_src comp="208" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="999"><net_src comp="411" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1005"><net_src comp="210" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="160" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1011"><net_src comp="1000" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="212" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="1000" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1007" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="1000" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1026"><net_src comp="1007" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1034"><net_src comp="1019" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="214" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1041"><net_src comp="1013" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="1019" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="1023" pin="1"/><net_sink comp="1036" pin=2"/></net>

<net id="1049"><net_src comp="1013" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="1023" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="1019" pin="1"/><net_sink comp="1044" pin=2"/></net>

<net id="1057"><net_src comp="1013" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="1030" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="1019" pin="1"/><net_sink comp="1052" pin=2"/></net>

<net id="1064"><net_src comp="1036" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="214" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="1052" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="1044" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1060" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1027" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1066" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="216" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1070" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="216" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1074" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1084" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="1102" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1112"><net_src comp="222" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1113"><net_src comp="224" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1114"><net_src comp="36" pin="0"/><net_sink comp="1106" pin=3"/></net>

<net id="1120"><net_src comp="1106" pin="4"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="1115" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="1132"><net_src comp="228" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="230" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1137"><net_src comp="1127" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="232" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1134" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1144"><net_src comp="1138" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="1149"><net_src comp="1145" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="1154"><net_src comp="386" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="74" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="236" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1165"><net_src comp="490" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1170"><net_src comp="504" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1175"><net_src comp="254" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1177"><net_src comp="1172" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1178"><net_src comp="1172" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1179"><net_src comp="1172" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="1180"><net_src comp="1172" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1181"><net_src comp="1172" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1182"><net_src comp="1172" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1183"><net_src comp="1172" pin="1"/><net_sink comp="1155" pin=1"/></net>

<net id="1190"><net_src comp="516" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="522" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1199"><net_src comp="530" pin="4"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1202"><net_src comp="1196" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1203"><net_src comp="1196" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1207"><net_src comp="546" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1212"><net_src comp="564" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1218"><net_src comp="570" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1223"><net_src comp="586" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1228"><net_src comp="604" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1233"><net_src comp="618" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="624" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="630" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1246"><net_src comp="634" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1251"><net_src comp="641" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1259"><net_src comp="651" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1264"><net_src comp="669" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1269"><net_src comp="677" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1275"><net_src comp="688" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1280"><net_src comp="696" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1284"><net_src comp="701" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1289"><net_src comp="711" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1294"><net_src comp="720" pin="4"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1299"><net_src comp="730" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1304"><net_src comp="272" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1309"><net_src comp="740" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1314"><net_src comp="747" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1319"><net_src comp="753" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1322"><net_src comp="1316" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1323"><net_src comp="1316" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1327"><net_src comp="296" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1332"><net_src comp="303" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1337"><net_src comp="818" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="858" pin=2"/></net>

<net id="1343"><net_src comp="836" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1349"><net_src comp="888" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1354"><net_src comp="893" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1359"><net_src comp="418" pin="4"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1364"><net_src comp="898" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1369"><net_src comp="901" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1374"><net_src comp="905" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1379"><net_src comp="912" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1387"><net_src comp="922" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1392"><net_src comp="940" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1397"><net_src comp="418" pin="4"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1402"><net_src comp="948" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1408"><net_src comp="955" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1413"><net_src comp="959" pin="3"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1418"><net_src comp="966" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1422"><net_src comp="971" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1427"><net_src comp="986" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1432"><net_src comp="996" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1438"><net_src comp="283" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1443"><net_src comp="1013" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1448"><net_src comp="1078" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="1115" pin=2"/></net>

<net id="1454"><net_src comp="1096" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1459"><net_src comp="1145" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1464"><net_src comp="1150" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1469"><net_src comp="418" pin="4"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="1474"><net_src comp="1155" pin="3"/><net_sink comp="1471" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l2g_dep_queue_V | {33 }
	Port: inp_mem_V | {16 17 18 19 29 30 31 32 }
	Port: wgt_mem_0_V | {14 }
	Port: wgt_mem_1_V | {14 }
 - Input state : 
	Port: load : data_port | {4 5 6 7 8 9 10 12 19 20 21 22 23 24 25 27 }
	Port: load : inputs_V | {1 }
	Port: load : weights_V | {1 }
	Port: load : load_queue_V_V | {1 }
	Port: load : g2l_dep_queue_V | {1 }
	Port: load : wgt_mem_0_V | {13 14 }
	Port: load : wgt_mem_1_V | {13 14 }
  - Chain level:
	State 1
		p_cast8 : 1
		p_cast7 : 1
		br_ln195 : 1
		zext_ln200 : 1
		zext_ln301 : 1
		add_ln301 : 2
		zext_ln301_1 : 3
		x_width_V : 4
	State 2
		zext_ln209 : 1
		y_offset_0_V : 2
		specfucore_ln202 : 3
		zext_ln209_2 : 1
		y_offset_1_V : 2
		specfucore_ln204 : 3
		icmp_ln206 : 1
		specfucore_ln200 : 1
		br_ln206 : 2
		icmp_ln219 : 1
		br_ln219 : 2
		zext_ln700_1 : 1
		zext_ln89 : 1
	State 3
		icmp_ln86 : 1
		y_1 : 1
		br_ln86 : 2
		ret_V_1 : 1
		zext_ln1352_1 : 2
		add_ln88 : 3
	State 4
		data_port_addr_1 : 1
		data_port_addr_1_rd_s : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		shl_ln89_1 : 1
	State 11
		icmp_ln89 : 1
		add_ln89 : 1
		br_ln89 : 2
		trunc_ln89_1 : 1
		trunc_ln89_2 : 1
		add_ln89_1 : 2
		lshr_ln1 : 3
		tmp_9 : 1
	State 12
		empty_20 : 1
		icmp_ln89_1 : 1
	State 13
		wgt_mem_0_V_addr : 1
		wgt_mem_1_V_addr : 1
		wgt_mem_1_V_load : 2
		wgt_mem_0_V_load : 2
		xor_ln89 : 1
		select_ln89_1 : 1
		select_ln89_2 : 1
		select_ln89_3 : 1
		xor_ln89_1 : 2
		zext_ln89_5 : 2
		zext_ln89_6 : 2
		zext_ln89_7 : 2
		shl_ln89 : 3
		shl_ln89_3 : 3
		lshr_ln89 : 3
		and_ln89 : 4
	State 14
		select_ln89 : 1
		select_ln89_4 : 1
		and_ln89_1 : 2
		and_ln89_2 : 2
		or_ln89 : 2
		store_ln89 : 2
		store_ln89 : 2
		burstread_rend30 : 1
	State 15
		specfucore_ln92 : 1
		empty_21 : 1
	State 16
		sram_idx_V_assign_1 : 1
	State 17
		zext_ln700 : 1
		zext_ln67 : 1
		specfucore_ln64 : 1
	State 18
		icmp_ln62 : 1
		y : 1
		br_ln62 : 2
		sram_idx_V_assign_3 : 1
		ret_V : 1
		zext_ln1352 : 2
		add_ln66 : 3
		call_ret97 : 1
	State 19
		data_port_addr : 1
		trunc_ln67 : 1
		data_port_addr_rd_re : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		trunc_ln67_1 : 1
		add_ln67_1 : 2
		lshr_ln : 3
		trunc_ln67_2 : 1
	State 27
	State 28
		empty_17 : 1
		icmp_ln67_1 : 1
		zext_ln67_2 : 1
		zext_ln67_3 : 1
		xor_ln67 : 2
		select_ln67 : 2
		select_ln67_1 : 2
		select_ln67_2 : 2
		xor_ln67_1 : 3
		zext_ln67_5 : 3
		zext_ln67_6 : 3
		zext_ln67_7 : 3
		shl_ln67 : 4
		shl_ln67_3 : 4
		lshr_ln67 : 4
		and_ln67 : 5
	State 29
		inp_mem_V_addr : 1
		select_ln67_3 : 1
		and_ln67_1 : 2
		zext_ln67_8 : 1
		shl_ln67_4 : 2
		store_ln67 : 3
		burstread_rend : 1
	State 30
		sram_idx_V_assign_5 : 1
	State 31
	State 32
		br_ln231 : 1
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          and_ln89_fu_836         |    0    |    0    |   1024  |
|          |         and_ln89_1_fu_869        |    0    |    0    |   1024  |
|    and   |         and_ln89_2_fu_875        |    0    |    0    |   1024  |
|          |         and_ln67_fu_1096         |    0    |    0    |   128   |
|          |        and_ln67_1_fu_1121        |    0    |    0    |   128   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln89_1_fu_779       |    0    |    0    |    11   |
|          |       select_ln89_2_fu_786       |    0    |    0    |    11   |
|          |       select_ln89_3_fu_793       |    0    |    0    |    11   |
|          |        select_ln89_fu_842        |    0    |    0    |   1024  |
|  select  |       select_ln89_4_fu_858       |    0    |    0    |   1024  |
|          |        select_ln67_fu_1036       |    0    |    0    |    8    |
|          |       select_ln67_1_fu_1044      |    0    |    0    |    8    |
|          |       select_ln67_2_fu_1052      |    0    |    0    |    8    |
|          |       select_ln67_3_fu_1115      |    0    |    0    |   128   |
|----------|----------------------------------|---------|---------|---------|
|          |          xor_ln89_fu_773         |    0    |    0    |    11   |
|          |         xor_ln89_1_fu_800        |    0    |    0    |    11   |
|    xor   |         xor_ln89_2_fu_864        |    0    |    0    |   1024  |
|          |         xor_ln67_fu_1030         |    0    |    0    |    8    |
|          |        xor_ln67_1_fu_1060        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |          empty_20_fu_747         |    0    |    0    |    0    |
|    or    |          or_ln89_fu_880          |    0    |    0    |   1024  |
|          |         empty_17_fu_1007         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |        y_offset_0_V_fu_586       |    0    |    0    |   270   |
|          |        y_offset_1_V_fu_604       |    0    |    0    |   270   |
|----------|----------------------------------|---------|---------|---------|
|          |          shl_ln89_fu_818         |    0    |    0    |   182   |
|          |         shl_ln89_3_fu_824        |    0    |    0    |    23   |
|    shl   |         shl_ln67_fu_1078         |    0    |    0    |   182   |
|          |        shl_ln67_3_fu_1084        |    0    |    0    |    17   |
|          |        shl_ln67_4_fu_1138        |    0    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln301_fu_554         |    0    |    0    |    13   |
|          |         x_width_V_fu_564         |    0    |    0    |    23   |
|          |            y_1_fu_651            |    0    |    0    |    23   |
|          |          add_ln88_fu_669         |    0    |    0    |    44   |
|          |          add_ln89_fu_701         |    0    |    0    |    28   |
|          |         add_ln89_1_fu_715        |    0    |    0    |    24   |
|    add   |        add_ln700_2_fu_888        |    0    |    0    |    23   |
|          |        add_ln700_3_fu_893        |    0    |    0    |    39   |
|          |             y_fu_922             |    0    |    0    |    23   |
|          |          add_ln66_fu_940         |    0    |    0    |    40   |
|          |          add_ln67_fu_971         |    0    |    0    |    24   |
|          |         add_ln67_1_fu_981        |    0    |    0    |    19   |
|          |         add_ln700_fu_1145        |    0    |    0    |    23   |
|          |        add_ln700_1_fu_1150       |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|   call   |       grp_reset_mem_fu_418       |    0    |   112   |    82   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln206_fu_618        |    0    |    0    |    9    |
|          |         icmp_ln219_fu_624        |    0    |    0    |    9    |
|          |         icmp_ln86_fu_645         |    0    |    0    |    13   |
|   icmp   |         icmp_ln89_fu_696         |    0    |    0    |    18   |
|          |        icmp_ln89_1_fu_753        |    0    |    0    |    13   |
|          |         icmp_ln62_fu_916         |    0    |    0    |    13   |
|          |         icmp_ln67_fu_966         |    0    |    0    |    18   |
|          |        icmp_ln67_1_fu_1013       |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |         lshr_ln200_fu_516        |    0    |    0    |    0    |
|   lshr   |        lshr_ln200_1_fu_540       |    0    |    0    |    0    |
|          |         lshr_ln89_fu_830         |    0    |    0    |    25   |
|          |         lshr_ln67_fu_1090        |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|
|          |    weights_V_read_read_fu_242    |    0    |    0    |    0    |
|          |     inputs_V_read_read_fu_248    |    0    |    0    |    0    |
|   read   |         tmp_V_read_fu_254        |    0    |    0    |    0    |
|          |      tmp_cast_0_read_fu_260      |    0    |    0    |    0    |
|          | data_port_addr_1_rea_read_fu_272 |    0    |    0    |    0    |
|          |  data_port_addr_read_read_fu_283 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_266        |    0    |    0    |    0    |
|          |        grp_readreq_fu_277        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_288         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_427            |    0    |    0    |    0    |
|          |            grp_fu_437            |    0    |    0    |    0    |
|          |            grp_fu_446            |    0    |    0    |    0    |
|          |            grp_fu_455            |    0    |    0    |    0    |
|          |            tmp_fu_480            |    0    |    0    |    0    |
|          |           tmp_1_fu_494           |    0    |    0    |    0    |
|          |       trunc_ln200_1_fu_530       |    0    |    0    |    0    |
|partselect|         trunc_ln1_fu_573         |    0    |    0    |    0    |
|          |       trunc_ln209_1_fu_591       |    0    |    0    |    0    |
|          |         trunc_ln2_fu_609         |    0    |    0    |    0    |
|          |          lshr_ln1_fu_720         |    0    |    0    |    0    |
|          |           tmp_9_fu_730           |    0    |    0    |    0    |
|          |           tmp_8_fu_849           |    0    |    0    |    0    |
|          |          lshr_ln_fu_986          |    0    |    0    |    0    |
|          |           tmp_3_fu_1106          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_cast8_fu_490          |    0    |    0    |    0    |
|          |          p_cast7_fu_504          |    0    |    0    |    0    |
|          |         zext_ln200_fu_526        |    0    |    0    |    0    |
|          |         zext_ln301_fu_550        |    0    |    0    |    0    |
|          |        zext_ln301_1_fu_560       |    0    |    0    |    0    |
|          |        zext_ln200_1_fu_570       |    0    |    0    |    0    |
|          |         zext_ln209_fu_582        |    0    |    0    |    0    |
|          |        zext_ln209_2_fu_600       |    0    |    0    |    0    |
|          |        zext_ln700_1_fu_630       |    0    |    0    |    0    |
|          |         zext_ln89_fu_641         |    0    |    0    |    0    |
|          |       zext_ln1352_1_fu_665       |    0    |    0    |    0    |
|          |         zext_ln88_fu_674         |    0    |    0    |    0    |
|          |        zext_ln89_1_fu_759        |    0    |    0    |    0    |
|          |        zext_ln89_2_fu_764        |    0    |    0    |    0    |
|          |        zext_ln89_3_fu_767        |    0    |    0    |    0    |
|   zext   |        zext_ln89_4_fu_770        |    0    |    0    |    0    |
|          |        zext_ln89_5_fu_806        |    0    |    0    |    0    |
|          |        zext_ln89_6_fu_810        |    0    |    0    |    0    |
|          |        zext_ln89_7_fu_814        |    0    |    0    |    0    |
|          |        zext_ln209_1_fu_898       |    0    |    0    |    0    |
|          |         zext_ln700_fu_901        |    0    |    0    |    0    |
|          |         zext_ln67_fu_912         |    0    |    0    |    0    |
|          |        zext_ln1352_fu_936        |    0    |    0    |    0    |
|          |         zext_ln66_fu_945         |    0    |    0    |    0    |
|          |        zext_ln67_2_fu_1019       |    0    |    0    |    0    |
|          |        zext_ln67_3_fu_1023       |    0    |    0    |    0    |
|          |        zext_ln67_4_fu_1027       |    0    |    0    |    0    |
|          |        zext_ln67_5_fu_1066       |    0    |    0    |    0    |
|          |        zext_ln67_6_fu_1070       |    0    |    0    |    0    |
|          |        zext_ln67_7_fu_1074       |    0    |    0    |    0    |
|          |        zext_ln67_1_fu_1102       |    0    |    0    |    0    |
|          |        zext_ln67_8_fu_1134       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_2_fu_508           |    0    |    0    |    0    |
|          |           tmp_7_fu_1155          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln200_fu_522        |    0    |    0    |    0    |
|          |       trunc_ln200_2_fu_546       |    0    |    0    |    0    |
|          |         trunc_ln89_fu_684        |    0    |    0    |    0    |
|   trunc  |        trunc_ln89_1_fu_707       |    0    |    0    |    0    |
|          |        trunc_ln89_2_fu_711       |    0    |    0    |    0    |
|          |         trunc_ln67_fu_955        |    0    |    0    |    0    |
|          |        trunc_ln67_1_fu_977       |    0    |    0    |    0    |
|          |        trunc_ln67_2_fu_996       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          shl_ln1_fu_634          |    0    |    0    |    0    |
|          |          ret_V_1_fu_657          |    0    |    0    |    0    |
|          |         shl_ln89_1_fu_688        |    0    |    0    |    0    |
|          |         shl_ln89_2_fu_740        |    0    |    0    |    0    |
|bitconcatenate|           shl_ln_fu_905          |    0    |    0    |    0    |
|          |           ret_V_fu_928           |    0    |    0    |    0    |
|          |         shl_ln67_1_fu_959        |    0    |    0    |    0    |
|          |        shl_ln67_2_fu_1000        |    0    |    0    |    0    |
|          |           tmp_5_fu_1127          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    0    |   112   |   9227  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln66_reg_1389      |   34   |
|      add_ln67_reg_1419      |   17   |
|     add_ln700_1_reg_1461    |   32   |
|     add_ln700_2_reg_1346    |   16   |
|     add_ln700_3_reg_1351    |   32   |
|      add_ln700_reg_1456     |   16   |
|      add_ln88_reg_1261      |   38   |
|      add_ln89_reg_1281      |   21   |
|      and_ln67_reg_1451      |   128  |
|      and_ln89_reg_1340      |  1024  |
|data_port_addr_1_rea_reg_1301|   64   |
|  data_port_addr_1_reg_1266  |   64   |
| data_port_addr_read_reg_1435|   64   |
|   data_port_addr_reg_1399   |   64   |
|  dram_idx_assign_0_reg_386  |   32   |
| dram_idx_assign_1_0_reg_344 |   32   |
|      empty_20_reg_1311      |   10   |
|    i_op_assign_1_reg_354    |   16   |
|     i_op_assign_reg_396     |   16   |
|     icmp_ln206_reg_1230     |    1   |
|     icmp_ln219_reg_1234     |    1   |
|     icmp_ln67_1_reg_1440    |    1   |
|      icmp_ln67_reg_1415     |    1   |
|     icmp_ln89_1_reg_1316    |    1   |
|      icmp_ln89_reg_1277     |    1   |
|      lshr_ln1_reg_1291      |   12   |
|     lshr_ln200_reg_1187     |   128  |
|       lshr_ln_reg_1424      |   13   |
|       p_cast7_reg_1167      |   34   |
|       p_cast8_reg_1162      |   38   |
|       phi_ln67_reg_407      |   17   |
|       phi_ln89_reg_365      |   21   |
|           reg_464           |   16   |
|           reg_470           |   32   |
|           reg_476           |   16   |
|       shl_ln1_reg_1243      |   21   |
|     shl_ln67_1_reg_1410     |   14   |
|      shl_ln67_reg_1445      |   128  |
|     shl_ln89_1_reg_1272     |   17   |
|     shl_ln89_2_reg_1306     |   10   |
|      shl_ln89_reg_1334      |  1024  |
|       shl_ln_reg_1371       |   17   |
| sram_idx_V_assign_0_reg_376 |   16   |
| sram_idx_V_assign_1_reg_1356|   16   |
|sram_idx_V_assign_1_s_reg_334|   16   |
| sram_idx_V_assign_3_reg_1394|   16   |
| sram_idx_V_assign_5_reg_1466|   16   |
|        tmp_7_reg_1471       |    1   |
|        tmp_9_reg_1296       |    4   |
|        tmp_V_reg_1172       |   128  |
|    trunc_ln200_1_reg_1196   |   16   |
|    trunc_ln200_2_reg_1204   |    4   |
|     trunc_ln200_reg_1191    |    4   |
|    trunc_ln67_2_reg_1429    |    1   |
|     trunc_ln67_reg_1405     |   13   |
|    trunc_ln89_2_reg_1286    |    1   |
|  wgt_mem_0_V_addr_reg_1324  |   10   |
|  wgt_mem_1_V_addr_reg_1329  |   10   |
|      x_width_V_reg_1209     |   16   |
|         y_1_reg_1256        |   16   |
|    y_offset_0_V_reg_1220    |   16   |
|    y_offset_1_V_reg_1225    |   16   |
|          y_reg_1384         |   16   |
|    zext_ln200_1_reg_1215    |   16   |
|    zext_ln209_1_reg_1361    |   16   |
|      zext_ln67_reg_1376     |   32   |
|    zext_ln700_1_reg_1238    |   32   |
|     zext_ln700_reg_1366     |   32   |
|      zext_ln89_reg_1248     |   32   |
+-----------------------------+--------+
|            Total            |  3796  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_266  |  p1  |   2  |  64  |   128  ||    9    |
|  grp_readreq_fu_277  |  p1  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_310  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_316  |  p0  |   2  |  10  |   20   ||    9    |
| grp_reset_mem_fu_418 |  p1  |   5  |  16  |   80   ||    27   |
| grp_reset_mem_fu_418 |  p2  |   4  |  16  |   64   ||    21   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   440  || 10.8428 ||    84   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   112  |  9227  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   84   |
|  Register |    -   |    -   |  3796  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |  3908  |  9311  |
+-----------+--------+--------+--------+--------+
