<annotationInfo>
<item  id="12" filename="axis_to_ddr_writer.cpp" linenumber="39" name="buffer" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="buffer_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="21" filename="axis_to_ddr_writer.cpp" linenumber="55" name="tmp_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_1_fu_221_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="22" filename="axis_to_ddr_writer.cpp" linenumber="55" name="tmp_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_1_fu_221_p2" latency="0" BRAM="-1" DSP="1" FF="0" LUT="6" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="23" filename="axis_to_ddr_writer.cpp" linenumber="55" name="offset_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="offset1_reg_169" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="28" filename="axis_to_ddr_writer.cpp" linenumber="63" name="exitcond" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="exitcond_fu_237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="30" filename="axis_to_ddr_writer.cpp" linenumber="63" name="idx_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="idx_1_fu_243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="46" filename="axis_to_ddr_writer.cpp" linenumber="116" name="tmp_7" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_7_fu_289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="68" filename="axis_to_ddr_writer.cpp" linenumber="118" name="offset" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="offset_fu_317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="71" filename="axis_to_ddr_writer.cpp" linenumber="124" name="tmp_4" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_4_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
<item  id="74" filename="axis_to_ddr_writer.cpp" linenumber="131" name="tmp_6" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_6_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_VGA64"></item>
</annotationInfo>
