

================================================================
== Vivado HLS Report for 'swap'
================================================================
* Date:           Mon Aug 10 07:29:30 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        proj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|     0.000|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%y_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %y_V_read)"   --->   Operation 2 'read' 'y_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %x_V_read)"   --->   Operation 3 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i10, i10 } undef, i10 %y_V_read_1, 0" [src/algo_unpacked.cpp:43]   --->   Operation 4 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i10, i10 } %mrv, i10 %x_V_read_1, 1" [src/algo_unpacked.cpp:43]   --->   Operation 5 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "ret { i10, i10 } %mrv_1" [src/algo_unpacked.cpp:43]   --->   Operation 6 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V_read_1 (read       ) [ 00]
x_V_read_1 (read       ) [ 00]
mrv        (insertvalue) [ 00]
mrv_1      (insertvalue) [ 00]
StgValue_6 (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="y_V_read_1_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="10" slack="0"/>
<pin id="10" dir="0" index="1" bw="10" slack="0"/>
<pin id="11" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read_1/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="x_V_read_1_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="10" slack="0"/>
<pin id="16" dir="0" index="1" bw="10" slack="0"/>
<pin id="17" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read_1/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="mrv_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="20" slack="0"/>
<pin id="22" dir="0" index="1" bw="10" slack="0"/>
<pin id="23" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="mrv_1_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="20" slack="0"/>
<pin id="28" dir="0" index="1" bw="10" slack="0"/>
<pin id="29" dir="1" index="2" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="4" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="2" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="8" pin="2"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="20" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="14" pin="2"/><net_sink comp="26" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: swap : x_V_read | {1 }
	Port: swap : y_V_read | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		StgValue_6 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
|   read   |  y_V_read_1_read_fu_8 |
|          | x_V_read_1_read_fu_14 |
|----------|-----------------------|
|insertvalue|       mrv_fu_20       |
|          |      mrv_1_fu_26      |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
