// Seed: 1451008736
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  if (1) wor id_4;
  else begin
    assign id_4 = 1;
  end
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1
    , id_4,
    output tri1  id_2
);
  wire id_5;
  assign id_4 = id_0;
  wire id_6;
  module_0(
      id_5, id_6, id_6
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    inout uwire id_2,
    output tri1 id_3,
    output tri id_4,
    input supply0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7
  );
endmodule
