
Mini_Project_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001b52  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  00001b52  00001be6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000007  00800076  00800076  00001bfc  2**0
                  ALLOC
  3 .stab         00001a58  00000000  00000000  00001bfc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001115  00000000  00000000  00003654  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004769  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000048a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00004a19  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006662  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000754d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000082fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000845c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000086e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008eb7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 7e 06 	jmp	0xcfc	; 0xcfc <__vector_2>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 29 06 	jmp	0xc52	; 0xc52 <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e5       	ldi	r30, 0x52	; 82
      68:	fb e1       	ldi	r31, 0x1B	; 27
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 37       	cpi	r26, 0x7D	; 125
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ab 0c 	call	0x1956	; 0x1956 <main>
      8a:	0c 94 a7 0d 	jmp	0x1b4e	; 0x1b4e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2b 0d 	jmp	0x1a56	; 0x1a56 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ad e6       	ldi	r26, 0x6D	; 109
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 47 0d 	jmp	0x1a8e	; 0x1a8e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 53 0d 	jmp	0x1aa6	; 0x1aa6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 53 0d 	jmp	0x1aa6	; 0x1aa6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2b 0d 	jmp	0x1a56	; 0x1a56 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	8d e6       	ldi	r24, 0x6D	; 109
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 47 0d 	jmp	0x1a8e	; 0x1a8e <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 53 0d 	jmp	0x1aa6	; 0x1aa6 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 53 0d 	jmp	0x1aa6	; 0x1aa6 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 37 0d 	jmp	0x1a6e	; 0x1a6e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 53 0d 	jmp	0x1aa6	; 0x1aa6 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 3b 0d 	jmp	0x1a76	; 0x1a76 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 57 0d 	jmp	0x1aae	; 0x1aae <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <ADC_init>:
 * 				- ADC Enable
 * 				- No Left Adjustment mode
 * @Param:		Config_Ptr: Pointer to ADC Configuration Structure
 * @Return:		None
 */
void ADC_init(const ADC_ConfigType * Config_Ptr){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <ADC_init+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <ADC_init+0x8>
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	9a 83       	std	Y+2, r25	; 0x02
     b54:	89 83       	std	Y+1, r24	; 0x01

	/* Clearing Register at first */
	ADMUX  &= 0x00;
     b56:	e7 e2       	ldi	r30, 0x27	; 39
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	80 81       	ld	r24, Z
     b5c:	e7 e2       	ldi	r30, 0x27	; 39
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	10 82       	st	Z, r1
	ADCSRA &= 0x00;
     b62:	e6 e2       	ldi	r30, 0x26	; 38
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	80 81       	ld	r24, Z
     b68:	e6 e2       	ldi	r30, 0x26	; 38
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	10 82       	st	Z, r1
	SFIOR  &= 0x1F;
     b6e:	a0 e5       	ldi	r26, 0x50	; 80
     b70:	b0 e0       	ldi	r27, 0x00	; 0
     b72:	e0 e5       	ldi	r30, 0x50	; 80
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	80 81       	ld	r24, Z
     b78:	8f 71       	andi	r24, 0x1F	; 31
     b7a:	8c 93       	st	X, r24

	/* Configure Reference Voltage of ADC */
	ADMUX  |= ( (Config_Ptr -> Voltage) << 6);
     b7c:	a7 e2       	ldi	r26, 0x27	; 39
     b7e:	b0 e0       	ldi	r27, 0x00	; 0
     b80:	e7 e2       	ldi	r30, 0x27	; 39
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	80 81       	ld	r24, Z
     b86:	28 2f       	mov	r18, r24
     b88:	e9 81       	ldd	r30, Y+1	; 0x01
     b8a:	fa 81       	ldd	r31, Y+2	; 0x02
     b8c:	80 81       	ld	r24, Z
     b8e:	88 2f       	mov	r24, r24
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	00 24       	eor	r0, r0
     b94:	96 95       	lsr	r25
     b96:	87 95       	ror	r24
     b98:	07 94       	ror	r0
     b9a:	96 95       	lsr	r25
     b9c:	87 95       	ror	r24
     b9e:	07 94       	ror	r0
     ba0:	98 2f       	mov	r25, r24
     ba2:	80 2d       	mov	r24, r0
     ba4:	82 2b       	or	r24, r18
     ba6:	8c 93       	st	X, r24

	/* Configure Auto Trigger Mode */
	ADCSRA |= ( (Config_Ptr -> AutoTrigger) << 5);
     ba8:	a6 e2       	ldi	r26, 0x26	; 38
     baa:	b0 e0       	ldi	r27, 0x00	; 0
     bac:	e6 e2       	ldi	r30, 0x26	; 38
     bae:	f0 e0       	ldi	r31, 0x00	; 0
     bb0:	80 81       	ld	r24, Z
     bb2:	28 2f       	mov	r18, r24
     bb4:	e9 81       	ldd	r30, Y+1	; 0x01
     bb6:	fa 81       	ldd	r31, Y+2	; 0x02
     bb8:	81 81       	ldd	r24, Z+1	; 0x01
     bba:	88 2f       	mov	r24, r24
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	88 0f       	add	r24, r24
     bc0:	99 1f       	adc	r25, r25
     bc2:	82 95       	swap	r24
     bc4:	92 95       	swap	r25
     bc6:	90 7f       	andi	r25, 0xF0	; 240
     bc8:	98 27       	eor	r25, r24
     bca:	80 7f       	andi	r24, 0xF0	; 240
     bcc:	98 27       	eor	r25, r24
     bce:	82 2b       	or	r24, r18
     bd0:	8c 93       	st	X, r24

	/* Configure Operation Mode (Polling, Interrupt) */
	ADCSRA |= ( (Config_Ptr -> OperatingMode) << 3);
     bd2:	a6 e2       	ldi	r26, 0x26	; 38
     bd4:	b0 e0       	ldi	r27, 0x00	; 0
     bd6:	e6 e2       	ldi	r30, 0x26	; 38
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	80 81       	ld	r24, Z
     bdc:	28 2f       	mov	r18, r24
     bde:	e9 81       	ldd	r30, Y+1	; 0x01
     be0:	fa 81       	ldd	r31, Y+2	; 0x02
     be2:	82 81       	ldd	r24, Z+2	; 0x02
     be4:	88 2f       	mov	r24, r24
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	88 0f       	add	r24, r24
     bea:	99 1f       	adc	r25, r25
     bec:	88 0f       	add	r24, r24
     bee:	99 1f       	adc	r25, r25
     bf0:	88 0f       	add	r24, r24
     bf2:	99 1f       	adc	r25, r25
     bf4:	82 2b       	or	r24, r18
     bf6:	8c 93       	st	X, r24

	/* Configure Prescaler Value */
	ADCSRA |= ( (Config_Ptr -> Prescaler) );
     bf8:	a6 e2       	ldi	r26, 0x26	; 38
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	e6 e2       	ldi	r30, 0x26	; 38
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	90 81       	ld	r25, Z
     c02:	e9 81       	ldd	r30, Y+1	; 0x01
     c04:	fa 81       	ldd	r31, Y+2	; 0x02
     c06:	83 81       	ldd	r24, Z+3	; 0x03
     c08:	89 2b       	or	r24, r25
     c0a:	8c 93       	st	X, r24

	/* Configure AutoTrigger Source */
	SFIOR  |= ( (Config_Ptr -> AutoTriggerSource) << 5 );
     c0c:	a0 e5       	ldi	r26, 0x50	; 80
     c0e:	b0 e0       	ldi	r27, 0x00	; 0
     c10:	e0 e5       	ldi	r30, 0x50	; 80
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	80 81       	ld	r24, Z
     c16:	28 2f       	mov	r18, r24
     c18:	e9 81       	ldd	r30, Y+1	; 0x01
     c1a:	fa 81       	ldd	r31, Y+2	; 0x02
     c1c:	84 81       	ldd	r24, Z+4	; 0x04
     c1e:	88 2f       	mov	r24, r24
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	88 0f       	add	r24, r24
     c24:	99 1f       	adc	r25, r25
     c26:	82 95       	swap	r24
     c28:	92 95       	swap	r25
     c2a:	90 7f       	andi	r25, 0xF0	; 240
     c2c:	98 27       	eor	r25, r24
     c2e:	80 7f       	andi	r24, 0xF0	; 240
     c30:	98 27       	eor	r25, r24
     c32:	82 2b       	or	r24, r18
     c34:	8c 93       	st	X, r24

	/* ADC Enable */
	ADCSRA |= (1<<7);
     c36:	a6 e2       	ldi	r26, 0x26	; 38
     c38:	b0 e0       	ldi	r27, 0x00	; 0
     c3a:	e6 e2       	ldi	r30, 0x26	; 38
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	80 68       	ori	r24, 0x80	; 128
     c42:	8c 93       	st	X, r24
}
     c44:	0f 90       	pop	r0
     c46:	0f 90       	pop	r0
     c48:	0f 90       	pop	r0
     c4a:	0f 90       	pop	r0
     c4c:	cf 91       	pop	r28
     c4e:	df 91       	pop	r29
     c50:	08 95       	ret

00000c52 <__vector_14>:
/*
 * Description: ISR OF ADC
 * @Param:		ISR Name
 * @Return:		None
 */
ISR(ADC_vect){
     c52:	1f 92       	push	r1
     c54:	0f 92       	push	r0
     c56:	0f b6       	in	r0, 0x3f	; 63
     c58:	0f 92       	push	r0
     c5a:	11 24       	eor	r1, r1
     c5c:	8f 93       	push	r24
     c5e:	9f 93       	push	r25
     c60:	ef 93       	push	r30
     c62:	ff 93       	push	r31
     c64:	df 93       	push	r29
     c66:	cf 93       	push	r28
     c68:	cd b7       	in	r28, 0x3d	; 61
     c6a:	de b7       	in	r29, 0x3e	; 62

	g_adcResult = ADC;
     c6c:	e4 e2       	ldi	r30, 0x24	; 36
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	80 81       	ld	r24, Z
     c72:	91 81       	ldd	r25, Z+1	; 0x01
     c74:	90 93 7c 00 	sts	0x007C, r25
     c78:	80 93 7b 00 	sts	0x007B, r24
	if(g_callBackPtr != NULL_PTR){

		 Call the Call Back function
		*(g_callBackPtr)();
	}*/
}
     c7c:	cf 91       	pop	r28
     c7e:	df 91       	pop	r29
     c80:	ff 91       	pop	r31
     c82:	ef 91       	pop	r30
     c84:	9f 91       	pop	r25
     c86:	8f 91       	pop	r24
     c88:	0f 90       	pop	r0
     c8a:	0f be       	out	0x3f, r0	; 63
     c8c:	0f 90       	pop	r0
     c8e:	1f 90       	pop	r1
     c90:	18 95       	reti

00000c92 <ADC_interruptReadChannel>:
/*
 * Description: Function to initiate reading ADC Channel
 * @Param:		ch_Num: Channel Number (0 -> 7)
 * @Return:		None (O/P of conversion is on ADC Interrupt)
 */
void ADC_interruptReadChannel(uint8 ch_Num){
     c92:	df 93       	push	r29
     c94:	cf 93       	push	r28
     c96:	0f 92       	push	r0
     c98:	cd b7       	in	r28, 0x3d	; 61
     c9a:	de b7       	in	r29, 0x3e	; 62
     c9c:	89 83       	std	Y+1, r24	; 0x01

	/* Make Sure that Ch_Num is not more than 7 */
	ch_Num &= 0x07;
     c9e:	89 81       	ldd	r24, Y+1	; 0x01
     ca0:	87 70       	andi	r24, 0x07	; 7
     ca2:	89 83       	std	Y+1, r24	; 0x01

	/* Clearing the channel Number Bits */
	ADMUX &= ~(0x1F);
     ca4:	a7 e2       	ldi	r26, 0x27	; 39
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	e7 e2       	ldi	r30, 0x27	; 39
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	80 7e       	andi	r24, 0xE0	; 224
     cb0:	8c 93       	st	X, r24

	/* Put channel for reading  */
	ADMUX |= ( (ch_Num) );
     cb2:	a7 e2       	ldi	r26, 0x27	; 39
     cb4:	b0 e0       	ldi	r27, 0x00	; 0
     cb6:	e7 e2       	ldi	r30, 0x27	; 39
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	90 81       	ld	r25, Z
     cbc:	89 81       	ldd	r24, Y+1	; 0x01
     cbe:	89 2b       	or	r24, r25
     cc0:	8c 93       	st	X, r24

	/* Start Conversion */
	ADCSRA |= (1<<ADSC);
     cc2:	a6 e2       	ldi	r26, 0x26	; 38
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	e6 e2       	ldi	r30, 0x26	; 38
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
     ccc:	80 64       	ori	r24, 0x40	; 64
     cce:	8c 93       	st	X, r24

}
     cd0:	0f 90       	pop	r0
     cd2:	cf 91       	pop	r28
     cd4:	df 91       	pop	r29
     cd6:	08 95       	ret

00000cd8 <ADC_setCallBack>:
 * Description: Function to set the Call Back function address
 * 				Used in Interrupt Situation
 * @Param:		Pointer to void Function
 * @Retrun:		None
 */
void ADC_setCallBack(void (*f_ptr)(void)){
     cd8:	df 93       	push	r29
     cda:	cf 93       	push	r28
     cdc:	00 d0       	rcall	.+0      	; 0xcde <ADC_setCallBack+0x6>
     cde:	cd b7       	in	r28, 0x3d	; 61
     ce0:	de b7       	in	r29, 0x3e	; 62
     ce2:	9a 83       	std	Y+2, r25	; 0x02
     ce4:	89 83       	std	Y+1, r24	; 0x01

	g_callBackPtr = f_ptr;
     ce6:	89 81       	ldd	r24, Y+1	; 0x01
     ce8:	9a 81       	ldd	r25, Y+2	; 0x02
     cea:	90 93 77 00 	sts	0x0077, r25
     cee:	80 93 76 00 	sts	0x0076, r24
}
     cf2:	0f 90       	pop	r0
     cf4:	0f 90       	pop	r0
     cf6:	cf 91       	pop	r28
     cf8:	df 91       	pop	r29
     cfa:	08 95       	ret

00000cfc <__vector_2>:
 * static used to make this pointer file scope only
 */
static volatile void (*g_callBackPtr)(void) = NULL_PTR;


ISR(INT1_vect){
     cfc:	1f 92       	push	r1
     cfe:	0f 92       	push	r0
     d00:	0f b6       	in	r0, 0x3f	; 63
     d02:	0f 92       	push	r0
     d04:	11 24       	eor	r1, r1
     d06:	2f 93       	push	r18
     d08:	3f 93       	push	r19
     d0a:	4f 93       	push	r20
     d0c:	5f 93       	push	r21
     d0e:	6f 93       	push	r22
     d10:	7f 93       	push	r23
     d12:	8f 93       	push	r24
     d14:	9f 93       	push	r25
     d16:	af 93       	push	r26
     d18:	bf 93       	push	r27
     d1a:	ef 93       	push	r30
     d1c:	ff 93       	push	r31
     d1e:	df 93       	push	r29
     d20:	cf 93       	push	r28
     d22:	cd b7       	in	r28, 0x3d	; 61
     d24:	de b7       	in	r29, 0x3e	; 62

		/*
		 * Check if the Pointer not a Null one
		 * To avoid segmentation fault
		*/
		if(g_callBackPtr != NULL_PTR){
     d26:	80 91 78 00 	lds	r24, 0x0078
     d2a:	90 91 79 00 	lds	r25, 0x0079
     d2e:	00 97       	sbiw	r24, 0x00	; 0
     d30:	29 f0       	breq	.+10     	; 0xd3c <__vector_2+0x40>

			/* Call the Call Back function */
			g_callBackPtr();
     d32:	e0 91 78 00 	lds	r30, 0x0078
     d36:	f0 91 79 00 	lds	r31, 0x0079
     d3a:	09 95       	icall
		}
}
     d3c:	cf 91       	pop	r28
     d3e:	df 91       	pop	r29
     d40:	ff 91       	pop	r31
     d42:	ef 91       	pop	r30
     d44:	bf 91       	pop	r27
     d46:	af 91       	pop	r26
     d48:	9f 91       	pop	r25
     d4a:	8f 91       	pop	r24
     d4c:	7f 91       	pop	r23
     d4e:	6f 91       	pop	r22
     d50:	5f 91       	pop	r21
     d52:	4f 91       	pop	r20
     d54:	3f 91       	pop	r19
     d56:	2f 91       	pop	r18
     d58:	0f 90       	pop	r0
     d5a:	0f be       	out	0x3f, r0	; 63
     d5c:	0f 90       	pop	r0
     d5e:	1f 90       	pop	r1
     d60:	18 95       	reti

00000d62 <INT1_init>:
 *				- External Pull Down Circuit
 * 				- Interrupt with rising edge
 * @Param:		None
 * @Return:		None
 */
void INT1_init(void){
     d62:	df 93       	push	r29
     d64:	cf 93       	push	r28
     d66:	cd b7       	in	r28, 0x3d	; 61
     d68:	de b7       	in	r29, 0x3e	; 62

	/* Disable interrupts by clearing I-bit */
	SREG  &= ~(1<<7);
     d6a:	af e5       	ldi	r26, 0x5F	; 95
     d6c:	b0 e0       	ldi	r27, 0x00	; 0
     d6e:	ef e5       	ldi	r30, 0x5F	; 95
     d70:	f0 e0       	ldi	r31, 0x00	; 0
     d72:	80 81       	ld	r24, Z
     d74:	8f 77       	andi	r24, 0x7F	; 127
     d76:	8c 93       	st	X, r24

	/* Set PD3 as I/P */
	DDRD &= ~(1<<PD3);
     d78:	a1 e3       	ldi	r26, 0x31	; 49
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	e1 e3       	ldi	r30, 0x31	; 49
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	87 7f       	andi	r24, 0xF7	; 247
     d84:	8c 93       	st	X, r24

	/* Detect Interrupt with rising edge */
	MCUCR |= ( (1<<ISC11) | (1<<ISC10) );
     d86:	a5 e5       	ldi	r26, 0x55	; 85
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	e5 e5       	ldi	r30, 0x55	; 85
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	8c 60       	ori	r24, 0x0C	; 12
     d92:	8c 93       	st	X, r24

	/* Enable INT1 */
	GICR  |= (1<<INT1);
     d94:	ab e5       	ldi	r26, 0x5B	; 91
     d96:	b0 e0       	ldi	r27, 0x00	; 0
     d98:	eb e5       	ldi	r30, 0x5B	; 91
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
     d9e:	80 68       	ori	r24, 0x80	; 128
     da0:	8c 93       	st	X, r24

	/* Enable Interrupt by Setting I-Bit */
	SREG |= (1<<7);
     da2:	af e5       	ldi	r26, 0x5F	; 95
     da4:	b0 e0       	ldi	r27, 0x00	; 0
     da6:	ef e5       	ldi	r30, 0x5F	; 95
     da8:	f0 e0       	ldi	r31, 0x00	; 0
     daa:	80 81       	ld	r24, Z
     dac:	80 68       	ori	r24, 0x80	; 128
     dae:	8c 93       	st	X, r24
}
     db0:	cf 91       	pop	r28
     db2:	df 91       	pop	r29
     db4:	08 95       	ret

00000db6 <INT1_setCallBack>:
/*
 * Description: Function to set the Call Back function address.
 * @Param:		Pointer to void function
 * @Return:		None
*/
void INT1_setCallBack(void (*f_ptr)(void)){
     db6:	df 93       	push	r29
     db8:	cf 93       	push	r28
     dba:	00 d0       	rcall	.+0      	; 0xdbc <INT1_setCallBack+0x6>
     dbc:	cd b7       	in	r28, 0x3d	; 61
     dbe:	de b7       	in	r29, 0x3e	; 62
     dc0:	9a 83       	std	Y+2, r25	; 0x02
     dc2:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr = f_ptr;
     dc4:	89 81       	ldd	r24, Y+1	; 0x01
     dc6:	9a 81       	ldd	r25, Y+2	; 0x02
     dc8:	90 93 79 00 	sts	0x0079, r25
     dcc:	80 93 78 00 	sts	0x0078, r24
}
     dd0:	0f 90       	pop	r0
     dd2:	0f 90       	pop	r0
     dd4:	cf 91       	pop	r28
     dd6:	df 91       	pop	r29
     dd8:	08 95       	ret

00000dda <LCD_Init>:


#include "LCD.h"


void LCD_Init(void){
     dda:	df 93       	push	r29
     ddc:	cf 93       	push	r28
     dde:	cd b7       	in	r28, 0x3d	; 61
     de0:	de b7       	in	r29, 0x3e	; 62

	LCD_DDR_COMMAND_REG |= (1 << RS) | (1 << RW) | (1 << E);
     de2:	a1 e3       	ldi	r26, 0x31	; 49
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	e1 e3       	ldi	r30, 0x31	; 49
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	87 60       	ori	r24, 0x07	; 7
     dee:	8c 93       	st	X, r24

	LCD_DDR_DATA_REG = 0xFF;
     df0:	e4 e3       	ldi	r30, 0x34	; 52
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	8f ef       	ldi	r24, 0xFF	; 255
     df6:	80 83       	st	Z, r24

	/* 2 Lines, 8 Bit Mode */
	LCD_sendCommand(0x38);
     df8:	88 e3       	ldi	r24, 0x38	; 56
     dfa:	0e 94 08 07 	call	0xe10	; 0xe10 <LCD_sendCommand>

	/* Cursor Off */
	LCD_sendCommand(0x0C);
     dfe:	8c e0       	ldi	r24, 0x0C	; 12
     e00:	0e 94 08 07 	call	0xe10	; 0xe10 <LCD_sendCommand>

	/* Clear Screen */
	LCD_sendCommand(0x01);
     e04:	81 e0       	ldi	r24, 0x01	; 1
     e06:	0e 94 08 07 	call	0xe10	; 0xe10 <LCD_sendCommand>
}
     e0a:	cf 91       	pop	r28
     e0c:	df 91       	pop	r29
     e0e:	08 95       	ret

00000e10 <LCD_sendCommand>:


void LCD_sendCommand(uint8 command){
     e10:	df 93       	push	r29
     e12:	cf 93       	push	r28
     e14:	cd b7       	in	r28, 0x3d	; 61
     e16:	de b7       	in	r29, 0x3e	; 62
     e18:	e9 97       	sbiw	r28, 0x39	; 57
     e1a:	0f b6       	in	r0, 0x3f	; 63
     e1c:	f8 94       	cli
     e1e:	de bf       	out	0x3e, r29	; 62
     e20:	0f be       	out	0x3f, r0	; 63
     e22:	cd bf       	out	0x3d, r28	; 61
     e24:	89 af       	std	Y+57, r24	; 0x39

	/* RS = 0 */
	CLEAR_BIT(LCD_PORT_COMMAND_REG, RS);
     e26:	a2 e3       	ldi	r26, 0x32	; 50
     e28:	b0 e0       	ldi	r27, 0x00	; 0
     e2a:	e2 e3       	ldi	r30, 0x32	; 50
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	80 81       	ld	r24, Z
     e30:	8e 7f       	andi	r24, 0xFE	; 254
     e32:	8c 93       	st	X, r24

	/* R/W = 0 */
	CLEAR_BIT(LCD_PORT_COMMAND_REG, RW);
     e34:	a2 e3       	ldi	r26, 0x32	; 50
     e36:	b0 e0       	ldi	r27, 0x00	; 0
     e38:	e2 e3       	ldi	r30, 0x32	; 50
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	80 81       	ld	r24, Z
     e3e:	8d 7f       	andi	r24, 0xFD	; 253
     e40:	8c 93       	st	X, r24
     e42:	80 e0       	ldi	r24, 0x00	; 0
     e44:	90 e0       	ldi	r25, 0x00	; 0
     e46:	a0 e8       	ldi	r26, 0x80	; 128
     e48:	bf e3       	ldi	r27, 0x3F	; 63
     e4a:	8d ab       	std	Y+53, r24	; 0x35
     e4c:	9e ab       	std	Y+54, r25	; 0x36
     e4e:	af ab       	std	Y+55, r26	; 0x37
     e50:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e52:	6d a9       	ldd	r22, Y+53	; 0x35
     e54:	7e a9       	ldd	r23, Y+54	; 0x36
     e56:	8f a9       	ldd	r24, Y+55	; 0x37
     e58:	98 ad       	ldd	r25, Y+56	; 0x38
     e5a:	20 e0       	ldi	r18, 0x00	; 0
     e5c:	30 e0       	ldi	r19, 0x00	; 0
     e5e:	4a e7       	ldi	r20, 0x7A	; 122
     e60:	53 e4       	ldi	r21, 0x43	; 67
     e62:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e66:	dc 01       	movw	r26, r24
     e68:	cb 01       	movw	r24, r22
     e6a:	89 ab       	std	Y+49, r24	; 0x31
     e6c:	9a ab       	std	Y+50, r25	; 0x32
     e6e:	ab ab       	std	Y+51, r26	; 0x33
     e70:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     e72:	69 a9       	ldd	r22, Y+49	; 0x31
     e74:	7a a9       	ldd	r23, Y+50	; 0x32
     e76:	8b a9       	ldd	r24, Y+51	; 0x33
     e78:	9c a9       	ldd	r25, Y+52	; 0x34
     e7a:	20 e0       	ldi	r18, 0x00	; 0
     e7c:	30 e0       	ldi	r19, 0x00	; 0
     e7e:	40 e8       	ldi	r20, 0x80	; 128
     e80:	5f e3       	ldi	r21, 0x3F	; 63
     e82:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e86:	88 23       	and	r24, r24
     e88:	2c f4       	brge	.+10     	; 0xe94 <LCD_sendCommand+0x84>
		__ticks = 1;
     e8a:	81 e0       	ldi	r24, 0x01	; 1
     e8c:	90 e0       	ldi	r25, 0x00	; 0
     e8e:	98 ab       	std	Y+48, r25	; 0x30
     e90:	8f a7       	std	Y+47, r24	; 0x2f
     e92:	3f c0       	rjmp	.+126    	; 0xf12 <LCD_sendCommand+0x102>
	else if (__tmp > 65535)
     e94:	69 a9       	ldd	r22, Y+49	; 0x31
     e96:	7a a9       	ldd	r23, Y+50	; 0x32
     e98:	8b a9       	ldd	r24, Y+51	; 0x33
     e9a:	9c a9       	ldd	r25, Y+52	; 0x34
     e9c:	20 e0       	ldi	r18, 0x00	; 0
     e9e:	3f ef       	ldi	r19, 0xFF	; 255
     ea0:	4f e7       	ldi	r20, 0x7F	; 127
     ea2:	57 e4       	ldi	r21, 0x47	; 71
     ea4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ea8:	18 16       	cp	r1, r24
     eaa:	4c f5       	brge	.+82     	; 0xefe <LCD_sendCommand+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     eac:	6d a9       	ldd	r22, Y+53	; 0x35
     eae:	7e a9       	ldd	r23, Y+54	; 0x36
     eb0:	8f a9       	ldd	r24, Y+55	; 0x37
     eb2:	98 ad       	ldd	r25, Y+56	; 0x38
     eb4:	20 e0       	ldi	r18, 0x00	; 0
     eb6:	30 e0       	ldi	r19, 0x00	; 0
     eb8:	40 e2       	ldi	r20, 0x20	; 32
     eba:	51 e4       	ldi	r21, 0x41	; 65
     ebc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ec0:	dc 01       	movw	r26, r24
     ec2:	cb 01       	movw	r24, r22
     ec4:	bc 01       	movw	r22, r24
     ec6:	cd 01       	movw	r24, r26
     ec8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ecc:	dc 01       	movw	r26, r24
     ece:	cb 01       	movw	r24, r22
     ed0:	98 ab       	std	Y+48, r25	; 0x30
     ed2:	8f a7       	std	Y+47, r24	; 0x2f
     ed4:	0f c0       	rjmp	.+30     	; 0xef4 <LCD_sendCommand+0xe4>
     ed6:	89 e1       	ldi	r24, 0x19	; 25
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	9e a7       	std	Y+46, r25	; 0x2e
     edc:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ede:	8d a5       	ldd	r24, Y+45	; 0x2d
     ee0:	9e a5       	ldd	r25, Y+46	; 0x2e
     ee2:	01 97       	sbiw	r24, 0x01	; 1
     ee4:	f1 f7       	brne	.-4      	; 0xee2 <LCD_sendCommand+0xd2>
     ee6:	9e a7       	std	Y+46, r25	; 0x2e
     ee8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     eea:	8f a5       	ldd	r24, Y+47	; 0x2f
     eec:	98 a9       	ldd	r25, Y+48	; 0x30
     eee:	01 97       	sbiw	r24, 0x01	; 1
     ef0:	98 ab       	std	Y+48, r25	; 0x30
     ef2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ef4:	8f a5       	ldd	r24, Y+47	; 0x2f
     ef6:	98 a9       	ldd	r25, Y+48	; 0x30
     ef8:	00 97       	sbiw	r24, 0x00	; 0
     efa:	69 f7       	brne	.-38     	; 0xed6 <LCD_sendCommand+0xc6>
     efc:	14 c0       	rjmp	.+40     	; 0xf26 <LCD_sendCommand+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     efe:	69 a9       	ldd	r22, Y+49	; 0x31
     f00:	7a a9       	ldd	r23, Y+50	; 0x32
     f02:	8b a9       	ldd	r24, Y+51	; 0x33
     f04:	9c a9       	ldd	r25, Y+52	; 0x34
     f06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f0a:	dc 01       	movw	r26, r24
     f0c:	cb 01       	movw	r24, r22
     f0e:	98 ab       	std	Y+48, r25	; 0x30
     f10:	8f a7       	std	Y+47, r24	; 0x2f
     f12:	8f a5       	ldd	r24, Y+47	; 0x2f
     f14:	98 a9       	ldd	r25, Y+48	; 0x30
     f16:	9c a7       	std	Y+44, r25	; 0x2c
     f18:	8b a7       	std	Y+43, r24	; 0x2b
     f1a:	8b a5       	ldd	r24, Y+43	; 0x2b
     f1c:	9c a5       	ldd	r25, Y+44	; 0x2c
     f1e:	01 97       	sbiw	r24, 0x01	; 1
     f20:	f1 f7       	brne	.-4      	; 0xf1e <LCD_sendCommand+0x10e>
     f22:	9c a7       	std	Y+44, r25	; 0x2c
     f24:	8b a7       	std	Y+43, r24	; 0x2b

	/* delay 50 ns */
	_delay_ms(1);

	/* ENABLE = 1 */
	SET_BIT(LCD_PORT_COMMAND_REG, E);
     f26:	a2 e3       	ldi	r26, 0x32	; 50
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	e2 e3       	ldi	r30, 0x32	; 50
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	84 60       	ori	r24, 0x04	; 4
     f32:	8c 93       	st	X, r24
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	a0 e8       	ldi	r26, 0x80	; 128
     f3a:	bf e3       	ldi	r27, 0x3F	; 63
     f3c:	8f a3       	std	Y+39, r24	; 0x27
     f3e:	98 a7       	std	Y+40, r25	; 0x28
     f40:	a9 a7       	std	Y+41, r26	; 0x29
     f42:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f44:	6f a1       	ldd	r22, Y+39	; 0x27
     f46:	78 a5       	ldd	r23, Y+40	; 0x28
     f48:	89 a5       	ldd	r24, Y+41	; 0x29
     f4a:	9a a5       	ldd	r25, Y+42	; 0x2a
     f4c:	20 e0       	ldi	r18, 0x00	; 0
     f4e:	30 e0       	ldi	r19, 0x00	; 0
     f50:	4a e7       	ldi	r20, 0x7A	; 122
     f52:	53 e4       	ldi	r21, 0x43	; 67
     f54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f58:	dc 01       	movw	r26, r24
     f5a:	cb 01       	movw	r24, r22
     f5c:	8b a3       	std	Y+35, r24	; 0x23
     f5e:	9c a3       	std	Y+36, r25	; 0x24
     f60:	ad a3       	std	Y+37, r26	; 0x25
     f62:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     f64:	6b a1       	ldd	r22, Y+35	; 0x23
     f66:	7c a1       	ldd	r23, Y+36	; 0x24
     f68:	8d a1       	ldd	r24, Y+37	; 0x25
     f6a:	9e a1       	ldd	r25, Y+38	; 0x26
     f6c:	20 e0       	ldi	r18, 0x00	; 0
     f6e:	30 e0       	ldi	r19, 0x00	; 0
     f70:	40 e8       	ldi	r20, 0x80	; 128
     f72:	5f e3       	ldi	r21, 0x3F	; 63
     f74:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f78:	88 23       	and	r24, r24
     f7a:	2c f4       	brge	.+10     	; 0xf86 <LCD_sendCommand+0x176>
		__ticks = 1;
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	9a a3       	std	Y+34, r25	; 0x22
     f82:	89 a3       	std	Y+33, r24	; 0x21
     f84:	3f c0       	rjmp	.+126    	; 0x1004 <LCD_sendCommand+0x1f4>
	else if (__tmp > 65535)
     f86:	6b a1       	ldd	r22, Y+35	; 0x23
     f88:	7c a1       	ldd	r23, Y+36	; 0x24
     f8a:	8d a1       	ldd	r24, Y+37	; 0x25
     f8c:	9e a1       	ldd	r25, Y+38	; 0x26
     f8e:	20 e0       	ldi	r18, 0x00	; 0
     f90:	3f ef       	ldi	r19, 0xFF	; 255
     f92:	4f e7       	ldi	r20, 0x7F	; 127
     f94:	57 e4       	ldi	r21, 0x47	; 71
     f96:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f9a:	18 16       	cp	r1, r24
     f9c:	4c f5       	brge	.+82     	; 0xff0 <LCD_sendCommand+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f9e:	6f a1       	ldd	r22, Y+39	; 0x27
     fa0:	78 a5       	ldd	r23, Y+40	; 0x28
     fa2:	89 a5       	ldd	r24, Y+41	; 0x29
     fa4:	9a a5       	ldd	r25, Y+42	; 0x2a
     fa6:	20 e0       	ldi	r18, 0x00	; 0
     fa8:	30 e0       	ldi	r19, 0x00	; 0
     faa:	40 e2       	ldi	r20, 0x20	; 32
     fac:	51 e4       	ldi	r21, 0x41	; 65
     fae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fb2:	dc 01       	movw	r26, r24
     fb4:	cb 01       	movw	r24, r22
     fb6:	bc 01       	movw	r22, r24
     fb8:	cd 01       	movw	r24, r26
     fba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fbe:	dc 01       	movw	r26, r24
     fc0:	cb 01       	movw	r24, r22
     fc2:	9a a3       	std	Y+34, r25	; 0x22
     fc4:	89 a3       	std	Y+33, r24	; 0x21
     fc6:	0f c0       	rjmp	.+30     	; 0xfe6 <LCD_sendCommand+0x1d6>
     fc8:	89 e1       	ldi	r24, 0x19	; 25
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	98 a3       	std	Y+32, r25	; 0x20
     fce:	8f 8f       	std	Y+31, r24	; 0x1f
     fd0:	8f 8d       	ldd	r24, Y+31	; 0x1f
     fd2:	98 a1       	ldd	r25, Y+32	; 0x20
     fd4:	01 97       	sbiw	r24, 0x01	; 1
     fd6:	f1 f7       	brne	.-4      	; 0xfd4 <LCD_sendCommand+0x1c4>
     fd8:	98 a3       	std	Y+32, r25	; 0x20
     fda:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fdc:	89 a1       	ldd	r24, Y+33	; 0x21
     fde:	9a a1       	ldd	r25, Y+34	; 0x22
     fe0:	01 97       	sbiw	r24, 0x01	; 1
     fe2:	9a a3       	std	Y+34, r25	; 0x22
     fe4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fe6:	89 a1       	ldd	r24, Y+33	; 0x21
     fe8:	9a a1       	ldd	r25, Y+34	; 0x22
     fea:	00 97       	sbiw	r24, 0x00	; 0
     fec:	69 f7       	brne	.-38     	; 0xfc8 <LCD_sendCommand+0x1b8>
     fee:	14 c0       	rjmp	.+40     	; 0x1018 <LCD_sendCommand+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ff0:	6b a1       	ldd	r22, Y+35	; 0x23
     ff2:	7c a1       	ldd	r23, Y+36	; 0x24
     ff4:	8d a1       	ldd	r24, Y+37	; 0x25
     ff6:	9e a1       	ldd	r25, Y+38	; 0x26
     ff8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ffc:	dc 01       	movw	r26, r24
     ffe:	cb 01       	movw	r24, r22
    1000:	9a a3       	std	Y+34, r25	; 0x22
    1002:	89 a3       	std	Y+33, r24	; 0x21
    1004:	89 a1       	ldd	r24, Y+33	; 0x21
    1006:	9a a1       	ldd	r25, Y+34	; 0x22
    1008:	9e 8f       	std	Y+30, r25	; 0x1e
    100a:	8d 8f       	std	Y+29, r24	; 0x1d
    100c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    100e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1010:	01 97       	sbiw	r24, 0x01	; 1
    1012:	f1 f7       	brne	.-4      	; 0x1010 <LCD_sendCommand+0x200>
    1014:	9e 8f       	std	Y+30, r25	; 0x1e
    1016:	8d 8f       	std	Y+29, r24	; 0x1d

	/* delay 190 ns */
	_delay_ms(1);

	/* DATA BUS = Command  */
	LCD_PORT_DATA_REG = command;
    1018:	e5 e3       	ldi	r30, 0x35	; 53
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	89 ad       	ldd	r24, Y+57	; 0x39
    101e:	80 83       	st	Z, r24
    1020:	80 e0       	ldi	r24, 0x00	; 0
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	a0 e8       	ldi	r26, 0x80	; 128
    1026:	bf e3       	ldi	r27, 0x3F	; 63
    1028:	89 8f       	std	Y+25, r24	; 0x19
    102a:	9a 8f       	std	Y+26, r25	; 0x1a
    102c:	ab 8f       	std	Y+27, r26	; 0x1b
    102e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1030:	69 8d       	ldd	r22, Y+25	; 0x19
    1032:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1034:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1036:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1038:	20 e0       	ldi	r18, 0x00	; 0
    103a:	30 e0       	ldi	r19, 0x00	; 0
    103c:	4a e7       	ldi	r20, 0x7A	; 122
    103e:	53 e4       	ldi	r21, 0x43	; 67
    1040:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1044:	dc 01       	movw	r26, r24
    1046:	cb 01       	movw	r24, r22
    1048:	8d 8b       	std	Y+21, r24	; 0x15
    104a:	9e 8b       	std	Y+22, r25	; 0x16
    104c:	af 8b       	std	Y+23, r26	; 0x17
    104e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1050:	6d 89       	ldd	r22, Y+21	; 0x15
    1052:	7e 89       	ldd	r23, Y+22	; 0x16
    1054:	8f 89       	ldd	r24, Y+23	; 0x17
    1056:	98 8d       	ldd	r25, Y+24	; 0x18
    1058:	20 e0       	ldi	r18, 0x00	; 0
    105a:	30 e0       	ldi	r19, 0x00	; 0
    105c:	40 e8       	ldi	r20, 0x80	; 128
    105e:	5f e3       	ldi	r21, 0x3F	; 63
    1060:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1064:	88 23       	and	r24, r24
    1066:	2c f4       	brge	.+10     	; 0x1072 <LCD_sendCommand+0x262>
		__ticks = 1;
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	9c 8b       	std	Y+20, r25	; 0x14
    106e:	8b 8b       	std	Y+19, r24	; 0x13
    1070:	3f c0       	rjmp	.+126    	; 0x10f0 <LCD_sendCommand+0x2e0>
	else if (__tmp > 65535)
    1072:	6d 89       	ldd	r22, Y+21	; 0x15
    1074:	7e 89       	ldd	r23, Y+22	; 0x16
    1076:	8f 89       	ldd	r24, Y+23	; 0x17
    1078:	98 8d       	ldd	r25, Y+24	; 0x18
    107a:	20 e0       	ldi	r18, 0x00	; 0
    107c:	3f ef       	ldi	r19, 0xFF	; 255
    107e:	4f e7       	ldi	r20, 0x7F	; 127
    1080:	57 e4       	ldi	r21, 0x47	; 71
    1082:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1086:	18 16       	cp	r1, r24
    1088:	4c f5       	brge	.+82     	; 0x10dc <LCD_sendCommand+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    108a:	69 8d       	ldd	r22, Y+25	; 0x19
    108c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    108e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1090:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1092:	20 e0       	ldi	r18, 0x00	; 0
    1094:	30 e0       	ldi	r19, 0x00	; 0
    1096:	40 e2       	ldi	r20, 0x20	; 32
    1098:	51 e4       	ldi	r21, 0x41	; 65
    109a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    109e:	dc 01       	movw	r26, r24
    10a0:	cb 01       	movw	r24, r22
    10a2:	bc 01       	movw	r22, r24
    10a4:	cd 01       	movw	r24, r26
    10a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10aa:	dc 01       	movw	r26, r24
    10ac:	cb 01       	movw	r24, r22
    10ae:	9c 8b       	std	Y+20, r25	; 0x14
    10b0:	8b 8b       	std	Y+19, r24	; 0x13
    10b2:	0f c0       	rjmp	.+30     	; 0x10d2 <LCD_sendCommand+0x2c2>
    10b4:	89 e1       	ldi	r24, 0x19	; 25
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	9a 8b       	std	Y+18, r25	; 0x12
    10ba:	89 8b       	std	Y+17, r24	; 0x11
    10bc:	89 89       	ldd	r24, Y+17	; 0x11
    10be:	9a 89       	ldd	r25, Y+18	; 0x12
    10c0:	01 97       	sbiw	r24, 0x01	; 1
    10c2:	f1 f7       	brne	.-4      	; 0x10c0 <LCD_sendCommand+0x2b0>
    10c4:	9a 8b       	std	Y+18, r25	; 0x12
    10c6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10c8:	8b 89       	ldd	r24, Y+19	; 0x13
    10ca:	9c 89       	ldd	r25, Y+20	; 0x14
    10cc:	01 97       	sbiw	r24, 0x01	; 1
    10ce:	9c 8b       	std	Y+20, r25	; 0x14
    10d0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10d2:	8b 89       	ldd	r24, Y+19	; 0x13
    10d4:	9c 89       	ldd	r25, Y+20	; 0x14
    10d6:	00 97       	sbiw	r24, 0x00	; 0
    10d8:	69 f7       	brne	.-38     	; 0x10b4 <LCD_sendCommand+0x2a4>
    10da:	14 c0       	rjmp	.+40     	; 0x1104 <LCD_sendCommand+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10dc:	6d 89       	ldd	r22, Y+21	; 0x15
    10de:	7e 89       	ldd	r23, Y+22	; 0x16
    10e0:	8f 89       	ldd	r24, Y+23	; 0x17
    10e2:	98 8d       	ldd	r25, Y+24	; 0x18
    10e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10e8:	dc 01       	movw	r26, r24
    10ea:	cb 01       	movw	r24, r22
    10ec:	9c 8b       	std	Y+20, r25	; 0x14
    10ee:	8b 8b       	std	Y+19, r24	; 0x13
    10f0:	8b 89       	ldd	r24, Y+19	; 0x13
    10f2:	9c 89       	ldd	r25, Y+20	; 0x14
    10f4:	98 8b       	std	Y+16, r25	; 0x10
    10f6:	8f 87       	std	Y+15, r24	; 0x0f
    10f8:	8f 85       	ldd	r24, Y+15	; 0x0f
    10fa:	98 89       	ldd	r25, Y+16	; 0x10
    10fc:	01 97       	sbiw	r24, 0x01	; 1
    10fe:	f1 f7       	brne	.-4      	; 0x10fc <LCD_sendCommand+0x2ec>
    1100:	98 8b       	std	Y+16, r25	; 0x10
    1102:	8f 87       	std	Y+15, r24	; 0x0f

	/* delay 100 ns */
	_delay_ms(1);

	/* Enable = 0 */
	CLEAR_BIT(LCD_PORT_COMMAND_REG, E);
    1104:	a2 e3       	ldi	r26, 0x32	; 50
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	e2 e3       	ldi	r30, 0x32	; 50
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	8b 7f       	andi	r24, 0xFB	; 251
    1110:	8c 93       	st	X, r24
    1112:	80 e0       	ldi	r24, 0x00	; 0
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	a0 e8       	ldi	r26, 0x80	; 128
    1118:	bf e3       	ldi	r27, 0x3F	; 63
    111a:	8b 87       	std	Y+11, r24	; 0x0b
    111c:	9c 87       	std	Y+12, r25	; 0x0c
    111e:	ad 87       	std	Y+13, r26	; 0x0d
    1120:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1122:	6b 85       	ldd	r22, Y+11	; 0x0b
    1124:	7c 85       	ldd	r23, Y+12	; 0x0c
    1126:	8d 85       	ldd	r24, Y+13	; 0x0d
    1128:	9e 85       	ldd	r25, Y+14	; 0x0e
    112a:	20 e0       	ldi	r18, 0x00	; 0
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	4a e7       	ldi	r20, 0x7A	; 122
    1130:	53 e4       	ldi	r21, 0x43	; 67
    1132:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1136:	dc 01       	movw	r26, r24
    1138:	cb 01       	movw	r24, r22
    113a:	8f 83       	std	Y+7, r24	; 0x07
    113c:	98 87       	std	Y+8, r25	; 0x08
    113e:	a9 87       	std	Y+9, r26	; 0x09
    1140:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1142:	6f 81       	ldd	r22, Y+7	; 0x07
    1144:	78 85       	ldd	r23, Y+8	; 0x08
    1146:	89 85       	ldd	r24, Y+9	; 0x09
    1148:	9a 85       	ldd	r25, Y+10	; 0x0a
    114a:	20 e0       	ldi	r18, 0x00	; 0
    114c:	30 e0       	ldi	r19, 0x00	; 0
    114e:	40 e8       	ldi	r20, 0x80	; 128
    1150:	5f e3       	ldi	r21, 0x3F	; 63
    1152:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1156:	88 23       	and	r24, r24
    1158:	2c f4       	brge	.+10     	; 0x1164 <LCD_sendCommand+0x354>
		__ticks = 1;
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	9e 83       	std	Y+6, r25	; 0x06
    1160:	8d 83       	std	Y+5, r24	; 0x05
    1162:	3f c0       	rjmp	.+126    	; 0x11e2 <LCD_sendCommand+0x3d2>
	else if (__tmp > 65535)
    1164:	6f 81       	ldd	r22, Y+7	; 0x07
    1166:	78 85       	ldd	r23, Y+8	; 0x08
    1168:	89 85       	ldd	r24, Y+9	; 0x09
    116a:	9a 85       	ldd	r25, Y+10	; 0x0a
    116c:	20 e0       	ldi	r18, 0x00	; 0
    116e:	3f ef       	ldi	r19, 0xFF	; 255
    1170:	4f e7       	ldi	r20, 0x7F	; 127
    1172:	57 e4       	ldi	r21, 0x47	; 71
    1174:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1178:	18 16       	cp	r1, r24
    117a:	4c f5       	brge	.+82     	; 0x11ce <LCD_sendCommand+0x3be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    117c:	6b 85       	ldd	r22, Y+11	; 0x0b
    117e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1180:	8d 85       	ldd	r24, Y+13	; 0x0d
    1182:	9e 85       	ldd	r25, Y+14	; 0x0e
    1184:	20 e0       	ldi	r18, 0x00	; 0
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	40 e2       	ldi	r20, 0x20	; 32
    118a:	51 e4       	ldi	r21, 0x41	; 65
    118c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1190:	dc 01       	movw	r26, r24
    1192:	cb 01       	movw	r24, r22
    1194:	bc 01       	movw	r22, r24
    1196:	cd 01       	movw	r24, r26
    1198:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    119c:	dc 01       	movw	r26, r24
    119e:	cb 01       	movw	r24, r22
    11a0:	9e 83       	std	Y+6, r25	; 0x06
    11a2:	8d 83       	std	Y+5, r24	; 0x05
    11a4:	0f c0       	rjmp	.+30     	; 0x11c4 <LCD_sendCommand+0x3b4>
    11a6:	89 e1       	ldi	r24, 0x19	; 25
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	9c 83       	std	Y+4, r25	; 0x04
    11ac:	8b 83       	std	Y+3, r24	; 0x03
    11ae:	8b 81       	ldd	r24, Y+3	; 0x03
    11b0:	9c 81       	ldd	r25, Y+4	; 0x04
    11b2:	01 97       	sbiw	r24, 0x01	; 1
    11b4:	f1 f7       	brne	.-4      	; 0x11b2 <LCD_sendCommand+0x3a2>
    11b6:	9c 83       	std	Y+4, r25	; 0x04
    11b8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11ba:	8d 81       	ldd	r24, Y+5	; 0x05
    11bc:	9e 81       	ldd	r25, Y+6	; 0x06
    11be:	01 97       	sbiw	r24, 0x01	; 1
    11c0:	9e 83       	std	Y+6, r25	; 0x06
    11c2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11c4:	8d 81       	ldd	r24, Y+5	; 0x05
    11c6:	9e 81       	ldd	r25, Y+6	; 0x06
    11c8:	00 97       	sbiw	r24, 0x00	; 0
    11ca:	69 f7       	brne	.-38     	; 0x11a6 <LCD_sendCommand+0x396>
    11cc:	14 c0       	rjmp	.+40     	; 0x11f6 <LCD_sendCommand+0x3e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11ce:	6f 81       	ldd	r22, Y+7	; 0x07
    11d0:	78 85       	ldd	r23, Y+8	; 0x08
    11d2:	89 85       	ldd	r24, Y+9	; 0x09
    11d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    11d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11da:	dc 01       	movw	r26, r24
    11dc:	cb 01       	movw	r24, r22
    11de:	9e 83       	std	Y+6, r25	; 0x06
    11e0:	8d 83       	std	Y+5, r24	; 0x05
    11e2:	8d 81       	ldd	r24, Y+5	; 0x05
    11e4:	9e 81       	ldd	r25, Y+6	; 0x06
    11e6:	9a 83       	std	Y+2, r25	; 0x02
    11e8:	89 83       	std	Y+1, r24	; 0x01
    11ea:	89 81       	ldd	r24, Y+1	; 0x01
    11ec:	9a 81       	ldd	r25, Y+2	; 0x02
    11ee:	01 97       	sbiw	r24, 0x01	; 1
    11f0:	f1 f7       	brne	.-4      	; 0x11ee <LCD_sendCommand+0x3de>
    11f2:	9a 83       	std	Y+2, r25	; 0x02
    11f4:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(1);
}
    11f6:	e9 96       	adiw	r28, 0x39	; 57
    11f8:	0f b6       	in	r0, 0x3f	; 63
    11fa:	f8 94       	cli
    11fc:	de bf       	out	0x3e, r29	; 62
    11fe:	0f be       	out	0x3f, r0	; 63
    1200:	cd bf       	out	0x3d, r28	; 61
    1202:	cf 91       	pop	r28
    1204:	df 91       	pop	r29
    1206:	08 95       	ret

00001208 <LCD_displayCharacter>:

void LCD_displayCharacter(uint8 chr){
    1208:	df 93       	push	r29
    120a:	cf 93       	push	r28
    120c:	cd b7       	in	r28, 0x3d	; 61
    120e:	de b7       	in	r29, 0x3e	; 62
    1210:	e9 97       	sbiw	r28, 0x39	; 57
    1212:	0f b6       	in	r0, 0x3f	; 63
    1214:	f8 94       	cli
    1216:	de bf       	out	0x3e, r29	; 62
    1218:	0f be       	out	0x3f, r0	; 63
    121a:	cd bf       	out	0x3d, r28	; 61
    121c:	89 af       	std	Y+57, r24	; 0x39

	/* RS = 1 */
	SET_BIT(LCD_PORT_COMMAND_REG, RS);
    121e:	a2 e3       	ldi	r26, 0x32	; 50
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	e2 e3       	ldi	r30, 0x32	; 50
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	81 60       	ori	r24, 0x01	; 1
    122a:	8c 93       	st	X, r24

	/* R/W = 0 */
	CLEAR_BIT(LCD_PORT_COMMAND_REG, RW);
    122c:	a2 e3       	ldi	r26, 0x32	; 50
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	e2 e3       	ldi	r30, 0x32	; 50
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	8d 7f       	andi	r24, 0xFD	; 253
    1238:	8c 93       	st	X, r24
    123a:	80 e0       	ldi	r24, 0x00	; 0
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	a0 e8       	ldi	r26, 0x80	; 128
    1240:	bf e3       	ldi	r27, 0x3F	; 63
    1242:	8d ab       	std	Y+53, r24	; 0x35
    1244:	9e ab       	std	Y+54, r25	; 0x36
    1246:	af ab       	std	Y+55, r26	; 0x37
    1248:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    124a:	6d a9       	ldd	r22, Y+53	; 0x35
    124c:	7e a9       	ldd	r23, Y+54	; 0x36
    124e:	8f a9       	ldd	r24, Y+55	; 0x37
    1250:	98 ad       	ldd	r25, Y+56	; 0x38
    1252:	20 e0       	ldi	r18, 0x00	; 0
    1254:	30 e0       	ldi	r19, 0x00	; 0
    1256:	4a e7       	ldi	r20, 0x7A	; 122
    1258:	53 e4       	ldi	r21, 0x43	; 67
    125a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    125e:	dc 01       	movw	r26, r24
    1260:	cb 01       	movw	r24, r22
    1262:	89 ab       	std	Y+49, r24	; 0x31
    1264:	9a ab       	std	Y+50, r25	; 0x32
    1266:	ab ab       	std	Y+51, r26	; 0x33
    1268:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    126a:	69 a9       	ldd	r22, Y+49	; 0x31
    126c:	7a a9       	ldd	r23, Y+50	; 0x32
    126e:	8b a9       	ldd	r24, Y+51	; 0x33
    1270:	9c a9       	ldd	r25, Y+52	; 0x34
    1272:	20 e0       	ldi	r18, 0x00	; 0
    1274:	30 e0       	ldi	r19, 0x00	; 0
    1276:	40 e8       	ldi	r20, 0x80	; 128
    1278:	5f e3       	ldi	r21, 0x3F	; 63
    127a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    127e:	88 23       	and	r24, r24
    1280:	2c f4       	brge	.+10     	; 0x128c <LCD_displayCharacter+0x84>
		__ticks = 1;
    1282:	81 e0       	ldi	r24, 0x01	; 1
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	98 ab       	std	Y+48, r25	; 0x30
    1288:	8f a7       	std	Y+47, r24	; 0x2f
    128a:	3f c0       	rjmp	.+126    	; 0x130a <LCD_displayCharacter+0x102>
	else if (__tmp > 65535)
    128c:	69 a9       	ldd	r22, Y+49	; 0x31
    128e:	7a a9       	ldd	r23, Y+50	; 0x32
    1290:	8b a9       	ldd	r24, Y+51	; 0x33
    1292:	9c a9       	ldd	r25, Y+52	; 0x34
    1294:	20 e0       	ldi	r18, 0x00	; 0
    1296:	3f ef       	ldi	r19, 0xFF	; 255
    1298:	4f e7       	ldi	r20, 0x7F	; 127
    129a:	57 e4       	ldi	r21, 0x47	; 71
    129c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    12a0:	18 16       	cp	r1, r24
    12a2:	4c f5       	brge	.+82     	; 0x12f6 <LCD_displayCharacter+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    12a4:	6d a9       	ldd	r22, Y+53	; 0x35
    12a6:	7e a9       	ldd	r23, Y+54	; 0x36
    12a8:	8f a9       	ldd	r24, Y+55	; 0x37
    12aa:	98 ad       	ldd	r25, Y+56	; 0x38
    12ac:	20 e0       	ldi	r18, 0x00	; 0
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	40 e2       	ldi	r20, 0x20	; 32
    12b2:	51 e4       	ldi	r21, 0x41	; 65
    12b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12b8:	dc 01       	movw	r26, r24
    12ba:	cb 01       	movw	r24, r22
    12bc:	bc 01       	movw	r22, r24
    12be:	cd 01       	movw	r24, r26
    12c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12c4:	dc 01       	movw	r26, r24
    12c6:	cb 01       	movw	r24, r22
    12c8:	98 ab       	std	Y+48, r25	; 0x30
    12ca:	8f a7       	std	Y+47, r24	; 0x2f
    12cc:	0f c0       	rjmp	.+30     	; 0x12ec <LCD_displayCharacter+0xe4>
    12ce:	89 e1       	ldi	r24, 0x19	; 25
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	9e a7       	std	Y+46, r25	; 0x2e
    12d4:	8d a7       	std	Y+45, r24	; 0x2d
    12d6:	8d a5       	ldd	r24, Y+45	; 0x2d
    12d8:	9e a5       	ldd	r25, Y+46	; 0x2e
    12da:	01 97       	sbiw	r24, 0x01	; 1
    12dc:	f1 f7       	brne	.-4      	; 0x12da <LCD_displayCharacter+0xd2>
    12de:	9e a7       	std	Y+46, r25	; 0x2e
    12e0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12e2:	8f a5       	ldd	r24, Y+47	; 0x2f
    12e4:	98 a9       	ldd	r25, Y+48	; 0x30
    12e6:	01 97       	sbiw	r24, 0x01	; 1
    12e8:	98 ab       	std	Y+48, r25	; 0x30
    12ea:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12ec:	8f a5       	ldd	r24, Y+47	; 0x2f
    12ee:	98 a9       	ldd	r25, Y+48	; 0x30
    12f0:	00 97       	sbiw	r24, 0x00	; 0
    12f2:	69 f7       	brne	.-38     	; 0x12ce <LCD_displayCharacter+0xc6>
    12f4:	14 c0       	rjmp	.+40     	; 0x131e <LCD_displayCharacter+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12f6:	69 a9       	ldd	r22, Y+49	; 0x31
    12f8:	7a a9       	ldd	r23, Y+50	; 0x32
    12fa:	8b a9       	ldd	r24, Y+51	; 0x33
    12fc:	9c a9       	ldd	r25, Y+52	; 0x34
    12fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1302:	dc 01       	movw	r26, r24
    1304:	cb 01       	movw	r24, r22
    1306:	98 ab       	std	Y+48, r25	; 0x30
    1308:	8f a7       	std	Y+47, r24	; 0x2f
    130a:	8f a5       	ldd	r24, Y+47	; 0x2f
    130c:	98 a9       	ldd	r25, Y+48	; 0x30
    130e:	9c a7       	std	Y+44, r25	; 0x2c
    1310:	8b a7       	std	Y+43, r24	; 0x2b
    1312:	8b a5       	ldd	r24, Y+43	; 0x2b
    1314:	9c a5       	ldd	r25, Y+44	; 0x2c
    1316:	01 97       	sbiw	r24, 0x01	; 1
    1318:	f1 f7       	brne	.-4      	; 0x1316 <LCD_displayCharacter+0x10e>
    131a:	9c a7       	std	Y+44, r25	; 0x2c
    131c:	8b a7       	std	Y+43, r24	; 0x2b

	/* delay 50 ns */
	_delay_ms(1);

	/* ENABLE = 1 */
	SET_BIT(LCD_PORT_COMMAND_REG, E);
    131e:	a2 e3       	ldi	r26, 0x32	; 50
    1320:	b0 e0       	ldi	r27, 0x00	; 0
    1322:	e2 e3       	ldi	r30, 0x32	; 50
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	80 81       	ld	r24, Z
    1328:	84 60       	ori	r24, 0x04	; 4
    132a:	8c 93       	st	X, r24
    132c:	80 e0       	ldi	r24, 0x00	; 0
    132e:	90 e0       	ldi	r25, 0x00	; 0
    1330:	a0 e8       	ldi	r26, 0x80	; 128
    1332:	bf e3       	ldi	r27, 0x3F	; 63
    1334:	8f a3       	std	Y+39, r24	; 0x27
    1336:	98 a7       	std	Y+40, r25	; 0x28
    1338:	a9 a7       	std	Y+41, r26	; 0x29
    133a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    133c:	6f a1       	ldd	r22, Y+39	; 0x27
    133e:	78 a5       	ldd	r23, Y+40	; 0x28
    1340:	89 a5       	ldd	r24, Y+41	; 0x29
    1342:	9a a5       	ldd	r25, Y+42	; 0x2a
    1344:	20 e0       	ldi	r18, 0x00	; 0
    1346:	30 e0       	ldi	r19, 0x00	; 0
    1348:	4a e7       	ldi	r20, 0x7A	; 122
    134a:	53 e4       	ldi	r21, 0x43	; 67
    134c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1350:	dc 01       	movw	r26, r24
    1352:	cb 01       	movw	r24, r22
    1354:	8b a3       	std	Y+35, r24	; 0x23
    1356:	9c a3       	std	Y+36, r25	; 0x24
    1358:	ad a3       	std	Y+37, r26	; 0x25
    135a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    135c:	6b a1       	ldd	r22, Y+35	; 0x23
    135e:	7c a1       	ldd	r23, Y+36	; 0x24
    1360:	8d a1       	ldd	r24, Y+37	; 0x25
    1362:	9e a1       	ldd	r25, Y+38	; 0x26
    1364:	20 e0       	ldi	r18, 0x00	; 0
    1366:	30 e0       	ldi	r19, 0x00	; 0
    1368:	40 e8       	ldi	r20, 0x80	; 128
    136a:	5f e3       	ldi	r21, 0x3F	; 63
    136c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1370:	88 23       	and	r24, r24
    1372:	2c f4       	brge	.+10     	; 0x137e <LCD_displayCharacter+0x176>
		__ticks = 1;
    1374:	81 e0       	ldi	r24, 0x01	; 1
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	9a a3       	std	Y+34, r25	; 0x22
    137a:	89 a3       	std	Y+33, r24	; 0x21
    137c:	3f c0       	rjmp	.+126    	; 0x13fc <LCD_displayCharacter+0x1f4>
	else if (__tmp > 65535)
    137e:	6b a1       	ldd	r22, Y+35	; 0x23
    1380:	7c a1       	ldd	r23, Y+36	; 0x24
    1382:	8d a1       	ldd	r24, Y+37	; 0x25
    1384:	9e a1       	ldd	r25, Y+38	; 0x26
    1386:	20 e0       	ldi	r18, 0x00	; 0
    1388:	3f ef       	ldi	r19, 0xFF	; 255
    138a:	4f e7       	ldi	r20, 0x7F	; 127
    138c:	57 e4       	ldi	r21, 0x47	; 71
    138e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1392:	18 16       	cp	r1, r24
    1394:	4c f5       	brge	.+82     	; 0x13e8 <LCD_displayCharacter+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1396:	6f a1       	ldd	r22, Y+39	; 0x27
    1398:	78 a5       	ldd	r23, Y+40	; 0x28
    139a:	89 a5       	ldd	r24, Y+41	; 0x29
    139c:	9a a5       	ldd	r25, Y+42	; 0x2a
    139e:	20 e0       	ldi	r18, 0x00	; 0
    13a0:	30 e0       	ldi	r19, 0x00	; 0
    13a2:	40 e2       	ldi	r20, 0x20	; 32
    13a4:	51 e4       	ldi	r21, 0x41	; 65
    13a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13aa:	dc 01       	movw	r26, r24
    13ac:	cb 01       	movw	r24, r22
    13ae:	bc 01       	movw	r22, r24
    13b0:	cd 01       	movw	r24, r26
    13b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13b6:	dc 01       	movw	r26, r24
    13b8:	cb 01       	movw	r24, r22
    13ba:	9a a3       	std	Y+34, r25	; 0x22
    13bc:	89 a3       	std	Y+33, r24	; 0x21
    13be:	0f c0       	rjmp	.+30     	; 0x13de <LCD_displayCharacter+0x1d6>
    13c0:	89 e1       	ldi	r24, 0x19	; 25
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	98 a3       	std	Y+32, r25	; 0x20
    13c6:	8f 8f       	std	Y+31, r24	; 0x1f
    13c8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    13ca:	98 a1       	ldd	r25, Y+32	; 0x20
    13cc:	01 97       	sbiw	r24, 0x01	; 1
    13ce:	f1 f7       	brne	.-4      	; 0x13cc <LCD_displayCharacter+0x1c4>
    13d0:	98 a3       	std	Y+32, r25	; 0x20
    13d2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13d4:	89 a1       	ldd	r24, Y+33	; 0x21
    13d6:	9a a1       	ldd	r25, Y+34	; 0x22
    13d8:	01 97       	sbiw	r24, 0x01	; 1
    13da:	9a a3       	std	Y+34, r25	; 0x22
    13dc:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13de:	89 a1       	ldd	r24, Y+33	; 0x21
    13e0:	9a a1       	ldd	r25, Y+34	; 0x22
    13e2:	00 97       	sbiw	r24, 0x00	; 0
    13e4:	69 f7       	brne	.-38     	; 0x13c0 <LCD_displayCharacter+0x1b8>
    13e6:	14 c0       	rjmp	.+40     	; 0x1410 <LCD_displayCharacter+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13e8:	6b a1       	ldd	r22, Y+35	; 0x23
    13ea:	7c a1       	ldd	r23, Y+36	; 0x24
    13ec:	8d a1       	ldd	r24, Y+37	; 0x25
    13ee:	9e a1       	ldd	r25, Y+38	; 0x26
    13f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13f4:	dc 01       	movw	r26, r24
    13f6:	cb 01       	movw	r24, r22
    13f8:	9a a3       	std	Y+34, r25	; 0x22
    13fa:	89 a3       	std	Y+33, r24	; 0x21
    13fc:	89 a1       	ldd	r24, Y+33	; 0x21
    13fe:	9a a1       	ldd	r25, Y+34	; 0x22
    1400:	9e 8f       	std	Y+30, r25	; 0x1e
    1402:	8d 8f       	std	Y+29, r24	; 0x1d
    1404:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1406:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1408:	01 97       	sbiw	r24, 0x01	; 1
    140a:	f1 f7       	brne	.-4      	; 0x1408 <LCD_displayCharacter+0x200>
    140c:	9e 8f       	std	Y+30, r25	; 0x1e
    140e:	8d 8f       	std	Y+29, r24	; 0x1d

	/* delay 190 ns */
	_delay_ms(1);

	/* DATA BUS = Command  */
	LCD_PORT_DATA_REG = chr;
    1410:	e5 e3       	ldi	r30, 0x35	; 53
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	89 ad       	ldd	r24, Y+57	; 0x39
    1416:	80 83       	st	Z, r24
    1418:	80 e0       	ldi	r24, 0x00	; 0
    141a:	90 e0       	ldi	r25, 0x00	; 0
    141c:	a0 e8       	ldi	r26, 0x80	; 128
    141e:	bf e3       	ldi	r27, 0x3F	; 63
    1420:	89 8f       	std	Y+25, r24	; 0x19
    1422:	9a 8f       	std	Y+26, r25	; 0x1a
    1424:	ab 8f       	std	Y+27, r26	; 0x1b
    1426:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1428:	69 8d       	ldd	r22, Y+25	; 0x19
    142a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    142c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    142e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1430:	20 e0       	ldi	r18, 0x00	; 0
    1432:	30 e0       	ldi	r19, 0x00	; 0
    1434:	4a e7       	ldi	r20, 0x7A	; 122
    1436:	53 e4       	ldi	r21, 0x43	; 67
    1438:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    143c:	dc 01       	movw	r26, r24
    143e:	cb 01       	movw	r24, r22
    1440:	8d 8b       	std	Y+21, r24	; 0x15
    1442:	9e 8b       	std	Y+22, r25	; 0x16
    1444:	af 8b       	std	Y+23, r26	; 0x17
    1446:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1448:	6d 89       	ldd	r22, Y+21	; 0x15
    144a:	7e 89       	ldd	r23, Y+22	; 0x16
    144c:	8f 89       	ldd	r24, Y+23	; 0x17
    144e:	98 8d       	ldd	r25, Y+24	; 0x18
    1450:	20 e0       	ldi	r18, 0x00	; 0
    1452:	30 e0       	ldi	r19, 0x00	; 0
    1454:	40 e8       	ldi	r20, 0x80	; 128
    1456:	5f e3       	ldi	r21, 0x3F	; 63
    1458:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    145c:	88 23       	and	r24, r24
    145e:	2c f4       	brge	.+10     	; 0x146a <LCD_displayCharacter+0x262>
		__ticks = 1;
    1460:	81 e0       	ldi	r24, 0x01	; 1
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	9c 8b       	std	Y+20, r25	; 0x14
    1466:	8b 8b       	std	Y+19, r24	; 0x13
    1468:	3f c0       	rjmp	.+126    	; 0x14e8 <LCD_displayCharacter+0x2e0>
	else if (__tmp > 65535)
    146a:	6d 89       	ldd	r22, Y+21	; 0x15
    146c:	7e 89       	ldd	r23, Y+22	; 0x16
    146e:	8f 89       	ldd	r24, Y+23	; 0x17
    1470:	98 8d       	ldd	r25, Y+24	; 0x18
    1472:	20 e0       	ldi	r18, 0x00	; 0
    1474:	3f ef       	ldi	r19, 0xFF	; 255
    1476:	4f e7       	ldi	r20, 0x7F	; 127
    1478:	57 e4       	ldi	r21, 0x47	; 71
    147a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    147e:	18 16       	cp	r1, r24
    1480:	4c f5       	brge	.+82     	; 0x14d4 <LCD_displayCharacter+0x2cc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1482:	69 8d       	ldd	r22, Y+25	; 0x19
    1484:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1486:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1488:	9c 8d       	ldd	r25, Y+28	; 0x1c
    148a:	20 e0       	ldi	r18, 0x00	; 0
    148c:	30 e0       	ldi	r19, 0x00	; 0
    148e:	40 e2       	ldi	r20, 0x20	; 32
    1490:	51 e4       	ldi	r21, 0x41	; 65
    1492:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1496:	dc 01       	movw	r26, r24
    1498:	cb 01       	movw	r24, r22
    149a:	bc 01       	movw	r22, r24
    149c:	cd 01       	movw	r24, r26
    149e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14a2:	dc 01       	movw	r26, r24
    14a4:	cb 01       	movw	r24, r22
    14a6:	9c 8b       	std	Y+20, r25	; 0x14
    14a8:	8b 8b       	std	Y+19, r24	; 0x13
    14aa:	0f c0       	rjmp	.+30     	; 0x14ca <LCD_displayCharacter+0x2c2>
    14ac:	89 e1       	ldi	r24, 0x19	; 25
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	9a 8b       	std	Y+18, r25	; 0x12
    14b2:	89 8b       	std	Y+17, r24	; 0x11
    14b4:	89 89       	ldd	r24, Y+17	; 0x11
    14b6:	9a 89       	ldd	r25, Y+18	; 0x12
    14b8:	01 97       	sbiw	r24, 0x01	; 1
    14ba:	f1 f7       	brne	.-4      	; 0x14b8 <LCD_displayCharacter+0x2b0>
    14bc:	9a 8b       	std	Y+18, r25	; 0x12
    14be:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14c0:	8b 89       	ldd	r24, Y+19	; 0x13
    14c2:	9c 89       	ldd	r25, Y+20	; 0x14
    14c4:	01 97       	sbiw	r24, 0x01	; 1
    14c6:	9c 8b       	std	Y+20, r25	; 0x14
    14c8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14ca:	8b 89       	ldd	r24, Y+19	; 0x13
    14cc:	9c 89       	ldd	r25, Y+20	; 0x14
    14ce:	00 97       	sbiw	r24, 0x00	; 0
    14d0:	69 f7       	brne	.-38     	; 0x14ac <LCD_displayCharacter+0x2a4>
    14d2:	14 c0       	rjmp	.+40     	; 0x14fc <LCD_displayCharacter+0x2f4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14d4:	6d 89       	ldd	r22, Y+21	; 0x15
    14d6:	7e 89       	ldd	r23, Y+22	; 0x16
    14d8:	8f 89       	ldd	r24, Y+23	; 0x17
    14da:	98 8d       	ldd	r25, Y+24	; 0x18
    14dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14e0:	dc 01       	movw	r26, r24
    14e2:	cb 01       	movw	r24, r22
    14e4:	9c 8b       	std	Y+20, r25	; 0x14
    14e6:	8b 8b       	std	Y+19, r24	; 0x13
    14e8:	8b 89       	ldd	r24, Y+19	; 0x13
    14ea:	9c 89       	ldd	r25, Y+20	; 0x14
    14ec:	98 8b       	std	Y+16, r25	; 0x10
    14ee:	8f 87       	std	Y+15, r24	; 0x0f
    14f0:	8f 85       	ldd	r24, Y+15	; 0x0f
    14f2:	98 89       	ldd	r25, Y+16	; 0x10
    14f4:	01 97       	sbiw	r24, 0x01	; 1
    14f6:	f1 f7       	brne	.-4      	; 0x14f4 <LCD_displayCharacter+0x2ec>
    14f8:	98 8b       	std	Y+16, r25	; 0x10
    14fa:	8f 87       	std	Y+15, r24	; 0x0f

	/* delay 100 ns */
	_delay_ms(1);

	/* Enable = 0 */
	CLEAR_BIT(LCD_PORT_COMMAND_REG, E);
    14fc:	a2 e3       	ldi	r26, 0x32	; 50
    14fe:	b0 e0       	ldi	r27, 0x00	; 0
    1500:	e2 e3       	ldi	r30, 0x32	; 50
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	80 81       	ld	r24, Z
    1506:	8b 7f       	andi	r24, 0xFB	; 251
    1508:	8c 93       	st	X, r24
    150a:	80 e0       	ldi	r24, 0x00	; 0
    150c:	90 e0       	ldi	r25, 0x00	; 0
    150e:	a0 e8       	ldi	r26, 0x80	; 128
    1510:	bf e3       	ldi	r27, 0x3F	; 63
    1512:	8b 87       	std	Y+11, r24	; 0x0b
    1514:	9c 87       	std	Y+12, r25	; 0x0c
    1516:	ad 87       	std	Y+13, r26	; 0x0d
    1518:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    151a:	6b 85       	ldd	r22, Y+11	; 0x0b
    151c:	7c 85       	ldd	r23, Y+12	; 0x0c
    151e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1520:	9e 85       	ldd	r25, Y+14	; 0x0e
    1522:	20 e0       	ldi	r18, 0x00	; 0
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	4a e7       	ldi	r20, 0x7A	; 122
    1528:	53 e4       	ldi	r21, 0x43	; 67
    152a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    152e:	dc 01       	movw	r26, r24
    1530:	cb 01       	movw	r24, r22
    1532:	8f 83       	std	Y+7, r24	; 0x07
    1534:	98 87       	std	Y+8, r25	; 0x08
    1536:	a9 87       	std	Y+9, r26	; 0x09
    1538:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    153a:	6f 81       	ldd	r22, Y+7	; 0x07
    153c:	78 85       	ldd	r23, Y+8	; 0x08
    153e:	89 85       	ldd	r24, Y+9	; 0x09
    1540:	9a 85       	ldd	r25, Y+10	; 0x0a
    1542:	20 e0       	ldi	r18, 0x00	; 0
    1544:	30 e0       	ldi	r19, 0x00	; 0
    1546:	40 e8       	ldi	r20, 0x80	; 128
    1548:	5f e3       	ldi	r21, 0x3F	; 63
    154a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    154e:	88 23       	and	r24, r24
    1550:	2c f4       	brge	.+10     	; 0x155c <LCD_displayCharacter+0x354>
		__ticks = 1;
    1552:	81 e0       	ldi	r24, 0x01	; 1
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	9e 83       	std	Y+6, r25	; 0x06
    1558:	8d 83       	std	Y+5, r24	; 0x05
    155a:	3f c0       	rjmp	.+126    	; 0x15da <LCD_displayCharacter+0x3d2>
	else if (__tmp > 65535)
    155c:	6f 81       	ldd	r22, Y+7	; 0x07
    155e:	78 85       	ldd	r23, Y+8	; 0x08
    1560:	89 85       	ldd	r24, Y+9	; 0x09
    1562:	9a 85       	ldd	r25, Y+10	; 0x0a
    1564:	20 e0       	ldi	r18, 0x00	; 0
    1566:	3f ef       	ldi	r19, 0xFF	; 255
    1568:	4f e7       	ldi	r20, 0x7F	; 127
    156a:	57 e4       	ldi	r21, 0x47	; 71
    156c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1570:	18 16       	cp	r1, r24
    1572:	4c f5       	brge	.+82     	; 0x15c6 <LCD_displayCharacter+0x3be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1574:	6b 85       	ldd	r22, Y+11	; 0x0b
    1576:	7c 85       	ldd	r23, Y+12	; 0x0c
    1578:	8d 85       	ldd	r24, Y+13	; 0x0d
    157a:	9e 85       	ldd	r25, Y+14	; 0x0e
    157c:	20 e0       	ldi	r18, 0x00	; 0
    157e:	30 e0       	ldi	r19, 0x00	; 0
    1580:	40 e2       	ldi	r20, 0x20	; 32
    1582:	51 e4       	ldi	r21, 0x41	; 65
    1584:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1588:	dc 01       	movw	r26, r24
    158a:	cb 01       	movw	r24, r22
    158c:	bc 01       	movw	r22, r24
    158e:	cd 01       	movw	r24, r26
    1590:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1594:	dc 01       	movw	r26, r24
    1596:	cb 01       	movw	r24, r22
    1598:	9e 83       	std	Y+6, r25	; 0x06
    159a:	8d 83       	std	Y+5, r24	; 0x05
    159c:	0f c0       	rjmp	.+30     	; 0x15bc <LCD_displayCharacter+0x3b4>
    159e:	89 e1       	ldi	r24, 0x19	; 25
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	9c 83       	std	Y+4, r25	; 0x04
    15a4:	8b 83       	std	Y+3, r24	; 0x03
    15a6:	8b 81       	ldd	r24, Y+3	; 0x03
    15a8:	9c 81       	ldd	r25, Y+4	; 0x04
    15aa:	01 97       	sbiw	r24, 0x01	; 1
    15ac:	f1 f7       	brne	.-4      	; 0x15aa <LCD_displayCharacter+0x3a2>
    15ae:	9c 83       	std	Y+4, r25	; 0x04
    15b0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15b2:	8d 81       	ldd	r24, Y+5	; 0x05
    15b4:	9e 81       	ldd	r25, Y+6	; 0x06
    15b6:	01 97       	sbiw	r24, 0x01	; 1
    15b8:	9e 83       	std	Y+6, r25	; 0x06
    15ba:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15bc:	8d 81       	ldd	r24, Y+5	; 0x05
    15be:	9e 81       	ldd	r25, Y+6	; 0x06
    15c0:	00 97       	sbiw	r24, 0x00	; 0
    15c2:	69 f7       	brne	.-38     	; 0x159e <LCD_displayCharacter+0x396>
    15c4:	14 c0       	rjmp	.+40     	; 0x15ee <LCD_displayCharacter+0x3e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15c6:	6f 81       	ldd	r22, Y+7	; 0x07
    15c8:	78 85       	ldd	r23, Y+8	; 0x08
    15ca:	89 85       	ldd	r24, Y+9	; 0x09
    15cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    15ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15d2:	dc 01       	movw	r26, r24
    15d4:	cb 01       	movw	r24, r22
    15d6:	9e 83       	std	Y+6, r25	; 0x06
    15d8:	8d 83       	std	Y+5, r24	; 0x05
    15da:	8d 81       	ldd	r24, Y+5	; 0x05
    15dc:	9e 81       	ldd	r25, Y+6	; 0x06
    15de:	9a 83       	std	Y+2, r25	; 0x02
    15e0:	89 83       	std	Y+1, r24	; 0x01
    15e2:	89 81       	ldd	r24, Y+1	; 0x01
    15e4:	9a 81       	ldd	r25, Y+2	; 0x02
    15e6:	01 97       	sbiw	r24, 0x01	; 1
    15e8:	f1 f7       	brne	.-4      	; 0x15e6 <LCD_displayCharacter+0x3de>
    15ea:	9a 83       	std	Y+2, r25	; 0x02
    15ec:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(1);
}
    15ee:	e9 96       	adiw	r28, 0x39	; 57
    15f0:	0f b6       	in	r0, 0x3f	; 63
    15f2:	f8 94       	cli
    15f4:	de bf       	out	0x3e, r29	; 62
    15f6:	0f be       	out	0x3f, r0	; 63
    15f8:	cd bf       	out	0x3d, r28	; 61
    15fa:	cf 91       	pop	r28
    15fc:	df 91       	pop	r29
    15fe:	08 95       	ret

00001600 <LCD_displayString>:

void LCD_displayString(const char *Str)
{
    1600:	df 93       	push	r29
    1602:	cf 93       	push	r28
    1604:	00 d0       	rcall	.+0      	; 0x1606 <LCD_displayString+0x6>
    1606:	0f 92       	push	r0
    1608:	cd b7       	in	r28, 0x3d	; 61
    160a:	de b7       	in	r29, 0x3e	; 62
    160c:	9b 83       	std	Y+3, r25	; 0x03
    160e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1610:	19 82       	std	Y+1, r1	; 0x01
    1612:	0e c0       	rjmp	.+28     	; 0x1630 <LCD_displayString+0x30>
	while(Str[i] != '\0')
	{
		LCD_displayCharacter(Str[i]);
    1614:	89 81       	ldd	r24, Y+1	; 0x01
    1616:	28 2f       	mov	r18, r24
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	8a 81       	ldd	r24, Y+2	; 0x02
    161c:	9b 81       	ldd	r25, Y+3	; 0x03
    161e:	fc 01       	movw	r30, r24
    1620:	e2 0f       	add	r30, r18
    1622:	f3 1f       	adc	r31, r19
    1624:	80 81       	ld	r24, Z
    1626:	0e 94 04 09 	call	0x1208	; 0x1208 <LCD_displayCharacter>
		i++;
    162a:	89 81       	ldd	r24, Y+1	; 0x01
    162c:	8f 5f       	subi	r24, 0xFF	; 255
    162e:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    1630:	89 81       	ldd	r24, Y+1	; 0x01
    1632:	28 2f       	mov	r18, r24
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	8a 81       	ldd	r24, Y+2	; 0x02
    1638:	9b 81       	ldd	r25, Y+3	; 0x03
    163a:	fc 01       	movw	r30, r24
    163c:	e2 0f       	add	r30, r18
    163e:	f3 1f       	adc	r31, r19
    1640:	80 81       	ld	r24, Z
    1642:	88 23       	and	r24, r24
    1644:	39 f7       	brne	.-50     	; 0x1614 <LCD_displayString+0x14>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}
	*********************************************************/
}
    1646:	0f 90       	pop	r0
    1648:	0f 90       	pop	r0
    164a:	0f 90       	pop	r0
    164c:	cf 91       	pop	r28
    164e:	df 91       	pop	r29
    1650:	08 95       	ret

00001652 <LCD_goToRowColumn>:

void LCD_goToRowColumn(uint8 row,uint8 col)
{
    1652:	df 93       	push	r29
    1654:	cf 93       	push	r28
    1656:	00 d0       	rcall	.+0      	; 0x1658 <LCD_goToRowColumn+0x6>
    1658:	00 d0       	rcall	.+0      	; 0x165a <LCD_goToRowColumn+0x8>
    165a:	0f 92       	push	r0
    165c:	cd b7       	in	r28, 0x3d	; 61
    165e:	de b7       	in	r29, 0x3e	; 62
    1660:	8a 83       	std	Y+2, r24	; 0x02
    1662:	6b 83       	std	Y+3, r22	; 0x03
	uint8 Address;

	/* first of all calculate the required address */
	switch(row)
    1664:	8a 81       	ldd	r24, Y+2	; 0x02
    1666:	28 2f       	mov	r18, r24
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	3d 83       	std	Y+5, r19	; 0x05
    166c:	2c 83       	std	Y+4, r18	; 0x04
    166e:	8c 81       	ldd	r24, Y+4	; 0x04
    1670:	9d 81       	ldd	r25, Y+5	; 0x05
    1672:	81 30       	cpi	r24, 0x01	; 1
    1674:	91 05       	cpc	r25, r1
    1676:	c1 f0       	breq	.+48     	; 0x16a8 <LCD_goToRowColumn+0x56>
    1678:	2c 81       	ldd	r18, Y+4	; 0x04
    167a:	3d 81       	ldd	r19, Y+5	; 0x05
    167c:	22 30       	cpi	r18, 0x02	; 2
    167e:	31 05       	cpc	r19, r1
    1680:	2c f4       	brge	.+10     	; 0x168c <LCD_goToRowColumn+0x3a>
    1682:	8c 81       	ldd	r24, Y+4	; 0x04
    1684:	9d 81       	ldd	r25, Y+5	; 0x05
    1686:	00 97       	sbiw	r24, 0x00	; 0
    1688:	61 f0       	breq	.+24     	; 0x16a2 <LCD_goToRowColumn+0x50>
    168a:	19 c0       	rjmp	.+50     	; 0x16be <LCD_goToRowColumn+0x6c>
    168c:	2c 81       	ldd	r18, Y+4	; 0x04
    168e:	3d 81       	ldd	r19, Y+5	; 0x05
    1690:	22 30       	cpi	r18, 0x02	; 2
    1692:	31 05       	cpc	r19, r1
    1694:	69 f0       	breq	.+26     	; 0x16b0 <LCD_goToRowColumn+0x5e>
    1696:	8c 81       	ldd	r24, Y+4	; 0x04
    1698:	9d 81       	ldd	r25, Y+5	; 0x05
    169a:	83 30       	cpi	r24, 0x03	; 3
    169c:	91 05       	cpc	r25, r1
    169e:	61 f0       	breq	.+24     	; 0x16b8 <LCD_goToRowColumn+0x66>
    16a0:	0e c0       	rjmp	.+28     	; 0x16be <LCD_goToRowColumn+0x6c>
	{
		case 0:
				Address=col;
    16a2:	8b 81       	ldd	r24, Y+3	; 0x03
    16a4:	89 83       	std	Y+1, r24	; 0x01
    16a6:	0b c0       	rjmp	.+22     	; 0x16be <LCD_goToRowColumn+0x6c>
				break;
		case 1:
				Address=col+0x40;
    16a8:	8b 81       	ldd	r24, Y+3	; 0x03
    16aa:	80 5c       	subi	r24, 0xC0	; 192
    16ac:	89 83       	std	Y+1, r24	; 0x01
    16ae:	07 c0       	rjmp	.+14     	; 0x16be <LCD_goToRowColumn+0x6c>
				break;
		case 2:
				Address=col+0x10;
    16b0:	8b 81       	ldd	r24, Y+3	; 0x03
    16b2:	80 5f       	subi	r24, 0xF0	; 240
    16b4:	89 83       	std	Y+1, r24	; 0x01
    16b6:	03 c0       	rjmp	.+6      	; 0x16be <LCD_goToRowColumn+0x6c>
				break;
		case 3:
				Address=col+0x50;
    16b8:	8b 81       	ldd	r24, Y+3	; 0x03
    16ba:	80 5b       	subi	r24, 0xB0	; 176
    16bc:	89 83       	std	Y+1, r24	; 0x01
				break;
	}
	/* to write to a specific address in the LCD
	 * we need to apply the corresponding command 0b10000000+Address */
	LCD_sendCommand(Address | SET_CURSOR_LOCATION);
    16be:	89 81       	ldd	r24, Y+1	; 0x01
    16c0:	80 68       	ori	r24, 0x80	; 128
    16c2:	0e 94 08 07 	call	0xe10	; 0xe10 <LCD_sendCommand>
}
    16c6:	0f 90       	pop	r0
    16c8:	0f 90       	pop	r0
    16ca:	0f 90       	pop	r0
    16cc:	0f 90       	pop	r0
    16ce:	0f 90       	pop	r0
    16d0:	cf 91       	pop	r28
    16d2:	df 91       	pop	r29
    16d4:	08 95       	ret

000016d6 <LCD_displayStringRowColumn>:

void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    16d6:	df 93       	push	r29
    16d8:	cf 93       	push	r28
    16da:	00 d0       	rcall	.+0      	; 0x16dc <LCD_displayStringRowColumn+0x6>
    16dc:	00 d0       	rcall	.+0      	; 0x16de <LCD_displayStringRowColumn+0x8>
    16de:	cd b7       	in	r28, 0x3d	; 61
    16e0:	de b7       	in	r29, 0x3e	; 62
    16e2:	89 83       	std	Y+1, r24	; 0x01
    16e4:	6a 83       	std	Y+2, r22	; 0x02
    16e6:	5c 83       	std	Y+4, r21	; 0x04
    16e8:	4b 83       	std	Y+3, r20	; 0x03
	LCD_goToRowColumn(row,col); /* go to to the required LCD position */
    16ea:	89 81       	ldd	r24, Y+1	; 0x01
    16ec:	6a 81       	ldd	r22, Y+2	; 0x02
    16ee:	0e 94 29 0b 	call	0x1652	; 0x1652 <LCD_goToRowColumn>
	LCD_displayString(Str); /* display the string */
    16f2:	8b 81       	ldd	r24, Y+3	; 0x03
    16f4:	9c 81       	ldd	r25, Y+4	; 0x04
    16f6:	0e 94 00 0b 	call	0x1600	; 0x1600 <LCD_displayString>
}
    16fa:	0f 90       	pop	r0
    16fc:	0f 90       	pop	r0
    16fe:	0f 90       	pop	r0
    1700:	0f 90       	pop	r0
    1702:	cf 91       	pop	r28
    1704:	df 91       	pop	r29
    1706:	08 95       	ret

00001708 <LCD_intgerToString>:

void LCD_intgerToString(int data)
{
    1708:	df 93       	push	r29
    170a:	cf 93       	push	r28
    170c:	cd b7       	in	r28, 0x3d	; 61
    170e:	de b7       	in	r29, 0x3e	; 62
    1710:	62 97       	sbiw	r28, 0x12	; 18
    1712:	0f b6       	in	r0, 0x3f	; 63
    1714:	f8 94       	cli
    1716:	de bf       	out	0x3e, r29	; 62
    1718:	0f be       	out	0x3f, r0	; 63
    171a:	cd bf       	out	0x3d, r28	; 61
    171c:	9a 8b       	std	Y+18, r25	; 0x12
    171e:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* 10 for decimal */
    1720:	89 89       	ldd	r24, Y+17	; 0x11
    1722:	9a 89       	ldd	r25, Y+18	; 0x12
    1724:	9e 01       	movw	r18, r28
    1726:	2f 5f       	subi	r18, 0xFF	; 255
    1728:	3f 4f       	sbci	r19, 0xFF	; 255
    172a:	b9 01       	movw	r22, r18
    172c:	4a e0       	ldi	r20, 0x0A	; 10
    172e:	50 e0       	ldi	r21, 0x00	; 0
    1730:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <itoa>
   LCD_displayString(buff);
    1734:	ce 01       	movw	r24, r28
    1736:	01 96       	adiw	r24, 0x01	; 1
    1738:	0e 94 00 0b 	call	0x1600	; 0x1600 <LCD_displayString>
}
    173c:	62 96       	adiw	r28, 0x12	; 18
    173e:	0f b6       	in	r0, 0x3f	; 63
    1740:	f8 94       	cli
    1742:	de bf       	out	0x3e, r29	; 62
    1744:	0f be       	out	0x3f, r0	; 63
    1746:	cd bf       	out	0x3d, r28	; 61
    1748:	cf 91       	pop	r28
    174a:	df 91       	pop	r29
    174c:	08 95       	ret

0000174e <LCD_clearScreen>:

void LCD_clearScreen(void)
{
    174e:	df 93       	push	r29
    1750:	cf 93       	push	r28
    1752:	cd b7       	in	r28, 0x3d	; 61
    1754:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(CLEAR_COMMAND); //clear display
    1756:	81 e0       	ldi	r24, 0x01	; 1
    1758:	0e 94 08 07 	call	0xe10	; 0xe10 <LCD_sendCommand>
}
    175c:	cf 91       	pop	r28
    175e:	df 91       	pop	r29
    1760:	08 95       	ret

00001762 <Motor_init>:
/*
 * Description: Function to initiate Motor
 * @Param:		None
 * @Return:		None
 */
void Motor_init(void){
    1762:	df 93       	push	r29
    1764:	cf 93       	push	r28
    1766:	cd b7       	in	r28, 0x3d	; 61
    1768:	de b7       	in	r29, 0x3e	; 62

	/* H-Bridge Enable */
	MOTOR_DDR |= ( (1 << IN1) | (1 << IN2) );
    176a:	a7 e3       	ldi	r26, 0x37	; 55
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	e7 e3       	ldi	r30, 0x37	; 55
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	83 60       	ori	r24, 0x03	; 3
    1776:	8c 93       	st	X, r24

	/* Motors Initially in Stop mode */
	MOTOR_PORT &= ~( ( (1 << IN1) | (1 << IN2) ) );
    1778:	a8 e3       	ldi	r26, 0x38	; 56
    177a:	b0 e0       	ldi	r27, 0x00	; 0
    177c:	e8 e3       	ldi	r30, 0x38	; 56
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	8c 7f       	andi	r24, 0xFC	; 252
    1784:	8c 93       	st	X, r24

}
    1786:	cf 91       	pop	r28
    1788:	df 91       	pop	r29
    178a:	08 95       	ret

0000178c <Motor_clockWise>:
/*
 * Description: Function to Rotate Motor Clock Wise
 * @Param:		None
 * @Return:		None
 */
void Motor_clockWise(void){
    178c:	df 93       	push	r29
    178e:	cf 93       	push	r28
    1790:	cd b7       	in	r28, 0x3d	; 61
    1792:	de b7       	in	r29, 0x3e	; 62

	MOTOR_PORT &= (~(1 << IN1));
    1794:	a8 e3       	ldi	r26, 0x38	; 56
    1796:	b0 e0       	ldi	r27, 0x00	; 0
    1798:	e8 e3       	ldi	r30, 0x38	; 56
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	80 81       	ld	r24, Z
    179e:	8e 7f       	andi	r24, 0xFE	; 254
    17a0:	8c 93       	st	X, r24
	MOTOR_PORT |= (1 << IN2);
    17a2:	a8 e3       	ldi	r26, 0x38	; 56
    17a4:	b0 e0       	ldi	r27, 0x00	; 0
    17a6:	e8 e3       	ldi	r30, 0x38	; 56
    17a8:	f0 e0       	ldi	r31, 0x00	; 0
    17aa:	80 81       	ld	r24, Z
    17ac:	82 60       	ori	r24, 0x02	; 2
    17ae:	8c 93       	st	X, r24
}
    17b0:	cf 91       	pop	r28
    17b2:	df 91       	pop	r29
    17b4:	08 95       	ret

000017b6 <Motor_antiClockWise>:
/*
 * Description: Function to Rotate Motor Anti Clock Wise
 * @Param:		None
 * @Return:		None
 */
void Motor_antiClockWise(void){
    17b6:	df 93       	push	r29
    17b8:	cf 93       	push	r28
    17ba:	cd b7       	in	r28, 0x3d	; 61
    17bc:	de b7       	in	r29, 0x3e	; 62

	MOTOR_PORT &= (~(1 << IN2));
    17be:	a8 e3       	ldi	r26, 0x38	; 56
    17c0:	b0 e0       	ldi	r27, 0x00	; 0
    17c2:	e8 e3       	ldi	r30, 0x38	; 56
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	80 81       	ld	r24, Z
    17c8:	8d 7f       	andi	r24, 0xFD	; 253
    17ca:	8c 93       	st	X, r24
	MOTOR_PORT |= (1 << IN1);
    17cc:	a8 e3       	ldi	r26, 0x38	; 56
    17ce:	b0 e0       	ldi	r27, 0x00	; 0
    17d0:	e8 e3       	ldi	r30, 0x38	; 56
    17d2:	f0 e0       	ldi	r31, 0x00	; 0
    17d4:	80 81       	ld	r24, Z
    17d6:	81 60       	ori	r24, 0x01	; 1
    17d8:	8c 93       	st	X, r24
}
    17da:	cf 91       	pop	r28
    17dc:	df 91       	pop	r29
    17de:	08 95       	ret

000017e0 <Timer0_init>:
 *				- Put an Initiate Value to start counting from it
 *				- Put a compare match value if using this mode
 * @Param:		Config_Ptr: Pointer to Timer Configuration Structure
 * @Return:		None
 */
void Timer0_init(const Timer_ConfigType * Config_Ptr){
    17e0:	df 93       	push	r29
    17e2:	cf 93       	push	r28
    17e4:	00 d0       	rcall	.+0      	; 0x17e6 <Timer0_init+0x6>
    17e6:	00 d0       	rcall	.+0      	; 0x17e8 <Timer0_init+0x8>
    17e8:	0f 92       	push	r0
    17ea:	cd b7       	in	r28, 0x3d	; 61
    17ec:	de b7       	in	r29, 0x3e	; 62
    17ee:	9a 83       	std	Y+2, r25	; 0x02
    17f0:	89 83       	std	Y+1, r24	; 0x01

	TCCR0 &= 0x00;
    17f2:	e3 e5       	ldi	r30, 0x53	; 83
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	e3 e5       	ldi	r30, 0x53	; 83
    17fa:	f0 e0       	ldi	r31, 0x00	; 0
    17fc:	10 82       	st	Z, r1
	TCNT0 &= 0x00;
    17fe:	e2 e5       	ldi	r30, 0x52	; 82
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	80 81       	ld	r24, Z
    1804:	e2 e5       	ldi	r30, 0x52	; 82
    1806:	f0 e0       	ldi	r31, 0x00	; 0
    1808:	10 82       	st	Z, r1
	OCR0  &= 0x00;
    180a:	ec e5       	ldi	r30, 0x5C	; 92
    180c:	f0 e0       	ldi	r31, 0x00	; 0
    180e:	80 81       	ld	r24, Z
    1810:	ec e5       	ldi	r30, 0x5C	; 92
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	10 82       	st	Z, r1

	/* Set Compare Match Value */
	OCR0  = (Config_Ptr -> CompareValue);
    1816:	ac e5       	ldi	r26, 0x5C	; 92
    1818:	b0 e0       	ldi	r27, 0x00	; 0
    181a:	e9 81       	ldd	r30, Y+1	; 0x01
    181c:	fa 81       	ldd	r31, Y+2	; 0x02
    181e:	85 81       	ldd	r24, Z+5	; 0x05
    1820:	8c 93       	st	X, r24


	if( (Config_Ptr -> TimerMode) == PWM_TIMER_MODE){
    1822:	e9 81       	ldd	r30, Y+1	; 0x01
    1824:	fa 81       	ldd	r31, Y+2	; 0x02
    1826:	80 81       	ld	r24, Z
    1828:	88 23       	and	r24, r24
    182a:	b1 f4       	brne	.+44     	; 0x1858 <Timer0_init+0x78>
		/*	 set PB3/OC0 as output pin -if PWM Mode Enabled- pin where the PWM signal is generated from MC */
		DDRB |= (1 << PB3);
    182c:	a7 e3       	ldi	r26, 0x37	; 55
    182e:	b0 e0       	ldi	r27, 0x00	; 0
    1830:	e7 e3       	ldi	r30, 0x37	; 55
    1832:	f0 e0       	ldi	r31, 0x00	; 0
    1834:	80 81       	ld	r24, Z
    1836:	88 60       	ori	r24, 0x08	; 8
    1838:	8c 93       	st	X, r24

		/* Enable O/P On compare match */
		TCCR0 |= (1<<COM01);
    183a:	a3 e5       	ldi	r26, 0x53	; 83
    183c:	b0 e0       	ldi	r27, 0x00	; 0
    183e:	e3 e5       	ldi	r30, 0x53	; 83
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	80 81       	ld	r24, Z
    1844:	80 62       	ori	r24, 0x20	; 32
    1846:	8c 93       	st	X, r24

		/* Choose PWM Mode */
		TCCR0 &= ~(1<<7);
    1848:	a3 e5       	ldi	r26, 0x53	; 83
    184a:	b0 e0       	ldi	r27, 0x00	; 0
    184c:	e3 e5       	ldi	r30, 0x53	; 83
    184e:	f0 e0       	ldi	r31, 0x00	; 0
    1850:	80 81       	ld	r24, Z
    1852:	8f 77       	andi	r24, 0x7F	; 127
    1854:	8c 93       	st	X, r24
    1856:	09 c0       	rjmp	.+18     	; 0x186a <Timer0_init+0x8a>
	}

	else{
	/* Choose Non PWM Mode */
	TCCR0 = ( (Config_Ptr -> TimerMode) << 7);
    1858:	a3 e5       	ldi	r26, 0x53	; 83
    185a:	b0 e0       	ldi	r27, 0x00	; 0
    185c:	e9 81       	ldd	r30, Y+1	; 0x01
    185e:	fa 81       	ldd	r31, Y+2	; 0x02
    1860:	80 81       	ld	r24, Z
    1862:	87 95       	ror	r24
    1864:	88 27       	eor	r24, r24
    1866:	87 95       	ror	r24
    1868:	8c 93       	st	X, r24
	}

	/* Choose Waveform Mode */
	TCCR0 = ( (TCCR0 & ~(0x48) ) | ( (Config_Ptr -> WaveformMode) ) );
    186a:	a3 e5       	ldi	r26, 0x53	; 83
    186c:	b0 e0       	ldi	r27, 0x00	; 0
    186e:	e3 e5       	ldi	r30, 0x53	; 83
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	80 81       	ld	r24, Z
    1874:	98 2f       	mov	r25, r24
    1876:	97 7b       	andi	r25, 0xB7	; 183
    1878:	e9 81       	ldd	r30, Y+1	; 0x01
    187a:	fa 81       	ldd	r31, Y+2	; 0x02
    187c:	81 81       	ldd	r24, Z+1	; 0x01
    187e:	89 2b       	or	r24, r25
    1880:	8c 93       	st	X, r24

	/* In PWM Modes there are not Toggle Mode */
	if( ( (Config_Ptr -> TimerMode) == PWM_TIMER_MODE) && (Config_Ptr -> CompareMatchMode) == TOGGLE){
    1882:	e9 81       	ldd	r30, Y+1	; 0x01
    1884:	fa 81       	ldd	r31, Y+2	; 0x02
    1886:	80 81       	ld	r24, Z
    1888:	88 23       	and	r24, r24
    188a:	69 f4       	brne	.+26     	; 0x18a6 <Timer0_init+0xc6>
    188c:	e9 81       	ldd	r30, Y+1	; 0x01
    188e:	fa 81       	ldd	r31, Y+2	; 0x02
    1890:	82 81       	ldd	r24, Z+2	; 0x02
    1892:	81 30       	cpi	r24, 0x01	; 1
    1894:	41 f4       	brne	.+16     	; 0x18a6 <Timer0_init+0xc6>
		TCCR0 |= CLEAR_ON_COMPARE_NON_INVERTING;
    1896:	a3 e5       	ldi	r26, 0x53	; 83
    1898:	b0 e0       	ldi	r27, 0x00	; 0
    189a:	e3 e5       	ldi	r30, 0x53	; 83
    189c:	f0 e0       	ldi	r31, 0x00	; 0
    189e:	80 81       	ld	r24, Z
    18a0:	82 60       	ori	r24, 0x02	; 2
    18a2:	8c 93       	st	X, r24
    18a4:	13 c0       	rjmp	.+38     	; 0x18cc <Timer0_init+0xec>
	}

	/* In Normal / CTC Mode there is a Toggle Mode */
	else{
		TCCR0 |= ( (Config_Ptr -> CompareMatchMode) << 3);
    18a6:	a3 e5       	ldi	r26, 0x53	; 83
    18a8:	b0 e0       	ldi	r27, 0x00	; 0
    18aa:	e3 e5       	ldi	r30, 0x53	; 83
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	80 81       	ld	r24, Z
    18b0:	28 2f       	mov	r18, r24
    18b2:	e9 81       	ldd	r30, Y+1	; 0x01
    18b4:	fa 81       	ldd	r31, Y+2	; 0x02
    18b6:	82 81       	ldd	r24, Z+2	; 0x02
    18b8:	88 2f       	mov	r24, r24
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	88 0f       	add	r24, r24
    18be:	99 1f       	adc	r25, r25
    18c0:	88 0f       	add	r24, r24
    18c2:	99 1f       	adc	r25, r25
    18c4:	88 0f       	add	r24, r24
    18c6:	99 1f       	adc	r25, r25
    18c8:	82 2b       	or	r24, r18
    18ca:	8c 93       	st	X, r24
	}

	/* Select Timer Operating Clock */
	TCCR0 |= (Config_Ptr -> Clock );
    18cc:	a3 e5       	ldi	r26, 0x53	; 83
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	e3 e5       	ldi	r30, 0x53	; 83
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	90 81       	ld	r25, Z
    18d6:	e9 81       	ldd	r30, Y+1	; 0x01
    18d8:	fa 81       	ldd	r31, Y+2	; 0x02
    18da:	83 81       	ldd	r24, Z+3	; 0x03
    18dc:	89 2b       	or	r24, r25
    18de:	8c 93       	st	X, r24


	/* Check which timer mode is chosen */
	if( (Config_Ptr -> WaveformMode ) == NORMAL_MODE) {
    18e0:	e9 81       	ldd	r30, Y+1	; 0x01
    18e2:	fa 81       	ldd	r31, Y+2	; 0x02
    18e4:	81 81       	ldd	r24, Z+1	; 0x01
    18e6:	88 23       	and	r24, r24
    18e8:	41 f4       	brne	.+16     	; 0x18fa <Timer0_init+0x11a>

	/*	 Enable Normal Mode Timer Interrupt */
		TIMSK |= (1<<0);
    18ea:	a9 e5       	ldi	r26, 0x59	; 89
    18ec:	b0 e0       	ldi	r27, 0x00	; 0
    18ee:	e9 e5       	ldi	r30, 0x59	; 89
    18f0:	f0 e0       	ldi	r31, 0x00	; 0
    18f2:	80 81       	ld	r24, Z
    18f4:	81 60       	ori	r24, 0x01	; 1
    18f6:	8c 93       	st	X, r24
    18f8:	0c c0       	rjmp	.+24     	; 0x1912 <Timer0_init+0x132>
	}
	else if ( (Config_Ptr -> WaveformMode) == CTC_MODE){
    18fa:	e9 81       	ldd	r30, Y+1	; 0x01
    18fc:	fa 81       	ldd	r31, Y+2	; 0x02
    18fe:	81 81       	ldd	r24, Z+1	; 0x01
    1900:	88 30       	cpi	r24, 0x08	; 8
    1902:	39 f4       	brne	.+14     	; 0x1912 <Timer0_init+0x132>
	/*	 Enable CTC Mode Timer Interrupt */
		TIMSK |= (1<<1);
    1904:	a9 e5       	ldi	r26, 0x59	; 89
    1906:	b0 e0       	ldi	r27, 0x00	; 0
    1908:	e9 e5       	ldi	r30, 0x59	; 89
    190a:	f0 e0       	ldi	r31, 0x00	; 0
    190c:	80 81       	ld	r24, Z
    190e:	82 60       	ori	r24, 0x02	; 2
    1910:	8c 93       	st	X, r24

	}
}
    1912:	0f 90       	pop	r0
    1914:	0f 90       	pop	r0
    1916:	0f 90       	pop	r0
    1918:	0f 90       	pop	r0
    191a:	0f 90       	pop	r0
    191c:	cf 91       	pop	r28
    191e:	df 91       	pop	r29
    1920:	08 95       	ret

00001922 <PWM_setDutyCycle>:
/*
 * Description: Used to Set Duty Cycle of Signal
 * @Param:		dutyCycle
 * @Return:		None
*/
void PWM_setDutyCycle(uint8 dutyCycle){
    1922:	df 93       	push	r29
    1924:	cf 93       	push	r28
    1926:	0f 92       	push	r0
    1928:	cd b7       	in	r28, 0x3d	; 61
    192a:	de b7       	in	r29, 0x3e	; 62
    192c:	89 83       	std	Y+1, r24	; 0x01

	OCR0 = dutyCycle;
    192e:	ec e5       	ldi	r30, 0x5C	; 92
    1930:	f0 e0       	ldi	r31, 0x00	; 0
    1932:	89 81       	ldd	r24, Y+1	; 0x01
    1934:	80 83       	st	Z, r24
}
    1936:	0f 90       	pop	r0
    1938:	cf 91       	pop	r28
    193a:	df 91       	pop	r29
    193c:	08 95       	ret

0000193e <Timer0_setCallBack>:
 * Description: Function to set the Call Back function address
 * 				Used in Interrupt Situation
 * @Param:		Pointer to void Function
 * @Retrun:		None
 */
void Timer0_setCallBack(void (*f_ptr)(void)){
    193e:	df 93       	push	r29
    1940:	cf 93       	push	r28
    1942:	00 d0       	rcall	.+0      	; 0x1944 <Timer0_setCallBack+0x6>
    1944:	cd b7       	in	r28, 0x3d	; 61
    1946:	de b7       	in	r29, 0x3e	; 62
    1948:	9a 83       	std	Y+2, r25	; 0x02
    194a:	89 83       	std	Y+1, r24	; 0x01

}
    194c:	0f 90       	pop	r0
    194e:	0f 90       	pop	r0
    1950:	cf 91       	pop	r28
    1952:	df 91       	pop	r29
    1954:	08 95       	ret

00001956 <main>:
void INT1_Application(void);

/************************************************************************************************/


int main(void){
    1956:	df 93       	push	r29
    1958:	cf 93       	push	r28
    195a:	cd b7       	in	r28, 0x3d	; 61
    195c:	de b7       	in	r29, 0x3e	; 62
    195e:	2c 97       	sbiw	r28, 0x0c	; 12
    1960:	0f b6       	in	r0, 0x3f	; 63
    1962:	f8 94       	cli
    1964:	de bf       	out	0x3e, r29	; 62
    1966:	0f be       	out	0x3f, r0	; 63
    1968:	cd bf       	out	0x3d, r28	; 61

	/* Variable to Calculate Duty Cycle */
	uint8 DutyCycle = 0;
    196a:	19 82       	std	Y+1, r1	; 0x01

	/* Enable Global Interrupt */
	SREG |= (1<<7);
    196c:	af e5       	ldi	r26, 0x5F	; 95
    196e:	b0 e0       	ldi	r27, 0x00	; 0
    1970:	ef e5       	ldi	r30, 0x5F	; 95
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	80 81       	ld	r24, Z
    1976:	80 68       	ori	r24, 0x80	; 128
    1978:	8c 93       	st	X, r24
	ADC_ConfigType 	 ADC_Config;

	/* Variable of type Timer Configuration Structure  */
	Timer_ConfigType Timer_Config;

	ADC_Config.AutoTrigger 			= DISABLE_AUTO_TRIGGER_MODE;
    197a:	1b 82       	std	Y+3, r1	; 0x03
	ADC_Config.Voltage 				= AREF;
    197c:	1a 82       	std	Y+2, r1	; 0x02
	ADC_Config.OperatingMode		= INTERRPUT_OPERATING_MODE;
    197e:	81 e0       	ldi	r24, 0x01	; 1
    1980:	8c 83       	std	Y+4, r24	; 0x04
	ADC_Config.Prescaler			= EIGHT;
    1982:	83 e0       	ldi	r24, 0x03	; 3
    1984:	8d 83       	std	Y+5, r24	; 0x05


	Timer_Config.TimerMode 			= PWM_TIMER_MODE;
    1986:	1f 82       	std	Y+7, r1	; 0x07
	Timer_Config.CompareMatchMode	= CLEAR_ON_COMPARE_NON_INVERTING;
    1988:	82 e0       	ldi	r24, 0x02	; 2
    198a:	89 87       	std	Y+9, r24	; 0x09
	Timer_Config.WaveformMode 		= FAST_PWM;
    198c:	88 e4       	ldi	r24, 0x48	; 72
    198e:	88 87       	std	Y+8, r24	; 0x08
	Timer_Config.Clock				= FCPU_OVER_8;
    1990:	82 e0       	ldi	r24, 0x02	; 2
    1992:	8a 87       	std	Y+10, r24	; 0x0a
	Timer_Config.InitialValue 		= 0;
    1994:	1b 86       	std	Y+11, r1	; 0x0b
	Timer_Config.CompareValue		= 0;	/* Start with 10%*/
    1996:	1c 86       	std	Y+12, r1	; 0x0c

	/* Send Address of ISR Application function to ISR using call back technique */
	INT1_setCallBack(INT1_Application);
    1998:	8e e1       	ldi	r24, 0x1E	; 30
    199a:	9d e0       	ldi	r25, 0x0D	; 13
    199c:	0e 94 db 06 	call	0xdb6	; 0xdb6 <INT1_setCallBack>

	/* Interrupt 1 (PD3) Initialization */
	INT1_init();
    19a0:	0e 94 b1 06 	call	0xd62	; 0xd62 <INT1_init>

	/* LCD Initialization */
	LCD_Init();
    19a4:	0e 94 ed 06 	call	0xdda	; 0xdda <LCD_Init>

	/* ADC Initialization (Interrupt Mode) */
	ADC_init(&ADC_Config);
    19a8:	ce 01       	movw	r24, r28
    19aa:	02 96       	adiw	r24, 0x02	; 2
    19ac:	0e 94 a3 05 	call	0xb46	; 0xb46 <ADC_init>

	/* Timer0 Initialization */
	Timer0_init(&Timer_Config);
    19b0:	ce 01       	movw	r24, r28
    19b2:	07 96       	adiw	r24, 0x07	; 7
    19b4:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <Timer0_init>

	/* Motors Initialization */
	Motor_init();
    19b8:	0e 94 b1 0b 	call	0x1762	; 0x1762 <Motor_init>

	/* Go to next Row of LCD */
	LCD_goToRowColumn(0,0);
    19bc:	80 e0       	ldi	r24, 0x00	; 0
    19be:	60 e0       	ldi	r22, 0x00	; 0
    19c0:	0e 94 29 0b 	call	0x1652	; 0x1652 <LCD_goToRowColumn>

	LCD_displayString("ADC Value = ");
    19c4:	80 e6       	ldi	r24, 0x60	; 96
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	0e 94 00 0b 	call	0x1600	; 0x1600 <LCD_displayString>

	/* Shift to Pixel 10 to display celsius unit */
	LCD_goToRowColumn(0,11);
    19cc:	80 e0       	ldi	r24, 0x00	; 0
    19ce:	6b e0       	ldi	r22, 0x0B	; 11
    19d0:	0e 94 29 0b 	call	0x1652	; 0x1652 <LCD_goToRowColumn>


	while(1){

		/* Initiate Reading operation (Without getting the digital value) */
		ADC_interruptReadChannel(CHANNEL0);
    19d4:	80 e0       	ldi	r24, 0x00	; 0
    19d6:	0e 94 49 06 	call	0xc92	; 0xc92 <ADC_interruptReadChannel>

		/* Converting from 10 bit ADC Reading to only 8 bits to give it to PWM */
		DutyCycle = ((uint8)( (g_adcResult & 0x3FF) / 4));
    19da:	80 91 7b 00 	lds	r24, 0x007B
    19de:	90 91 7c 00 	lds	r25, 0x007C
    19e2:	93 70       	andi	r25, 0x03	; 3
    19e4:	96 95       	lsr	r25
    19e6:	87 95       	ror	r24
    19e8:	96 95       	lsr	r25
    19ea:	87 95       	ror	r24
    19ec:	89 83       	std	Y+1, r24	; 0x01

		/* Still investigating about subtracting 255 from actual duty cycle value */
		PWM_setDutyCycle((255-DutyCycle));
    19ee:	89 81       	ldd	r24, Y+1	; 0x01
    19f0:	80 95       	com	r24
    19f2:	0e 94 91 0c 	call	0x1922	; 0x1922 <PWM_setDutyCycle>

		/* Checking of Global Flag to indicate if INT1 Pressed or not */
		if(g_flag == 1){
    19f6:	80 91 7a 00 	lds	r24, 0x007A
    19fa:	81 30       	cpi	r24, 0x01	; 1
    19fc:	19 f4       	brne	.+6      	; 0x1a04 <main+0xae>

			/* If pressed move motor anti clock wise */
			Motor_clockWise();
    19fe:	0e 94 c6 0b 	call	0x178c	; 0x178c <Motor_clockWise>
    1a02:	02 c0       	rjmp	.+4      	; 0x1a08 <main+0xb2>
		}

		else
		{
			/* Not pressed, move clock wise */
			Motor_antiClockWise();
    1a04:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <Motor_antiClockWise>
		 * If the number is less than 1000
		 * there is 4 displayed due to last value
		 * of g_adcResult
		 * So, here it will replaced with space
		*/
		if(g_adcResult < 1000){
    1a08:	80 91 7b 00 	lds	r24, 0x007B
    1a0c:	90 91 7c 00 	lds	r25, 0x007C
    1a10:	23 e0       	ldi	r18, 0x03	; 3
    1a12:	88 3e       	cpi	r24, 0xE8	; 232
    1a14:	92 07       	cpc	r25, r18
    1a16:	38 f4       	brcc	.+14     	; 0x1a26 <main+0xd0>

			LCD_goToRowColumn(0,15);
    1a18:	80 e0       	ldi	r24, 0x00	; 0
    1a1a:	6f e0       	ldi	r22, 0x0F	; 15
    1a1c:	0e 94 29 0b 	call	0x1652	; 0x1652 <LCD_goToRowColumn>
			LCD_displayCharacter(' ');
    1a20:	80 e2       	ldi	r24, 0x20	; 32
    1a22:	0e 94 04 09 	call	0x1208	; 0x1208 <LCD_displayCharacter>

		/*
		 * View Potentiometer value using
		 * integer to string function
		 */
		LCD_goToRowColumn(0,12);
    1a26:	80 e0       	ldi	r24, 0x00	; 0
    1a28:	6c e0       	ldi	r22, 0x0C	; 12
    1a2a:	0e 94 29 0b 	call	0x1652	; 0x1652 <LCD_goToRowColumn>

		/* Preview ADC Value using integer to string API */
		LCD_intgerToString((uint32)g_adcResult);
    1a2e:	80 91 7b 00 	lds	r24, 0x007B
    1a32:	90 91 7c 00 	lds	r25, 0x007C
    1a36:	0e 94 84 0b 	call	0x1708	; 0x1708 <LCD_intgerToString>
    1a3a:	cc cf       	rjmp	.-104    	; 0x19d4 <main+0x7e>

00001a3c <INT1_Application>:
/*
 * Description: Application function of INT1
 * @Param:		None
 * @Return:		None
*/
void INT1_Application(void){
    1a3c:	df 93       	push	r29
    1a3e:	cf 93       	push	r28
    1a40:	cd b7       	in	r28, 0x3d	; 61
    1a42:	de b7       	in	r29, 0x3e	; 62
	g_flag ^= 1;
    1a44:	80 91 7a 00 	lds	r24, 0x007A
    1a48:	91 e0       	ldi	r25, 0x01	; 1
    1a4a:	89 27       	eor	r24, r25
    1a4c:	80 93 7a 00 	sts	0x007A, r24
}
    1a50:	cf 91       	pop	r28
    1a52:	df 91       	pop	r29
    1a54:	08 95       	ret

00001a56 <__prologue_saves__>:
    1a56:	2f 92       	push	r2
    1a58:	3f 92       	push	r3
    1a5a:	4f 92       	push	r4
    1a5c:	5f 92       	push	r5
    1a5e:	6f 92       	push	r6
    1a60:	7f 92       	push	r7
    1a62:	8f 92       	push	r8
    1a64:	9f 92       	push	r9
    1a66:	af 92       	push	r10
    1a68:	bf 92       	push	r11
    1a6a:	cf 92       	push	r12
    1a6c:	df 92       	push	r13
    1a6e:	ef 92       	push	r14
    1a70:	ff 92       	push	r15
    1a72:	0f 93       	push	r16
    1a74:	1f 93       	push	r17
    1a76:	cf 93       	push	r28
    1a78:	df 93       	push	r29
    1a7a:	cd b7       	in	r28, 0x3d	; 61
    1a7c:	de b7       	in	r29, 0x3e	; 62
    1a7e:	ca 1b       	sub	r28, r26
    1a80:	db 0b       	sbc	r29, r27
    1a82:	0f b6       	in	r0, 0x3f	; 63
    1a84:	f8 94       	cli
    1a86:	de bf       	out	0x3e, r29	; 62
    1a88:	0f be       	out	0x3f, r0	; 63
    1a8a:	cd bf       	out	0x3d, r28	; 61
    1a8c:	09 94       	ijmp

00001a8e <__epilogue_restores__>:
    1a8e:	2a 88       	ldd	r2, Y+18	; 0x12
    1a90:	39 88       	ldd	r3, Y+17	; 0x11
    1a92:	48 88       	ldd	r4, Y+16	; 0x10
    1a94:	5f 84       	ldd	r5, Y+15	; 0x0f
    1a96:	6e 84       	ldd	r6, Y+14	; 0x0e
    1a98:	7d 84       	ldd	r7, Y+13	; 0x0d
    1a9a:	8c 84       	ldd	r8, Y+12	; 0x0c
    1a9c:	9b 84       	ldd	r9, Y+11	; 0x0b
    1a9e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1aa0:	b9 84       	ldd	r11, Y+9	; 0x09
    1aa2:	c8 84       	ldd	r12, Y+8	; 0x08
    1aa4:	df 80       	ldd	r13, Y+7	; 0x07
    1aa6:	ee 80       	ldd	r14, Y+6	; 0x06
    1aa8:	fd 80       	ldd	r15, Y+5	; 0x05
    1aaa:	0c 81       	ldd	r16, Y+4	; 0x04
    1aac:	1b 81       	ldd	r17, Y+3	; 0x03
    1aae:	aa 81       	ldd	r26, Y+2	; 0x02
    1ab0:	b9 81       	ldd	r27, Y+1	; 0x01
    1ab2:	ce 0f       	add	r28, r30
    1ab4:	d1 1d       	adc	r29, r1
    1ab6:	0f b6       	in	r0, 0x3f	; 63
    1ab8:	f8 94       	cli
    1aba:	de bf       	out	0x3e, r29	; 62
    1abc:	0f be       	out	0x3f, r0	; 63
    1abe:	cd bf       	out	0x3d, r28	; 61
    1ac0:	ed 01       	movw	r28, r26
    1ac2:	08 95       	ret

00001ac4 <itoa>:
    1ac4:	fb 01       	movw	r30, r22
    1ac6:	9f 01       	movw	r18, r30
    1ac8:	e8 94       	clt
    1aca:	42 30       	cpi	r20, 0x02	; 2
    1acc:	c4 f0       	brlt	.+48     	; 0x1afe <itoa+0x3a>
    1ace:	45 32       	cpi	r20, 0x25	; 37
    1ad0:	b4 f4       	brge	.+44     	; 0x1afe <itoa+0x3a>
    1ad2:	4a 30       	cpi	r20, 0x0A	; 10
    1ad4:	29 f4       	brne	.+10     	; 0x1ae0 <itoa+0x1c>
    1ad6:	97 fb       	bst	r25, 7
    1ad8:	1e f4       	brtc	.+6      	; 0x1ae0 <itoa+0x1c>
    1ada:	90 95       	com	r25
    1adc:	81 95       	neg	r24
    1ade:	9f 4f       	sbci	r25, 0xFF	; 255
    1ae0:	64 2f       	mov	r22, r20
    1ae2:	77 27       	eor	r23, r23
    1ae4:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <__udivmodhi4>
    1ae8:	80 5d       	subi	r24, 0xD0	; 208
    1aea:	8a 33       	cpi	r24, 0x3A	; 58
    1aec:	0c f0       	brlt	.+2      	; 0x1af0 <itoa+0x2c>
    1aee:	89 5d       	subi	r24, 0xD9	; 217
    1af0:	81 93       	st	Z+, r24
    1af2:	cb 01       	movw	r24, r22
    1af4:	00 97       	sbiw	r24, 0x00	; 0
    1af6:	a1 f7       	brne	.-24     	; 0x1ae0 <itoa+0x1c>
    1af8:	16 f4       	brtc	.+4      	; 0x1afe <itoa+0x3a>
    1afa:	5d e2       	ldi	r21, 0x2D	; 45
    1afc:	51 93       	st	Z+, r21
    1afe:	10 82       	st	Z, r1
    1b00:	c9 01       	movw	r24, r18
    1b02:	0c 94 83 0d 	jmp	0x1b06	; 0x1b06 <strrev>

00001b06 <strrev>:
    1b06:	dc 01       	movw	r26, r24
    1b08:	fc 01       	movw	r30, r24
    1b0a:	67 2f       	mov	r22, r23
    1b0c:	71 91       	ld	r23, Z+
    1b0e:	77 23       	and	r23, r23
    1b10:	e1 f7       	brne	.-8      	; 0x1b0a <strrev+0x4>
    1b12:	32 97       	sbiw	r30, 0x02	; 2
    1b14:	04 c0       	rjmp	.+8      	; 0x1b1e <strrev+0x18>
    1b16:	7c 91       	ld	r23, X
    1b18:	6d 93       	st	X+, r22
    1b1a:	70 83       	st	Z, r23
    1b1c:	62 91       	ld	r22, -Z
    1b1e:	ae 17       	cp	r26, r30
    1b20:	bf 07       	cpc	r27, r31
    1b22:	c8 f3       	brcs	.-14     	; 0x1b16 <strrev+0x10>
    1b24:	08 95       	ret

00001b26 <__udivmodhi4>:
    1b26:	aa 1b       	sub	r26, r26
    1b28:	bb 1b       	sub	r27, r27
    1b2a:	51 e1       	ldi	r21, 0x11	; 17
    1b2c:	07 c0       	rjmp	.+14     	; 0x1b3c <__udivmodhi4_ep>

00001b2e <__udivmodhi4_loop>:
    1b2e:	aa 1f       	adc	r26, r26
    1b30:	bb 1f       	adc	r27, r27
    1b32:	a6 17       	cp	r26, r22
    1b34:	b7 07       	cpc	r27, r23
    1b36:	10 f0       	brcs	.+4      	; 0x1b3c <__udivmodhi4_ep>
    1b38:	a6 1b       	sub	r26, r22
    1b3a:	b7 0b       	sbc	r27, r23

00001b3c <__udivmodhi4_ep>:
    1b3c:	88 1f       	adc	r24, r24
    1b3e:	99 1f       	adc	r25, r25
    1b40:	5a 95       	dec	r21
    1b42:	a9 f7       	brne	.-22     	; 0x1b2e <__udivmodhi4_loop>
    1b44:	80 95       	com	r24
    1b46:	90 95       	com	r25
    1b48:	bc 01       	movw	r22, r24
    1b4a:	cd 01       	movw	r24, r26
    1b4c:	08 95       	ret

00001b4e <_exit>:
    1b4e:	f8 94       	cli

00001b50 <__stop_program>:
    1b50:	ff cf       	rjmp	.-2      	; 0x1b50 <__stop_program>
