# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/ANDgate.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Alu.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" \
"../../../../lab06.srcs/sources_1/new/EX_MEM.v" \
"../../../../lab06.srcs/sources_1/new/Forward_unit.v" \
"../../../../lab06.srcs/sources_1/new/ID_EX.v" \
"../../../../lab06.srcs/sources_1/new/IF_ID.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" \
"../../../../lab06.srcs/sources_1/new/MEM_WB.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/Mux.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/PC.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/Shift.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/Shift_26.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/TOP.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/signext_5_32.v" \
"../../../../lab06.srcs/sim_1/imports/new/TOP_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
