
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025c0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080026cc  080026cc  000126cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026ec  080026ec  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  080026ec  080026ec  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  080026ec  080026ec  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026ec  080026ec  000126ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026f0  080026f0  000126f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  080026f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000034  08002728  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08002728  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   000086be  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001955  00000000  00000000  0002871b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  0002a070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000928  00000000  00000000  0002aa80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a3c  00000000  00000000  0002b3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000af94  00000000  00000000  00041de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000820ab  00000000  00000000  0004cd78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cee23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002820  00000000  00000000  000cee74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000034 	.word	0x20000034
 8000128:	00000000 	.word	0x00000000
 800012c:	080026b4 	.word	0x080026b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000038 	.word	0x20000038
 8000148:	080026b4 	.word	0x080026b4

0800014c <key1Process>:
int keyReg1[NO_BUTTONS];
int keyReg2[NO_BUTTONS];
int keyReg3[NO_BUTTONS];
int timerForKeyPress = TIME_CHANGE_TO_AUTO;

void key1Process() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	turn_off_all_singleLed();
 8000150:	f000 fc06 	bl	8000960 <turn_off_all_singleLed>
	turn_off_all_7seg();
 8000154:	f000 fd16 	bl	8000b84 <turn_off_all_7seg>
	turn_on_7seg(2);
 8000158:	2002      	movs	r0, #2
 800015a:	f000 fd21 	bl	8000ba0 <turn_on_7seg>
	turn_on_7seg(3);
 800015e:	2003      	movs	r0, #3
 8000160:	f000 fd1e 	bl	8000ba0 <turn_on_7seg>
	switch(status) {
 8000164:	4b23      	ldr	r3, [pc, #140]	; (80001f4 <key1Process+0xa8>)
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	2b07      	cmp	r3, #7
 800016a:	d013      	beq.n	8000194 <key1Process+0x48>
 800016c:	2b07      	cmp	r3, #7
 800016e:	dc31      	bgt.n	80001d4 <key1Process+0x88>
 8000170:	2b05      	cmp	r3, #5
 8000172:	d002      	beq.n	800017a <key1Process+0x2e>
 8000174:	2b06      	cmp	r3, #6
 8000176:	d01a      	beq.n	80001ae <key1Process+0x62>
 8000178:	e02c      	b.n	80001d4 <key1Process+0x88>
	case MODE_RED:
		GPIOA->ODR &= ~(0x9<<5);
 800017a:	4b1f      	ldr	r3, [pc, #124]	; (80001f8 <key1Process+0xac>)
 800017c:	68db      	ldr	r3, [r3, #12]
 800017e:	4a1e      	ldr	r2, [pc, #120]	; (80001f8 <key1Process+0xac>)
 8000180:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8000184:	60d3      	str	r3, [r2, #12]
		status = MODE_YELLOW;
 8000186:	4b1b      	ldr	r3, [pc, #108]	; (80001f4 <key1Process+0xa8>)
 8000188:	2207      	movs	r2, #7
 800018a:	601a      	str	r2, [r3, #0]
		set_timer(DURATION_MANUAL);
 800018c:	2064      	movs	r0, #100	; 0x64
 800018e:	f000 fe49 	bl	8000e24 <set_timer>
		break;
 8000192:	e02c      	b.n	80001ee <key1Process+0xa2>
	case MODE_YELLOW:
		GPIOA->ODR &= ~(0x9<<4);
 8000194:	4b18      	ldr	r3, [pc, #96]	; (80001f8 <key1Process+0xac>)
 8000196:	68db      	ldr	r3, [r3, #12]
 8000198:	4a17      	ldr	r2, [pc, #92]	; (80001f8 <key1Process+0xac>)
 800019a:	f023 0390 	bic.w	r3, r3, #144	; 0x90
 800019e:	60d3      	str	r3, [r2, #12]
		status = MODE_GREEN;
 80001a0:	4b14      	ldr	r3, [pc, #80]	; (80001f4 <key1Process+0xa8>)
 80001a2:	2206      	movs	r2, #6
 80001a4:	601a      	str	r2, [r3, #0]
		set_timer(DURATION_MANUAL);
 80001a6:	2064      	movs	r0, #100	; 0x64
 80001a8:	f000 fe3c 	bl	8000e24 <set_timer>
		break;
 80001ac:	e01f      	b.n	80001ee <key1Process+0xa2>
	case MODE_GREEN:
		status = STATE0;
 80001ae:	4b11      	ldr	r3, [pc, #68]	; (80001f4 <key1Process+0xa8>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	601a      	str	r2, [r3, #0]
		value0 = durationRed;
 80001b4:	4b11      	ldr	r3, [pc, #68]	; (80001fc <key1Process+0xb0>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a11      	ldr	r2, [pc, #68]	; (8000200 <key1Process+0xb4>)
 80001ba:	6013      	str	r3, [r2, #0]
		value1 = durationGreen;
 80001bc:	4b11      	ldr	r3, [pc, #68]	; (8000204 <key1Process+0xb8>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a11      	ldr	r2, [pc, #68]	; (8000208 <key1Process+0xbc>)
 80001c2:	6013      	str	r3, [r2, #0]
		side = 0;
 80001c4:	4b11      	ldr	r3, [pc, #68]	; (800020c <key1Process+0xc0>)
 80001c6:	2200      	movs	r2, #0
 80001c8:	601a      	str	r2, [r3, #0]
		set_timer(DURATION);
 80001ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001ce:	f000 fe29 	bl	8000e24 <set_timer>
		break;
 80001d2:	e00c      	b.n	80001ee <key1Process+0xa2>
	default:
		GPIOA->ODR &= ~(0x9<<3);
 80001d4:	4b08      	ldr	r3, [pc, #32]	; (80001f8 <key1Process+0xac>)
 80001d6:	68db      	ldr	r3, [r3, #12]
 80001d8:	4a07      	ldr	r2, [pc, #28]	; (80001f8 <key1Process+0xac>)
 80001da:	f023 0348 	bic.w	r3, r3, #72	; 0x48
 80001de:	60d3      	str	r3, [r2, #12]
		status = MODE_RED;
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <key1Process+0xa8>)
 80001e2:	2205      	movs	r2, #5
 80001e4:	601a      	str	r2, [r3, #0]
		set_timer(DURATION_MANUAL);
 80001e6:	2064      	movs	r0, #100	; 0x64
 80001e8:	f000 fe1c 	bl	8000e24 <set_timer>
		break;
 80001ec:	bf00      	nop
	}

}
 80001ee:	bf00      	nop
 80001f0:	bd80      	pop	{r7, pc}
 80001f2:	bf00      	nop
 80001f4:	20000090 	.word	0x20000090
 80001f8:	40010800 	.word	0x40010800
 80001fc:	2000001c 	.word	0x2000001c
 8000200:	20000014 	.word	0x20000014
 8000204:	20000020 	.word	0x20000020
 8000208:	20000018 	.word	0x20000018
 800020c:	20000094 	.word	0x20000094

08000210 <key2Process>:

void key2Process() {
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
	switch(status) {
 8000214:	4b0c      	ldr	r3, [pc, #48]	; (8000248 <key2Process+0x38>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	2b07      	cmp	r3, #7
 800021a:	d00a      	beq.n	8000232 <key2Process+0x22>
 800021c:	2b07      	cmp	r3, #7
 800021e:	dc10      	bgt.n	8000242 <key2Process+0x32>
 8000220:	2b05      	cmp	r3, #5
 8000222:	d002      	beq.n	800022a <key2Process+0x1a>
 8000224:	2b06      	cmp	r3, #6
 8000226:	d008      	beq.n	800023a <key2Process+0x2a>
		break;
	case MODE_GREEN:
		set_led_duration(3);
		break;
	default:
		break;
 8000228:	e00b      	b.n	8000242 <key2Process+0x32>
		set_led_duration(1);
 800022a:	2001      	movs	r0, #1
 800022c:	f000 fe30 	bl	8000e90 <set_led_duration>
		break;
 8000230:	e008      	b.n	8000244 <key2Process+0x34>
		set_led_duration(2);
 8000232:	2002      	movs	r0, #2
 8000234:	f000 fe2c 	bl	8000e90 <set_led_duration>
		break;
 8000238:	e004      	b.n	8000244 <key2Process+0x34>
		set_led_duration(3);
 800023a:	2003      	movs	r0, #3
 800023c:	f000 fe28 	bl	8000e90 <set_led_duration>
		break;
 8000240:	e000      	b.n	8000244 <key2Process+0x34>
		break;
 8000242:	bf00      	nop
	}
}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000090 	.word	0x20000090

0800024c <key3Process>:

void key3Process() {
 800024c:	b480      	push	{r7}
 800024e:	af00      	add	r7, sp, #0
	if (status == MODE_RED || status == MODE_GREEN || status == MODE_YELLOW) {
 8000250:	4b0e      	ldr	r3, [pc, #56]	; (800028c <key3Process+0x40>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	2b05      	cmp	r3, #5
 8000256:	d007      	beq.n	8000268 <key3Process+0x1c>
 8000258:	4b0c      	ldr	r3, [pc, #48]	; (800028c <key3Process+0x40>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	2b06      	cmp	r3, #6
 800025e:	d003      	beq.n	8000268 <key3Process+0x1c>
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <key3Process+0x40>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	2b07      	cmp	r3, #7
 8000266:	d10d      	bne.n	8000284 <key3Process+0x38>
		status = STATE0;
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <key3Process+0x40>)
 800026a:	2200      	movs	r2, #0
 800026c:	601a      	str	r2, [r3, #0]
		value0 = durationRed;
 800026e:	4b08      	ldr	r3, [pc, #32]	; (8000290 <key3Process+0x44>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a08      	ldr	r2, [pc, #32]	; (8000294 <key3Process+0x48>)
 8000274:	6013      	str	r3, [r2, #0]
		value1 = durationGreen;
 8000276:	4b08      	ldr	r3, [pc, #32]	; (8000298 <key3Process+0x4c>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	4a08      	ldr	r2, [pc, #32]	; (800029c <key3Process+0x50>)
 800027c:	6013      	str	r3, [r2, #0]
		side = 0;
 800027e:	4b08      	ldr	r3, [pc, #32]	; (80002a0 <key3Process+0x54>)
 8000280:	2200      	movs	r2, #0
 8000282:	601a      	str	r2, [r3, #0]
	}
	else ;
}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	bc80      	pop	{r7}
 800028a:	4770      	bx	lr
 800028c:	20000090 	.word	0x20000090
 8000290:	2000001c 	.word	0x2000001c
 8000294:	20000014 	.word	0x20000014
 8000298:	20000020 	.word	0x20000020
 800029c:	20000018 	.word	0x20000018
 80002a0:	20000094 	.word	0x20000094

080002a4 <getKeyInput>:

void getKeyInput() {
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
	for (int i=0; i<NO_BUTTONS; i++) {
 80002aa:	2300      	movs	r3, #0
 80002ac:	607b      	str	r3, [r7, #4]
 80002ae:	e091      	b.n	80003d4 <getKeyInput+0x130>
		keyReg0[i] = keyReg1[i];
 80002b0:	4a4d      	ldr	r2, [pc, #308]	; (80003e8 <getKeyInput+0x144>)
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002b8:	494c      	ldr	r1, [pc, #304]	; (80003ec <getKeyInput+0x148>)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg1[i] = keyReg2[i];
 80002c0:	4a4b      	ldr	r2, [pc, #300]	; (80003f0 <getKeyInput+0x14c>)
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002c8:	4947      	ldr	r1, [pc, #284]	; (80003e8 <getKeyInput+0x144>)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
//		case 2:
//			keyReg2[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
//		default:
//			break;
//		}
		keyReg2[i] = HAL_GPIO_ReadPin(GPIOA, button[i]);
 80002d0:	4a48      	ldr	r2, [pc, #288]	; (80003f4 <getKeyInput+0x150>)
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002d8:	b29b      	uxth	r3, r3
 80002da:	4619      	mov	r1, r3
 80002dc:	4846      	ldr	r0, [pc, #280]	; (80003f8 <getKeyInput+0x154>)
 80002de:	f001 f9c1 	bl	8001664 <HAL_GPIO_ReadPin>
 80002e2:	4603      	mov	r3, r0
 80002e4:	4619      	mov	r1, r3
 80002e6:	4a42      	ldr	r2, [pc, #264]	; (80003f0 <getKeyInput+0x14c>)
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ( (keyReg0[i]==keyReg1[i]) && (keyReg1[i]==keyReg2[i]) ) {
 80002ee:	4a3f      	ldr	r2, [pc, #252]	; (80003ec <getKeyInput+0x148>)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002f6:	493c      	ldr	r1, [pc, #240]	; (80003e8 <getKeyInput+0x144>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002fe:	429a      	cmp	r2, r3
 8000300:	d165      	bne.n	80003ce <getKeyInput+0x12a>
 8000302:	4a39      	ldr	r2, [pc, #228]	; (80003e8 <getKeyInput+0x144>)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800030a:	4939      	ldr	r1, [pc, #228]	; (80003f0 <getKeyInput+0x14c>)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000312:	429a      	cmp	r2, r3
 8000314:	d15b      	bne.n	80003ce <getKeyInput+0x12a>
			if (keyReg3[i]!=keyReg2[i]) {
 8000316:	4a39      	ldr	r2, [pc, #228]	; (80003fc <getKeyInput+0x158>)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800031e:	4934      	ldr	r1, [pc, #208]	; (80003f0 <getKeyInput+0x14c>)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000326:	429a      	cmp	r2, r3
 8000328:	d028      	beq.n	800037c <getKeyInput+0xd8>
				keyReg3[i] = keyReg2[i];
 800032a:	4a31      	ldr	r2, [pc, #196]	; (80003f0 <getKeyInput+0x14c>)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000332:	4932      	ldr	r1, [pc, #200]	; (80003fc <getKeyInput+0x158>)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (keyReg2[i] == PRESSED_STATE) {
 800033a:	4a2d      	ldr	r2, [pc, #180]	; (80003f0 <getKeyInput+0x14c>)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d143      	bne.n	80003ce <getKeyInput+0x12a>
					switch(i) {
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2b02      	cmp	r3, #2
 800034a:	d00f      	beq.n	800036c <getKeyInput+0xc8>
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2b02      	cmp	r3, #2
 8000350:	dc0f      	bgt.n	8000372 <getKeyInput+0xce>
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d003      	beq.n	8000360 <getKeyInput+0xbc>
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	2b01      	cmp	r3, #1
 800035c:	d003      	beq.n	8000366 <getKeyInput+0xc2>
						break;
					case 2:
						key3Process();
						break;
					default:
						break;
 800035e:	e008      	b.n	8000372 <getKeyInput+0xce>
						key1Process();
 8000360:	f7ff fef4 	bl	800014c <key1Process>
						break;
 8000364:	e006      	b.n	8000374 <getKeyInput+0xd0>
						key2Process();
 8000366:	f7ff ff53 	bl	8000210 <key2Process>
						break;
 800036a:	e003      	b.n	8000374 <getKeyInput+0xd0>
						key3Process();
 800036c:	f7ff ff6e 	bl	800024c <key3Process>
						break;
 8000370:	e000      	b.n	8000374 <getKeyInput+0xd0>
						break;
 8000372:	bf00      	nop
					}
					timerForKeyPress = TIME_CHANGE_TO_AUTO;
 8000374:	4b22      	ldr	r3, [pc, #136]	; (8000400 <getKeyInput+0x15c>)
 8000376:	2264      	movs	r2, #100	; 0x64
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	e028      	b.n	80003ce <getKeyInput+0x12a>
				}
			}
			else {
				timerForKeyPress--;
 800037c:	4b20      	ldr	r3, [pc, #128]	; (8000400 <getKeyInput+0x15c>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	3b01      	subs	r3, #1
 8000382:	4a1f      	ldr	r2, [pc, #124]	; (8000400 <getKeyInput+0x15c>)
 8000384:	6013      	str	r3, [r2, #0]
				if (timerForKeyPress==0) {
 8000386:	4b1e      	ldr	r3, [pc, #120]	; (8000400 <getKeyInput+0x15c>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d11f      	bne.n	80003ce <getKeyInput+0x12a>
					if (keyReg2[i]==PRESSED_STATE) {
 800038e:	4a18      	ldr	r2, [pc, #96]	; (80003f0 <getKeyInput+0x14c>)
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d119      	bne.n	80003ce <getKeyInput+0x12a>
						switch(i) {
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	2b02      	cmp	r3, #2
 800039e:	d00f      	beq.n	80003c0 <getKeyInput+0x11c>
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2b02      	cmp	r3, #2
 80003a4:	dc0f      	bgt.n	80003c6 <getKeyInput+0x122>
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d003      	beq.n	80003b4 <getKeyInput+0x110>
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	2b01      	cmp	r3, #1
 80003b0:	d003      	beq.n	80003ba <getKeyInput+0x116>
							break;
						case 2:
							key3Process();
							break;
						default:
							break;
 80003b2:	e008      	b.n	80003c6 <getKeyInput+0x122>
							key1Process();
 80003b4:	f7ff feca 	bl	800014c <key1Process>
							break;
 80003b8:	e006      	b.n	80003c8 <getKeyInput+0x124>
							key2Process();
 80003ba:	f7ff ff29 	bl	8000210 <key2Process>
							break;
 80003be:	e003      	b.n	80003c8 <getKeyInput+0x124>
							key3Process();
 80003c0:	f7ff ff44 	bl	800024c <key3Process>
							break;
 80003c4:	e000      	b.n	80003c8 <getKeyInput+0x124>
							break;
 80003c6:	bf00      	nop
						}
						timerForKeyPress = TIME_INCREASE_VALUE;
 80003c8:	4b0d      	ldr	r3, [pc, #52]	; (8000400 <getKeyInput+0x15c>)
 80003ca:	2232      	movs	r2, #50	; 0x32
 80003cc:	601a      	str	r2, [r3, #0]
	for (int i=0; i<NO_BUTTONS; i++) {
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	3301      	adds	r3, #1
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	2b03      	cmp	r3, #3
 80003d8:	f77f af6a 	ble.w	80002b0 <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 80003dc:	bf00      	nop
 80003de:	bf00      	nop
 80003e0:	3708      	adds	r7, #8
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	20000060 	.word	0x20000060
 80003ec:	20000050 	.word	0x20000050
 80003f0:	20000070 	.word	0x20000070
 80003f4:	20000000 	.word	0x20000000
 80003f8:	40010800 	.word	0x40010800
 80003fc:	20000080 	.word	0x20000080
 8000400:	20000010 	.word	0x20000010

08000404 <fsm_automatic>:
int side = 0;

int value0 = 15;
int value1 = 12;

void fsm_automatic() {
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
	switch(status) {
 8000408:	4ba3      	ldr	r3, [pc, #652]	; (8000698 <fsm_automatic+0x294>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	2b03      	cmp	r3, #3
 800040e:	f200 81fe 	bhi.w	800080e <fsm_automatic+0x40a>
 8000412:	a201      	add	r2, pc, #4	; (adr r2, 8000418 <fsm_automatic+0x14>)
 8000414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000418:	08000429 	.word	0x08000429
 800041c:	08000515 	.word	0x08000515
 8000420:	08000609 	.word	0x08000609
 8000424:	0800071d 	.word	0x0800071d
	case STATE0:
		if (timerFlag==1) {
 8000428:	4b9c      	ldr	r3, [pc, #624]	; (800069c <fsm_automatic+0x298>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	2b01      	cmp	r3, #1
 800042e:	f040 81f0 	bne.w	8000812 <fsm_automatic+0x40e>
			turn_off_all_singleLed();
 8000432:	f000 fa95 	bl	8000960 <turn_off_all_singleLed>
			GPIOA->ODR &= ~(0x11<<3);
 8000436:	4b9a      	ldr	r3, [pc, #616]	; (80006a0 <fsm_automatic+0x29c>)
 8000438:	68db      	ldr	r3, [r3, #12]
 800043a:	4a99      	ldr	r2, [pc, #612]	; (80006a0 <fsm_automatic+0x29c>)
 800043c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8000440:	60d3      	str	r3, [r2, #12]
			turn_off_all_7seg();
 8000442:	f000 fb9f 	bl	8000b84 <turn_off_all_7seg>
			if (side==0) {
 8000446:	4b97      	ldr	r3, [pc, #604]	; (80006a4 <fsm_automatic+0x2a0>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	2b00      	cmp	r3, #0
 800044c:	d129      	bne.n	80004a2 <fsm_automatic+0x9e>
				display_7SEG1(value0/10);
 800044e:	4b96      	ldr	r3, [pc, #600]	; (80006a8 <fsm_automatic+0x2a4>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4a96      	ldr	r2, [pc, #600]	; (80006ac <fsm_automatic+0x2a8>)
 8000454:	fb82 1203 	smull	r1, r2, r2, r3
 8000458:	1092      	asrs	r2, r2, #2
 800045a:	17db      	asrs	r3, r3, #31
 800045c:	1ad3      	subs	r3, r2, r3
 800045e:	4618      	mov	r0, r3
 8000460:	f000 faa8 	bl	80009b4 <display_7SEG1>
				display_7SEG2(value0%10);
 8000464:	4b90      	ldr	r3, [pc, #576]	; (80006a8 <fsm_automatic+0x2a4>)
 8000466:	681a      	ldr	r2, [r3, #0]
 8000468:	4b90      	ldr	r3, [pc, #576]	; (80006ac <fsm_automatic+0x2a8>)
 800046a:	fb83 1302 	smull	r1, r3, r3, r2
 800046e:	1099      	asrs	r1, r3, #2
 8000470:	17d3      	asrs	r3, r2, #31
 8000472:	1ac9      	subs	r1, r1, r3
 8000474:	460b      	mov	r3, r1
 8000476:	009b      	lsls	r3, r3, #2
 8000478:	440b      	add	r3, r1
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	1ad1      	subs	r1, r2, r3
 800047e:	4608      	mov	r0, r1
 8000480:	f000 fb0c 	bl	8000a9c <display_7SEG2>
				turn_on_7seg(0);
 8000484:	2000      	movs	r0, #0
 8000486:	f000 fb8b 	bl	8000ba0 <turn_on_7seg>
				turn_on_7seg(1);
 800048a:	2001      	movs	r0, #1
 800048c:	f000 fb88 	bl	8000ba0 <turn_on_7seg>
				side = 1;
 8000490:	4b84      	ldr	r3, [pc, #528]	; (80006a4 <fsm_automatic+0x2a0>)
 8000492:	2201      	movs	r2, #1
 8000494:	601a      	str	r2, [r3, #0]
				value0--;
 8000496:	4b84      	ldr	r3, [pc, #528]	; (80006a8 <fsm_automatic+0x2a4>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	3b01      	subs	r3, #1
 800049c:	4a82      	ldr	r2, [pc, #520]	; (80006a8 <fsm_automatic+0x2a4>)
 800049e:	6013      	str	r3, [r2, #0]
 80004a0:	e033      	b.n	800050a <fsm_automatic+0x106>
			}
			else {
				display_7SEG1(value1/10);
 80004a2:	4b83      	ldr	r3, [pc, #524]	; (80006b0 <fsm_automatic+0x2ac>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	4a81      	ldr	r2, [pc, #516]	; (80006ac <fsm_automatic+0x2a8>)
 80004a8:	fb82 1203 	smull	r1, r2, r2, r3
 80004ac:	1092      	asrs	r2, r2, #2
 80004ae:	17db      	asrs	r3, r3, #31
 80004b0:	1ad3      	subs	r3, r2, r3
 80004b2:	4618      	mov	r0, r3
 80004b4:	f000 fa7e 	bl	80009b4 <display_7SEG1>
				display_7SEG2(value1%10);
 80004b8:	4b7d      	ldr	r3, [pc, #500]	; (80006b0 <fsm_automatic+0x2ac>)
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	4b7b      	ldr	r3, [pc, #492]	; (80006ac <fsm_automatic+0x2a8>)
 80004be:	fb83 1302 	smull	r1, r3, r3, r2
 80004c2:	1099      	asrs	r1, r3, #2
 80004c4:	17d3      	asrs	r3, r2, #31
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	460b      	mov	r3, r1
 80004ca:	009b      	lsls	r3, r3, #2
 80004cc:	440b      	add	r3, r1
 80004ce:	005b      	lsls	r3, r3, #1
 80004d0:	1ad1      	subs	r1, r2, r3
 80004d2:	4608      	mov	r0, r1
 80004d4:	f000 fae2 	bl	8000a9c <display_7SEG2>
				turn_on_7seg(2);
 80004d8:	2002      	movs	r0, #2
 80004da:	f000 fb61 	bl	8000ba0 <turn_on_7seg>
				turn_on_7seg(3);
 80004de:	2003      	movs	r0, #3
 80004e0:	f000 fb5e 	bl	8000ba0 <turn_on_7seg>
				side = 0;
 80004e4:	4b6f      	ldr	r3, [pc, #444]	; (80006a4 <fsm_automatic+0x2a0>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	601a      	str	r2, [r3, #0]
				value1--;
 80004ea:	4b71      	ldr	r3, [pc, #452]	; (80006b0 <fsm_automatic+0x2ac>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	3b01      	subs	r3, #1
 80004f0:	4a6f      	ldr	r2, [pc, #444]	; (80006b0 <fsm_automatic+0x2ac>)
 80004f2:	6013      	str	r3, [r2, #0]
				if (value1==0) {
 80004f4:	4b6e      	ldr	r3, [pc, #440]	; (80006b0 <fsm_automatic+0x2ac>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d106      	bne.n	800050a <fsm_automatic+0x106>
					status = STATE1;
 80004fc:	4b66      	ldr	r3, [pc, #408]	; (8000698 <fsm_automatic+0x294>)
 80004fe:	2201      	movs	r2, #1
 8000500:	601a      	str	r2, [r3, #0]
					value1 = durationYellow;
 8000502:	4b6c      	ldr	r3, [pc, #432]	; (80006b4 <fsm_automatic+0x2b0>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a6a      	ldr	r2, [pc, #424]	; (80006b0 <fsm_automatic+0x2ac>)
 8000508:	6013      	str	r3, [r2, #0]
				}
			}
			set_timer(DURATION);
 800050a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800050e:	f000 fc89 	bl	8000e24 <set_timer>
		}
		break;
 8000512:	e17e      	b.n	8000812 <fsm_automatic+0x40e>
	case STATE1:
		if (timerFlag==1) {
 8000514:	4b61      	ldr	r3, [pc, #388]	; (800069c <fsm_automatic+0x298>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2b01      	cmp	r3, #1
 800051a:	f040 817c 	bne.w	8000816 <fsm_automatic+0x412>
			turn_off_all_singleLed();
 800051e:	f000 fa1f 	bl	8000960 <turn_off_all_singleLed>
			GPIOA->ODR &= ~(0x21<<3);
 8000522:	4b5f      	ldr	r3, [pc, #380]	; (80006a0 <fsm_automatic+0x29c>)
 8000524:	68db      	ldr	r3, [r3, #12]
 8000526:	4a5e      	ldr	r2, [pc, #376]	; (80006a0 <fsm_automatic+0x29c>)
 8000528:	f423 7384 	bic.w	r3, r3, #264	; 0x108
 800052c:	60d3      	str	r3, [r2, #12]
			turn_off_all_7seg();
 800052e:	f000 fb29 	bl	8000b84 <turn_off_all_7seg>
			if (side==0) {
 8000532:	4b5c      	ldr	r3, [pc, #368]	; (80006a4 <fsm_automatic+0x2a0>)
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d129      	bne.n	800058e <fsm_automatic+0x18a>
				display_7SEG1(value0/10);
 800053a:	4b5b      	ldr	r3, [pc, #364]	; (80006a8 <fsm_automatic+0x2a4>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	4a5b      	ldr	r2, [pc, #364]	; (80006ac <fsm_automatic+0x2a8>)
 8000540:	fb82 1203 	smull	r1, r2, r2, r3
 8000544:	1092      	asrs	r2, r2, #2
 8000546:	17db      	asrs	r3, r3, #31
 8000548:	1ad3      	subs	r3, r2, r3
 800054a:	4618      	mov	r0, r3
 800054c:	f000 fa32 	bl	80009b4 <display_7SEG1>
				display_7SEG2(value0%10);
 8000550:	4b55      	ldr	r3, [pc, #340]	; (80006a8 <fsm_automatic+0x2a4>)
 8000552:	681a      	ldr	r2, [r3, #0]
 8000554:	4b55      	ldr	r3, [pc, #340]	; (80006ac <fsm_automatic+0x2a8>)
 8000556:	fb83 1302 	smull	r1, r3, r3, r2
 800055a:	1099      	asrs	r1, r3, #2
 800055c:	17d3      	asrs	r3, r2, #31
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	460b      	mov	r3, r1
 8000562:	009b      	lsls	r3, r3, #2
 8000564:	440b      	add	r3, r1
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	1ad1      	subs	r1, r2, r3
 800056a:	4608      	mov	r0, r1
 800056c:	f000 fa96 	bl	8000a9c <display_7SEG2>
				turn_on_7seg(0);
 8000570:	2000      	movs	r0, #0
 8000572:	f000 fb15 	bl	8000ba0 <turn_on_7seg>
				turn_on_7seg(1);
 8000576:	2001      	movs	r0, #1
 8000578:	f000 fb12 	bl	8000ba0 <turn_on_7seg>
				side = 1;
 800057c:	4b49      	ldr	r3, [pc, #292]	; (80006a4 <fsm_automatic+0x2a0>)
 800057e:	2201      	movs	r2, #1
 8000580:	601a      	str	r2, [r3, #0]
				value0--;
 8000582:	4b49      	ldr	r3, [pc, #292]	; (80006a8 <fsm_automatic+0x2a4>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	3b01      	subs	r3, #1
 8000588:	4a47      	ldr	r2, [pc, #284]	; (80006a8 <fsm_automatic+0x2a4>)
 800058a:	6013      	str	r3, [r2, #0]
 800058c:	e037      	b.n	80005fe <fsm_automatic+0x1fa>
			}
			else {
				display_7SEG1(value1/10);
 800058e:	4b48      	ldr	r3, [pc, #288]	; (80006b0 <fsm_automatic+0x2ac>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4a46      	ldr	r2, [pc, #280]	; (80006ac <fsm_automatic+0x2a8>)
 8000594:	fb82 1203 	smull	r1, r2, r2, r3
 8000598:	1092      	asrs	r2, r2, #2
 800059a:	17db      	asrs	r3, r3, #31
 800059c:	1ad3      	subs	r3, r2, r3
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 fa08 	bl	80009b4 <display_7SEG1>
				display_7SEG2(value1%10);
 80005a4:	4b42      	ldr	r3, [pc, #264]	; (80006b0 <fsm_automatic+0x2ac>)
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	4b40      	ldr	r3, [pc, #256]	; (80006ac <fsm_automatic+0x2a8>)
 80005aa:	fb83 1302 	smull	r1, r3, r3, r2
 80005ae:	1099      	asrs	r1, r3, #2
 80005b0:	17d3      	asrs	r3, r2, #31
 80005b2:	1ac9      	subs	r1, r1, r3
 80005b4:	460b      	mov	r3, r1
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	440b      	add	r3, r1
 80005ba:	005b      	lsls	r3, r3, #1
 80005bc:	1ad1      	subs	r1, r2, r3
 80005be:	4608      	mov	r0, r1
 80005c0:	f000 fa6c 	bl	8000a9c <display_7SEG2>
				turn_on_7seg(2);
 80005c4:	2002      	movs	r0, #2
 80005c6:	f000 faeb 	bl	8000ba0 <turn_on_7seg>
				turn_on_7seg(3);
 80005ca:	2003      	movs	r0, #3
 80005cc:	f000 fae8 	bl	8000ba0 <turn_on_7seg>
				side = 0;
 80005d0:	4b34      	ldr	r3, [pc, #208]	; (80006a4 <fsm_automatic+0x2a0>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
				value1--;
 80005d6:	4b36      	ldr	r3, [pc, #216]	; (80006b0 <fsm_automatic+0x2ac>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	3b01      	subs	r3, #1
 80005dc:	4a34      	ldr	r2, [pc, #208]	; (80006b0 <fsm_automatic+0x2ac>)
 80005de:	6013      	str	r3, [r2, #0]
				if (value1==0) {
 80005e0:	4b33      	ldr	r3, [pc, #204]	; (80006b0 <fsm_automatic+0x2ac>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d10a      	bne.n	80005fe <fsm_automatic+0x1fa>
					value1 = durationRed;
 80005e8:	4b33      	ldr	r3, [pc, #204]	; (80006b8 <fsm_automatic+0x2b4>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a30      	ldr	r2, [pc, #192]	; (80006b0 <fsm_automatic+0x2ac>)
 80005ee:	6013      	str	r3, [r2, #0]
					value0 = durationGreen;
 80005f0:	4b32      	ldr	r3, [pc, #200]	; (80006bc <fsm_automatic+0x2b8>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a2c      	ldr	r2, [pc, #176]	; (80006a8 <fsm_automatic+0x2a4>)
 80005f6:	6013      	str	r3, [r2, #0]
					status = STATE2;
 80005f8:	4b27      	ldr	r3, [pc, #156]	; (8000698 <fsm_automatic+0x294>)
 80005fa:	2202      	movs	r2, #2
 80005fc:	601a      	str	r2, [r3, #0]
				}
			}
			set_timer(DURATION);
 80005fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000602:	f000 fc0f 	bl	8000e24 <set_timer>
		}
		break;
 8000606:	e106      	b.n	8000816 <fsm_automatic+0x412>
	case STATE2:
		if (timerFlag==1) {
 8000608:	4b24      	ldr	r3, [pc, #144]	; (800069c <fsm_automatic+0x298>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2b01      	cmp	r3, #1
 800060e:	f040 8104 	bne.w	800081a <fsm_automatic+0x416>
			turn_off_all_singleLed();
 8000612:	f000 f9a5 	bl	8000960 <turn_off_all_singleLed>
			GPIOA->ODR &= ~(0x5<<4);
 8000616:	4b22      	ldr	r3, [pc, #136]	; (80006a0 <fsm_automatic+0x29c>)
 8000618:	68db      	ldr	r3, [r3, #12]
 800061a:	4a21      	ldr	r2, [pc, #132]	; (80006a0 <fsm_automatic+0x29c>)
 800061c:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8000620:	60d3      	str	r3, [r2, #12]
			turn_off_all_7seg();
 8000622:	f000 faaf 	bl	8000b84 <turn_off_all_7seg>
			if (side==0) {
 8000626:	4b1f      	ldr	r3, [pc, #124]	; (80006a4 <fsm_automatic+0x2a0>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d148      	bne.n	80006c0 <fsm_automatic+0x2bc>
				display_7SEG1(value0/10);
 800062e:	4b1e      	ldr	r3, [pc, #120]	; (80006a8 <fsm_automatic+0x2a4>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a1e      	ldr	r2, [pc, #120]	; (80006ac <fsm_automatic+0x2a8>)
 8000634:	fb82 1203 	smull	r1, r2, r2, r3
 8000638:	1092      	asrs	r2, r2, #2
 800063a:	17db      	asrs	r3, r3, #31
 800063c:	1ad3      	subs	r3, r2, r3
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f9b8 	bl	80009b4 <display_7SEG1>
				display_7SEG2(value0%10);
 8000644:	4b18      	ldr	r3, [pc, #96]	; (80006a8 <fsm_automatic+0x2a4>)
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	4b18      	ldr	r3, [pc, #96]	; (80006ac <fsm_automatic+0x2a8>)
 800064a:	fb83 1302 	smull	r1, r3, r3, r2
 800064e:	1099      	asrs	r1, r3, #2
 8000650:	17d3      	asrs	r3, r2, #31
 8000652:	1ac9      	subs	r1, r1, r3
 8000654:	460b      	mov	r3, r1
 8000656:	009b      	lsls	r3, r3, #2
 8000658:	440b      	add	r3, r1
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	1ad1      	subs	r1, r2, r3
 800065e:	4608      	mov	r0, r1
 8000660:	f000 fa1c 	bl	8000a9c <display_7SEG2>
				turn_on_7seg(0);
 8000664:	2000      	movs	r0, #0
 8000666:	f000 fa9b 	bl	8000ba0 <turn_on_7seg>
				turn_on_7seg(1);
 800066a:	2001      	movs	r0, #1
 800066c:	f000 fa98 	bl	8000ba0 <turn_on_7seg>
				side = 1;
 8000670:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <fsm_automatic+0x2a0>)
 8000672:	2201      	movs	r2, #1
 8000674:	601a      	str	r2, [r3, #0]
				value0--;
 8000676:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <fsm_automatic+0x2a4>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	3b01      	subs	r3, #1
 800067c:	4a0a      	ldr	r2, [pc, #40]	; (80006a8 <fsm_automatic+0x2a4>)
 800067e:	6013      	str	r3, [r2, #0]
				if (value0==0) {
 8000680:	4b09      	ldr	r3, [pc, #36]	; (80006a8 <fsm_automatic+0x2a4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d144      	bne.n	8000712 <fsm_automatic+0x30e>
					status = STATE3;
 8000688:	4b03      	ldr	r3, [pc, #12]	; (8000698 <fsm_automatic+0x294>)
 800068a:	2203      	movs	r2, #3
 800068c:	601a      	str	r2, [r3, #0]
					value0 = durationYellow;
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <fsm_automatic+0x2b0>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a05      	ldr	r2, [pc, #20]	; (80006a8 <fsm_automatic+0x2a4>)
 8000694:	6013      	str	r3, [r2, #0]
 8000696:	e03c      	b.n	8000712 <fsm_automatic+0x30e>
 8000698:	20000090 	.word	0x20000090
 800069c:	200000e4 	.word	0x200000e4
 80006a0:	40010800 	.word	0x40010800
 80006a4:	20000094 	.word	0x20000094
 80006a8:	20000014 	.word	0x20000014
 80006ac:	66666667 	.word	0x66666667
 80006b0:	20000018 	.word	0x20000018
 80006b4:	20000024 	.word	0x20000024
 80006b8:	2000001c 	.word	0x2000001c
 80006bc:	20000020 	.word	0x20000020
				}
			}
			else {
				display_7SEG1(value1/10);
 80006c0:	4b58      	ldr	r3, [pc, #352]	; (8000824 <fsm_automatic+0x420>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a58      	ldr	r2, [pc, #352]	; (8000828 <fsm_automatic+0x424>)
 80006c6:	fb82 1203 	smull	r1, r2, r2, r3
 80006ca:	1092      	asrs	r2, r2, #2
 80006cc:	17db      	asrs	r3, r3, #31
 80006ce:	1ad3      	subs	r3, r2, r3
 80006d0:	4618      	mov	r0, r3
 80006d2:	f000 f96f 	bl	80009b4 <display_7SEG1>
				display_7SEG2(value1%10);
 80006d6:	4b53      	ldr	r3, [pc, #332]	; (8000824 <fsm_automatic+0x420>)
 80006d8:	681a      	ldr	r2, [r3, #0]
 80006da:	4b53      	ldr	r3, [pc, #332]	; (8000828 <fsm_automatic+0x424>)
 80006dc:	fb83 1302 	smull	r1, r3, r3, r2
 80006e0:	1099      	asrs	r1, r3, #2
 80006e2:	17d3      	asrs	r3, r2, #31
 80006e4:	1ac9      	subs	r1, r1, r3
 80006e6:	460b      	mov	r3, r1
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	440b      	add	r3, r1
 80006ec:	005b      	lsls	r3, r3, #1
 80006ee:	1ad1      	subs	r1, r2, r3
 80006f0:	4608      	mov	r0, r1
 80006f2:	f000 f9d3 	bl	8000a9c <display_7SEG2>
				turn_on_7seg(2);
 80006f6:	2002      	movs	r0, #2
 80006f8:	f000 fa52 	bl	8000ba0 <turn_on_7seg>
				turn_on_7seg(3);
 80006fc:	2003      	movs	r0, #3
 80006fe:	f000 fa4f 	bl	8000ba0 <turn_on_7seg>
				side = 0;
 8000702:	4b4a      	ldr	r3, [pc, #296]	; (800082c <fsm_automatic+0x428>)
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
				value1--;
 8000708:	4b46      	ldr	r3, [pc, #280]	; (8000824 <fsm_automatic+0x420>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	3b01      	subs	r3, #1
 800070e:	4a45      	ldr	r2, [pc, #276]	; (8000824 <fsm_automatic+0x420>)
 8000710:	6013      	str	r3, [r2, #0]
			}
			set_timer(DURATION);
 8000712:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000716:	f000 fb85 	bl	8000e24 <set_timer>
		}
		break;
 800071a:	e07e      	b.n	800081a <fsm_automatic+0x416>
	case STATE3:
		if (timerFlag==1) {
 800071c:	4b44      	ldr	r3, [pc, #272]	; (8000830 <fsm_automatic+0x42c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2b01      	cmp	r3, #1
 8000722:	d17c      	bne.n	800081e <fsm_automatic+0x41a>
			turn_off_all_singleLed();
 8000724:	f000 f91c 	bl	8000960 <turn_off_all_singleLed>
			GPIOA->ODR &= ~(0x3<<5);
 8000728:	4b42      	ldr	r3, [pc, #264]	; (8000834 <fsm_automatic+0x430>)
 800072a:	68db      	ldr	r3, [r3, #12]
 800072c:	4a41      	ldr	r2, [pc, #260]	; (8000834 <fsm_automatic+0x430>)
 800072e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8000732:	60d3      	str	r3, [r2, #12]
			turn_off_all_7seg();
 8000734:	f000 fa26 	bl	8000b84 <turn_off_all_7seg>
			if (side==0) {
 8000738:	4b3c      	ldr	r3, [pc, #240]	; (800082c <fsm_automatic+0x428>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d129      	bne.n	8000794 <fsm_automatic+0x390>
				display_7SEG1(value0/10);
 8000740:	4b3d      	ldr	r3, [pc, #244]	; (8000838 <fsm_automatic+0x434>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a38      	ldr	r2, [pc, #224]	; (8000828 <fsm_automatic+0x424>)
 8000746:	fb82 1203 	smull	r1, r2, r2, r3
 800074a:	1092      	asrs	r2, r2, #2
 800074c:	17db      	asrs	r3, r3, #31
 800074e:	1ad3      	subs	r3, r2, r3
 8000750:	4618      	mov	r0, r3
 8000752:	f000 f92f 	bl	80009b4 <display_7SEG1>
				display_7SEG2(value0%10);
 8000756:	4b38      	ldr	r3, [pc, #224]	; (8000838 <fsm_automatic+0x434>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b33      	ldr	r3, [pc, #204]	; (8000828 <fsm_automatic+0x424>)
 800075c:	fb83 1302 	smull	r1, r3, r3, r2
 8000760:	1099      	asrs	r1, r3, #2
 8000762:	17d3      	asrs	r3, r2, #31
 8000764:	1ac9      	subs	r1, r1, r3
 8000766:	460b      	mov	r3, r1
 8000768:	009b      	lsls	r3, r3, #2
 800076a:	440b      	add	r3, r1
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	1ad1      	subs	r1, r2, r3
 8000770:	4608      	mov	r0, r1
 8000772:	f000 f993 	bl	8000a9c <display_7SEG2>
				turn_on_7seg(0);
 8000776:	2000      	movs	r0, #0
 8000778:	f000 fa12 	bl	8000ba0 <turn_on_7seg>
				turn_on_7seg(1);
 800077c:	2001      	movs	r0, #1
 800077e:	f000 fa0f 	bl	8000ba0 <turn_on_7seg>
				side = 1;
 8000782:	4b2a      	ldr	r3, [pc, #168]	; (800082c <fsm_automatic+0x428>)
 8000784:	2201      	movs	r2, #1
 8000786:	601a      	str	r2, [r3, #0]
				value0--;
 8000788:	4b2b      	ldr	r3, [pc, #172]	; (8000838 <fsm_automatic+0x434>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	3b01      	subs	r3, #1
 800078e:	4a2a      	ldr	r2, [pc, #168]	; (8000838 <fsm_automatic+0x434>)
 8000790:	6013      	str	r3, [r2, #0]
 8000792:	e037      	b.n	8000804 <fsm_automatic+0x400>
			}
			else {
				display_7SEG1(value1/10);
 8000794:	4b23      	ldr	r3, [pc, #140]	; (8000824 <fsm_automatic+0x420>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a23      	ldr	r2, [pc, #140]	; (8000828 <fsm_automatic+0x424>)
 800079a:	fb82 1203 	smull	r1, r2, r2, r3
 800079e:	1092      	asrs	r2, r2, #2
 80007a0:	17db      	asrs	r3, r3, #31
 80007a2:	1ad3      	subs	r3, r2, r3
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 f905 	bl	80009b4 <display_7SEG1>
				display_7SEG2(value1%10);
 80007aa:	4b1e      	ldr	r3, [pc, #120]	; (8000824 <fsm_automatic+0x420>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <fsm_automatic+0x424>)
 80007b0:	fb83 1302 	smull	r1, r3, r3, r2
 80007b4:	1099      	asrs	r1, r3, #2
 80007b6:	17d3      	asrs	r3, r2, #31
 80007b8:	1ac9      	subs	r1, r1, r3
 80007ba:	460b      	mov	r3, r1
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	440b      	add	r3, r1
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	1ad1      	subs	r1, r2, r3
 80007c4:	4608      	mov	r0, r1
 80007c6:	f000 f969 	bl	8000a9c <display_7SEG2>
				turn_on_7seg(2);
 80007ca:	2002      	movs	r0, #2
 80007cc:	f000 f9e8 	bl	8000ba0 <turn_on_7seg>
				turn_on_7seg(3);
 80007d0:	2003      	movs	r0, #3
 80007d2:	f000 f9e5 	bl	8000ba0 <turn_on_7seg>
				side = 0;
 80007d6:	4b15      	ldr	r3, [pc, #84]	; (800082c <fsm_automatic+0x428>)
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
				value1--;
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <fsm_automatic+0x420>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	3b01      	subs	r3, #1
 80007e2:	4a10      	ldr	r2, [pc, #64]	; (8000824 <fsm_automatic+0x420>)
 80007e4:	6013      	str	r3, [r2, #0]
				if (value1==0) {
 80007e6:	4b0f      	ldr	r3, [pc, #60]	; (8000824 <fsm_automatic+0x420>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d10a      	bne.n	8000804 <fsm_automatic+0x400>
					value1 = durationGreen;
 80007ee:	4b13      	ldr	r3, [pc, #76]	; (800083c <fsm_automatic+0x438>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a0c      	ldr	r2, [pc, #48]	; (8000824 <fsm_automatic+0x420>)
 80007f4:	6013      	str	r3, [r2, #0]
					value0 = durationRed;
 80007f6:	4b12      	ldr	r3, [pc, #72]	; (8000840 <fsm_automatic+0x43c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a0f      	ldr	r2, [pc, #60]	; (8000838 <fsm_automatic+0x434>)
 80007fc:	6013      	str	r3, [r2, #0]
					status = STATE0;
 80007fe:	4b11      	ldr	r3, [pc, #68]	; (8000844 <fsm_automatic+0x440>)
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
				}
			}
			set_timer(DURATION);
 8000804:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000808:	f000 fb0c 	bl	8000e24 <set_timer>
		}
		break;
 800080c:	e007      	b.n	800081e <fsm_automatic+0x41a>
	default:
		break;
 800080e:	bf00      	nop
 8000810:	e006      	b.n	8000820 <fsm_automatic+0x41c>
		break;
 8000812:	bf00      	nop
 8000814:	e004      	b.n	8000820 <fsm_automatic+0x41c>
		break;
 8000816:	bf00      	nop
 8000818:	e002      	b.n	8000820 <fsm_automatic+0x41c>
		break;
 800081a:	bf00      	nop
 800081c:	e000      	b.n	8000820 <fsm_automatic+0x41c>
		break;
 800081e:	bf00      	nop
	}
}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000018 	.word	0x20000018
 8000828:	66666667 	.word	0x66666667
 800082c:	20000094 	.word	0x20000094
 8000830:	200000e4 	.word	0x200000e4
 8000834:	40010800 	.word	0x40010800
 8000838:	20000014 	.word	0x20000014
 800083c:	20000020 	.word	0x20000020
 8000840:	2000001c 	.word	0x2000001c
 8000844:	20000090 	.word	0x20000090

08000848 <fsm_manual>:

void fsm_manual() {
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
	if (timerFlag==1) {
 800084c:	4b3d      	ldr	r3, [pc, #244]	; (8000944 <fsm_manual+0xfc>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2b01      	cmp	r3, #1
 8000852:	d174      	bne.n	800093e <fsm_manual+0xf6>
		switch(status) {
 8000854:	4b3c      	ldr	r3, [pc, #240]	; (8000948 <fsm_manual+0x100>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b07      	cmp	r3, #7
 800085a:	d04a      	beq.n	80008f2 <fsm_manual+0xaa>
 800085c:	2b07      	cmp	r3, #7
 800085e:	dc6a      	bgt.n	8000936 <fsm_manual+0xee>
 8000860:	2b05      	cmp	r3, #5
 8000862:	d002      	beq.n	800086a <fsm_manual+0x22>
 8000864:	2b06      	cmp	r3, #6
 8000866:	d022      	beq.n	80008ae <fsm_manual+0x66>
			GPIOA->ODR &= ~(0x9<<5);
			display_7SEG1(durationYellow/10);
			display_7SEG2(durationYellow%10);
			break;
		default:
			break;
 8000868:	e065      	b.n	8000936 <fsm_manual+0xee>
			GPIOA->ODR &= ~(0x9<<3);
 800086a:	4b38      	ldr	r3, [pc, #224]	; (800094c <fsm_manual+0x104>)
 800086c:	68db      	ldr	r3, [r3, #12]
 800086e:	4a37      	ldr	r2, [pc, #220]	; (800094c <fsm_manual+0x104>)
 8000870:	f023 0348 	bic.w	r3, r3, #72	; 0x48
 8000874:	60d3      	str	r3, [r2, #12]
			display_7SEG1(durationRed/10);
 8000876:	4b36      	ldr	r3, [pc, #216]	; (8000950 <fsm_manual+0x108>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4a36      	ldr	r2, [pc, #216]	; (8000954 <fsm_manual+0x10c>)
 800087c:	fb82 1203 	smull	r1, r2, r2, r3
 8000880:	1092      	asrs	r2, r2, #2
 8000882:	17db      	asrs	r3, r3, #31
 8000884:	1ad3      	subs	r3, r2, r3
 8000886:	4618      	mov	r0, r3
 8000888:	f000 f894 	bl	80009b4 <display_7SEG1>
			display_7SEG2(durationRed%10);
 800088c:	4b30      	ldr	r3, [pc, #192]	; (8000950 <fsm_manual+0x108>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b30      	ldr	r3, [pc, #192]	; (8000954 <fsm_manual+0x10c>)
 8000892:	fb83 1302 	smull	r1, r3, r3, r2
 8000896:	1099      	asrs	r1, r3, #2
 8000898:	17d3      	asrs	r3, r2, #31
 800089a:	1ac9      	subs	r1, r1, r3
 800089c:	460b      	mov	r3, r1
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	440b      	add	r3, r1
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	1ad1      	subs	r1, r2, r3
 80008a6:	4608      	mov	r0, r1
 80008a8:	f000 f8f8 	bl	8000a9c <display_7SEG2>
			break;
 80008ac:	e044      	b.n	8000938 <fsm_manual+0xf0>
			GPIOA->ODR &= ~(0x9<<4);
 80008ae:	4b27      	ldr	r3, [pc, #156]	; (800094c <fsm_manual+0x104>)
 80008b0:	68db      	ldr	r3, [r3, #12]
 80008b2:	4a26      	ldr	r2, [pc, #152]	; (800094c <fsm_manual+0x104>)
 80008b4:	f023 0390 	bic.w	r3, r3, #144	; 0x90
 80008b8:	60d3      	str	r3, [r2, #12]
			display_7SEG1(durationGreen/10);
 80008ba:	4b27      	ldr	r3, [pc, #156]	; (8000958 <fsm_manual+0x110>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4a25      	ldr	r2, [pc, #148]	; (8000954 <fsm_manual+0x10c>)
 80008c0:	fb82 1203 	smull	r1, r2, r2, r3
 80008c4:	1092      	asrs	r2, r2, #2
 80008c6:	17db      	asrs	r3, r3, #31
 80008c8:	1ad3      	subs	r3, r2, r3
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 f872 	bl	80009b4 <display_7SEG1>
			display_7SEG2(durationGreen%10);
 80008d0:	4b21      	ldr	r3, [pc, #132]	; (8000958 <fsm_manual+0x110>)
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	4b1f      	ldr	r3, [pc, #124]	; (8000954 <fsm_manual+0x10c>)
 80008d6:	fb83 1302 	smull	r1, r3, r3, r2
 80008da:	1099      	asrs	r1, r3, #2
 80008dc:	17d3      	asrs	r3, r2, #31
 80008de:	1ac9      	subs	r1, r1, r3
 80008e0:	460b      	mov	r3, r1
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	440b      	add	r3, r1
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	1ad1      	subs	r1, r2, r3
 80008ea:	4608      	mov	r0, r1
 80008ec:	f000 f8d6 	bl	8000a9c <display_7SEG2>
			break;
 80008f0:	e022      	b.n	8000938 <fsm_manual+0xf0>
			GPIOA->ODR &= ~(0x9<<5);
 80008f2:	4b16      	ldr	r3, [pc, #88]	; (800094c <fsm_manual+0x104>)
 80008f4:	68db      	ldr	r3, [r3, #12]
 80008f6:	4a15      	ldr	r2, [pc, #84]	; (800094c <fsm_manual+0x104>)
 80008f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80008fc:	60d3      	str	r3, [r2, #12]
			display_7SEG1(durationYellow/10);
 80008fe:	4b17      	ldr	r3, [pc, #92]	; (800095c <fsm_manual+0x114>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a14      	ldr	r2, [pc, #80]	; (8000954 <fsm_manual+0x10c>)
 8000904:	fb82 1203 	smull	r1, r2, r2, r3
 8000908:	1092      	asrs	r2, r2, #2
 800090a:	17db      	asrs	r3, r3, #31
 800090c:	1ad3      	subs	r3, r2, r3
 800090e:	4618      	mov	r0, r3
 8000910:	f000 f850 	bl	80009b4 <display_7SEG1>
			display_7SEG2(durationYellow%10);
 8000914:	4b11      	ldr	r3, [pc, #68]	; (800095c <fsm_manual+0x114>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <fsm_manual+0x10c>)
 800091a:	fb83 1302 	smull	r1, r3, r3, r2
 800091e:	1099      	asrs	r1, r3, #2
 8000920:	17d3      	asrs	r3, r2, #31
 8000922:	1ac9      	subs	r1, r1, r3
 8000924:	460b      	mov	r3, r1
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	440b      	add	r3, r1
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	1ad1      	subs	r1, r2, r3
 800092e:	4608      	mov	r0, r1
 8000930:	f000 f8b4 	bl	8000a9c <display_7SEG2>
			break;
 8000934:	e000      	b.n	8000938 <fsm_manual+0xf0>
			break;
 8000936:	bf00      	nop
		}
		set_timer(DURATION_MANUAL);
 8000938:	2064      	movs	r0, #100	; 0x64
 800093a:	f000 fa73 	bl	8000e24 <set_timer>
	}
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	200000e4 	.word	0x200000e4
 8000948:	20000090 	.word	0x20000090
 800094c:	40010800 	.word	0x40010800
 8000950:	2000001c 	.word	0x2000001c
 8000954:	66666667 	.word	0x66666667
 8000958:	20000020 	.word	0x20000020
 800095c:	20000024 	.word	0x20000024

08000960 <turn_off_all_singleLed>:


#include "led.h"
#include "main.h"

void turn_off_all_singleLed() {
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
	GPIOA->ODR |= (0x3F<<3);
 8000964:	4b04      	ldr	r3, [pc, #16]	; (8000978 <turn_off_all_singleLed+0x18>)
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	4a03      	ldr	r2, [pc, #12]	; (8000978 <turn_off_all_singleLed+0x18>)
 800096a:	f443 73fc 	orr.w	r3, r3, #504	; 0x1f8
 800096e:	60d3      	str	r3, [r2, #12]
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr
 8000978:	40010800 	.word	0x40010800

0800097c <reset_7SEG1>:

void reset_7SEG1() {
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
	GPIOB->ODR |= 0x7F;
 8000980:	4b04      	ldr	r3, [pc, #16]	; (8000994 <reset_7SEG1+0x18>)
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	4a03      	ldr	r2, [pc, #12]	; (8000994 <reset_7SEG1+0x18>)
 8000986:	f043 037f 	orr.w	r3, r3, #127	; 0x7f
 800098a:	60d3      	str	r3, [r2, #12]
}
 800098c:	bf00      	nop
 800098e:	46bd      	mov	sp, r7
 8000990:	bc80      	pop	{r7}
 8000992:	4770      	bx	lr
 8000994:	40010c00 	.word	0x40010c00

08000998 <reset_7SEG2>:

void reset_7SEG2() {
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
	GPIOB->ODR |= (0x7F<<7);
 800099c:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <reset_7SEG2+0x18>)
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	4a03      	ldr	r2, [pc, #12]	; (80009b0 <reset_7SEG2+0x18>)
 80009a2:	f443 537e 	orr.w	r3, r3, #16256	; 0x3f80
 80009a6:	60d3      	str	r3, [r2, #12]
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr
 80009b0:	40010c00 	.word	0x40010c00

080009b4 <display_7SEG1>:

void display_7SEG1(int number) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	reset_7SEG1();
 80009bc:	f7ff ffde 	bl	800097c <reset_7SEG1>
		switch(number) {
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	2b09      	cmp	r3, #9
 80009c4:	d85c      	bhi.n	8000a80 <display_7SEG1+0xcc>
 80009c6:	a201      	add	r2, pc, #4	; (adr r2, 80009cc <display_7SEG1+0x18>)
 80009c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009cc:	080009f5 	.word	0x080009f5
 80009d0:	08000a03 	.word	0x08000a03
 80009d4:	08000a11 	.word	0x08000a11
 80009d8:	08000a1f 	.word	0x08000a1f
 80009dc:	08000a2d 	.word	0x08000a2d
 80009e0:	08000a3b 	.word	0x08000a3b
 80009e4:	08000a49 	.word	0x08000a49
 80009e8:	08000a57 	.word	0x08000a57
 80009ec:	08000a65 	.word	0x08000a65
 80009f0:	08000a73 	.word	0x08000a73
			case 0:
				GPIOB->ODR &= ~0x3F; // 0 = 0b1111110, but in order to turn on we need to get inverse this binary number
 80009f4:	4b28      	ldr	r3, [pc, #160]	; (8000a98 <display_7SEG1+0xe4>)
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	4a27      	ldr	r2, [pc, #156]	; (8000a98 <display_7SEG1+0xe4>)
 80009fa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80009fe:	60d3      	str	r3, [r2, #12]
				break ;
 8000a00:	e045      	b.n	8000a8e <display_7SEG1+0xda>
			case 1:
				GPIOB->ODR &= ~0x06; // similarly
 8000a02:	4b25      	ldr	r3, [pc, #148]	; (8000a98 <display_7SEG1+0xe4>)
 8000a04:	68db      	ldr	r3, [r3, #12]
 8000a06:	4a24      	ldr	r2, [pc, #144]	; (8000a98 <display_7SEG1+0xe4>)
 8000a08:	f023 0306 	bic.w	r3, r3, #6
 8000a0c:	60d3      	str	r3, [r2, #12]
				break ;
 8000a0e:	e03e      	b.n	8000a8e <display_7SEG1+0xda>
			case 2:
				GPIOB->ODR &= ~0x5B; // similarly
 8000a10:	4b21      	ldr	r3, [pc, #132]	; (8000a98 <display_7SEG1+0xe4>)
 8000a12:	68db      	ldr	r3, [r3, #12]
 8000a14:	4a20      	ldr	r2, [pc, #128]	; (8000a98 <display_7SEG1+0xe4>)
 8000a16:	f023 035b 	bic.w	r3, r3, #91	; 0x5b
 8000a1a:	60d3      	str	r3, [r2, #12]
				break ;
 8000a1c:	e037      	b.n	8000a8e <display_7SEG1+0xda>
			case 3:
				GPIOB->ODR &= ~0x4F; // similarly
 8000a1e:	4b1e      	ldr	r3, [pc, #120]	; (8000a98 <display_7SEG1+0xe4>)
 8000a20:	68db      	ldr	r3, [r3, #12]
 8000a22:	4a1d      	ldr	r2, [pc, #116]	; (8000a98 <display_7SEG1+0xe4>)
 8000a24:	f023 034f 	bic.w	r3, r3, #79	; 0x4f
 8000a28:	60d3      	str	r3, [r2, #12]
				break ;
 8000a2a:	e030      	b.n	8000a8e <display_7SEG1+0xda>
			case 4:
				GPIOB->ODR &= ~0x66; // similarly
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	; (8000a98 <display_7SEG1+0xe4>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	4a19      	ldr	r2, [pc, #100]	; (8000a98 <display_7SEG1+0xe4>)
 8000a32:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 8000a36:	60d3      	str	r3, [r2, #12]
				break ;
 8000a38:	e029      	b.n	8000a8e <display_7SEG1+0xda>
			case 5:
				GPIOB->ODR &= ~0x6D; // similarly
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <display_7SEG1+0xe4>)
 8000a3c:	68db      	ldr	r3, [r3, #12]
 8000a3e:	4a16      	ldr	r2, [pc, #88]	; (8000a98 <display_7SEG1+0xe4>)
 8000a40:	f023 036d 	bic.w	r3, r3, #109	; 0x6d
 8000a44:	60d3      	str	r3, [r2, #12]
				break ;
 8000a46:	e022      	b.n	8000a8e <display_7SEG1+0xda>
			case 6:
				GPIOB->ODR &= ~0x7D; // similarly
 8000a48:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <display_7SEG1+0xe4>)
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	4a12      	ldr	r2, [pc, #72]	; (8000a98 <display_7SEG1+0xe4>)
 8000a4e:	f023 037d 	bic.w	r3, r3, #125	; 0x7d
 8000a52:	60d3      	str	r3, [r2, #12]
				break ;
 8000a54:	e01b      	b.n	8000a8e <display_7SEG1+0xda>
			case 7:
				GPIOB->ODR &= ~0x07; // similarly
 8000a56:	4b10      	ldr	r3, [pc, #64]	; (8000a98 <display_7SEG1+0xe4>)
 8000a58:	68db      	ldr	r3, [r3, #12]
 8000a5a:	4a0f      	ldr	r2, [pc, #60]	; (8000a98 <display_7SEG1+0xe4>)
 8000a5c:	f023 0307 	bic.w	r3, r3, #7
 8000a60:	60d3      	str	r3, [r2, #12]
				break ;
 8000a62:	e014      	b.n	8000a8e <display_7SEG1+0xda>
			case 8:
				GPIOB->ODR &= ~0x7F; // similarly
 8000a64:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <display_7SEG1+0xe4>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	4a0b      	ldr	r2, [pc, #44]	; (8000a98 <display_7SEG1+0xe4>)
 8000a6a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000a6e:	60d3      	str	r3, [r2, #12]
				break ;
 8000a70:	e00d      	b.n	8000a8e <display_7SEG1+0xda>
			case 9:
				GPIOB->ODR &= ~0x67; // similarly
 8000a72:	4b09      	ldr	r3, [pc, #36]	; (8000a98 <display_7SEG1+0xe4>)
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	4a08      	ldr	r2, [pc, #32]	; (8000a98 <display_7SEG1+0xe4>)
 8000a78:	f023 0367 	bic.w	r3, r3, #103	; 0x67
 8000a7c:	60d3      	str	r3, [r2, #12]
				break ;
 8000a7e:	e006      	b.n	8000a8e <display_7SEG1+0xda>
			default:
				GPIOB->ODR &= ~0x77; // similarly
 8000a80:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <display_7SEG1+0xe4>)
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	4a04      	ldr	r2, [pc, #16]	; (8000a98 <display_7SEG1+0xe4>)
 8000a86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8000a8a:	60d3      	str	r3, [r2, #12]
				break ;
 8000a8c:	bf00      	nop
		}
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40010c00 	.word	0x40010c00

08000a9c <display_7SEG2>:

void display_7SEG2(int number) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	reset_7SEG2();
 8000aa4:	f7ff ff78 	bl	8000998 <reset_7SEG2>
		switch(number) {
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b09      	cmp	r3, #9
 8000aac:	d85c      	bhi.n	8000b68 <display_7SEG2+0xcc>
 8000aae:	a201      	add	r2, pc, #4	; (adr r2, 8000ab4 <display_7SEG2+0x18>)
 8000ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab4:	08000add 	.word	0x08000add
 8000ab8:	08000aeb 	.word	0x08000aeb
 8000abc:	08000af9 	.word	0x08000af9
 8000ac0:	08000b07 	.word	0x08000b07
 8000ac4:	08000b15 	.word	0x08000b15
 8000ac8:	08000b23 	.word	0x08000b23
 8000acc:	08000b31 	.word	0x08000b31
 8000ad0:	08000b3f 	.word	0x08000b3f
 8000ad4:	08000b4d 	.word	0x08000b4d
 8000ad8:	08000b5b 	.word	0x08000b5b
			case 0:
				GPIOB->ODR &= ~(0x3F<<7); // 0 = 0b1111110, but in order to turn on we need to get inverse this binary number
 8000adc:	4b28      	ldr	r3, [pc, #160]	; (8000b80 <display_7SEG2+0xe4>)
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	4a27      	ldr	r2, [pc, #156]	; (8000b80 <display_7SEG2+0xe4>)
 8000ae2:	f423 53fc 	bic.w	r3, r3, #8064	; 0x1f80
 8000ae6:	60d3      	str	r3, [r2, #12]
				break ;
 8000ae8:	e045      	b.n	8000b76 <display_7SEG2+0xda>
			case 1:
				GPIOB->ODR &= ~(0x06<<7); // similarly
 8000aea:	4b25      	ldr	r3, [pc, #148]	; (8000b80 <display_7SEG2+0xe4>)
 8000aec:	68db      	ldr	r3, [r3, #12]
 8000aee:	4a24      	ldr	r2, [pc, #144]	; (8000b80 <display_7SEG2+0xe4>)
 8000af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000af4:	60d3      	str	r3, [r2, #12]
				break ;
 8000af6:	e03e      	b.n	8000b76 <display_7SEG2+0xda>
			case 2:
				GPIOB->ODR &= ~(0x5B<<7); // similarly
 8000af8:	4b21      	ldr	r3, [pc, #132]	; (8000b80 <display_7SEG2+0xe4>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	4a20      	ldr	r2, [pc, #128]	; (8000b80 <display_7SEG2+0xe4>)
 8000afe:	f423 5336 	bic.w	r3, r3, #11648	; 0x2d80
 8000b02:	60d3      	str	r3, [r2, #12]
				break ;
 8000b04:	e037      	b.n	8000b76 <display_7SEG2+0xda>
			case 3:
				GPIOB->ODR &= ~(0x4F<<7); // similarly
 8000b06:	4b1e      	ldr	r3, [pc, #120]	; (8000b80 <display_7SEG2+0xe4>)
 8000b08:	68db      	ldr	r3, [r3, #12]
 8000b0a:	4a1d      	ldr	r2, [pc, #116]	; (8000b80 <display_7SEG2+0xe4>)
 8000b0c:	f423 531e 	bic.w	r3, r3, #10112	; 0x2780
 8000b10:	60d3      	str	r3, [r2, #12]
				break ;
 8000b12:	e030      	b.n	8000b76 <display_7SEG2+0xda>
			case 4:
				GPIOB->ODR &= ~(0x66<<7); // similarly
 8000b14:	4b1a      	ldr	r3, [pc, #104]	; (8000b80 <display_7SEG2+0xe4>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	4a19      	ldr	r2, [pc, #100]	; (8000b80 <display_7SEG2+0xe4>)
 8000b1a:	f423 534c 	bic.w	r3, r3, #13056	; 0x3300
 8000b1e:	60d3      	str	r3, [r2, #12]
				break ;
 8000b20:	e029      	b.n	8000b76 <display_7SEG2+0xda>
			case 5:
				GPIOB->ODR &= ~(0x6D<<7); // similarly
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <display_7SEG2+0xe4>)
 8000b24:	68db      	ldr	r3, [r3, #12]
 8000b26:	4a16      	ldr	r2, [pc, #88]	; (8000b80 <display_7SEG2+0xe4>)
 8000b28:	f423 535a 	bic.w	r3, r3, #13952	; 0x3680
 8000b2c:	60d3      	str	r3, [r2, #12]
				break ;
 8000b2e:	e022      	b.n	8000b76 <display_7SEG2+0xda>
			case 6:
				GPIOB->ODR &= ~(0x7D<<7); // similarly
 8000b30:	4b13      	ldr	r3, [pc, #76]	; (8000b80 <display_7SEG2+0xe4>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	4a12      	ldr	r2, [pc, #72]	; (8000b80 <display_7SEG2+0xe4>)
 8000b36:	f423 537a 	bic.w	r3, r3, #16000	; 0x3e80
 8000b3a:	60d3      	str	r3, [r2, #12]
				break ;
 8000b3c:	e01b      	b.n	8000b76 <display_7SEG2+0xda>
			case 7:
				GPIOB->ODR &= ~(0x07<<7); // similarly
 8000b3e:	4b10      	ldr	r3, [pc, #64]	; (8000b80 <display_7SEG2+0xe4>)
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	4a0f      	ldr	r2, [pc, #60]	; (8000b80 <display_7SEG2+0xe4>)
 8000b44:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8000b48:	60d3      	str	r3, [r2, #12]
				break ;
 8000b4a:	e014      	b.n	8000b76 <display_7SEG2+0xda>
			case 8:
				GPIOB->ODR &= ~(0x7F<<7); // similarly
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <display_7SEG2+0xe4>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	4a0b      	ldr	r2, [pc, #44]	; (8000b80 <display_7SEG2+0xe4>)
 8000b52:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 8000b56:	60d3      	str	r3, [r2, #12]
				break ;
 8000b58:	e00d      	b.n	8000b76 <display_7SEG2+0xda>
			case 9:
				GPIOB->ODR &= ~(0x67<<7); // similarly
 8000b5a:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <display_7SEG2+0xe4>)
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	4a08      	ldr	r2, [pc, #32]	; (8000b80 <display_7SEG2+0xe4>)
 8000b60:	f423 534e 	bic.w	r3, r3, #13184	; 0x3380
 8000b64:	60d3      	str	r3, [r2, #12]
				break ;
 8000b66:	e006      	b.n	8000b76 <display_7SEG2+0xda>
			default:
				GPIOB->ODR &= ~(0x77<<7); // similarly
 8000b68:	4b05      	ldr	r3, [pc, #20]	; (8000b80 <display_7SEG2+0xe4>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	4a04      	ldr	r2, [pc, #16]	; (8000b80 <display_7SEG2+0xe4>)
 8000b6e:	f423 536e 	bic.w	r3, r3, #15232	; 0x3b80
 8000b72:	60d3      	str	r3, [r2, #12]
				break ;
 8000b74:	bf00      	nop
		}
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40010c00 	.word	0x40010c00

08000b84 <turn_off_all_7seg>:

void turn_off_all_7seg() {
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
	GPIOA->ODR |= (0xF<<9);
 8000b88:	4b04      	ldr	r3, [pc, #16]	; (8000b9c <turn_off_all_7seg+0x18>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	4a03      	ldr	r2, [pc, #12]	; (8000b9c <turn_off_all_7seg+0x18>)
 8000b8e:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8000b92:	60d3      	str	r3, [r2, #12]
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr
 8000b9c:	40010800 	.word	0x40010800

08000ba0 <turn_on_7seg>:

void turn_on_7seg(int index){
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	int shift = index+9;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3309      	adds	r3, #9
 8000bac:	60fb      	str	r3, [r7, #12]
	GPIOA->ODR &= ~(1<<shift);
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <turn_on_7seg+0x30>)
 8000bb0:	68db      	ldr	r3, [r3, #12]
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	68fa      	ldr	r2, [r7, #12]
 8000bb6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bba:	43d2      	mvns	r2, r2
 8000bbc:	4611      	mov	r1, r2
 8000bbe:	4a04      	ldr	r2, [pc, #16]	; (8000bd0 <turn_on_7seg+0x30>)
 8000bc0:	400b      	ands	r3, r1
 8000bc2:	60d3      	str	r3, [r2, #12]
}
 8000bc4:	bf00      	nop
 8000bc6:	3714      	adds	r7, #20
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bc80      	pop	{r7}
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	40010800 	.word	0x40010800

08000bd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bd8:	f000 fa58 	bl	800108c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bdc:	f000 f824 	bl	8000c28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be0:	f000 f8aa 	bl	8000d38 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000be4:	f000 f85c 	bl	8000ca0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000be8:	480a      	ldr	r0, [pc, #40]	; (8000c14 <main+0x40>)
 8000bea:	f001 f9a3 	bl	8001f34 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  set_timer(500);
 8000bee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bf2:	f000 f917 	bl	8000e24 <set_timer>
  turn_off_all_singleLed();
 8000bf6:	f7ff feb3 	bl	8000960 <turn_off_all_singleLed>
  value0 = durationRed;
 8000bfa:	4b07      	ldr	r3, [pc, #28]	; (8000c18 <main+0x44>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a07      	ldr	r2, [pc, #28]	; (8000c1c <main+0x48>)
 8000c00:	6013      	str	r3, [r2, #0]
  value1 = durationGreen;
 8000c02:	4b07      	ldr	r3, [pc, #28]	; (8000c20 <main+0x4c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a07      	ldr	r2, [pc, #28]	; (8000c24 <main+0x50>)
 8000c08:	6013      	str	r3, [r2, #0]
  while (1)
  {
	  fsm_automatic();
 8000c0a:	f7ff fbfb 	bl	8000404 <fsm_automatic>
	  fsm_manual();
 8000c0e:	f7ff fe1b 	bl	8000848 <fsm_manual>
	  fsm_automatic();
 8000c12:	e7fa      	b.n	8000c0a <main+0x36>
 8000c14:	20000098 	.word	0x20000098
 8000c18:	2000001c 	.word	0x2000001c
 8000c1c:	20000014 	.word	0x20000014
 8000c20:	20000020 	.word	0x20000020
 8000c24:	20000018 	.word	0x20000018

08000c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b090      	sub	sp, #64	; 0x40
 8000c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2e:	f107 0318 	add.w	r3, r7, #24
 8000c32:	2228      	movs	r2, #40	; 0x28
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f001 fd34 	bl	80026a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c3c:	1d3b      	adds	r3, r7, #4
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c52:	2310      	movs	r3, #16
 8000c54:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c5a:	f107 0318 	add.w	r3, r7, #24
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 fd30 	bl	80016c4 <HAL_RCC_OscConfig>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c6a:	f000 f8d5 	bl	8000e18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6e:	230f      	movs	r3, #15
 8000c70:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c72:	2300      	movs	r3, #0
 8000c74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 ff9e 	bl	8001bc8 <HAL_RCC_ClockConfig>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c92:	f000 f8c1 	bl	8000e18 <Error_Handler>
  }
}
 8000c96:	bf00      	nop
 8000c98:	3740      	adds	r7, #64	; 0x40
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ca6:	f107 0308 	add.w	r3, r7, #8
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb4:	463b      	mov	r3, r7
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000cbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cc2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000;
 8000cc4:	4b1b      	ldr	r3, [pc, #108]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000cc6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000cca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ccc:	4b19      	ldr	r3, [pc, #100]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8000cd2:	4b18      	ldr	r3, [pc, #96]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000cd4:	220a      	movs	r2, #10
 8000cd6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cd8:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cde:	4b15      	ldr	r3, [pc, #84]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ce4:	4813      	ldr	r0, [pc, #76]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000ce6:	f001 f8d5 	bl	8001e94 <HAL_TIM_Base_Init>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000cf0:	f000 f892 	bl	8000e18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cf8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cfa:	f107 0308 	add.w	r3, r7, #8
 8000cfe:	4619      	mov	r1, r3
 8000d00:	480c      	ldr	r0, [pc, #48]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000d02:	f001 fa6b 	bl	80021dc <HAL_TIM_ConfigClockSource>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d0c:	f000 f884 	bl	8000e18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d10:	2300      	movs	r3, #0
 8000d12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d14:	2300      	movs	r3, #0
 8000d16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d18:	463b      	mov	r3, r7
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4805      	ldr	r0, [pc, #20]	; (8000d34 <MX_TIM2_Init+0x94>)
 8000d1e:	f001 fc33 	bl	8002588 <HAL_TIMEx_MasterConfigSynchronization>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d28:	f000 f876 	bl	8000e18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d2c:	bf00      	nop
 8000d2e:	3718      	adds	r7, #24
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20000098 	.word	0x20000098

08000d38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3e:	f107 0308 	add.w	r3, r7, #8
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
 8000d4a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4c:	4b29      	ldr	r3, [pc, #164]	; (8000df4 <MX_GPIO_Init+0xbc>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a28      	ldr	r2, [pc, #160]	; (8000df4 <MX_GPIO_Init+0xbc>)
 8000d52:	f043 0304 	orr.w	r3, r3, #4
 8000d56:	6193      	str	r3, [r2, #24]
 8000d58:	4b26      	ldr	r3, [pc, #152]	; (8000df4 <MX_GPIO_Init+0xbc>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	f003 0304 	and.w	r3, r3, #4
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d64:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <MX_GPIO_Init+0xbc>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	4a22      	ldr	r2, [pc, #136]	; (8000df4 <MX_GPIO_Init+0xbc>)
 8000d6a:	f043 0308 	orr.w	r3, r3, #8
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <MX_GPIO_Init+0xbc>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f003 0308 	and.w	r3, r3, #8
 8000d78:	603b      	str	r3, [r7, #0]
 8000d7a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|GREEN1_Pin|YELLOW1_Pin|RED2_Pin
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 8000d82:	481d      	ldr	r0, [pc, #116]	; (8000df8 <MX_GPIO_Init+0xc0>)
 8000d84:	f000 fc85 	bl	8001692 <HAL_GPIO_WritePin>
                          |GREEN2_Pin|YELLOW2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|d2_Pin
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8000d8e:	481b      	ldr	r0, [pc, #108]	; (8000dfc <MX_GPIO_Init+0xc4>)
 8000d90:	f000 fc7f 	bl	8001692 <HAL_GPIO_WritePin>
                          |b2_Pin|c2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED1_Pin GREEN1_Pin YELLOW1_Pin RED2_Pin
                           GREEN2_Pin YELLOW2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|GREEN1_Pin|YELLOW1_Pin|RED2_Pin
 8000d94:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8000d98:	60bb      	str	r3, [r7, #8]
                          |GREEN2_Pin|YELLOW2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da2:	2302      	movs	r3, #2
 8000da4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da6:	f107 0308 	add.w	r3, r7, #8
 8000daa:	4619      	mov	r1, r3
 8000dac:	4812      	ldr	r0, [pc, #72]	; (8000df8 <MX_GPIO_Init+0xc0>)
 8000dae:	f000 fadd 	bl	800136c <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin d2_Pin
                           e2_Pin f2_Pin g2_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin a2_Pin
                           b2_Pin c2_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|d2_Pin
 8000db2:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8000db6:	60bb      	str	r3, [r7, #8]
                          |e2_Pin|f2_Pin|g2_Pin|d1_Pin
                          |e1_Pin|f1_Pin|g1_Pin|a2_Pin
                          |b2_Pin|c2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db8:	2301      	movs	r3, #1
 8000dba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc4:	f107 0308 	add.w	r3, r7, #8
 8000dc8:	4619      	mov	r1, r3
 8000dca:	480c      	ldr	r0, [pc, #48]	; (8000dfc <MX_GPIO_Init+0xc4>)
 8000dcc:	f000 face 	bl	800136c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8000dd0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000dd4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dde:	f107 0308 	add.w	r3, r7, #8
 8000de2:	4619      	mov	r1, r3
 8000de4:	4804      	ldr	r0, [pc, #16]	; (8000df8 <MX_GPIO_Init+0xc0>)
 8000de6:	f000 fac1 	bl	800136c <HAL_GPIO_Init>

}
 8000dea:	bf00      	nop
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40021000 	.word	0x40021000
 8000df8:	40010800 	.word	0x40010800
 8000dfc:	40010c00 	.word	0x40010c00

08000e00 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
	timer_run();
 8000e08:	f000 f828 	bl	8000e5c <timer_run>
	getKeyInput();
 8000e0c:	f7ff fa4a 	bl	80002a4 <getKeyInput>
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e1c:	b672      	cpsid	i
}
 8000e1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e20:	e7fe      	b.n	8000e20 <Error_Handler+0x8>
	...

08000e24 <set_timer>:
int timerFlag;
int durationRed = 15;
int durationGreen = 12;
int durationYellow = 3;

void set_timer(int duration){
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
	timerCounter = duration/PERIOD;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4a08      	ldr	r2, [pc, #32]	; (8000e50 <set_timer+0x2c>)
 8000e30:	fb82 1203 	smull	r1, r2, r2, r3
 8000e34:	1092      	asrs	r2, r2, #2
 8000e36:	17db      	asrs	r3, r3, #31
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	4a06      	ldr	r2, [pc, #24]	; (8000e54 <set_timer+0x30>)
 8000e3c:	6013      	str	r3, [r2, #0]
	timerFlag = 0;
 8000e3e:	4b06      	ldr	r3, [pc, #24]	; (8000e58 <set_timer+0x34>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bc80      	pop	{r7}
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	66666667 	.word	0x66666667
 8000e54:	200000e0 	.word	0x200000e0
 8000e58:	200000e4 	.word	0x200000e4

08000e5c <timer_run>:

void timer_run() {
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
	if (timerCounter>0) {
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <timer_run+0x2c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	dd0b      	ble.n	8000e80 <timer_run+0x24>
		timerCounter--;
 8000e68:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <timer_run+0x2c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	4a06      	ldr	r2, [pc, #24]	; (8000e88 <timer_run+0x2c>)
 8000e70:	6013      	str	r3, [r2, #0]
		if (timerCounter==0) {
 8000e72:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <timer_run+0x2c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d102      	bne.n	8000e80 <timer_run+0x24>
			timerFlag = 1;
 8000e7a:	4b04      	ldr	r3, [pc, #16]	; (8000e8c <timer_run+0x30>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr
 8000e88:	200000e0 	.word	0x200000e0
 8000e8c:	200000e4 	.word	0x200000e4

08000e90 <set_led_duration>:

void set_led_duration(int mode){
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
	switch (mode) {
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d031      	beq.n	8000f02 <set_led_duration+0x72>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2b03      	cmp	r3, #3
 8000ea2:	dc42      	bgt.n	8000f2a <set_led_duration+0x9a>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2b01      	cmp	r3, #1
 8000ea8:	d003      	beq.n	8000eb2 <set_led_duration+0x22>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d014      	beq.n	8000eda <set_led_duration+0x4a>
	case 3:
		durationGreen = durationGreen + 1;
		durationGreen = durationGreen % 100;
		break;
	}
}
 8000eb0:	e03b      	b.n	8000f2a <set_led_duration+0x9a>
		durationRed = durationRed + 1;
 8000eb2:	4b20      	ldr	r3, [pc, #128]	; (8000f34 <set_led_duration+0xa4>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	4a1e      	ldr	r2, [pc, #120]	; (8000f34 <set_led_duration+0xa4>)
 8000eba:	6013      	str	r3, [r2, #0]
		durationRed = durationRed % 100;
 8000ebc:	4b1d      	ldr	r3, [pc, #116]	; (8000f34 <set_led_duration+0xa4>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b1d      	ldr	r3, [pc, #116]	; (8000f38 <set_led_duration+0xa8>)
 8000ec2:	fb83 1302 	smull	r1, r3, r3, r2
 8000ec6:	1159      	asrs	r1, r3, #5
 8000ec8:	17d3      	asrs	r3, r2, #31
 8000eca:	1acb      	subs	r3, r1, r3
 8000ecc:	2164      	movs	r1, #100	; 0x64
 8000ece:	fb01 f303 	mul.w	r3, r1, r3
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	4a17      	ldr	r2, [pc, #92]	; (8000f34 <set_led_duration+0xa4>)
 8000ed6:	6013      	str	r3, [r2, #0]
		break;
 8000ed8:	e027      	b.n	8000f2a <set_led_duration+0x9a>
		durationYellow = durationYellow + 1;
 8000eda:	4b18      	ldr	r3, [pc, #96]	; (8000f3c <set_led_duration+0xac>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	4a16      	ldr	r2, [pc, #88]	; (8000f3c <set_led_duration+0xac>)
 8000ee2:	6013      	str	r3, [r2, #0]
		durationYellow = durationYellow % 100;
 8000ee4:	4b15      	ldr	r3, [pc, #84]	; (8000f3c <set_led_duration+0xac>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4b13      	ldr	r3, [pc, #76]	; (8000f38 <set_led_duration+0xa8>)
 8000eea:	fb83 1302 	smull	r1, r3, r3, r2
 8000eee:	1159      	asrs	r1, r3, #5
 8000ef0:	17d3      	asrs	r3, r2, #31
 8000ef2:	1acb      	subs	r3, r1, r3
 8000ef4:	2164      	movs	r1, #100	; 0x64
 8000ef6:	fb01 f303 	mul.w	r3, r1, r3
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	4a0f      	ldr	r2, [pc, #60]	; (8000f3c <set_led_duration+0xac>)
 8000efe:	6013      	str	r3, [r2, #0]
		break;
 8000f00:	e013      	b.n	8000f2a <set_led_duration+0x9a>
		durationGreen = durationGreen + 1;
 8000f02:	4b0f      	ldr	r3, [pc, #60]	; (8000f40 <set_led_duration+0xb0>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	4a0d      	ldr	r2, [pc, #52]	; (8000f40 <set_led_duration+0xb0>)
 8000f0a:	6013      	str	r3, [r2, #0]
		durationGreen = durationGreen % 100;
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <set_led_duration+0xb0>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <set_led_duration+0xa8>)
 8000f12:	fb83 1302 	smull	r1, r3, r3, r2
 8000f16:	1159      	asrs	r1, r3, #5
 8000f18:	17d3      	asrs	r3, r2, #31
 8000f1a:	1acb      	subs	r3, r1, r3
 8000f1c:	2164      	movs	r1, #100	; 0x64
 8000f1e:	fb01 f303 	mul.w	r3, r1, r3
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	4a06      	ldr	r2, [pc, #24]	; (8000f40 <set_led_duration+0xb0>)
 8000f26:	6013      	str	r3, [r2, #0]
		break;
 8000f28:	bf00      	nop
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	2000001c 	.word	0x2000001c
 8000f38:	51eb851f 	.word	0x51eb851f
 8000f3c:	20000024 	.word	0x20000024
 8000f40:	20000020 	.word	0x20000020

08000f44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f4a:	4b0e      	ldr	r3, [pc, #56]	; (8000f84 <HAL_MspInit+0x40>)
 8000f4c:	699b      	ldr	r3, [r3, #24]
 8000f4e:	4a0d      	ldr	r2, [pc, #52]	; (8000f84 <HAL_MspInit+0x40>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6193      	str	r3, [r2, #24]
 8000f56:	4b0b      	ldr	r3, [pc, #44]	; (8000f84 <HAL_MspInit+0x40>)
 8000f58:	699b      	ldr	r3, [r3, #24]
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f62:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <HAL_MspInit+0x40>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	4a07      	ldr	r2, [pc, #28]	; (8000f84 <HAL_MspInit+0x40>)
 8000f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f6c:	61d3      	str	r3, [r2, #28]
 8000f6e:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <HAL_MspInit+0x40>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr
 8000f84:	40021000 	.word	0x40021000

08000f88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f98:	d113      	bne.n	8000fc2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <HAL_TIM_Base_MspInit+0x44>)
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	4a0b      	ldr	r2, [pc, #44]	; (8000fcc <HAL_TIM_Base_MspInit+0x44>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	61d3      	str	r3, [r2, #28]
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <HAL_TIM_Base_MspInit+0x44>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	201c      	movs	r0, #28
 8000fb8:	f000 f9a1 	bl	80012fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fbc:	201c      	movs	r0, #28
 8000fbe:	f000 f9ba 	bl	8001336 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000fc2:	bf00      	nop
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fd4:	e7fe      	b.n	8000fd4 <NMI_Handler+0x4>

08000fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fda:	e7fe      	b.n	8000fda <HardFault_Handler+0x4>

08000fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe0:	e7fe      	b.n	8000fe0 <MemManage_Handler+0x4>

08000fe2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe6:	e7fe      	b.n	8000fe6 <BusFault_Handler+0x4>

08000fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fec:	e7fe      	b.n	8000fec <UsageFault_Handler+0x4>

08000fee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bc80      	pop	{r7}
 8000ff8:	4770      	bx	lr

08000ffa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr

08001006 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001006:	b480      	push	{r7}
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	46bd      	mov	sp, r7
 800100e:	bc80      	pop	{r7}
 8001010:	4770      	bx	lr

08001012 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001016:	f000 f87f 	bl	8001118 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001024:	4802      	ldr	r0, [pc, #8]	; (8001030 <TIM2_IRQHandler+0x10>)
 8001026:	f000 ffd1 	bl	8001fcc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000098 	.word	0x20000098

08001034 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	bc80      	pop	{r7}
 800103e:	4770      	bx	lr

08001040 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001040:	480c      	ldr	r0, [pc, #48]	; (8001074 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001042:	490d      	ldr	r1, [pc, #52]	; (8001078 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001044:	4a0d      	ldr	r2, [pc, #52]	; (800107c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001048:	e002      	b.n	8001050 <LoopCopyDataInit>

0800104a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800104a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800104c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104e:	3304      	adds	r3, #4

08001050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001054:	d3f9      	bcc.n	800104a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001056:	4a0a      	ldr	r2, [pc, #40]	; (8001080 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001058:	4c0a      	ldr	r4, [pc, #40]	; (8001084 <LoopFillZerobss+0x22>)
  movs r3, #0
 800105a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800105c:	e001      	b.n	8001062 <LoopFillZerobss>

0800105e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001060:	3204      	adds	r2, #4

08001062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001064:	d3fb      	bcc.n	800105e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001066:	f7ff ffe5 	bl	8001034 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800106a:	f001 faf7 	bl	800265c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800106e:	f7ff fdb1 	bl	8000bd4 <main>
  bx lr
 8001072:	4770      	bx	lr
  ldr r0, =_sdata
 8001074:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001078:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 800107c:	080026f4 	.word	0x080026f4
  ldr r2, =_sbss
 8001080:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001084:	200000ec 	.word	0x200000ec

08001088 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001088:	e7fe      	b.n	8001088 <ADC1_2_IRQHandler>
	...

0800108c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001090:	4b08      	ldr	r3, [pc, #32]	; (80010b4 <HAL_Init+0x28>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a07      	ldr	r2, [pc, #28]	; (80010b4 <HAL_Init+0x28>)
 8001096:	f043 0310 	orr.w	r3, r3, #16
 800109a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800109c:	2003      	movs	r0, #3
 800109e:	f000 f923 	bl	80012e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010a2:	200f      	movs	r0, #15
 80010a4:	f000 f808 	bl	80010b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010a8:	f7ff ff4c 	bl	8000f44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40022000 	.word	0x40022000

080010b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010c0:	4b12      	ldr	r3, [pc, #72]	; (800110c <HAL_InitTick+0x54>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	4b12      	ldr	r3, [pc, #72]	; (8001110 <HAL_InitTick+0x58>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80010d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 f93b 	bl	8001352 <HAL_SYSTICK_Config>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e00e      	b.n	8001104 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b0f      	cmp	r3, #15
 80010ea:	d80a      	bhi.n	8001102 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010ec:	2200      	movs	r2, #0
 80010ee:	6879      	ldr	r1, [r7, #4]
 80010f0:	f04f 30ff 	mov.w	r0, #4294967295
 80010f4:	f000 f903 	bl	80012fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010f8:	4a06      	ldr	r2, [pc, #24]	; (8001114 <HAL_InitTick+0x5c>)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010fe:	2300      	movs	r3, #0
 8001100:	e000      	b.n	8001104 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
}
 8001104:	4618      	mov	r0, r3
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000028 	.word	0x20000028
 8001110:	20000030 	.word	0x20000030
 8001114:	2000002c 	.word	0x2000002c

08001118 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <HAL_IncTick+0x1c>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	461a      	mov	r2, r3
 8001122:	4b05      	ldr	r3, [pc, #20]	; (8001138 <HAL_IncTick+0x20>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4413      	add	r3, r2
 8001128:	4a03      	ldr	r2, [pc, #12]	; (8001138 <HAL_IncTick+0x20>)
 800112a:	6013      	str	r3, [r2, #0]
}
 800112c:	bf00      	nop
 800112e:	46bd      	mov	sp, r7
 8001130:	bc80      	pop	{r7}
 8001132:	4770      	bx	lr
 8001134:	20000030 	.word	0x20000030
 8001138:	200000e8 	.word	0x200000e8

0800113c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  return uwTick;
 8001140:	4b02      	ldr	r3, [pc, #8]	; (800114c <HAL_GetTick+0x10>)
 8001142:	681b      	ldr	r3, [r3, #0]
}
 8001144:	4618      	mov	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	200000e8 	.word	0x200000e8

08001150 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f003 0307 	and.w	r3, r3, #7
 800115e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001160:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <__NVIC_SetPriorityGrouping+0x44>)
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001166:	68ba      	ldr	r2, [r7, #8]
 8001168:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800116c:	4013      	ands	r3, r2
 800116e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001178:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800117c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001180:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001182:	4a04      	ldr	r2, [pc, #16]	; (8001194 <__NVIC_SetPriorityGrouping+0x44>)
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	60d3      	str	r3, [r2, #12]
}
 8001188:	bf00      	nop
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800119c:	4b04      	ldr	r3, [pc, #16]	; (80011b0 <__NVIC_GetPriorityGrouping+0x18>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	0a1b      	lsrs	r3, r3, #8
 80011a2:	f003 0307 	and.w	r3, r3, #7
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc80      	pop	{r7}
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	db0b      	blt.n	80011de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	f003 021f 	and.w	r2, r3, #31
 80011cc:	4906      	ldr	r1, [pc, #24]	; (80011e8 <__NVIC_EnableIRQ+0x34>)
 80011ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d2:	095b      	lsrs	r3, r3, #5
 80011d4:	2001      	movs	r0, #1
 80011d6:	fa00 f202 	lsl.w	r2, r0, r2
 80011da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bc80      	pop	{r7}
 80011e6:	4770      	bx	lr
 80011e8:	e000e100 	.word	0xe000e100

080011ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	6039      	str	r1, [r7, #0]
 80011f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	db0a      	blt.n	8001216 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	b2da      	uxtb	r2, r3
 8001204:	490c      	ldr	r1, [pc, #48]	; (8001238 <__NVIC_SetPriority+0x4c>)
 8001206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120a:	0112      	lsls	r2, r2, #4
 800120c:	b2d2      	uxtb	r2, r2
 800120e:	440b      	add	r3, r1
 8001210:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001214:	e00a      	b.n	800122c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	b2da      	uxtb	r2, r3
 800121a:	4908      	ldr	r1, [pc, #32]	; (800123c <__NVIC_SetPriority+0x50>)
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f003 030f 	and.w	r3, r3, #15
 8001222:	3b04      	subs	r3, #4
 8001224:	0112      	lsls	r2, r2, #4
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	440b      	add	r3, r1
 800122a:	761a      	strb	r2, [r3, #24]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	bc80      	pop	{r7}
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	e000e100 	.word	0xe000e100
 800123c:	e000ed00 	.word	0xe000ed00

08001240 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001240:	b480      	push	{r7}
 8001242:	b089      	sub	sp, #36	; 0x24
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f003 0307 	and.w	r3, r3, #7
 8001252:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	f1c3 0307 	rsb	r3, r3, #7
 800125a:	2b04      	cmp	r3, #4
 800125c:	bf28      	it	cs
 800125e:	2304      	movcs	r3, #4
 8001260:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	3304      	adds	r3, #4
 8001266:	2b06      	cmp	r3, #6
 8001268:	d902      	bls.n	8001270 <NVIC_EncodePriority+0x30>
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	3b03      	subs	r3, #3
 800126e:	e000      	b.n	8001272 <NVIC_EncodePriority+0x32>
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001274:	f04f 32ff 	mov.w	r2, #4294967295
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	43da      	mvns	r2, r3
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	401a      	ands	r2, r3
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001288:	f04f 31ff 	mov.w	r1, #4294967295
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	fa01 f303 	lsl.w	r3, r1, r3
 8001292:	43d9      	mvns	r1, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001298:	4313      	orrs	r3, r2
         );
}
 800129a:	4618      	mov	r0, r3
 800129c:	3724      	adds	r7, #36	; 0x24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012b4:	d301      	bcc.n	80012ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012b6:	2301      	movs	r3, #1
 80012b8:	e00f      	b.n	80012da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ba:	4a0a      	ldr	r2, [pc, #40]	; (80012e4 <SysTick_Config+0x40>)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	3b01      	subs	r3, #1
 80012c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012c2:	210f      	movs	r1, #15
 80012c4:	f04f 30ff 	mov.w	r0, #4294967295
 80012c8:	f7ff ff90 	bl	80011ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012cc:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <SysTick_Config+0x40>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012d2:	4b04      	ldr	r3, [pc, #16]	; (80012e4 <SysTick_Config+0x40>)
 80012d4:	2207      	movs	r2, #7
 80012d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	e000e010 	.word	0xe000e010

080012e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff ff2d 	bl	8001150 <__NVIC_SetPriorityGrouping>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012fe:	b580      	push	{r7, lr}
 8001300:	b086      	sub	sp, #24
 8001302:	af00      	add	r7, sp, #0
 8001304:	4603      	mov	r3, r0
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
 800130a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001310:	f7ff ff42 	bl	8001198 <__NVIC_GetPriorityGrouping>
 8001314:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	68b9      	ldr	r1, [r7, #8]
 800131a:	6978      	ldr	r0, [r7, #20]
 800131c:	f7ff ff90 	bl	8001240 <NVIC_EncodePriority>
 8001320:	4602      	mov	r2, r0
 8001322:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001326:	4611      	mov	r1, r2
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff ff5f 	bl	80011ec <__NVIC_SetPriority>
}
 800132e:	bf00      	nop
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b082      	sub	sp, #8
 800133a:	af00      	add	r7, sp, #0
 800133c:	4603      	mov	r3, r0
 800133e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff ff35 	bl	80011b4 <__NVIC_EnableIRQ>
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b082      	sub	sp, #8
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff ffa2 	bl	80012a4 <SysTick_Config>
 8001360:	4603      	mov	r3, r0
}
 8001362:	4618      	mov	r0, r3
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800136c:	b480      	push	{r7}
 800136e:	b08b      	sub	sp, #44	; 0x2c
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001376:	2300      	movs	r3, #0
 8001378:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800137a:	2300      	movs	r3, #0
 800137c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800137e:	e161      	b.n	8001644 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001380:	2201      	movs	r2, #1
 8001382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	69fa      	ldr	r2, [r7, #28]
 8001390:	4013      	ands	r3, r2
 8001392:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	429a      	cmp	r2, r3
 800139a:	f040 8150 	bne.w	800163e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	4a97      	ldr	r2, [pc, #604]	; (8001600 <HAL_GPIO_Init+0x294>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d05e      	beq.n	8001466 <HAL_GPIO_Init+0xfa>
 80013a8:	4a95      	ldr	r2, [pc, #596]	; (8001600 <HAL_GPIO_Init+0x294>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d875      	bhi.n	800149a <HAL_GPIO_Init+0x12e>
 80013ae:	4a95      	ldr	r2, [pc, #596]	; (8001604 <HAL_GPIO_Init+0x298>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d058      	beq.n	8001466 <HAL_GPIO_Init+0xfa>
 80013b4:	4a93      	ldr	r2, [pc, #588]	; (8001604 <HAL_GPIO_Init+0x298>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d86f      	bhi.n	800149a <HAL_GPIO_Init+0x12e>
 80013ba:	4a93      	ldr	r2, [pc, #588]	; (8001608 <HAL_GPIO_Init+0x29c>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d052      	beq.n	8001466 <HAL_GPIO_Init+0xfa>
 80013c0:	4a91      	ldr	r2, [pc, #580]	; (8001608 <HAL_GPIO_Init+0x29c>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d869      	bhi.n	800149a <HAL_GPIO_Init+0x12e>
 80013c6:	4a91      	ldr	r2, [pc, #580]	; (800160c <HAL_GPIO_Init+0x2a0>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d04c      	beq.n	8001466 <HAL_GPIO_Init+0xfa>
 80013cc:	4a8f      	ldr	r2, [pc, #572]	; (800160c <HAL_GPIO_Init+0x2a0>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d863      	bhi.n	800149a <HAL_GPIO_Init+0x12e>
 80013d2:	4a8f      	ldr	r2, [pc, #572]	; (8001610 <HAL_GPIO_Init+0x2a4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d046      	beq.n	8001466 <HAL_GPIO_Init+0xfa>
 80013d8:	4a8d      	ldr	r2, [pc, #564]	; (8001610 <HAL_GPIO_Init+0x2a4>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d85d      	bhi.n	800149a <HAL_GPIO_Init+0x12e>
 80013de:	2b12      	cmp	r3, #18
 80013e0:	d82a      	bhi.n	8001438 <HAL_GPIO_Init+0xcc>
 80013e2:	2b12      	cmp	r3, #18
 80013e4:	d859      	bhi.n	800149a <HAL_GPIO_Init+0x12e>
 80013e6:	a201      	add	r2, pc, #4	; (adr r2, 80013ec <HAL_GPIO_Init+0x80>)
 80013e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ec:	08001467 	.word	0x08001467
 80013f0:	08001441 	.word	0x08001441
 80013f4:	08001453 	.word	0x08001453
 80013f8:	08001495 	.word	0x08001495
 80013fc:	0800149b 	.word	0x0800149b
 8001400:	0800149b 	.word	0x0800149b
 8001404:	0800149b 	.word	0x0800149b
 8001408:	0800149b 	.word	0x0800149b
 800140c:	0800149b 	.word	0x0800149b
 8001410:	0800149b 	.word	0x0800149b
 8001414:	0800149b 	.word	0x0800149b
 8001418:	0800149b 	.word	0x0800149b
 800141c:	0800149b 	.word	0x0800149b
 8001420:	0800149b 	.word	0x0800149b
 8001424:	0800149b 	.word	0x0800149b
 8001428:	0800149b 	.word	0x0800149b
 800142c:	0800149b 	.word	0x0800149b
 8001430:	08001449 	.word	0x08001449
 8001434:	0800145d 	.word	0x0800145d
 8001438:	4a76      	ldr	r2, [pc, #472]	; (8001614 <HAL_GPIO_Init+0x2a8>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d013      	beq.n	8001466 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800143e:	e02c      	b.n	800149a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	623b      	str	r3, [r7, #32]
          break;
 8001446:	e029      	b.n	800149c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	3304      	adds	r3, #4
 800144e:	623b      	str	r3, [r7, #32]
          break;
 8001450:	e024      	b.n	800149c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	3308      	adds	r3, #8
 8001458:	623b      	str	r3, [r7, #32]
          break;
 800145a:	e01f      	b.n	800149c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	330c      	adds	r3, #12
 8001462:	623b      	str	r3, [r7, #32]
          break;
 8001464:	e01a      	b.n	800149c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d102      	bne.n	8001474 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800146e:	2304      	movs	r3, #4
 8001470:	623b      	str	r3, [r7, #32]
          break;
 8001472:	e013      	b.n	800149c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d105      	bne.n	8001488 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800147c:	2308      	movs	r3, #8
 800147e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	69fa      	ldr	r2, [r7, #28]
 8001484:	611a      	str	r2, [r3, #16]
          break;
 8001486:	e009      	b.n	800149c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001488:	2308      	movs	r3, #8
 800148a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	69fa      	ldr	r2, [r7, #28]
 8001490:	615a      	str	r2, [r3, #20]
          break;
 8001492:	e003      	b.n	800149c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001494:	2300      	movs	r3, #0
 8001496:	623b      	str	r3, [r7, #32]
          break;
 8001498:	e000      	b.n	800149c <HAL_GPIO_Init+0x130>
          break;
 800149a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	2bff      	cmp	r3, #255	; 0xff
 80014a0:	d801      	bhi.n	80014a6 <HAL_GPIO_Init+0x13a>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	e001      	b.n	80014aa <HAL_GPIO_Init+0x13e>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3304      	adds	r3, #4
 80014aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	2bff      	cmp	r3, #255	; 0xff
 80014b0:	d802      	bhi.n	80014b8 <HAL_GPIO_Init+0x14c>
 80014b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	e002      	b.n	80014be <HAL_GPIO_Init+0x152>
 80014b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ba:	3b08      	subs	r3, #8
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	210f      	movs	r1, #15
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	fa01 f303 	lsl.w	r3, r1, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	401a      	ands	r2, r3
 80014d0:	6a39      	ldr	r1, [r7, #32]
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	fa01 f303 	lsl.w	r3, r1, r3
 80014d8:	431a      	orrs	r2, r3
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f000 80a9 	beq.w	800163e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014ec:	4b4a      	ldr	r3, [pc, #296]	; (8001618 <HAL_GPIO_Init+0x2ac>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	4a49      	ldr	r2, [pc, #292]	; (8001618 <HAL_GPIO_Init+0x2ac>)
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	6193      	str	r3, [r2, #24]
 80014f8:	4b47      	ldr	r3, [pc, #284]	; (8001618 <HAL_GPIO_Init+0x2ac>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001504:	4a45      	ldr	r2, [pc, #276]	; (800161c <HAL_GPIO_Init+0x2b0>)
 8001506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001508:	089b      	lsrs	r3, r3, #2
 800150a:	3302      	adds	r3, #2
 800150c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001510:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001514:	f003 0303 	and.w	r3, r3, #3
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	220f      	movs	r2, #15
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	43db      	mvns	r3, r3
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	4013      	ands	r3, r2
 8001526:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	4a3d      	ldr	r2, [pc, #244]	; (8001620 <HAL_GPIO_Init+0x2b4>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d00d      	beq.n	800154c <HAL_GPIO_Init+0x1e0>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4a3c      	ldr	r2, [pc, #240]	; (8001624 <HAL_GPIO_Init+0x2b8>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d007      	beq.n	8001548 <HAL_GPIO_Init+0x1dc>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	4a3b      	ldr	r2, [pc, #236]	; (8001628 <HAL_GPIO_Init+0x2bc>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d101      	bne.n	8001544 <HAL_GPIO_Init+0x1d8>
 8001540:	2302      	movs	r3, #2
 8001542:	e004      	b.n	800154e <HAL_GPIO_Init+0x1e2>
 8001544:	2303      	movs	r3, #3
 8001546:	e002      	b.n	800154e <HAL_GPIO_Init+0x1e2>
 8001548:	2301      	movs	r3, #1
 800154a:	e000      	b.n	800154e <HAL_GPIO_Init+0x1e2>
 800154c:	2300      	movs	r3, #0
 800154e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001550:	f002 0203 	and.w	r2, r2, #3
 8001554:	0092      	lsls	r2, r2, #2
 8001556:	4093      	lsls	r3, r2
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	4313      	orrs	r3, r2
 800155c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800155e:	492f      	ldr	r1, [pc, #188]	; (800161c <HAL_GPIO_Init+0x2b0>)
 8001560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001562:	089b      	lsrs	r3, r3, #2
 8001564:	3302      	adds	r3, #2
 8001566:	68fa      	ldr	r2, [r7, #12]
 8001568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d006      	beq.n	8001586 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001578:	4b2c      	ldr	r3, [pc, #176]	; (800162c <HAL_GPIO_Init+0x2c0>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	492b      	ldr	r1, [pc, #172]	; (800162c <HAL_GPIO_Init+0x2c0>)
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	4313      	orrs	r3, r2
 8001582:	600b      	str	r3, [r1, #0]
 8001584:	e006      	b.n	8001594 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001586:	4b29      	ldr	r3, [pc, #164]	; (800162c <HAL_GPIO_Init+0x2c0>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	43db      	mvns	r3, r3
 800158e:	4927      	ldr	r1, [pc, #156]	; (800162c <HAL_GPIO_Init+0x2c0>)
 8001590:	4013      	ands	r3, r2
 8001592:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d006      	beq.n	80015ae <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015a0:	4b22      	ldr	r3, [pc, #136]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	4921      	ldr	r1, [pc, #132]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	604b      	str	r3, [r1, #4]
 80015ac:	e006      	b.n	80015bc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015ae:	4b1f      	ldr	r3, [pc, #124]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	43db      	mvns	r3, r3
 80015b6:	491d      	ldr	r1, [pc, #116]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015b8:	4013      	ands	r3, r2
 80015ba:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d006      	beq.n	80015d6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015c8:	4b18      	ldr	r3, [pc, #96]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	4917      	ldr	r1, [pc, #92]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	608b      	str	r3, [r1, #8]
 80015d4:	e006      	b.n	80015e4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015d8:	689a      	ldr	r2, [r3, #8]
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	43db      	mvns	r3, r3
 80015de:	4913      	ldr	r1, [pc, #76]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015e0:	4013      	ands	r3, r2
 80015e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d01f      	beq.n	8001630 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015f0:	4b0e      	ldr	r3, [pc, #56]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015f2:	68da      	ldr	r2, [r3, #12]
 80015f4:	490d      	ldr	r1, [pc, #52]	; (800162c <HAL_GPIO_Init+0x2c0>)
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	60cb      	str	r3, [r1, #12]
 80015fc:	e01f      	b.n	800163e <HAL_GPIO_Init+0x2d2>
 80015fe:	bf00      	nop
 8001600:	10320000 	.word	0x10320000
 8001604:	10310000 	.word	0x10310000
 8001608:	10220000 	.word	0x10220000
 800160c:	10210000 	.word	0x10210000
 8001610:	10120000 	.word	0x10120000
 8001614:	10110000 	.word	0x10110000
 8001618:	40021000 	.word	0x40021000
 800161c:	40010000 	.word	0x40010000
 8001620:	40010800 	.word	0x40010800
 8001624:	40010c00 	.word	0x40010c00
 8001628:	40011000 	.word	0x40011000
 800162c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001630:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_GPIO_Init+0x2f4>)
 8001632:	68da      	ldr	r2, [r3, #12]
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	43db      	mvns	r3, r3
 8001638:	4909      	ldr	r1, [pc, #36]	; (8001660 <HAL_GPIO_Init+0x2f4>)
 800163a:	4013      	ands	r3, r2
 800163c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800163e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001640:	3301      	adds	r3, #1
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164a:	fa22 f303 	lsr.w	r3, r2, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	f47f ae96 	bne.w	8001380 <HAL_GPIO_Init+0x14>
  }
}
 8001654:	bf00      	nop
 8001656:	bf00      	nop
 8001658:	372c      	adds	r7, #44	; 0x2c
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr
 8001660:	40010400 	.word	0x40010400

08001664 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	460b      	mov	r3, r1
 800166e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689a      	ldr	r2, [r3, #8]
 8001674:	887b      	ldrh	r3, [r7, #2]
 8001676:	4013      	ands	r3, r2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d002      	beq.n	8001682 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800167c:	2301      	movs	r3, #1
 800167e:	73fb      	strb	r3, [r7, #15]
 8001680:	e001      	b.n	8001686 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001682:	2300      	movs	r3, #0
 8001684:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001686:	7bfb      	ldrb	r3, [r7, #15]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	bc80      	pop	{r7}
 8001690:	4770      	bx	lr

08001692 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	460b      	mov	r3, r1
 800169c:	807b      	strh	r3, [r7, #2]
 800169e:	4613      	mov	r3, r2
 80016a0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016a2:	787b      	ldrb	r3, [r7, #1]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d003      	beq.n	80016b0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016a8:	887a      	ldrh	r2, [r7, #2]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016ae:	e003      	b.n	80016b8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016b0:	887b      	ldrh	r3, [r7, #2]
 80016b2:	041a      	lsls	r2, r3, #16
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	611a      	str	r2, [r3, #16]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr
	...

080016c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d101      	bne.n	80016d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e272      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f000 8087 	beq.w	80017f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016e4:	4b92      	ldr	r3, [pc, #584]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f003 030c 	and.w	r3, r3, #12
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d00c      	beq.n	800170a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016f0:	4b8f      	ldr	r3, [pc, #572]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f003 030c 	and.w	r3, r3, #12
 80016f8:	2b08      	cmp	r3, #8
 80016fa:	d112      	bne.n	8001722 <HAL_RCC_OscConfig+0x5e>
 80016fc:	4b8c      	ldr	r3, [pc, #560]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001708:	d10b      	bne.n	8001722 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800170a:	4b89      	ldr	r3, [pc, #548]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d06c      	beq.n	80017f0 <HAL_RCC_OscConfig+0x12c>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d168      	bne.n	80017f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e24c      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800172a:	d106      	bne.n	800173a <HAL_RCC_OscConfig+0x76>
 800172c:	4b80      	ldr	r3, [pc, #512]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a7f      	ldr	r2, [pc, #508]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001732:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001736:	6013      	str	r3, [r2, #0]
 8001738:	e02e      	b.n	8001798 <HAL_RCC_OscConfig+0xd4>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d10c      	bne.n	800175c <HAL_RCC_OscConfig+0x98>
 8001742:	4b7b      	ldr	r3, [pc, #492]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a7a      	ldr	r2, [pc, #488]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001748:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800174c:	6013      	str	r3, [r2, #0]
 800174e:	4b78      	ldr	r3, [pc, #480]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a77      	ldr	r2, [pc, #476]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001754:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001758:	6013      	str	r3, [r2, #0]
 800175a:	e01d      	b.n	8001798 <HAL_RCC_OscConfig+0xd4>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0xbc>
 8001766:	4b72      	ldr	r3, [pc, #456]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a71      	ldr	r2, [pc, #452]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 800176c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	4b6f      	ldr	r3, [pc, #444]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a6e      	ldr	r2, [pc, #440]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800177c:	6013      	str	r3, [r2, #0]
 800177e:	e00b      	b.n	8001798 <HAL_RCC_OscConfig+0xd4>
 8001780:	4b6b      	ldr	r3, [pc, #428]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a6a      	ldr	r2, [pc, #424]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800178a:	6013      	str	r3, [r2, #0]
 800178c:	4b68      	ldr	r3, [pc, #416]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a67      	ldr	r2, [pc, #412]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001796:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d013      	beq.n	80017c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff fccc 	bl	800113c <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017a8:	f7ff fcc8 	bl	800113c <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b64      	cmp	r3, #100	; 0x64
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e200      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ba:	4b5d      	ldr	r3, [pc, #372]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d0f0      	beq.n	80017a8 <HAL_RCC_OscConfig+0xe4>
 80017c6:	e014      	b.n	80017f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fcb8 	bl	800113c <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff fcb4 	bl	800113c <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b64      	cmp	r3, #100	; 0x64
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e1ec      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017e2:	4b53      	ldr	r3, [pc, #332]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0x10c>
 80017ee:	e000      	b.n	80017f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d063      	beq.n	80018c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017fe:	4b4c      	ldr	r3, [pc, #304]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f003 030c 	and.w	r3, r3, #12
 8001806:	2b00      	cmp	r3, #0
 8001808:	d00b      	beq.n	8001822 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800180a:	4b49      	ldr	r3, [pc, #292]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	2b08      	cmp	r3, #8
 8001814:	d11c      	bne.n	8001850 <HAL_RCC_OscConfig+0x18c>
 8001816:	4b46      	ldr	r3, [pc, #280]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d116      	bne.n	8001850 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001822:	4b43      	ldr	r3, [pc, #268]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d005      	beq.n	800183a <HAL_RCC_OscConfig+0x176>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	691b      	ldr	r3, [r3, #16]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d001      	beq.n	800183a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e1c0      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183a:	4b3d      	ldr	r3, [pc, #244]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	4939      	ldr	r1, [pc, #228]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 800184a:	4313      	orrs	r3, r2
 800184c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184e:	e03a      	b.n	80018c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	691b      	ldr	r3, [r3, #16]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d020      	beq.n	800189a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001858:	4b36      	ldr	r3, [pc, #216]	; (8001934 <HAL_RCC_OscConfig+0x270>)
 800185a:	2201      	movs	r2, #1
 800185c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185e:	f7ff fc6d 	bl	800113c <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001866:	f7ff fc69 	bl	800113c <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e1a1      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001878:	4b2d      	ldr	r3, [pc, #180]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0f0      	beq.n	8001866 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001884:	4b2a      	ldr	r3, [pc, #168]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	695b      	ldr	r3, [r3, #20]
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	4927      	ldr	r1, [pc, #156]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 8001894:	4313      	orrs	r3, r2
 8001896:	600b      	str	r3, [r1, #0]
 8001898:	e015      	b.n	80018c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800189a:	4b26      	ldr	r3, [pc, #152]	; (8001934 <HAL_RCC_OscConfig+0x270>)
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a0:	f7ff fc4c 	bl	800113c <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018a8:	f7ff fc48 	bl	800113c <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e180      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ba:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1f0      	bne.n	80018a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0308 	and.w	r3, r3, #8
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d03a      	beq.n	8001948 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d019      	beq.n	800190e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018da:	4b17      	ldr	r3, [pc, #92]	; (8001938 <HAL_RCC_OscConfig+0x274>)
 80018dc:	2201      	movs	r2, #1
 80018de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e0:	f7ff fc2c 	bl	800113c <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018e8:	f7ff fc28 	bl	800113c <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e160      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018fa:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0f0      	beq.n	80018e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001906:	2001      	movs	r0, #1
 8001908:	f000 faa6 	bl	8001e58 <RCC_Delay>
 800190c:	e01c      	b.n	8001948 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800190e:	4b0a      	ldr	r3, [pc, #40]	; (8001938 <HAL_RCC_OscConfig+0x274>)
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001914:	f7ff fc12 	bl	800113c <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800191a:	e00f      	b.n	800193c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800191c:	f7ff fc0e 	bl	800113c <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b02      	cmp	r3, #2
 8001928:	d908      	bls.n	800193c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e146      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	42420000 	.word	0x42420000
 8001938:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800193c:	4b92      	ldr	r3, [pc, #584]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 800193e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d1e9      	bne.n	800191c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0304 	and.w	r3, r3, #4
 8001950:	2b00      	cmp	r3, #0
 8001952:	f000 80a6 	beq.w	8001aa2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001956:	2300      	movs	r3, #0
 8001958:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800195a:	4b8b      	ldr	r3, [pc, #556]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 800195c:	69db      	ldr	r3, [r3, #28]
 800195e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10d      	bne.n	8001982 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001966:	4b88      	ldr	r3, [pc, #544]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	4a87      	ldr	r2, [pc, #540]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 800196c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001970:	61d3      	str	r3, [r2, #28]
 8001972:	4b85      	ldr	r3, [pc, #532]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800197e:	2301      	movs	r3, #1
 8001980:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001982:	4b82      	ldr	r3, [pc, #520]	; (8001b8c <HAL_RCC_OscConfig+0x4c8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800198a:	2b00      	cmp	r3, #0
 800198c:	d118      	bne.n	80019c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800198e:	4b7f      	ldr	r3, [pc, #508]	; (8001b8c <HAL_RCC_OscConfig+0x4c8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a7e      	ldr	r2, [pc, #504]	; (8001b8c <HAL_RCC_OscConfig+0x4c8>)
 8001994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800199a:	f7ff fbcf 	bl	800113c <HAL_GetTick>
 800199e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019a2:	f7ff fbcb 	bl	800113c <HAL_GetTick>
 80019a6:	4602      	mov	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b64      	cmp	r3, #100	; 0x64
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e103      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b4:	4b75      	ldr	r3, [pc, #468]	; (8001b8c <HAL_RCC_OscConfig+0x4c8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0f0      	beq.n	80019a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d106      	bne.n	80019d6 <HAL_RCC_OscConfig+0x312>
 80019c8:	4b6f      	ldr	r3, [pc, #444]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019ca:	6a1b      	ldr	r3, [r3, #32]
 80019cc:	4a6e      	ldr	r2, [pc, #440]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019ce:	f043 0301 	orr.w	r3, r3, #1
 80019d2:	6213      	str	r3, [r2, #32]
 80019d4:	e02d      	b.n	8001a32 <HAL_RCC_OscConfig+0x36e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10c      	bne.n	80019f8 <HAL_RCC_OscConfig+0x334>
 80019de:	4b6a      	ldr	r3, [pc, #424]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019e0:	6a1b      	ldr	r3, [r3, #32]
 80019e2:	4a69      	ldr	r2, [pc, #420]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019e4:	f023 0301 	bic.w	r3, r3, #1
 80019e8:	6213      	str	r3, [r2, #32]
 80019ea:	4b67      	ldr	r3, [pc, #412]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	4a66      	ldr	r2, [pc, #408]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 80019f0:	f023 0304 	bic.w	r3, r3, #4
 80019f4:	6213      	str	r3, [r2, #32]
 80019f6:	e01c      	b.n	8001a32 <HAL_RCC_OscConfig+0x36e>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	2b05      	cmp	r3, #5
 80019fe:	d10c      	bne.n	8001a1a <HAL_RCC_OscConfig+0x356>
 8001a00:	4b61      	ldr	r3, [pc, #388]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	4a60      	ldr	r2, [pc, #384]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	6213      	str	r3, [r2, #32]
 8001a0c:	4b5e      	ldr	r3, [pc, #376]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	4a5d      	ldr	r2, [pc, #372]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	6213      	str	r3, [r2, #32]
 8001a18:	e00b      	b.n	8001a32 <HAL_RCC_OscConfig+0x36e>
 8001a1a:	4b5b      	ldr	r3, [pc, #364]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	4a5a      	ldr	r2, [pc, #360]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	f023 0301 	bic.w	r3, r3, #1
 8001a24:	6213      	str	r3, [r2, #32]
 8001a26:	4b58      	ldr	r3, [pc, #352]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	4a57      	ldr	r2, [pc, #348]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a2c:	f023 0304 	bic.w	r3, r3, #4
 8001a30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d015      	beq.n	8001a66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3a:	f7ff fb7f 	bl	800113c <HAL_GetTick>
 8001a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a40:	e00a      	b.n	8001a58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a42:	f7ff fb7b 	bl	800113c <HAL_GetTick>
 8001a46:	4602      	mov	r2, r0
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e0b1      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a58:	4b4b      	ldr	r3, [pc, #300]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d0ee      	beq.n	8001a42 <HAL_RCC_OscConfig+0x37e>
 8001a64:	e014      	b.n	8001a90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a66:	f7ff fb69 	bl	800113c <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a6c:	e00a      	b.n	8001a84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6e:	f7ff fb65 	bl	800113c <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e09b      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a84:	4b40      	ldr	r3, [pc, #256]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a86:	6a1b      	ldr	r3, [r3, #32]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1ee      	bne.n	8001a6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a90:	7dfb      	ldrb	r3, [r7, #23]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d105      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a96:	4b3c      	ldr	r3, [pc, #240]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a98:	69db      	ldr	r3, [r3, #28]
 8001a9a:	4a3b      	ldr	r2, [pc, #236]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001aa0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 8087 	beq.w	8001bba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001aac:	4b36      	ldr	r3, [pc, #216]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 030c 	and.w	r3, r3, #12
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d061      	beq.n	8001b7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d146      	bne.n	8001b4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac0:	4b33      	ldr	r3, [pc, #204]	; (8001b90 <HAL_RCC_OscConfig+0x4cc>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac6:	f7ff fb39 	bl	800113c <HAL_GetTick>
 8001aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001acc:	e008      	b.n	8001ae0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ace:	f7ff fb35 	bl	800113c <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d901      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001adc:	2303      	movs	r3, #3
 8001ade:	e06d      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ae0:	4b29      	ldr	r3, [pc, #164]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1f0      	bne.n	8001ace <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001af4:	d108      	bne.n	8001b08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001af6:	4b24      	ldr	r3, [pc, #144]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	4921      	ldr	r1, [pc, #132]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b04:	4313      	orrs	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b08:	4b1f      	ldr	r3, [pc, #124]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6a19      	ldr	r1, [r3, #32]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b18:	430b      	orrs	r3, r1
 8001b1a:	491b      	ldr	r1, [pc, #108]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b20:	4b1b      	ldr	r3, [pc, #108]	; (8001b90 <HAL_RCC_OscConfig+0x4cc>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b26:	f7ff fb09 	bl	800113c <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2e:	f7ff fb05 	bl	800113c <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e03d      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b40:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0x46a>
 8001b4c:	e035      	b.n	8001bba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b4e:	4b10      	ldr	r3, [pc, #64]	; (8001b90 <HAL_RCC_OscConfig+0x4cc>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b54:	f7ff faf2 	bl	800113c <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b5c:	f7ff faee 	bl	800113c <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e026      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b6e:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <HAL_RCC_OscConfig+0x4c4>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f0      	bne.n	8001b5c <HAL_RCC_OscConfig+0x498>
 8001b7a:	e01e      	b.n	8001bba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	69db      	ldr	r3, [r3, #28]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d107      	bne.n	8001b94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e019      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40007000 	.word	0x40007000
 8001b90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b94:	4b0b      	ldr	r3, [pc, #44]	; (8001bc4 <HAL_RCC_OscConfig+0x500>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a1b      	ldr	r3, [r3, #32]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d106      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d001      	beq.n	8001bba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e000      	b.n	8001bbc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d101      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e0d0      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bdc:	4b6a      	ldr	r3, [pc, #424]	; (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0307 	and.w	r3, r3, #7
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d910      	bls.n	8001c0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bea:	4b67      	ldr	r3, [pc, #412]	; (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f023 0207 	bic.w	r2, r3, #7
 8001bf2:	4965      	ldr	r1, [pc, #404]	; (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bfa:	4b63      	ldr	r3, [pc, #396]	; (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d001      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e0b8      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0302 	and.w	r3, r3, #2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d020      	beq.n	8001c5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d005      	beq.n	8001c30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c24:	4b59      	ldr	r3, [pc, #356]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	4a58      	ldr	r2, [pc, #352]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0308 	and.w	r3, r3, #8
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c3c:	4b53      	ldr	r3, [pc, #332]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	4a52      	ldr	r2, [pc, #328]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c48:	4b50      	ldr	r3, [pc, #320]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	494d      	ldr	r1, [pc, #308]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c56:	4313      	orrs	r3, r2
 8001c58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0301 	and.w	r3, r3, #1
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d040      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d107      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c6e:	4b47      	ldr	r3, [pc, #284]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d115      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e07f      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d107      	bne.n	8001c96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c86:	4b41      	ldr	r3, [pc, #260]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d109      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e073      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c96:	4b3d      	ldr	r3, [pc, #244]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e06b      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ca6:	4b39      	ldr	r3, [pc, #228]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f023 0203 	bic.w	r2, r3, #3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	4936      	ldr	r1, [pc, #216]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cb8:	f7ff fa40 	bl	800113c <HAL_GetTick>
 8001cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cbe:	e00a      	b.n	8001cd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cc0:	f7ff fa3c 	bl	800113c <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d901      	bls.n	8001cd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e053      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd6:	4b2d      	ldr	r3, [pc, #180]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 020c 	and.w	r2, r3, #12
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d1eb      	bne.n	8001cc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ce8:	4b27      	ldr	r3, [pc, #156]	; (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d210      	bcs.n	8001d18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cf6:	4b24      	ldr	r3, [pc, #144]	; (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f023 0207 	bic.w	r2, r3, #7
 8001cfe:	4922      	ldr	r1, [pc, #136]	; (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d06:	4b20      	ldr	r3, [pc, #128]	; (8001d88 <HAL_RCC_ClockConfig+0x1c0>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	683a      	ldr	r2, [r7, #0]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d001      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e032      	b.n	8001d7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0304 	and.w	r3, r3, #4
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d24:	4b19      	ldr	r3, [pc, #100]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	4916      	ldr	r1, [pc, #88]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d009      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d42:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	490e      	ldr	r1, [pc, #56]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d56:	f000 f821 	bl	8001d9c <HAL_RCC_GetSysClockFreq>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	091b      	lsrs	r3, r3, #4
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	490a      	ldr	r1, [pc, #40]	; (8001d90 <HAL_RCC_ClockConfig+0x1c8>)
 8001d68:	5ccb      	ldrb	r3, [r1, r3]
 8001d6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d6e:	4a09      	ldr	r2, [pc, #36]	; (8001d94 <HAL_RCC_ClockConfig+0x1cc>)
 8001d70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_RCC_ClockConfig+0x1d0>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff f99e 	bl	80010b8 <HAL_InitTick>

  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40022000 	.word	0x40022000
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	080026dc 	.word	0x080026dc
 8001d94:	20000028 	.word	0x20000028
 8001d98:	2000002c 	.word	0x2000002c

08001d9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d9c:	b490      	push	{r4, r7}
 8001d9e:	b08a      	sub	sp, #40	; 0x28
 8001da0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001da2:	4b29      	ldr	r3, [pc, #164]	; (8001e48 <HAL_RCC_GetSysClockFreq+0xac>)
 8001da4:	1d3c      	adds	r4, r7, #4
 8001da6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001da8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001dac:	f240 2301 	movw	r3, #513	; 0x201
 8001db0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61fb      	str	r3, [r7, #28]
 8001db6:	2300      	movs	r3, #0
 8001db8:	61bb      	str	r3, [r7, #24]
 8001dba:	2300      	movs	r3, #0
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001dc6:	4b21      	ldr	r3, [pc, #132]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	f003 030c 	and.w	r3, r3, #12
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d002      	beq.n	8001ddc <HAL_RCC_GetSysClockFreq+0x40>
 8001dd6:	2b08      	cmp	r3, #8
 8001dd8:	d003      	beq.n	8001de2 <HAL_RCC_GetSysClockFreq+0x46>
 8001dda:	e02b      	b.n	8001e34 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ddc:	4b1c      	ldr	r3, [pc, #112]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dde:	623b      	str	r3, [r7, #32]
      break;
 8001de0:	e02b      	b.n	8001e3a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	0c9b      	lsrs	r3, r3, #18
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	3328      	adds	r3, #40	; 0x28
 8001dec:	443b      	add	r3, r7
 8001dee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001df2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d012      	beq.n	8001e24 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dfe:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	0c5b      	lsrs	r3, r3, #17
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	3328      	adds	r3, #40	; 0x28
 8001e0a:	443b      	add	r3, r7
 8001e0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e10:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	4a0e      	ldr	r2, [pc, #56]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e16:	fb03 f202 	mul.w	r2, r3, r2
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e20:	627b      	str	r3, [r7, #36]	; 0x24
 8001e22:	e004      	b.n	8001e2e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	4a0b      	ldr	r2, [pc, #44]	; (8001e54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e28:	fb02 f303 	mul.w	r3, r2, r3
 8001e2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e30:	623b      	str	r3, [r7, #32]
      break;
 8001e32:	e002      	b.n	8001e3a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e34:	4b06      	ldr	r3, [pc, #24]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e36:	623b      	str	r3, [r7, #32]
      break;
 8001e38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e3a:	6a3b      	ldr	r3, [r7, #32]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3728      	adds	r7, #40	; 0x28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc90      	pop	{r4, r7}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	080026cc 	.word	0x080026cc
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	007a1200 	.word	0x007a1200
 8001e54:	003d0900 	.word	0x003d0900

08001e58 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e60:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <RCC_Delay+0x34>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <RCC_Delay+0x38>)
 8001e66:	fba2 2303 	umull	r2, r3, r2, r3
 8001e6a:	0a5b      	lsrs	r3, r3, #9
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	fb02 f303 	mul.w	r3, r2, r3
 8001e72:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e74:	bf00      	nop
  }
  while (Delay --);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	1e5a      	subs	r2, r3, #1
 8001e7a:	60fa      	str	r2, [r7, #12]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1f9      	bne.n	8001e74 <RCC_Delay+0x1c>
}
 8001e80:	bf00      	nop
 8001e82:	bf00      	nop
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bc80      	pop	{r7}
 8001e8a:	4770      	bx	lr
 8001e8c:	20000028 	.word	0x20000028
 8001e90:	10624dd3 	.word	0x10624dd3

08001e94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e041      	b.n	8001f2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d106      	bne.n	8001ec0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff f864 	bl	8000f88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3304      	adds	r3, #4
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	f000 fa6a 	bl	80023ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d001      	beq.n	8001f4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e035      	b.n	8001fb8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 0201 	orr.w	r2, r2, #1
 8001f62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a16      	ldr	r2, [pc, #88]	; (8001fc4 <HAL_TIM_Base_Start_IT+0x90>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d009      	beq.n	8001f82 <HAL_TIM_Base_Start_IT+0x4e>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f76:	d004      	beq.n	8001f82 <HAL_TIM_Base_Start_IT+0x4e>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a12      	ldr	r2, [pc, #72]	; (8001fc8 <HAL_TIM_Base_Start_IT+0x94>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d111      	bne.n	8001fa6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2b06      	cmp	r3, #6
 8001f92:	d010      	beq.n	8001fb6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f042 0201 	orr.w	r2, r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa4:	e007      	b.n	8001fb6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f042 0201 	orr.w	r2, r2, #1
 8001fb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bc80      	pop	{r7}
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40012c00 	.word	0x40012c00
 8001fc8:	40000400 	.word	0x40000400

08001fcc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d122      	bne.n	8002028 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	f003 0302 	and.w	r3, r3, #2
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d11b      	bne.n	8002028 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f06f 0202 	mvn.w	r2, #2
 8001ff8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	f003 0303 	and.w	r3, r3, #3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 f9b1 	bl	8002376 <HAL_TIM_IC_CaptureCallback>
 8002014:	e005      	b.n	8002022 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 f9a4 	bl	8002364 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f000 f9b3 	bl	8002388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	691b      	ldr	r3, [r3, #16]
 800202e:	f003 0304 	and.w	r3, r3, #4
 8002032:	2b04      	cmp	r3, #4
 8002034:	d122      	bne.n	800207c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b04      	cmp	r3, #4
 8002042:	d11b      	bne.n	800207c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f06f 0204 	mvn.w	r2, #4
 800204c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2202      	movs	r2, #2
 8002052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800205e:	2b00      	cmp	r3, #0
 8002060:	d003      	beq.n	800206a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 f987 	bl	8002376 <HAL_TIM_IC_CaptureCallback>
 8002068:	e005      	b.n	8002076 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f97a 	bl	8002364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f000 f989 	bl	8002388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	2b08      	cmp	r3, #8
 8002088:	d122      	bne.n	80020d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	f003 0308 	and.w	r3, r3, #8
 8002094:	2b08      	cmp	r3, #8
 8002096:	d11b      	bne.n	80020d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f06f 0208 	mvn.w	r2, #8
 80020a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2204      	movs	r2, #4
 80020a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 f95d 	bl	8002376 <HAL_TIM_IC_CaptureCallback>
 80020bc:	e005      	b.n	80020ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f950 	bl	8002364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 f95f 	bl	8002388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	f003 0310 	and.w	r3, r3, #16
 80020da:	2b10      	cmp	r3, #16
 80020dc:	d122      	bne.n	8002124 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	f003 0310 	and.w	r3, r3, #16
 80020e8:	2b10      	cmp	r3, #16
 80020ea:	d11b      	bne.n	8002124 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f06f 0210 	mvn.w	r2, #16
 80020f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2208      	movs	r2, #8
 80020fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f933 	bl	8002376 <HAL_TIM_IC_CaptureCallback>
 8002110:	e005      	b.n	800211e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f926 	bl	8002364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 f935 	bl	8002388 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	2b01      	cmp	r3, #1
 8002130:	d10e      	bne.n	8002150 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0301 	and.w	r3, r3, #1
 800213c:	2b01      	cmp	r3, #1
 800213e:	d107      	bne.n	8002150 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f06f 0201 	mvn.w	r2, #1
 8002148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7fe fe58 	bl	8000e00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800215a:	2b80      	cmp	r3, #128	; 0x80
 800215c:	d10e      	bne.n	800217c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002168:	2b80      	cmp	r3, #128	; 0x80
 800216a:	d107      	bne.n	800217c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 fa67 	bl	800264a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002186:	2b40      	cmp	r3, #64	; 0x40
 8002188:	d10e      	bne.n	80021a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002194:	2b40      	cmp	r3, #64	; 0x40
 8002196:	d107      	bne.n	80021a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f8f9 	bl	800239a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	f003 0320 	and.w	r3, r3, #32
 80021b2:	2b20      	cmp	r3, #32
 80021b4:	d10e      	bne.n	80021d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	f003 0320 	and.w	r3, r3, #32
 80021c0:	2b20      	cmp	r3, #32
 80021c2:	d107      	bne.n	80021d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f06f 0220 	mvn.w	r2, #32
 80021cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 fa32 	bl	8002638 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021d4:	bf00      	nop
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d101      	bne.n	80021f4 <HAL_TIM_ConfigClockSource+0x18>
 80021f0:	2302      	movs	r3, #2
 80021f2:	e0b3      	b.n	800235c <HAL_TIM_ConfigClockSource+0x180>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2202      	movs	r2, #2
 8002200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002212:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800221a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800222c:	d03e      	beq.n	80022ac <HAL_TIM_ConfigClockSource+0xd0>
 800222e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002232:	f200 8087 	bhi.w	8002344 <HAL_TIM_ConfigClockSource+0x168>
 8002236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800223a:	f000 8085 	beq.w	8002348 <HAL_TIM_ConfigClockSource+0x16c>
 800223e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002242:	d87f      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x168>
 8002244:	2b70      	cmp	r3, #112	; 0x70
 8002246:	d01a      	beq.n	800227e <HAL_TIM_ConfigClockSource+0xa2>
 8002248:	2b70      	cmp	r3, #112	; 0x70
 800224a:	d87b      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x168>
 800224c:	2b60      	cmp	r3, #96	; 0x60
 800224e:	d050      	beq.n	80022f2 <HAL_TIM_ConfigClockSource+0x116>
 8002250:	2b60      	cmp	r3, #96	; 0x60
 8002252:	d877      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x168>
 8002254:	2b50      	cmp	r3, #80	; 0x50
 8002256:	d03c      	beq.n	80022d2 <HAL_TIM_ConfigClockSource+0xf6>
 8002258:	2b50      	cmp	r3, #80	; 0x50
 800225a:	d873      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x168>
 800225c:	2b40      	cmp	r3, #64	; 0x40
 800225e:	d058      	beq.n	8002312 <HAL_TIM_ConfigClockSource+0x136>
 8002260:	2b40      	cmp	r3, #64	; 0x40
 8002262:	d86f      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x168>
 8002264:	2b30      	cmp	r3, #48	; 0x30
 8002266:	d064      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x156>
 8002268:	2b30      	cmp	r3, #48	; 0x30
 800226a:	d86b      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x168>
 800226c:	2b20      	cmp	r3, #32
 800226e:	d060      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x156>
 8002270:	2b20      	cmp	r3, #32
 8002272:	d867      	bhi.n	8002344 <HAL_TIM_ConfigClockSource+0x168>
 8002274:	2b00      	cmp	r3, #0
 8002276:	d05c      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x156>
 8002278:	2b10      	cmp	r3, #16
 800227a:	d05a      	beq.n	8002332 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800227c:	e062      	b.n	8002344 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6818      	ldr	r0, [r3, #0]
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	6899      	ldr	r1, [r3, #8]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	f000 f95c 	bl	800254a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022a0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	609a      	str	r2, [r3, #8]
      break;
 80022aa:	e04e      	b.n	800234a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6818      	ldr	r0, [r3, #0]
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	6899      	ldr	r1, [r3, #8]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685a      	ldr	r2, [r3, #4]
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	f000 f945 	bl	800254a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022ce:	609a      	str	r2, [r3, #8]
      break;
 80022d0:	e03b      	b.n	800234a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6818      	ldr	r0, [r3, #0]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	6859      	ldr	r1, [r3, #4]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	461a      	mov	r2, r3
 80022e0:	f000 f8bc 	bl	800245c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2150      	movs	r1, #80	; 0x50
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 f913 	bl	8002516 <TIM_ITRx_SetConfig>
      break;
 80022f0:	e02b      	b.n	800234a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6818      	ldr	r0, [r3, #0]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	6859      	ldr	r1, [r3, #4]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	461a      	mov	r2, r3
 8002300:	f000 f8da 	bl	80024b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2160      	movs	r1, #96	; 0x60
 800230a:	4618      	mov	r0, r3
 800230c:	f000 f903 	bl	8002516 <TIM_ITRx_SetConfig>
      break;
 8002310:	e01b      	b.n	800234a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6818      	ldr	r0, [r3, #0]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	6859      	ldr	r1, [r3, #4]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	461a      	mov	r2, r3
 8002320:	f000 f89c 	bl	800245c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2140      	movs	r1, #64	; 0x40
 800232a:	4618      	mov	r0, r3
 800232c:	f000 f8f3 	bl	8002516 <TIM_ITRx_SetConfig>
      break;
 8002330:	e00b      	b.n	800234a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4619      	mov	r1, r3
 800233c:	4610      	mov	r0, r2
 800233e:	f000 f8ea 	bl	8002516 <TIM_ITRx_SetConfig>
        break;
 8002342:	e002      	b.n	800234a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002344:	bf00      	nop
 8002346:	e000      	b.n	800234a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002348:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2201      	movs	r2, #1
 800234e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr

08002376 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002376:	b480      	push	{r7}
 8002378:	b083      	sub	sp, #12
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr

0800239a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr

080023ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a25      	ldr	r2, [pc, #148]	; (8002454 <TIM_Base_SetConfig+0xa8>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d007      	beq.n	80023d4 <TIM_Base_SetConfig+0x28>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ca:	d003      	beq.n	80023d4 <TIM_Base_SetConfig+0x28>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a22      	ldr	r2, [pc, #136]	; (8002458 <TIM_Base_SetConfig+0xac>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d108      	bne.n	80023e6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	68fa      	ldr	r2, [r7, #12]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a1a      	ldr	r2, [pc, #104]	; (8002454 <TIM_Base_SetConfig+0xa8>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d007      	beq.n	80023fe <TIM_Base_SetConfig+0x52>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023f4:	d003      	beq.n	80023fe <TIM_Base_SetConfig+0x52>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a17      	ldr	r2, [pc, #92]	; (8002458 <TIM_Base_SetConfig+0xac>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d108      	bne.n	8002410 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	4313      	orrs	r3, r2
 800240e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	695b      	ldr	r3, [r3, #20]
 800241a:	4313      	orrs	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a07      	ldr	r2, [pc, #28]	; (8002454 <TIM_Base_SetConfig+0xa8>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d103      	bne.n	8002444 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	615a      	str	r2, [r3, #20]
}
 800244a:	bf00      	nop
 800244c:	3714      	adds	r7, #20
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr
 8002454:	40012c00 	.word	0x40012c00
 8002458:	40000400 	.word	0x40000400

0800245c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800245c:	b480      	push	{r7}
 800245e:	b087      	sub	sp, #28
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	f023 0201 	bic.w	r2, r3, #1
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002486:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	f023 030a 	bic.w	r3, r3, #10
 8002498:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	4313      	orrs	r3, r2
 80024a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	621a      	str	r2, [r3, #32]
}
 80024ae:	bf00      	nop
 80024b0:	371c      	adds	r7, #28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr

080024b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a1b      	ldr	r3, [r3, #32]
 80024c8:	f023 0210 	bic.w	r2, r3, #16
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80024e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	031b      	lsls	r3, r3, #12
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80024f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	011b      	lsls	r3, r3, #4
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	621a      	str	r2, [r3, #32]
}
 800250c:	bf00      	nop
 800250e:	371c      	adds	r7, #28
 8002510:	46bd      	mov	sp, r7
 8002512:	bc80      	pop	{r7}
 8002514:	4770      	bx	lr

08002516 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002516:	b480      	push	{r7}
 8002518:	b085      	sub	sp, #20
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
 800251e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800252c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4313      	orrs	r3, r2
 8002534:	f043 0307 	orr.w	r3, r3, #7
 8002538:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	609a      	str	r2, [r3, #8]
}
 8002540:	bf00      	nop
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr

0800254a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800254a:	b480      	push	{r7}
 800254c:	b087      	sub	sp, #28
 800254e:	af00      	add	r7, sp, #0
 8002550:	60f8      	str	r0, [r7, #12]
 8002552:	60b9      	str	r1, [r7, #8]
 8002554:	607a      	str	r2, [r7, #4]
 8002556:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002564:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	021a      	lsls	r2, r3, #8
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	431a      	orrs	r2, r3
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	4313      	orrs	r3, r2
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	4313      	orrs	r3, r2
 8002576:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	697a      	ldr	r2, [r7, #20]
 800257c:	609a      	str	r2, [r3, #8]
}
 800257e:	bf00      	nop
 8002580:	371c      	adds	r7, #28
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr

08002588 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002598:	2b01      	cmp	r3, #1
 800259a:	d101      	bne.n	80025a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800259c:	2302      	movs	r3, #2
 800259e:	e041      	b.n	8002624 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2202      	movs	r2, #2
 80025ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	68fa      	ldr	r2, [r7, #12]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a14      	ldr	r2, [pc, #80]	; (8002630 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d009      	beq.n	80025f8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025ec:	d004      	beq.n	80025f8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a10      	ldr	r2, [pc, #64]	; (8002634 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d10c      	bne.n	8002612 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	4313      	orrs	r3, r2
 8002608:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40012c00 	.word	0x40012c00
 8002634:	40000400 	.word	0x40000400

08002638 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr

0800264a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002652:	bf00      	nop
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr

0800265c <__libc_init_array>:
 800265c:	b570      	push	{r4, r5, r6, lr}
 800265e:	2600      	movs	r6, #0
 8002660:	4d0c      	ldr	r5, [pc, #48]	; (8002694 <__libc_init_array+0x38>)
 8002662:	4c0d      	ldr	r4, [pc, #52]	; (8002698 <__libc_init_array+0x3c>)
 8002664:	1b64      	subs	r4, r4, r5
 8002666:	10a4      	asrs	r4, r4, #2
 8002668:	42a6      	cmp	r6, r4
 800266a:	d109      	bne.n	8002680 <__libc_init_array+0x24>
 800266c:	f000 f822 	bl	80026b4 <_init>
 8002670:	2600      	movs	r6, #0
 8002672:	4d0a      	ldr	r5, [pc, #40]	; (800269c <__libc_init_array+0x40>)
 8002674:	4c0a      	ldr	r4, [pc, #40]	; (80026a0 <__libc_init_array+0x44>)
 8002676:	1b64      	subs	r4, r4, r5
 8002678:	10a4      	asrs	r4, r4, #2
 800267a:	42a6      	cmp	r6, r4
 800267c:	d105      	bne.n	800268a <__libc_init_array+0x2e>
 800267e:	bd70      	pop	{r4, r5, r6, pc}
 8002680:	f855 3b04 	ldr.w	r3, [r5], #4
 8002684:	4798      	blx	r3
 8002686:	3601      	adds	r6, #1
 8002688:	e7ee      	b.n	8002668 <__libc_init_array+0xc>
 800268a:	f855 3b04 	ldr.w	r3, [r5], #4
 800268e:	4798      	blx	r3
 8002690:	3601      	adds	r6, #1
 8002692:	e7f2      	b.n	800267a <__libc_init_array+0x1e>
 8002694:	080026ec 	.word	0x080026ec
 8002698:	080026ec 	.word	0x080026ec
 800269c:	080026ec 	.word	0x080026ec
 80026a0:	080026f0 	.word	0x080026f0

080026a4 <memset>:
 80026a4:	4603      	mov	r3, r0
 80026a6:	4402      	add	r2, r0
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d100      	bne.n	80026ae <memset+0xa>
 80026ac:	4770      	bx	lr
 80026ae:	f803 1b01 	strb.w	r1, [r3], #1
 80026b2:	e7f9      	b.n	80026a8 <memset+0x4>

080026b4 <_init>:
 80026b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026b6:	bf00      	nop
 80026b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ba:	bc08      	pop	{r3}
 80026bc:	469e      	mov	lr, r3
 80026be:	4770      	bx	lr

080026c0 <_fini>:
 80026c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026c2:	bf00      	nop
 80026c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026c6:	bc08      	pop	{r3}
 80026c8:	469e      	mov	lr, r3
 80026ca:	4770      	bx	lr
