#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Mar 22 16:55:31 2019
# Process ID: 4200
# Current directory: E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3512 E:\ECE532\WorkSpace\IPU_proj\differ\differ_proj\differ_proj.xpr
# Log file: E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/vivado.log
# Journal file: E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rgb444' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_rgb444_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.srcs/sources_1/new/rgb444diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb444diff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.srcs/sim_1/new/tb_rgb444.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rgb444
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c8a0d65547a04d10bb98bd74965976dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rgb444_behav xil_defaultlib.tb_rgb444 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb444diff
Compiling module xil_defaultlib.tb_rgb444
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rgb444_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim/xsim.dir/tb_rgb444_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 22 17:44:36 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rgb444_behav -key {Behavioral:sim_1:Functional:tb_rgb444} -tclbatch {tb_rgb444.tcl} -view {E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/tb_rgb444_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/tb_rgb444_behav.wcfg
source tb_rgb444.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rgb444_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 923.953 ; gain = 7.551
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rgb444' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_rgb444_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.srcs/sources_1/new/rgb444diff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb444diff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.srcs/sim_1/new/tb_rgb444.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rgb444
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c8a0d65547a04d10bb98bd74965976dc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rgb444_behav xil_defaultlib.tb_rgb444 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb444diff
Compiling module xil_defaultlib.tb_rgb444
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rgb444_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 926.984 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Mar 22 17:53:29 2019] Launched synth_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1345.523 ; gain = 405.277
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1919.156 ; gain = 557.285
save_wave_config {E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/tb_rgb444_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim/tb_rgb444_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim/tb_rgb444_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim/tb_rgb444_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim/tb_rgb444_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rgb444' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_rgb444_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim/tb_rgb444_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb444diff
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.srcs/sim_1/new/tb_rgb444.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rgb444
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c8a0d65547a04d10bb98bd74965976dc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_rgb444_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_rgb444 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_rgb444_time_synth.sdf", for root module "tb_rgb444/BUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_rgb444_time_synth.sdf", for root module "tb_rgb444/BUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.rgb444diff
Compiling module xil_defaultlib.tb_rgb444
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rgb444_time_synth

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim/xsim.dir/tb_rgb444_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 22 17:58:56 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rgb444_time_synth -key {Post-Synthesis:sim_1:Timing:tb_rgb444} -tclbatch {tb_rgb444.tcl} -view {E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/tb_rgb444_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/tb_rgb444_behav.wcfg
source tb_rgb444.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rgb444_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1919.156 ; gain = 0.000
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Mar 22 18:02:27 2019] Launched impl_1...
Run output will be captured here: E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2057.789 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2057.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim/tb_rgb444_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim/tb_rgb444_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim/tb_rgb444_time_impl.v
INFO: [SIM-utils-37] SDF generated:E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim/tb_rgb444_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_rgb444' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_rgb444_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim/tb_rgb444_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb444diff
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.srcs/sim_1/new/tb_rgb444.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rgb444
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c8a0d65547a04d10bb98bd74965976dc --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_rgb444_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_rgb444 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_rgb444_time_impl.sdf", for root module "tb_rgb444/BUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_rgb444_time_impl.sdf", for root module "tb_rgb444/BUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.rgb444diff
Compiling module xil_defaultlib.tb_rgb444
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rgb444_time_impl

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim/xsim.dir/tb_rgb444_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 22 18:04:00 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/differ_proj.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_rgb444_time_impl -key {Post-Implementation:sim_1:Timing:tb_rgb444} -tclbatch {tb_rgb444.tcl} -view {E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/tb_rgb444_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/ECE532/WorkSpace/IPU_proj/differ/differ_proj/tb_rgb444_behav.wcfg
source tb_rgb444.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_rgb444_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2123.711 ; gain = 204.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 18:56:03 2019...
