/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  reg [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_5z[2] ? celloutsig_1_1z[4] : celloutsig_1_0z[3];
  assign celloutsig_0_1z = in_data[18] | ~(in_data[33]);
  assign celloutsig_0_2z = in_data[19] | ~(in_data[61]);
  assign celloutsig_1_18z = ~(celloutsig_1_14z ^ celloutsig_1_9z[1]);
  assign celloutsig_1_7z = { celloutsig_1_0z[3:1], celloutsig_1_2z } == { celloutsig_1_1z[9], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_14z = { in_data[169:161], celloutsig_1_7z } == { celloutsig_1_1z[9:1], celloutsig_1_12z };
  assign celloutsig_0_11z = celloutsig_0_8z[9:1] > { celloutsig_0_10z[2:0], celloutsig_0_4z };
  assign celloutsig_0_9z = { in_data[7:3], celloutsig_0_2z } && { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, in_data[51], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_5z = { celloutsig_0_3z[2:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_3z[2:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z[11:0], celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[10:2], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_12z = celloutsig_0_3z[3:1] % { 1'h1, celloutsig_0_10z[3], celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[111:107] * in_data[167:163];
  assign celloutsig_1_1z = { in_data[183:178], celloutsig_1_0z } * { celloutsig_1_0z[2], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z[8:0] * celloutsig_1_3z[12:4];
  assign celloutsig_1_19z = ~ { in_data[104:102], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_7z = | celloutsig_0_5z[15:12];
  assign celloutsig_1_4z = | { celloutsig_1_3z[12:1], celloutsig_1_0z };
  assign celloutsig_0_0z = ^ in_data[24:20];
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z } >> { celloutsig_1_1z[7:0], celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[16:7], celloutsig_0_1z, celloutsig_0_3z } <<< { celloutsig_0_6z[6:1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_2z = celloutsig_1_1z[9:5] >>> in_data[135:131];
  assign celloutsig_1_3z = { in_data[185:179], celloutsig_1_2z, celloutsig_1_2z } >>> { in_data[171:165], celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 13'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_5z[9:6], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_3z = { in_data[12:10], celloutsig_0_2z };
  assign celloutsig_1_12z = ~((celloutsig_1_9z[11] & celloutsig_1_2z[2]) | (celloutsig_1_5z[5] & celloutsig_1_0z[3]));
  assign { out_data[128], out_data[122:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
