<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <meta name="generator" content="mm0-doc">
  <meta name="description" content="Documentation for theorem `execWriteeqd` in `../examples/x86.mm1`.">
  <meta name="keywords" content="mm0, metamath-zero">
  <title>execWriteeqd - ../examples/x86.mm1 - Metamath Zero</title>
  <link rel="stylesheet" type="text/css" href="../stylesheet.css" />
  <!-- <link rel="shortcut icon" href="../favicon.ico"> -->
</head>
<body>
  <section class="main">
    <h1 class="title">Theorem <a class="thm" href="">execWriteeqd</a></h1>
    <pre>theorem execWriteeqd (_G: wff) (_l1 _l2 _k1 _k2 _l21 _l22 _ret1 _ret2: nat):
  $ _G -> _l1 = _l2 $ >
  $ _G -> _k1 = _k2 $ >
  $ _G -> _l21 = _l22 $ >
  $ _G -> _ret1 = _ret2 $ >
  $ _G -> (execWrite _l1 _k1 _l21 _ret1 <-> execWrite _l2 _k2 _l22 _ret2) $;</pre>
    <table class="proof">
      <tbody>
        <tr class="proof-head"><th>Step</th><th>Hyp</th><th>Ref</th><th>Expression</th></tr>
        <tr class="sh">
          <td><a name="1"/>1</td>
          <td></td>
          <td><i>hyp _lh</i></td>
          <td><pre>_G -> _l1 = _l2</pre></td>
        </tr>        <tr class="st">
          <td><a name="2"/>2</td>
          <td></td>
          <td><a href="eqsidd.html">eqsidd</a></td>
          <td><pre>_G -> List (ns (u8)) == List (ns (u8))</pre></td>
        </tr>        <tr class="st">
          <td><a name="3"/>3</td>
          <td><a href="#1">1</a>, <a href="#2">2</a></td>
          <td><a href="eleqd.html">eleqd</a></td>
          <td><pre>_G -> (_l1 e. List (ns (u8)) <-> _l2 e. List (ns (u8)))</pre></td>
        </tr>        <tr class="sh">
          <td><a name="4"/>4</td>
          <td></td>
          <td><i>hyp _kh</i></td>
          <td><pre>_G -> _k1 = _k2</pre></td>
        </tr>        <tr class="st">
          <td><a name="5"/>5</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> RAX = RAX</pre></td>
        </tr>        <tr class="st">
          <td><a name="6"/>6</td>
          <td><a href="#4">4</a>, <a href="#5">5</a></td>
          <td><a href="readRegeqd.html">readRegeqd</a></td>
          <td><pre>_G -> readReg _k1 (RAX) = readReg _k2 (RAX)</pre></td>
        </tr>        <tr class="st">
          <td><a name="7"/>7</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> sys_write = sys_write</pre></td>
        </tr>        <tr class="st">
          <td><a name="8"/>8</td>
          <td><a href="#6">6</a>, <a href="#7">7</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (readReg _k1 (RAX) = sys_write <-> readReg _k2 (RAX) = sys_write)</pre></td>
        </tr>        <tr class="st">
          <td><a name="9"/>9</td>
          <td><a href="#3">3</a>, <a href="#8">8</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (_l1 e. List (ns (u8)) /\ readReg _k1 (RAX) = sys_write <-> _l2 e. List (ns (u8)) /\ readReg _k2 (RAX) = sys_write)</pre></td>
        </tr>        <tr class="st">
          <td><a name="10"/>10</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> fd = fd</pre></td>
        </tr>        <tr class="st">
          <td><a name="11"/>11</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> RDI = RDI</pre></td>
        </tr>        <tr class="st">
          <td><a name="12"/>12</td>
          <td><a href="#4">4</a>, <a href="#11">11</a></td>
          <td><a href="readRegeqd.html">readRegeqd</a></td>
          <td><pre>_G -> readReg _k1 (RDI) = readReg _k2 (RDI)</pre></td>
        </tr>        <tr class="st">
          <td><a name="13"/>13</td>
          <td><a href="#10">10</a>, <a href="#12">12</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (fd = readReg _k1 (RDI) <-> fd = readReg _k2 (RDI))</pre></td>
        </tr>        <tr class="st">
          <td><a name="14"/>14</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> count = count</pre></td>
        </tr>        <tr class="st">
          <td><a name="15"/>15</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> RDX = RDX</pre></td>
        </tr>        <tr class="st">
          <td><a name="16"/>16</td>
          <td><a href="#4">4</a>, <a href="#15">15</a></td>
          <td><a href="readRegeqd.html">readRegeqd</a></td>
          <td><pre>_G -> readReg _k1 (RDX) = readReg _k2 (RDX)</pre></td>
        </tr>        <tr class="st">
          <td><a name="17"/>17</td>
          <td><a href="#14">14</a>, <a href="#16">16</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (count = readReg _k1 (RDX) <-> count = readReg _k2 (RDX))</pre></td>
        </tr>        <tr class="st">
          <td><a name="18"/>18</td>
          <td><a href="#13">13</a>, <a href="#17">17</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (fd = readReg _k1 (RDI) /\ count = readReg _k1 (RDX) <-> fd = readReg _k2 (RDI) /\ count = readReg _k2 (RDX))</pre></td>
        </tr>        <tr class="st">
          <td><a name="19"/>19</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> RSI = RSI</pre></td>
        </tr>        <tr class="st">
          <td><a name="20"/>20</td>
          <td><a href="#4">4</a>, <a href="#19">19</a></td>
          <td><a href="readRegeqd.html">readRegeqd</a></td>
          <td><pre>_G -> readReg _k1 (RSI) = readReg _k2 (RSI)</pre></td>
        </tr>        <tr class="st">
          <td><a name="21"/>21</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> buf = buf</pre></td>
        </tr>        <tr class="st">
          <td><a name="22"/>22</td>
          <td><a href="#4">4</a>, <a href="#20">20</a>, <a href="#21">21</a></td>
          <td><a href="readMemeqd.html">readMemeqd</a></td>
          <td><pre>_G -> (readMem _k1 (readReg _k1 (RSI)) buf <-> readMem _k2 (readReg _k2 (RSI)) buf)</pre></td>
        </tr>        <tr class="st">
          <td><a name="23"/>23</td>
          <td><a href="#18">18</a>, <a href="#22">22</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (fd = readReg _k1 (RDI) /\ count = readReg _k1 (RDX) /\ readMem _k1 (readReg _k1 (RSI)) buf <-> fd = readReg _k2 (RDI) /\ count = readReg _k2 (RDX) /\ readMem _k2 (readReg _k2 (RSI)) buf)</pre></td>
        </tr>        <tr class="st">
          <td><a name="24"/>24</td>
          <td></td>
          <td><a href="biidd.html">biidd</a></td>
          <td><pre>_G -> (buf e. Array (ns (u8)) count <-> buf e. Array (ns (u8)) count)</pre></td>
        </tr>        <tr class="st">
          <td><a name="25"/>25</td>
          <td><a href="#23">23</a>, <a href="#24">24</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G ->
  (fd = readReg _k1 (RDI) /\ count = readReg _k1 (RDX) /\ readMem _k1 (readReg _k1 (RSI)) buf /\ buf e. Array (ns (u8)) count <->
    fd = readReg _k2 (RDI) /\ count = readReg _k2 (RDX) /\ readMem _k2 (readReg _k2 (RSI)) buf /\ buf e. Array (ns (u8)) count)</pre></td>
        </tr>        <tr class="sh">
          <td><a name="26"/>26</td>
          <td></td>
          <td><i>hyp _reth</i></td>
          <td><pre>_G -> _ret1 = _ret2</pre></td>
        </tr>        <tr class="st">
          <td><a name="27"/>27</td>
          <td><a href="#26">26</a></td>
          <td><a href="isIOErroreqd.html">isIOErroreqd</a></td>
          <td><pre>_G -> (isIOError _ret1 <-> isIOError _ret2)</pre></td>
        </tr>        <tr class="sh">
          <td><a name="28"/>28</td>
          <td></td>
          <td><i>hyp _l2h</i></td>
          <td><pre>_G -> _l21 = _l22</pre></td>
        </tr>        <tr class="st">
          <td><a name="29"/>29</td>
          <td><a href="#28">28</a>, <a href="#1">1</a></td>
          <td><a href="eqeqd.html">eqeqd</a></td>
          <td><pre>_G -> (_l21 = _l1 <-> _l22 = _l2)</pre></td>
        </tr>        <tr class="st">
          <td><a name="30"/>30</td>
          <td><a href="#26">26</a>, <a href="#14">14</a></td>
          <td><a href="leeqd.html">leeqd</a></td>
          <td><pre>_G -> (_ret1 <= count <-> _ret2 <= count)</pre></td>
        </tr>        <tr class="st">
          <td><a name="31"/>31</td>
          <td></td>
          <td><a href="eqidd.html">eqidd</a></td>
          <td><pre>_G -> l1 = l1</pre></td>
        </tr>        <tr class="st">
          <td><a name="32"/>32</td>
          <td><a href="#10">10</a>, <a href="#1">1</a>, <a href="#31">31</a>, <a href="#28">28</a></td>
          <td><a href="writeToFDeqd.html">writeToFDeqd</a></td>
          <td><pre>_G -> (writeToFD fd _l1 l1 _l21 <-> writeToFD fd _l2 l1 _l22)</pre></td>
        </tr>        <tr class="st">
          <td><a name="33"/>33</td>
          <td><a href="#4">4</a>, <a href="#20">20</a>, <a href="#31">31</a></td>
          <td><a href="readMemeqd.html">readMemeqd</a></td>
          <td><pre>_G -> (readMem _k1 (readReg _k1 (RSI)) l1 <-> readMem _k2 (readReg _k2 (RSI)) l1)</pre></td>
        </tr>        <tr class="st">
          <td><a name="34"/>34</td>
          <td><a href="#32">32</a>, <a href="#33">33</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1 <-> writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1)</pre></td>
        </tr>        <tr class="st">
          <td><a name="35"/>35</td>
          <td><a href="#34">34</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G -> (E. l1 (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1) <-> E. l1 (writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1))</pre></td>
        </tr>        <tr class="st">
          <td><a name="36"/>36</td>
          <td><a href="#30">30</a>, <a href="#35">35</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G -> (_ret1 <= count /\ E. l1 (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1) <-> _ret2 <= count /\ E. l1 (writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1))</pre></td>
        </tr>        <tr class="st">
          <td><a name="37"/>37</td>
          <td><a href="#27">27</a>, <a href="#29">29</a>, <a href="#36">36</a></td>
          <td><a href="ifpeqd.html">ifpeqd</a></td>
          <td><pre>_G ->
  (ifp (isIOError _ret1) (_l21 = _l1) (_ret1 <= count /\ E. l1 (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1)) <->
    ifp (isIOError _ret2) (_l22 = _l2) (_ret2 <= count /\ E. l1 (writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="38"/>38</td>
          <td><a href="#25">25</a>, <a href="#37">37</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G ->
  (fd = readReg _k1 (RDI) /\
      count = readReg _k1 (RDX) /\
      readMem _k1 (readReg _k1 (RSI)) buf /\
      buf e. Array (ns (u8)) count /\
      ifp (isIOError _ret1) (_l21 = _l1) (_ret1 <= count /\ E. l1 (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1)) <->
    fd = readReg _k2 (RDI) /\
      count = readReg _k2 (RDX) /\
      readMem _k2 (readReg _k2 (RSI)) buf /\
      buf e. Array (ns (u8)) count /\
      ifp (isIOError _ret2) (_l22 = _l2) (_ret2 <= count /\ E. l1 (writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1)))</pre></td>
        </tr>        <tr class="st">
          <td><a name="39"/>39</td>
          <td><a href="#38">38</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. count (fd = readReg _k1 (RDI) /\
      count = readReg _k1 (RDX) /\
      readMem _k1 (readReg _k1 (RSI)) buf /\
      buf e. Array (ns (u8)) count /\
      ifp (isIOError _ret1) (_l21 = _l1) (_ret1 <= count /\ E. l1 (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1))) <->
    E. count (fd = readReg _k2 (RDI) /\
      count = readReg _k2 (RDX) /\
      readMem _k2 (readReg _k2 (RSI)) buf /\
      buf e. Array (ns (u8)) count /\
      ifp (isIOError _ret2) (_l22 = _l2) (_ret2 <= count /\ E. l1 (writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="40"/>40</td>
          <td><a href="#39">39</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. buf E. count (fd = readReg _k1 (RDI) /\
      count = readReg _k1 (RDX) /\
      readMem _k1 (readReg _k1 (RSI)) buf /\
      buf e. Array (ns (u8)) count /\
      ifp (isIOError _ret1) (_l21 = _l1) (_ret1 <= count /\ E. l1 (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1))) <->
    E. buf E. count (fd = readReg _k2 (RDI) /\
      count = readReg _k2 (RDX) /\
      readMem _k2 (readReg _k2 (RSI)) buf /\
      buf e. Array (ns (u8)) count /\
      ifp (isIOError _ret2) (_l22 = _l2) (_ret2 <= count /\ E. l1 (writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="41"/>41</td>
          <td><a href="#40">40</a></td>
          <td><a href="exeqd.html">exeqd</a></td>
          <td><pre>_G ->
  (E. fd E. buf E. count (fd = readReg _k1 (RDI) /\
      count = readReg _k1 (RDX) /\
      readMem _k1 (readReg _k1 (RSI)) buf /\
      buf e. Array (ns (u8)) count /\
      ifp (isIOError _ret1) (_l21 = _l1) (_ret1 <= count /\ E. l1 (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1))) <->
    E. fd E. buf E. count (fd = readReg _k2 (RDI) /\
      count = readReg _k2 (RDX) /\
      readMem _k2 (readReg _k2 (RSI)) buf /\
      buf e. Array (ns (u8)) count /\
      ifp (isIOError _ret2) (_l22 = _l2) (_ret2 <= count /\ E. l1 (writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1))))</pre></td>
        </tr>        <tr class="st">
          <td><a name="42"/>42</td>
          <td><a href="#9">9</a>, <a href="#41">41</a></td>
          <td><a href="aneqd.html">aneqd</a></td>
          <td><pre>_G ->
  (_l1 e. List (ns (u8)) /\
      readReg _k1 (RAX) = sys_write /\
      E. fd E. buf E. count (fd = readReg _k1 (RDI) /\
        count = readReg _k1 (RDX) /\
        readMem _k1 (readReg _k1 (RSI)) buf /\
        buf e. Array (ns (u8)) count /\
        ifp (isIOError _ret1) (_l21 = _l1) (_ret1 <= count /\ E. l1 (writeToFD fd _l1 l1 _l21 /\ readMem _k1 (readReg _k1 (RSI)) l1))) <->
    _l2 e. List (ns (u8)) /\
      readReg _k2 (RAX) = sys_write /\
      E. fd E. buf E. count (fd = readReg _k2 (RDI) /\
        count = readReg _k2 (RDX) /\
        readMem _k2 (readReg _k2 (RSI)) buf /\
        buf e. Array (ns (u8)) count /\
        ifp (isIOError _ret2) (_l22 = _l2) (_ret2 <= count /\ E. l1 (writeToFD fd _l2 l1 _l22 /\ readMem _k2 (readReg _k2 (RSI)) l1))))</pre></td>
        </tr>        <tr class="sc">
          <td><a name="43"/>43</td>
          <td><a href="#42">42</a></td>
          <td><i>conv</i></td>
          <td><pre>_G -> (execWrite _l1 _k1 _l21 _ret1 <-> execWrite _l2 _k2 _l22 _ret2)</pre></td>
        </tr>      </tbody>
    </table>
    <h2 class="axioms">Axiom use</h2>
    <a href="ax_1.html">ax_1</a>,
    <a href="ax_2.html">ax_2</a>,
    <a href="ax_3.html">ax_3</a>,
    <a href="ax_mp.html">ax_mp</a>,
    <a href="itru.html">itru</a>,
    <a href="ax_gen.html">ax_gen</a>,
    <a href="ax_4.html">ax_4</a>,
    <a href="ax_5.html">ax_5</a>,
    <a href="ax_6.html">ax_6</a>,
    <a href="ax_7.html">ax_7</a>,
    <a href="ax_10.html">ax_10</a>,
    <a href="ax_11.html">ax_11</a>,
    <a href="ax_12.html">ax_12</a>,
    <a href="elab.html">elab</a>,
    <a href="ax_8.html">ax_8</a>,
    <a href="peano2.html">peano2</a>,
    <a href="theid.html">theid</a>,
    <a href="the0.html">the0</a>,
    <a href="addeq.html">addeq</a>,
    <a href="muleq.html">muleq</a>  </section>
</body>
</html>
