// Seed: 1585220992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_12 == id_10;
  always @(negedge {id_15{id_2}} - id_14) begin
    disable id_16;
  end
endmodule
module module_1 (
    output wand id_0
    , id_25,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    output tri id_10,
    input wire id_11,
    output wor id_12,
    input wor id_13,
    input supply1 id_14,
    input wor id_15,
    output uwire id_16
    , id_26,
    input wor id_17,
    input tri id_18,
    input tri id_19,
    output supply1 id_20,
    output supply0 id_21,
    input wire id_22,
    input uwire id_23
);
  module_0(
      id_25,
      id_26,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_25,
      id_26
  );
endmodule
