// Xilinx XPort Language Converter, Version 4.1 (110)
// 
// ABEL    Design Source: C:\Users\Matze\Amiga\Hardwarehacks\gb_a1k_tk\Logik\Card_Control\control_top.abl
// Verilog Design Output: control_top.v
// Created 04-Oct-2015 10:09 PM
//
// Copyright (c) 2015, Xilinx, Inc.  All Rights Reserved.
// Xilinx Inc makes no warranty, expressed or implied, with respect to
// the operation and/or functionality of the converted output files.
// 

//
//
// *** this module FAILED during conversion
//Look at error messages.
//
