
         Lattice Mapping Report File for Design Module 'test_module'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     divider_impl1.ngd -o divider_impl1_map.ncd -pr divider_impl1.prf -mp
     divider_impl1.mrp -lpf D:/code/fpga/lattice/divider/impl1/divider_impl1.lpf
     -lpf D:/code/fpga/lattice/divider/divider.lpf -c 0 -gui -msgset
     D:/code/fpga/lattice/divider/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  04/30/19  18:42:13

Design Summary
--------------

   Number of registers:     32 out of  4635 (1%)
      PFU registers:           32 out of  4320 (1%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        23 out of  2160 (1%)
      SLICEs as Logic/ROM:     23 out of  2160 (1%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         18 out of  2160 (1%)
   Number of LUT4s:         45 out of  4320 (1%)
      Number used as logic LUTs:          9
      Number used as distributed RAM:     0
      Number used as ripple logic:       36
      Number used as shift registers:     0
   Number of PIO sites used: 10 + 4(JTAG) out of 105 (13%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c_0: 18 loads, 18 rising, 0 falling (Driver: PIO clk[0] )
   Number of Clock Enables:  1
     Net clk_c_0_enable_8: 5 loads, 5 LSLICEs

                                    Page 1




Design:  test_module                                   Date:  04/30/19  18:42:13

Design Summary (cont)
---------------------
   Number of LSRs:  2
     Net counter_31__N_73: 13 loads, 13 LSLICEs
     Net rst_c_0: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net counter_31__N_73: 14 loads
     Net rst_c_0: 6 loads
     Net clk_c_0_enable_8: 5 loads
     Net clk_out_c_7: 2 loads
     Net counter_1: 2 loads
     Net counter_17: 2 loads
     Net counter_19: 2 loads
     Net counter_20: 2 loads
     Net counter_21: 2 loads
     Net counter_22: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk_out[7]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_out[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_out[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_out[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_out[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_out[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_out[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk_out[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+


                                    Page 2




Design:  test_module                                   Date:  04/30/19  18:42:13

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal n242 was merged into signal rst_c_0
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal sub_19_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_19_add_2_1/CI undriven or does not drive anything - clipped.
Signal sub_19_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_19_add_2_9/CO undriven or does not drive anything - clipped.
Signal counter_36_37_add_4_1/S0 undriven or does not drive anything - clipped.
Signal counter_36_37_add_4_1/CI undriven or does not drive anything - clipped.
Signal counter_36_37_add_4_25/S1 undriven or does not drive anything - clipped.
Signal counter_36_37_add_4_25/CO undriven or does not drive anything - clipped.
Block i70_1_lut was optimized away.
Block i1 was optimized away.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 49 MB
        



























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
