# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001781186,C0,Frontend_Bound,27.87,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.66,
1.001781186,C0,Backend_Bound,41.95,% Slots,,,,5.66,
1.001781186,C0,Backend_Bound.Memory_Bound,79.08,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.66,
1.001781186,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,79.40,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001781186,C1,Backend_Bound,52.40,% Slots,,,,5.66,
1.001781186,C1,Backend_Bound.Memory_Bound,21.62,% Slots,,,,5.66,
1.001781186,C1,Backend_Bound.Core_Bound,30.78,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.66,
1.001781186,C1-T0,Backend_Bound.Core_Bound.Divider,50.82,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,6.0,<==
1.001781186,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.84,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.001781186,C2,Frontend_Bound,27.57,% Slots,,,,5.65,
1.001781186,C2,Backend_Bound,41.65,% Slots,,,,5.65,
1.001781186,C2,Retiring,41.47,% Slots,,,,5.65,
1.001781186,C2,Frontend_Bound.Frontend_Latency,17.35,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,6.0,
1.001781186,C2,Backend_Bound.Memory_Bound,25.88,% Slots,,,,5.65,
1.001781186,C2,Backend_Bound.Core_Bound,15.77,% Slots,,,,5.65,
1.001781186,C2,Retiring.Microcode_Sequencer,2.02,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,6.0,
1.001781186,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,6.0,
1.001781186,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,6.0,
1.001781186,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,62.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001781186,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.79,% Clocks,,,,6.0,
1.001781186,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.33,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,6.0,
1.001781186,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.39,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.6,
1.001781186,C3,Frontend_Bound,25.88,% Slots,,,,5.65,
1.001781186,C3,Backend_Bound,32.64,% Slots,,,,5.65,
1.001781186,C3,Backend_Bound.Memory_Bound,28.81,% Slots,,,,5.65,<==
2.019938332,C0,Backend_Bound,39.50,% Slots,,,,5.89,
2.019938332,C0,Backend_Bound.Memory_Bound,27.86,% Slots,,,,5.89,
2.019938332,C0,Backend_Bound.Core_Bound,11.64,% Slots,,,,5.89,
2.019938332,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,63.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
2.019938332,C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.98,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.89,
2.019938332,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,30.31,% Stalls,,mem_uops_retired.all_stores:pp,,5.89,<==
2.019938332,C1,Backend_Bound,51.46,% Slots,,,,5.89,
2.019938332,C1,Backend_Bound.Memory_Bound,11.02,% Slots,,,,5.88,
2.019938332,C1,Backend_Bound.Core_Bound,40.43,% Slots,,,,5.88,
2.019938332,C1-T0,Backend_Bound.Core_Bound.Divider,59.07,% Clocks,,arith.divider_uops,,5.89,<==
2.019938332,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.71,% Clocks,,,,5.89,
2.019938332,C2,Frontend_Bound,33.33,% Slots,,,,5.89,
2.019938332,C2,Bad_Speculation,4.93,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.89,
2.019938332,C2,Backend_Bound,49.17,% Slots,,,,5.89,
2.019938332,C2,Frontend_Bound.Frontend_Latency,32.28,% Slots,,rs_events.empty_end,,5.89,
2.019938332,C2,Backend_Bound.Memory_Bound,63.25,% Slots,,,,5.89,
2.019938332,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.10,% Clocks_Calculated,,br_misp_retired.all_branches,,5.81,
2.019938332,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,65.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
2.019938332,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.29,% Clocks,,,,5.89,
2.019938332,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.32,% Clocks_Calculated,,br_misp_retired.all_branches,,5.8,
2.019938332,C3,Backend_Bound,38.68,% Slots,,,,5.89,
2.019938332,C3,Backend_Bound.Memory_Bound,49.28,% Slots,,,,5.89,
2.019938332,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,84.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
3.069356132,C0,Backend_Bound,58.66,% Slots,,,,6.1,
3.069356132,C0,Retiring,23.56,% Slots,,,,6.1,
3.069356132,C0,Backend_Bound.Memory_Bound,56.28,% Slots,,,,5.71,<==
3.069356132,C0,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,,6.1,
3.069356132,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.74,% Clocks,,idq.ms_switches,,5.72,
3.069356132,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.78,% Clocks,,idq.ms_switches,,5.72,
3.069356132,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,76.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
3.069356132,C1,Backend_Bound,57.38,% Slots,,,,6.1,
3.069356132,C1,Retiring,24.73,% Slots,,,,6.1,
3.069356132,C1,Backend_Bound.Memory_Bound,50.77,% Slots,,,,5.72,<==
3.069356132,C1,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,,6.1,
3.069356132,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.27,% Clocks,,idq.ms_switches,,5.72,
3.069356132,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.13,% Clocks,,idq.ms_switches,,5.72,
3.069356132,C2,Backend_Bound,61.71,% Slots,,,,6.1,
3.069356132,C2,Retiring,22.86,% Slots,,,,6.1,
3.069356132,C2,Backend_Bound.Memory_Bound,64.34,% Slots,,,,5.72,
3.069356132,C2,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,,6.1,
3.069356132,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.84,% Clocks,,idq.ms_switches,,5.72,
3.069356132,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,76.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
3.069356132,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,1.51,% Clocks,,idq.ms_switches,,5.72,
3.069356132,C3,Backend_Bound,49.60,% Slots,,,,6.1,
3.069356132,C3,Retiring,26.01,% Slots,,,,6.1,
3.069356132,C3,Backend_Bound.Memory_Bound,52.77,% Slots,,,,5.72,
3.069356132,C3,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,,6.1,
3.069356132,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.14,% Clocks,,idq.ms_switches,,5.72,
3.069356132,C3-T0,Backend_Bound.Memory_Bound.Store_Bound,24.27,% Stalls,,mem_uops_retired.all_stores:pp,,5.72,<==
3.069356132,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.95,% Clocks,,idq.ms_switches,,5.72,
3.069356132,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,75.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
4.142249455,C0,Backend_Bound,53.65,% Slots,,,,5.59,
4.142249455,C0,Backend_Bound.Memory_Bound,44.68,% Slots,,,,5.59,
4.142249455,C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.72,% Stalls,,mem_uops_retired.all_stores:pp,,5.97,<==
4.142249455,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,43.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.142249455,C1,Backend_Bound,49.54,% Slots,,,,5.59,
4.142249455,C1,Backend_Bound.Memory_Bound,40.76,% Slots,,,,5.59,<==
4.142249455,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,46.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.142249455,C2,Backend_Bound,50.22,% Slots,,,,5.59,
4.142249455,C2,Backend_Bound.Memory_Bound,43.18,% Slots,,,,5.59,
4.142249455,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,40.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.142249455,C3,Backend_Bound,49.73,% Slots,,,,5.59,
4.142249455,C3,Backend_Bound.Memory_Bound,39.82,% Slots,,,,5.59,<==
4.142249455,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,67.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
5.230879625,C0,Backend_Bound,45.93,% Slots,,,,5.88,
5.230879625,C0,Backend_Bound.Memory_Bound,38.62,% Slots,,,,5.88,<==
5.230879625,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,43.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
5.230879625,C1,Backend_Bound,46.30,% Slots,,,,5.88,
5.230879625,C1,Backend_Bound.Memory_Bound,36.99,% Slots,,,,5.88,
5.230879625,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,50.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
5.230879625,C2,Backend_Bound,44.85,% Slots,,,,5.88,
5.230879625,C2,Backend_Bound.Memory_Bound,35.90,% Slots,,,,5.88,
5.230879625,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,39.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
5.230879625,C3,Backend_Bound,47.01,% Slots,,,,5.88,
5.230879625,C3,Backend_Bound.Memory_Bound,37.70,% Slots,,,,5.88,
5.230879625,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
6.309170385,C0,Backend_Bound,46.44,% Slots,,,,5.93,
6.309170385,C0,Backend_Bound.Memory_Bound,38.29,% Slots,,,,5.93,<==
6.309170385,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,44.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.93,<==
6.309170385,C1,Backend_Bound,47.92,% Slots,,,,5.93,
6.309170385,C1,Backend_Bound.Memory_Bound,40.21,% Slots,,,,5.93,
6.309170385,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,39.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.93,<==
6.309170385,C2,Backend_Bound,49.65,% Slots,,,,5.93,
6.309170385,C2,Backend_Bound.Memory_Bound,39.54,% Slots,,,,5.93,
6.309170385,C2,Backend_Bound.Core_Bound,10.11,% Slots,,,,5.93,
6.309170385,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,39.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.93,<==
6.309170385,C3,Backend_Bound,47.97,% Slots,,,,5.93,
6.309170385,C3,Backend_Bound.Memory_Bound,38.53,% Slots,,,,5.93,
6.309170385,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.93,<==
7.421025219,C0,Backend_Bound,41.50,% Slots,,,,6.11,
7.421025219,C0,Backend_Bound.Memory_Bound,35.27,% Slots,,,,5.75,<==
7.421025219,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,50.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
7.421025219,C1,Backend_Bound,46.61,% Slots,,,,6.11,
7.421025219,C1,Backend_Bound.Memory_Bound,40.79,% Slots,,,,5.75,
7.421025219,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,50.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
7.421025219,C2,Backend_Bound,42.00,% Slots,,,,6.11,
7.421025219,C2,Backend_Bound.Memory_Bound,36.30,% Slots,,,,5.75,
7.421025219,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,39.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
7.421025219,C3,Backend_Bound,37.68,% Slots,,,,6.12,
7.421025219,C3,Backend_Bound.Memory_Bound,31.11,% Slots,,,,5.75,
7.421025219,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,37.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
8.527276693,C0,Frontend_Bound,22.01,% Slots,,,,5.79,
8.527276693,C0,Backend_Bound,34.41,% Slots,,,,5.79,
8.527276693,C0,Backend_Bound.Memory_Bound,26.16,% Slots,,,,5.79,<==
8.527276693,C1,Frontend_Bound,25.20,% Slots,,,,5.78,
8.527276693,C1,Bad_Speculation,3.94,% Slots,,,,5.78,
8.527276693,C1,Backend_Bound,42.73,% Slots,,,,5.78,
8.527276693,C1,Retiring,41.88,% Slots,,,,5.78,
8.527276693,C1,Frontend_Bound.Frontend_Latency,24.51,% Slots,,rs_events.empty_end,,5.79,
8.527276693,C1,Backend_Bound.Memory_Bound,36.63,% Slots,,,,5.78,
8.527276693,C1,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,,5.8,
8.527276693,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,,6.15,
8.527276693,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.78,
8.527276693,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,,6.15,
8.527276693,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.85,% Stalls,,mem_uops_retired.all_stores:pp,,5.98,<==
8.527276693,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,,6.15,
8.527276693,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.11,% Clocks_Calculated,,br_misp_retired.all_branches,,5.78,
8.527276693,C2,Frontend_Bound,23.88,% Slots,,,,5.79,
8.527276693,C2,Bad_Speculation,3.60,% Slots,,,,5.79,
8.527276693,C2,Backend_Bound,41.86,% Slots,,,,5.79,
8.527276693,C2,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,,5.78,
8.527276693,C2,Backend_Bound.Memory_Bound,39.44,% Slots,,,,5.79,
8.527276693,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.86,% Clocks,,,,6.15,
8.527276693,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.55,% Clocks_Calculated,,br_misp_retired.all_branches,,5.78,
8.527276693,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.76,% Stalls,,mem_uops_retired.all_stores:pp,,5.98,<==
8.527276693,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,,6.15,
8.527276693,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.11,% Clocks_Calculated,,br_misp_retired.all_branches,,5.78,
8.527276693,C3,Frontend_Bound,22.77,% Slots,,,,5.78,
8.527276693,C3,Bad_Speculation,2.29,% Slots,,,,5.78,
8.527276693,C3,Backend_Bound,36.13,% Slots,,,,5.78,
8.527276693,C3,Retiring,30.53,% Slots,,,,5.78,
8.527276693,C3,Frontend_Bound.Frontend_Latency,15.30,% Slots,,rs_events.empty_end,,5.79,
8.527276693,C3,Backend_Bound.Memory_Bound,31.69,% Slots,,,,5.78,
8.527276693,C3,Retiring.Microcode_Sequencer,4.71,% Slots,,idq.ms_uops,,5.8,
8.527276693,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.24,% Clocks_Calculated,,br_misp_retired.all_branches,,5.78,
8.527276693,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.16,% Clocks,,idq.ms_switches,,6.15,
8.527276693,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,64.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.79,<==
8.527276693,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,,6.15,
9.60269943,C0,Frontend_Bound,28.97,% Slots,,,,5.94,
9.60269943,C0,Bad_Speculation,5.20,% Slots,,,,5.94,
9.60269943,C0,Backend_Bound,46.20,% Slots,,,,5.94,
9.60269943,C0,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,,5.95,
9.60269943,C0,Backend_Bound.Memory_Bound,71.11,% Slots,,,,5.59,<==
9.60269943,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,,5.57,
9.60269943,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
9.60269943,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,19.80,% Clocks,,,,5.56,
9.60269943,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.72,% Clocks_Calculated,,br_misp_retired.all_branches,,5.95,
9.60269943,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,43.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.95,<==
9.60269943,C1,Frontend_Bound,20.11,% Slots,,,,5.95,
9.60269943,C1,Backend_Bound,27.75,% Slots,,,,5.95,
9.60269943,C1,Backend_Bound.Memory_Bound,18.93,% Slots,,,,5.59,<==
9.60269943,C2,Frontend_Bound,25.64,% Slots,,,,5.94,
9.60269943,C2,Backend_Bound,38.87,% Slots,,,,5.94,
9.60269943,C2,Backend_Bound.Memory_Bound,61.04,% Slots,,,,5.58,<==
9.60269943,C3,Frontend_Bound,24.49,% Slots,,,,5.95,
9.60269943,C3,Backend_Bound,32.84,% Slots,,,,5.95,
9.60269943,C3,Backend_Bound.Memory_Bound,21.76,% Slots,,,,5.59,
9.60269943,C3,Backend_Bound.Core_Bound,11.08,% Slots,,,,5.59,
9.60269943,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,94.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.95,<==
9.60269943,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,71.20,% Clocks,,,,5.95,
10.670320854,C0,Frontend_Bound,21.00,% Slots,,,,5.62,
10.670320854,C0,Bad_Speculation,4.60,% Slots,,,,5.62,
10.670320854,C0,Backend_Bound,30.35,% Slots,,,,5.62,
10.670320854,C0,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,,5.62,
10.670320854,C0,Backend_Bound.Memory_Bound,40.69,% Slots,,,,5.62,<==
10.670320854,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,,5.99,
10.670320854,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.45,% Clocks_Calculated,,br_misp_retired.all_branches,,5.62,
10.670320854,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,,5.99,
10.670320854,C1,Frontend_Bound,23.30,% Slots,,,,5.62,
10.670320854,C1,Backend_Bound,31.10,% Slots,,,,5.62,
10.670320854,C1,Backend_Bound.Memory_Bound,42.33,% Slots,,,,5.62,<==
10.670320854,C2,Frontend_Bound,25.48,% Slots,,,,5.62,
10.670320854,C2,Backend_Bound,34.56,% Slots,,,,5.62,
10.670320854,C2,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,,5.62,
10.670320854,C2,Backend_Bound.Memory_Bound,45.79,% Slots,,,,5.62,
10.670320854,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,,5.99,
10.670320854,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,66.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
10.670320854,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,,5.99,
10.670320854,C3,Backend_Bound,36.25,% Slots,,,,5.62,
10.670320854,C3,Backend_Bound.Memory_Bound,25.58,% Slots,,,,5.62,
10.670320854,C3,Backend_Bound.Core_Bound,10.67,% Slots,,,,5.62,
10.670320854,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
11.721854479,C0,Frontend_Bound,29.20,% Slots,,,,6.08,
11.721854479,C0,Bad_Speculation,5.71,% Slots,,,,6.08,
11.721854479,C0,Backend_Bound,47.60,% Slots,,,,6.08,
11.721854479,C0,Frontend_Bound.Frontend_Latency,40.62,% Slots,,rs_events.empty_end,,6.09,
11.721854479,C0,Backend_Bound.Memory_Bound,48.51,% Slots,,,,6.08,
11.721854479,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
11.721854479,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,77.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
11.721854479,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.69,% Clocks,,,,6.09,
11.721854479,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
11.721854479,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.26,% Clocks,,idq.ms_switches,,6.09,
11.721854479,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,38.03,% Stalls,,mem_uops_retired.all_stores:pp,,5.78,<==
11.721854479,C1,Frontend_Bound,31.23,% Slots,,,,6.08,
11.721854479,C1,Backend_Bound,39.52,% Slots,,,,6.08,
11.721854479,C1,Retiring,35.91,% Slots,,,,6.08,
11.721854479,C1,Frontend_Bound.Frontend_Latency,39.83,% Slots,,rs_events.empty_end,,6.09,
11.721854479,C1,Backend_Bound.Memory_Bound,32.40,% Slots,,,,6.08,<==
11.721854479,C1,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,,6.08,
11.721854479,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,,6.09,
11.721854479,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.96,% Clocks,,,,6.09,
11.721854479,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.80,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
11.721854479,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,93.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
11.721854479,C2,Backend_Bound,33.01,% Slots,,,,6.08,
11.721854479,C2,Backend_Bound.Memory_Bound,38.55,% Slots,,,,6.07,
11.721854479,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,34.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
11.721854479,C3,Frontend_Bound,29.49,% Slots,,,,6.09,
11.721854479,C3,Bad_Speculation,8.07,% Slots,,,,6.09,
11.721854479,C3,Backend_Bound,31.19,% Slots,,,,6.09,
11.721854479,C3,Frontend_Bound.Frontend_Latency,25.87,% Slots,,rs_events.empty_end,,6.09,
11.721854479,C3,Backend_Bound.Memory_Bound,36.48,% Slots,,,,6.08,
11.721854479,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.96,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
11.721854479,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,50.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
11.721854479,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,,6.08,
11.721854479,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
11.721854479,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,,6.08,
12.774997411,C0,Frontend_Bound,22.57,% Slots,,,,5.7,
12.774997411,C0,Backend_Bound,47.68,% Slots,,,,5.7,
12.774997411,C0,Backend_Bound.Memory_Bound,27.90,% Slots,,,,5.7,
12.774997411,C0,Backend_Bound.Core_Bound,19.78,% Slots,,,,5.7,
12.774997411,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,42.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
12.774997411,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.72,% Clocks,,,,5.69,
12.774997411,C1,Frontend_Bound,38.69,% Slots,,,,5.69,
12.774997411,C1,Backend_Bound,41.16,% Slots,,,,5.69,
12.774997411,C1,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,,5.7,
12.774997411,C1,Backend_Bound.Memory_Bound,34.95,% Slots,,,,5.69,<==
12.774997411,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,,5.71,
12.774997411,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.68,% Clocks,,,,5.71,
12.774997411,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
12.774997411,C2,Frontend_Bound,21.79,% Slots,,,,5.7,
12.774997411,C2,Backend_Bound,32.06,% Slots,,,,5.7,
12.774997411,C2,Backend_Bound.Memory_Bound,25.46,% Slots,,,,5.7,<==
12.774997411,C3,Backend_Bound,37.66,% Slots,,,,5.7,
12.774997411,C3,Backend_Bound.Memory_Bound,34.39,% Slots,,,,5.7,
12.774997411,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,91.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
13.831566468,C0,Frontend_Bound,22.74,% Slots,,,,6.07,
13.831566468,C0,Bad_Speculation,2.72,% Slots,,,,6.07,
13.831566468,C0,Backend_Bound,41.17,% Slots,,,,6.07,
13.831566468,C0,Frontend_Bound.Frontend_Latency,29.82,% Slots,,rs_events.empty_end,,6.05,
13.831566468,C0,Backend_Bound.Memory_Bound,53.15,% Slots,,,,6.05,<==
13.831566468,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.92,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
13.831566468,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.33,% Clocks,,,,6.06,
13.831566468,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
13.831566468,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.16,% Clocks,,idq.ms_switches,,6.06,
13.831566468,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,91.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
13.831566468,C1,Frontend_Bound,26.11,% Slots,,,,6.06,
13.831566468,C1,Bad_Speculation,4.48,% Slots,,,,6.06,
13.831566468,C1,Backend_Bound,43.53,% Slots,,,,6.06,
13.831566468,C1,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,,6.06,
13.831566468,C1,Backend_Bound.Memory_Bound,41.47,% Slots,,,,6.05,
13.831566468,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,,6.06,
13.831566468,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.64,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
13.831566468,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,68.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
13.831566468,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.75,% Clocks,,,,6.06,
13.831566468,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
13.831566468,C2,Backend_Bound,30.69,% Slots,,,,6.06,
13.831566468,C2,Backend_Bound.Memory_Bound,29.91,% Slots,,,,6.05,<==
13.831566468,C3,Frontend_Bound,22.73,% Slots,,,,6.06,
13.831566468,C3,Backend_Bound,31.58,% Slots,,,,6.06,
13.831566468,C3,Backend_Bound.Memory_Bound,36.93,% Slots,,,,6.05,
13.831566468,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,76.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.69,<==
13.831566468,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,23.65,% Stalls,,mem_uops_retired.all_stores:pp,,5.9,<==
14.894377719,C0,Frontend_Bound,22.57,% Slots,,,,6.03,
14.894377719,C0,Backend_Bound,44.66,% Slots,,,,6.03,
14.894377719,C0,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,,5.73,
14.894377719,C0,Backend_Bound.Memory_Bound,45.41,% Slots,,,,5.64,<==
14.894377719,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,,5.64,
14.894377719,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,,5.64,
14.894377719,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.95,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
14.894377719,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,78.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
14.894377719,C1,Frontend_Bound,31.87,% Slots,,,,6.03,
14.894377719,C1,Backend_Bound,33.58,% Slots,,,,6.03,
14.894377719,C1,Backend_Bound.Memory_Bound,37.25,% Slots,,,,5.64,<==
14.894377719,C2,Frontend_Bound,23.87,% Slots,,,,6.03,
14.894377719,C2,Backend_Bound,36.97,% Slots,,,,6.03,
14.894377719,C2,Backend_Bound.Memory_Bound,23.96,% Slots,,,,5.64,
14.894377719,C2,Backend_Bound.Core_Bound,13.02,% Slots,,,,5.64,
14.894377719,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,85.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
14.894377719,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,40.39,% Clocks,,,,5.74,
14.894377719,C3,Frontend_Bound,27.67,% Slots,,,,6.03,
14.894377719,C3,Backend_Bound,30.23,% Slots,,,,6.03,
14.894377719,C3,Frontend_Bound.Frontend_Latency,16.04,% Slots,,rs_events.empty_end,,5.73,
14.894377719,C3,Backend_Bound.Memory_Bound,36.97,% Slots,,,,5.64,
14.894377719,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,47.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.02,<==
14.894377719,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.43,% Clocks,,,,5.64,
14.894377719,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_Calculated,,br_misp_retired.all_branches,,5.74,
14.894377719,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,,5.64,
15.943615297,C0,Frontend_Bound,23.34,% Slots,,,,5.72,
15.943615297,C0,Backend_Bound,38.01,% Slots,,,,5.72,
15.943615297,C0,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,,5.99,
15.943615297,C0,Backend_Bound.Memory_Bound,36.63,% Slots,,,,5.72,<==
15.943615297,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.08,% Clocks,,,,6.11,
15.943615297,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,,6.11,
15.943615297,C1,Frontend_Bound,28.65,% Slots,,,,5.72,
15.943615297,C1,Bad_Speculation,4.56,% Slots,,,,5.72,
15.943615297,C1,Backend_Bound,39.47,% Slots,,,,5.72,
15.943615297,C1,Frontend_Bound.Frontend_Latency,30.04,% Slots,,rs_events.empty_end,,5.99,
15.943615297,C1,Backend_Bound.Memory_Bound,40.02,% Slots,,,,5.72,
15.943615297,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.44,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
15.943615297,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,96.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
15.943615297,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,,6.11,
15.943615297,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
15.943615297,C2,Frontend_Bound,22.78,% Slots,,,,5.72,
15.943615297,C2,Bad_Speculation,3.91,% Slots,,,,5.72,
15.943615297,C2,Backend_Bound,38.22,% Slots,,,,5.72,
15.943615297,C2,Frontend_Bound.Frontend_Latency,29.16,% Slots,,rs_events.empty_end,,5.99,
15.943615297,C2,Backend_Bound.Memory_Bound,35.64,% Slots,,,,5.72,<==
15.943615297,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,,6.1,
15.943615297,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.49,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
15.943615297,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,,6.11,
15.943615297,C3,Frontend_Bound,27.73,% Slots,,,,5.71,
15.943615297,C3,Backend_Bound,34.57,% Slots,,,,5.71,
15.943615297,C3,Backend_Bound.Memory_Bound,40.48,% Slots,,,,5.71,<==
16.995960728,C0,Frontend_Bound,23.19,% Slots,,,,5.7,
16.995960728,C0,Backend_Bound,37.84,% Slots,,,,5.7,
16.995960728,C0,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,,5.7,
16.995960728,C0,Backend_Bound.Memory_Bound,28.33,% Slots,,,,5.7,<==
16.995960728,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.10,% Clocks,,,,5.69,
16.995960728,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,,5.69,
16.995960728,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,70.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
16.995960728,C1,Backend_Bound,50.96,% Slots,,,,5.7,
16.995960728,C1,Backend_Bound.Memory_Bound,29.75,% Slots,,,,5.7,
16.995960728,C1,Backend_Bound.Core_Bound,21.20,% Slots,,,,5.7,
16.995960728,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,90.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
16.995960728,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,30.76,% Stalls,,mem_uops_retired.all_stores:pp,,5.7,<==
16.995960728,C2,Frontend_Bound,21.98,% Slots,,,,5.7,
16.995960728,C2,Backend_Bound,30.99,% Slots,,,,5.7,
16.995960728,C2,Backend_Bound.Memory_Bound,19.18,% Slots,,,,5.7,<==
16.995960728,C2,Backend_Bound.Core_Bound,11.81,% Slots,,,,5.7,
16.995960728,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,24.13,% Clocks,,,,5.71,
16.995960728,C3,Backend_Bound,37.98,% Slots,,,,5.71,
16.995960728,C3,Backend_Bound.Memory_Bound,27.24,% Slots,,,,5.71,
16.995960728,C3,Backend_Bound.Core_Bound,10.74,% Slots,,,,5.71,
16.995960728,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,82.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
16.995960728,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.55,% Clocks,,,,5.7,
17.990793874,C0,Backend_Bound,41.26,% Slots,,,,6.04,
17.990793874,C0,Backend_Bound.Memory_Bound,34.24,% Slots,,,,6.03,<==
17.990793874,C1,Frontend_Bound,28.72,% Slots,,,,6.04,
17.990793874,C1,Backend_Bound,27.65,% Slots,,,,6.04,
17.990793874,C1,Frontend_Bound.Frontend_Bandwidth,15.70,% Slots,,,,6.03,
17.990793874,C1,Backend_Bound.Memory_Bound,20.84,% Slots,,,,6.03,
17.990793874,C1,Frontend_Bound.Frontend_Bandwidth.MITE,26.15,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,6.03,<==
17.990793874,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,72.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.62,
17.990793874,C2,Backend_Bound,43.04,% Slots,,,,6.03,
17.990793874,C2,Backend_Bound.Memory_Bound,57.73,% Slots,,,,6.03,
17.990793874,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,65.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.63,<==
17.990793874,C3,Frontend_Bound,25.86,% Slots,,,,6.03,
17.990793874,C3,Backend_Bound,28.31,% Slots,,,,6.03,
17.990793874,C3,Frontend_Bound.Frontend_Latency,18.41,% Slots,,rs_events.empty_end,,6.03,
17.990793874,C3,Backend_Bound.Memory_Bound,36.18,% Slots,,,,6.03,<==
17.990793874,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,,6.04,
17.990793874,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,,6.04,
