LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY unidade_de_controle IS
    PORT (
        Clock : IN STD_LOGIC;
        OpCode : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
        Jump : OUT STD_LOGIC;
        Branch : OUT STD_LOGIC;
        MemRead : OUT STD_LOGIC;
        MemtoReg : OUT STD_LOGIC;
        ALUOp : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
        MemWrite : OUT STD_LOGIC;
        ALUSrc : OUT STD_LOGIC;
        RegWrite : OUT STD_LOGIC
    );
END unidade_controle;

ARCHITECTURE behavior OF unidade_controle IS
BEGIN
    PROCESS (Clock)
    BEGIN
        CASE OpCode IS
            WHEN "0000" => -- add
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "0000";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '1';

            WHEN "0001" => -- addi
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "0001";
                MemWrite <= '0';
                ALUSrc <= '1';
                RegWrite <= '1';

            WHEN "0010" => -- sub
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "0010";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '1';

            WHEN "0011" => -- subi
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "0011";
                MemWrite <= '0';
                ALUSrc <= '1';
                RegWrite <= '1';

            WHEN "0100" => -- lw
                Jump <= '0';
                Branch <= '0';
                MemRead <= '1';
                MemtoReg <= 'R;
                ALUOp <= "0100";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '1';

            WHEN "0101" => -- sw
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "0101";
                MemWrite <= '1';
                ALUSrc <= '0';
                RegWrite <= '0';

            WHEN "0110" => -- move
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "0110";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '1';

            WHEN "0111" => -- li
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "0111";
                MemWrite <= '0';
                ALUSrc <= '1';
                RegWrite <= '1';

            WHEN "1000" => -- beq
                Jump <= '0';
                Branch <= '1';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "1000";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '0';

            WHEN "1001" => -- bne
                Jump <= '0';
                Branch <= '1';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "1001";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '0';

            WHEN "1010" => -- if beq e bne
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "1010";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '0';

            WHEN "1011" => -- mul
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "1011";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '1';

            WHEN "1111" => -- Jump
                Jump <= '1';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "1111";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '0';

            WHEN OTHERS =>
                Jump <= '0';
                Branch <= '0';
                MemRead <= '0';
                MemtoReg <= 'R;
                ALUOp <= "1111";
                MemWrite <= '0';
                ALUSrc <= '0';
                RegWrite <= '0';
        END CASE;
    END PROCESS;
END behavior;
