
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000336c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040336c  0040336c  0001336c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000854  20400000  00403374  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000108  20400854  00403bc8  00020854  2**2
                  ALLOC
  4 .stack        00002004  2040095c  00403cd0  00020854  2**0
                  ALLOC
  5 .heap         00000200  20402960  00405cd4  00020854  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020882  2**0
                  CONTENTS, READONLY
  8 .debug_info   00012360  00000000  00000000  000208db  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000022ac  00000000  00000000  00032c3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006bb6  00000000  00000000  00034ee7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b80  00000000  00000000  0003ba9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a90  00000000  00000000  0003c61d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e732  00000000  00000000  0003d0ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a942  00000000  00000000  0005b7df  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008aced  00000000  00000000  00066121  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003974  00000000  00000000  000f0e10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	60 29 40 20 f5 12 40 00 a5 13 40 00 a5 13 40 00     `)@ ..@...@...@.
  400010:	a5 13 40 00 a5 13 40 00 a5 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	a5 13 40 00 a5 13 40 00 00 00 00 00 a5 13 40 00     ..@...@.......@.
  40003c:	a5 13 40 00 a5 13 40 00 a5 13 40 00 45 1b 40 00     ..@...@...@.E.@.
  40004c:	a5 13 40 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ..@...@...@...@.
  40005c:	a5 13 40 00 a5 13 40 00 00 00 00 00 35 0b 40 00     ..@...@.....5.@.
  40006c:	4d 0b 40 00 65 0b 40 00 a5 13 40 00 a5 13 40 00     M.@.e.@...@...@.
  40007c:	a5 13 40 00 7d 0b 40 00 95 0b 40 00 a5 13 40 00     ..@.}.@...@...@.
  40008c:	a5 13 40 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ..@...@...@...@.
  40009c:	a5 13 40 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ..@...@...@...@.
  4000ac:	a5 13 40 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ..@...@...@...@.
  4000bc:	a5 13 40 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ..@...@...@...@.
  4000cc:	a5 13 40 00 00 00 00 00 a5 13 40 00 00 00 00 00     ..@.......@.....
  4000dc:	a5 13 40 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ..@...@...@...@.
  4000ec:	a5 13 40 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ..@...@...@...@.
  4000fc:	a5 13 40 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ..@...@...@...@.
  40010c:	a5 13 40 00 a5 13 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 a5 13 40 00 a5 13 40 00 a5 13 40 00     ......@...@...@.
  40012c:	a5 13 40 00 a5 13 40 00 00 00 00 00 a5 13 40 00     ..@...@.......@.
  40013c:	a5 13 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400854 	.word	0x20400854
  40015c:	00000000 	.word	0x00000000
  400160:	00403374 	.word	0x00403374

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00403374 	.word	0x00403374
  4001a0:	20400858 	.word	0x20400858
  4001a4:	00403374 	.word	0x00403374
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400cad 	.word	0x00400cad
  40022c:	00400d19 	.word	0x00400d19
  400230:	00400d89 	.word	0x00400d89

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400ce5 	.word	0x00400ce5
  4002a0:	00400e01 	.word	0x00400e01

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400e1d 	.word	0x00400e1d
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400e39 	.word	0x00400e39
  400418:	00400e55 	.word	0x00400e55

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401515 	.word	0x00401515
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400bad 	.word	0x00400bad
  40051c:	00400c29 	.word	0x00400c29
  400520:	004013ad 	.word	0x004013ad
  400524:	00400499 	.word	0x00400499

00400528 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400528:	b580      	push	{r7, lr}
  40052a:	b086      	sub	sp, #24
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400534:	2300      	movs	r3, #0
  400536:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400538:	68fb      	ldr	r3, [r7, #12]
  40053a:	2b00      	cmp	r3, #0
  40053c:	d012      	beq.n	400564 <_read+0x3c>
		return -1;
  40053e:	f04f 33ff 	mov.w	r3, #4294967295
  400542:	e013      	b.n	40056c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400544:	4b0b      	ldr	r3, [pc, #44]	; (400574 <_read+0x4c>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	4a0b      	ldr	r2, [pc, #44]	; (400578 <_read+0x50>)
  40054a:	6812      	ldr	r2, [r2, #0]
  40054c:	68b9      	ldr	r1, [r7, #8]
  40054e:	4610      	mov	r0, r2
  400550:	4798      	blx	r3
		ptr++;
  400552:	68bb      	ldr	r3, [r7, #8]
  400554:	3301      	adds	r3, #1
  400556:	60bb      	str	r3, [r7, #8]
		nChars++;
  400558:	697b      	ldr	r3, [r7, #20]
  40055a:	3301      	adds	r3, #1
  40055c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	3b01      	subs	r3, #1
  400562:	607b      	str	r3, [r7, #4]
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b00      	cmp	r3, #0
  400568:	dcec      	bgt.n	400544 <_read+0x1c>
	}
	return nChars;
  40056a:	697b      	ldr	r3, [r7, #20]
}
  40056c:	4618      	mov	r0, r3
  40056e:	3718      	adds	r7, #24
  400570:	46bd      	mov	sp, r7
  400572:	bd80      	pop	{r7, pc}
  400574:	20400928 	.word	0x20400928
  400578:	20400930 	.word	0x20400930

0040057c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40057c:	b580      	push	{r7, lr}
  40057e:	b086      	sub	sp, #24
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400588:	2300      	movs	r3, #0
  40058a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	2b01      	cmp	r3, #1
  400590:	d01e      	beq.n	4005d0 <_write+0x54>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	2b02      	cmp	r3, #2
  400596:	d01b      	beq.n	4005d0 <_write+0x54>
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	2b03      	cmp	r3, #3
  40059c:	d018      	beq.n	4005d0 <_write+0x54>
		return -1;
  40059e:	f04f 33ff 	mov.w	r3, #4294967295
  4005a2:	e019      	b.n	4005d8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005a4:	4b0e      	ldr	r3, [pc, #56]	; (4005e0 <_write+0x64>)
  4005a6:	681a      	ldr	r2, [r3, #0]
  4005a8:	4b0e      	ldr	r3, [pc, #56]	; (4005e4 <_write+0x68>)
  4005aa:	6818      	ldr	r0, [r3, #0]
  4005ac:	68bb      	ldr	r3, [r7, #8]
  4005ae:	1c59      	adds	r1, r3, #1
  4005b0:	60b9      	str	r1, [r7, #8]
  4005b2:	781b      	ldrb	r3, [r3, #0]
  4005b4:	4619      	mov	r1, r3
  4005b6:	4790      	blx	r2
  4005b8:	4603      	mov	r3, r0
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	da02      	bge.n	4005c4 <_write+0x48>
			return -1;
  4005be:	f04f 33ff 	mov.w	r3, #4294967295
  4005c2:	e009      	b.n	4005d8 <_write+0x5c>
		}
		++nChars;
  4005c4:	697b      	ldr	r3, [r7, #20]
  4005c6:	3301      	adds	r3, #1
  4005c8:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4005ca:	687b      	ldr	r3, [r7, #4]
  4005cc:	3b01      	subs	r3, #1
  4005ce:	607b      	str	r3, [r7, #4]
  4005d0:	687b      	ldr	r3, [r7, #4]
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d1e6      	bne.n	4005a4 <_write+0x28>
	}
	return nChars;
  4005d6:	697b      	ldr	r3, [r7, #20]
}
  4005d8:	4618      	mov	r0, r3
  4005da:	3718      	adds	r7, #24
  4005dc:	46bd      	mov	sp, r7
  4005de:	bd80      	pop	{r7, pc}
  4005e0:	2040092c 	.word	0x2040092c
  4005e4:	20400930 	.word	0x20400930

004005e8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005e8:	b480      	push	{r7}
  4005ea:	b085      	sub	sp, #20
  4005ec:	af00      	add	r7, sp, #0
  4005ee:	60f8      	str	r0, [r7, #12]
  4005f0:	60b9      	str	r1, [r7, #8]
  4005f2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005f4:	687b      	ldr	r3, [r7, #4]
  4005f6:	2b00      	cmp	r3, #0
  4005f8:	d003      	beq.n	400602 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005fa:	68fb      	ldr	r3, [r7, #12]
  4005fc:	68ba      	ldr	r2, [r7, #8]
  4005fe:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400600:	e002      	b.n	400608 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400602:	68fb      	ldr	r3, [r7, #12]
  400604:	68ba      	ldr	r2, [r7, #8]
  400606:	661a      	str	r2, [r3, #96]	; 0x60
}
  400608:	bf00      	nop
  40060a:	3714      	adds	r7, #20
  40060c:	46bd      	mov	sp, r7
  40060e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400612:	4770      	bx	lr

00400614 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400614:	b480      	push	{r7}
  400616:	b083      	sub	sp, #12
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40061e:	687b      	ldr	r3, [r7, #4]
  400620:	683a      	ldr	r2, [r7, #0]
  400622:	631a      	str	r2, [r3, #48]	; 0x30
}
  400624:	bf00      	nop
  400626:	370c      	adds	r7, #12
  400628:	46bd      	mov	sp, r7
  40062a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40062e:	4770      	bx	lr

00400630 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400630:	b480      	push	{r7}
  400632:	b083      	sub	sp, #12
  400634:	af00      	add	r7, sp, #0
  400636:	6078      	str	r0, [r7, #4]
  400638:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40063a:	687b      	ldr	r3, [r7, #4]
  40063c:	683a      	ldr	r2, [r7, #0]
  40063e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400640:	bf00      	nop
  400642:	370c      	adds	r7, #12
  400644:	46bd      	mov	sp, r7
  400646:	f85d 7b04 	ldr.w	r7, [sp], #4
  40064a:	4770      	bx	lr

0040064c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40064c:	b480      	push	{r7}
  40064e:	b087      	sub	sp, #28
  400650:	af00      	add	r7, sp, #0
  400652:	60f8      	str	r0, [r7, #12]
  400654:	60b9      	str	r1, [r7, #8]
  400656:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400658:	68fb      	ldr	r3, [r7, #12]
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40065e:	68bb      	ldr	r3, [r7, #8]
  400660:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400664:	d04a      	beq.n	4006fc <pio_set_peripheral+0xb0>
  400666:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40066a:	d808      	bhi.n	40067e <pio_set_peripheral+0x32>
  40066c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400670:	d016      	beq.n	4006a0 <pio_set_peripheral+0x54>
  400672:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400676:	d02c      	beq.n	4006d2 <pio_set_peripheral+0x86>
  400678:	2b00      	cmp	r3, #0
  40067a:	d069      	beq.n	400750 <pio_set_peripheral+0x104>
  40067c:	e064      	b.n	400748 <pio_set_peripheral+0xfc>
  40067e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400682:	d065      	beq.n	400750 <pio_set_peripheral+0x104>
  400684:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400688:	d803      	bhi.n	400692 <pio_set_peripheral+0x46>
  40068a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40068e:	d04a      	beq.n	400726 <pio_set_peripheral+0xda>
  400690:	e05a      	b.n	400748 <pio_set_peripheral+0xfc>
  400692:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400696:	d05b      	beq.n	400750 <pio_set_peripheral+0x104>
  400698:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40069c:	d058      	beq.n	400750 <pio_set_peripheral+0x104>
  40069e:	e053      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006a0:	68fb      	ldr	r3, [r7, #12]
  4006a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006aa:	687b      	ldr	r3, [r7, #4]
  4006ac:	43d9      	mvns	r1, r3
  4006ae:	697b      	ldr	r3, [r7, #20]
  4006b0:	400b      	ands	r3, r1
  4006b2:	401a      	ands	r2, r3
  4006b4:	68fb      	ldr	r3, [r7, #12]
  4006b6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006b8:	68fb      	ldr	r3, [r7, #12]
  4006ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006bc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006be:	68fb      	ldr	r3, [r7, #12]
  4006c0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006c2:	687b      	ldr	r3, [r7, #4]
  4006c4:	43d9      	mvns	r1, r3
  4006c6:	697b      	ldr	r3, [r7, #20]
  4006c8:	400b      	ands	r3, r1
  4006ca:	401a      	ands	r2, r3
  4006cc:	68fb      	ldr	r3, [r7, #12]
  4006ce:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006d0:	e03a      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006d8:	687a      	ldr	r2, [r7, #4]
  4006da:	697b      	ldr	r3, [r7, #20]
  4006dc:	431a      	orrs	r2, r3
  4006de:	68fb      	ldr	r3, [r7, #12]
  4006e0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006e6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006e8:	68fb      	ldr	r3, [r7, #12]
  4006ea:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	43d9      	mvns	r1, r3
  4006f0:	697b      	ldr	r3, [r7, #20]
  4006f2:	400b      	ands	r3, r1
  4006f4:	401a      	ands	r2, r3
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006fa:	e025      	b.n	400748 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006fc:	68fb      	ldr	r3, [r7, #12]
  4006fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400700:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400702:	68fb      	ldr	r3, [r7, #12]
  400704:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400706:	687b      	ldr	r3, [r7, #4]
  400708:	43d9      	mvns	r1, r3
  40070a:	697b      	ldr	r3, [r7, #20]
  40070c:	400b      	ands	r3, r1
  40070e:	401a      	ands	r2, r3
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400714:	68fb      	ldr	r3, [r7, #12]
  400716:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400718:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40071a:	687a      	ldr	r2, [r7, #4]
  40071c:	697b      	ldr	r3, [r7, #20]
  40071e:	431a      	orrs	r2, r3
  400720:	68fb      	ldr	r3, [r7, #12]
  400722:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400724:	e010      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40072a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40072c:	687a      	ldr	r2, [r7, #4]
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	431a      	orrs	r2, r3
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400736:	68fb      	ldr	r3, [r7, #12]
  400738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40073a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40073c:	687a      	ldr	r2, [r7, #4]
  40073e:	697b      	ldr	r3, [r7, #20]
  400740:	431a      	orrs	r2, r3
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400746:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400748:	68fb      	ldr	r3, [r7, #12]
  40074a:	687a      	ldr	r2, [r7, #4]
  40074c:	605a      	str	r2, [r3, #4]
  40074e:	e000      	b.n	400752 <pio_set_peripheral+0x106>
		return;
  400750:	bf00      	nop
}
  400752:	371c      	adds	r7, #28
  400754:	46bd      	mov	sp, r7
  400756:	f85d 7b04 	ldr.w	r7, [sp], #4
  40075a:	4770      	bx	lr

0040075c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40075c:	b580      	push	{r7, lr}
  40075e:	b084      	sub	sp, #16
  400760:	af00      	add	r7, sp, #0
  400762:	60f8      	str	r0, [r7, #12]
  400764:	60b9      	str	r1, [r7, #8]
  400766:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400768:	68b9      	ldr	r1, [r7, #8]
  40076a:	68f8      	ldr	r0, [r7, #12]
  40076c:	4b19      	ldr	r3, [pc, #100]	; (4007d4 <pio_set_input+0x78>)
  40076e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400770:	687b      	ldr	r3, [r7, #4]
  400772:	f003 0301 	and.w	r3, r3, #1
  400776:	461a      	mov	r2, r3
  400778:	68b9      	ldr	r1, [r7, #8]
  40077a:	68f8      	ldr	r0, [r7, #12]
  40077c:	4b16      	ldr	r3, [pc, #88]	; (4007d8 <pio_set_input+0x7c>)
  40077e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400780:	687b      	ldr	r3, [r7, #4]
  400782:	f003 030a 	and.w	r3, r3, #10
  400786:	2b00      	cmp	r3, #0
  400788:	d003      	beq.n	400792 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40078a:	68fb      	ldr	r3, [r7, #12]
  40078c:	68ba      	ldr	r2, [r7, #8]
  40078e:	621a      	str	r2, [r3, #32]
  400790:	e002      	b.n	400798 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	68ba      	ldr	r2, [r7, #8]
  400796:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400798:	687b      	ldr	r3, [r7, #4]
  40079a:	f003 0302 	and.w	r3, r3, #2
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d004      	beq.n	4007ac <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	68ba      	ldr	r2, [r7, #8]
  4007a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4007aa:	e008      	b.n	4007be <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4007ac:	687b      	ldr	r3, [r7, #4]
  4007ae:	f003 0308 	and.w	r3, r3, #8
  4007b2:	2b00      	cmp	r3, #0
  4007b4:	d003      	beq.n	4007be <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4007b6:	68fb      	ldr	r3, [r7, #12]
  4007b8:	68ba      	ldr	r2, [r7, #8]
  4007ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	68ba      	ldr	r2, [r7, #8]
  4007c2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007c4:	68fb      	ldr	r3, [r7, #12]
  4007c6:	68ba      	ldr	r2, [r7, #8]
  4007c8:	601a      	str	r2, [r3, #0]
}
  4007ca:	bf00      	nop
  4007cc:	3710      	adds	r7, #16
  4007ce:	46bd      	mov	sp, r7
  4007d0:	bd80      	pop	{r7, pc}
  4007d2:	bf00      	nop
  4007d4:	00400995 	.word	0x00400995
  4007d8:	004005e9 	.word	0x004005e9

004007dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007dc:	b580      	push	{r7, lr}
  4007de:	b084      	sub	sp, #16
  4007e0:	af00      	add	r7, sp, #0
  4007e2:	60f8      	str	r0, [r7, #12]
  4007e4:	60b9      	str	r1, [r7, #8]
  4007e6:	607a      	str	r2, [r7, #4]
  4007e8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007ea:	68b9      	ldr	r1, [r7, #8]
  4007ec:	68f8      	ldr	r0, [r7, #12]
  4007ee:	4b12      	ldr	r3, [pc, #72]	; (400838 <pio_set_output+0x5c>)
  4007f0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007f2:	69ba      	ldr	r2, [r7, #24]
  4007f4:	68b9      	ldr	r1, [r7, #8]
  4007f6:	68f8      	ldr	r0, [r7, #12]
  4007f8:	4b10      	ldr	r3, [pc, #64]	; (40083c <pio_set_output+0x60>)
  4007fa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007fc:	683b      	ldr	r3, [r7, #0]
  4007fe:	2b00      	cmp	r3, #0
  400800:	d003      	beq.n	40080a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400802:	68fb      	ldr	r3, [r7, #12]
  400804:	68ba      	ldr	r2, [r7, #8]
  400806:	651a      	str	r2, [r3, #80]	; 0x50
  400808:	e002      	b.n	400810 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40080a:	68fb      	ldr	r3, [r7, #12]
  40080c:	68ba      	ldr	r2, [r7, #8]
  40080e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400810:	687b      	ldr	r3, [r7, #4]
  400812:	2b00      	cmp	r3, #0
  400814:	d003      	beq.n	40081e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	68ba      	ldr	r2, [r7, #8]
  40081a:	631a      	str	r2, [r3, #48]	; 0x30
  40081c:	e002      	b.n	400824 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40081e:	68fb      	ldr	r3, [r7, #12]
  400820:	68ba      	ldr	r2, [r7, #8]
  400822:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400824:	68fb      	ldr	r3, [r7, #12]
  400826:	68ba      	ldr	r2, [r7, #8]
  400828:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	68ba      	ldr	r2, [r7, #8]
  40082e:	601a      	str	r2, [r3, #0]
}
  400830:	bf00      	nop
  400832:	3710      	adds	r7, #16
  400834:	46bd      	mov	sp, r7
  400836:	bd80      	pop	{r7, pc}
  400838:	00400995 	.word	0x00400995
  40083c:	004005e9 	.word	0x004005e9

00400840 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  400840:	b590      	push	{r4, r7, lr}
  400842:	b087      	sub	sp, #28
  400844:	af02      	add	r7, sp, #8
  400846:	60f8      	str	r0, [r7, #12]
  400848:	60b9      	str	r1, [r7, #8]
  40084a:	607a      	str	r2, [r7, #4]
  40084c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  40084e:	68bb      	ldr	r3, [r7, #8]
  400850:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400854:	d016      	beq.n	400884 <pio_configure+0x44>
  400856:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40085a:	d809      	bhi.n	400870 <pio_configure+0x30>
  40085c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400860:	d010      	beq.n	400884 <pio_configure+0x44>
  400862:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400866:	d00d      	beq.n	400884 <pio_configure+0x44>
  400868:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40086c:	d00a      	beq.n	400884 <pio_configure+0x44>
  40086e:	e03d      	b.n	4008ec <pio_configure+0xac>
  400870:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400874:	d01a      	beq.n	4008ac <pio_configure+0x6c>
  400876:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40087a:	d017      	beq.n	4008ac <pio_configure+0x6c>
  40087c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400880:	d00e      	beq.n	4008a0 <pio_configure+0x60>
  400882:	e033      	b.n	4008ec <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400884:	687a      	ldr	r2, [r7, #4]
  400886:	68b9      	ldr	r1, [r7, #8]
  400888:	68f8      	ldr	r0, [r7, #12]
  40088a:	4b1c      	ldr	r3, [pc, #112]	; (4008fc <pio_configure+0xbc>)
  40088c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  40088e:	683b      	ldr	r3, [r7, #0]
  400890:	f003 0301 	and.w	r3, r3, #1
  400894:	461a      	mov	r2, r3
  400896:	6879      	ldr	r1, [r7, #4]
  400898:	68f8      	ldr	r0, [r7, #12]
  40089a:	4b19      	ldr	r3, [pc, #100]	; (400900 <pio_configure+0xc0>)
  40089c:	4798      	blx	r3
		break;
  40089e:	e027      	b.n	4008f0 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4008a0:	683a      	ldr	r2, [r7, #0]
  4008a2:	6879      	ldr	r1, [r7, #4]
  4008a4:	68f8      	ldr	r0, [r7, #12]
  4008a6:	4b17      	ldr	r3, [pc, #92]	; (400904 <pio_configure+0xc4>)
  4008a8:	4798      	blx	r3
		break;
  4008aa:	e021      	b.n	4008f0 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4008ac:	68bb      	ldr	r3, [r7, #8]
  4008ae:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4008b2:	bf0c      	ite	eq
  4008b4:	2301      	moveq	r3, #1
  4008b6:	2300      	movne	r3, #0
  4008b8:	b2db      	uxtb	r3, r3
  4008ba:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4008bc:	683b      	ldr	r3, [r7, #0]
  4008be:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4008c2:	2b00      	cmp	r3, #0
  4008c4:	bf14      	ite	ne
  4008c6:	2301      	movne	r3, #1
  4008c8:	2300      	moveq	r3, #0
  4008ca:	b2db      	uxtb	r3, r3
  4008cc:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  4008ce:	683b      	ldr	r3, [r7, #0]
  4008d0:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4008d4:	2b00      	cmp	r3, #0
  4008d6:	bf14      	ite	ne
  4008d8:	2301      	movne	r3, #1
  4008da:	2300      	moveq	r3, #0
  4008dc:	b2db      	uxtb	r3, r3
  4008de:	9300      	str	r3, [sp, #0]
  4008e0:	460b      	mov	r3, r1
  4008e2:	6879      	ldr	r1, [r7, #4]
  4008e4:	68f8      	ldr	r0, [r7, #12]
  4008e6:	4c08      	ldr	r4, [pc, #32]	; (400908 <pio_configure+0xc8>)
  4008e8:	47a0      	blx	r4
		break;
  4008ea:	e001      	b.n	4008f0 <pio_configure+0xb0>

	default:
		return 0;
  4008ec:	2300      	movs	r3, #0
  4008ee:	e000      	b.n	4008f2 <pio_configure+0xb2>
	}

	return 1;
  4008f0:	2301      	movs	r3, #1
}
  4008f2:	4618      	mov	r0, r3
  4008f4:	3714      	adds	r7, #20
  4008f6:	46bd      	mov	sp, r7
  4008f8:	bd90      	pop	{r4, r7, pc}
  4008fa:	bf00      	nop
  4008fc:	0040064d 	.word	0x0040064d
  400900:	004005e9 	.word	0x004005e9
  400904:	0040075d 	.word	0x0040075d
  400908:	004007dd 	.word	0x004007dd

0040090c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  40090c:	b480      	push	{r7}
  40090e:	b085      	sub	sp, #20
  400910:	af00      	add	r7, sp, #0
  400912:	60f8      	str	r0, [r7, #12]
  400914:	60b9      	str	r1, [r7, #8]
  400916:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400918:	687b      	ldr	r3, [r7, #4]
  40091a:	f003 0310 	and.w	r3, r3, #16
  40091e:	2b00      	cmp	r3, #0
  400920:	d020      	beq.n	400964 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400922:	68fb      	ldr	r3, [r7, #12]
  400924:	68ba      	ldr	r2, [r7, #8]
  400926:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40092a:	687b      	ldr	r3, [r7, #4]
  40092c:	f003 0320 	and.w	r3, r3, #32
  400930:	2b00      	cmp	r3, #0
  400932:	d004      	beq.n	40093e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400934:	68fb      	ldr	r3, [r7, #12]
  400936:	68ba      	ldr	r2, [r7, #8]
  400938:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40093c:	e003      	b.n	400946 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40093e:	68fb      	ldr	r3, [r7, #12]
  400940:	68ba      	ldr	r2, [r7, #8]
  400942:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400946:	687b      	ldr	r3, [r7, #4]
  400948:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40094c:	2b00      	cmp	r3, #0
  40094e:	d004      	beq.n	40095a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400950:	68fb      	ldr	r3, [r7, #12]
  400952:	68ba      	ldr	r2, [r7, #8]
  400954:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400958:	e008      	b.n	40096c <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40095a:	68fb      	ldr	r3, [r7, #12]
  40095c:	68ba      	ldr	r2, [r7, #8]
  40095e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  400962:	e003      	b.n	40096c <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400964:	68fb      	ldr	r3, [r7, #12]
  400966:	68ba      	ldr	r2, [r7, #8]
  400968:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  40096c:	bf00      	nop
  40096e:	3714      	adds	r7, #20
  400970:	46bd      	mov	sp, r7
  400972:	f85d 7b04 	ldr.w	r7, [sp], #4
  400976:	4770      	bx	lr

00400978 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400978:	b480      	push	{r7}
  40097a:	b083      	sub	sp, #12
  40097c:	af00      	add	r7, sp, #0
  40097e:	6078      	str	r0, [r7, #4]
  400980:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400982:	687b      	ldr	r3, [r7, #4]
  400984:	683a      	ldr	r2, [r7, #0]
  400986:	641a      	str	r2, [r3, #64]	; 0x40
}
  400988:	bf00      	nop
  40098a:	370c      	adds	r7, #12
  40098c:	46bd      	mov	sp, r7
  40098e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400992:	4770      	bx	lr

00400994 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400994:	b480      	push	{r7}
  400996:	b083      	sub	sp, #12
  400998:	af00      	add	r7, sp, #0
  40099a:	6078      	str	r0, [r7, #4]
  40099c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40099e:	687b      	ldr	r3, [r7, #4]
  4009a0:	683a      	ldr	r2, [r7, #0]
  4009a2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4009a4:	bf00      	nop
  4009a6:	370c      	adds	r7, #12
  4009a8:	46bd      	mov	sp, r7
  4009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009ae:	4770      	bx	lr

004009b0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4009b0:	b480      	push	{r7}
  4009b2:	b083      	sub	sp, #12
  4009b4:	af00      	add	r7, sp, #0
  4009b6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4009b8:	687b      	ldr	r3, [r7, #4]
  4009ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4009bc:	4618      	mov	r0, r3
  4009be:	370c      	adds	r7, #12
  4009c0:	46bd      	mov	sp, r7
  4009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009c6:	4770      	bx	lr

004009c8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4009c8:	b480      	push	{r7}
  4009ca:	b083      	sub	sp, #12
  4009cc:	af00      	add	r7, sp, #0
  4009ce:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4009d0:	687b      	ldr	r3, [r7, #4]
  4009d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4009d4:	4618      	mov	r0, r3
  4009d6:	370c      	adds	r7, #12
  4009d8:	46bd      	mov	sp, r7
  4009da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009de:	4770      	bx	lr

004009e0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4009e0:	b580      	push	{r7, lr}
  4009e2:	b084      	sub	sp, #16
  4009e4:	af00      	add	r7, sp, #0
  4009e6:	6078      	str	r0, [r7, #4]
  4009e8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009ea:	6878      	ldr	r0, [r7, #4]
  4009ec:	4b26      	ldr	r3, [pc, #152]	; (400a88 <pio_handler_process+0xa8>)
  4009ee:	4798      	blx	r3
  4009f0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4009f2:	6878      	ldr	r0, [r7, #4]
  4009f4:	4b25      	ldr	r3, [pc, #148]	; (400a8c <pio_handler_process+0xac>)
  4009f6:	4798      	blx	r3
  4009f8:	4602      	mov	r2, r0
  4009fa:	68fb      	ldr	r3, [r7, #12]
  4009fc:	4013      	ands	r3, r2
  4009fe:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400a00:	68fb      	ldr	r3, [r7, #12]
  400a02:	2b00      	cmp	r3, #0
  400a04:	d03c      	beq.n	400a80 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400a06:	2300      	movs	r3, #0
  400a08:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400a0a:	e034      	b.n	400a76 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a0c:	4a20      	ldr	r2, [pc, #128]	; (400a90 <pio_handler_process+0xb0>)
  400a0e:	68bb      	ldr	r3, [r7, #8]
  400a10:	011b      	lsls	r3, r3, #4
  400a12:	4413      	add	r3, r2
  400a14:	681a      	ldr	r2, [r3, #0]
  400a16:	683b      	ldr	r3, [r7, #0]
  400a18:	429a      	cmp	r2, r3
  400a1a:	d126      	bne.n	400a6a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a1c:	4a1c      	ldr	r2, [pc, #112]	; (400a90 <pio_handler_process+0xb0>)
  400a1e:	68bb      	ldr	r3, [r7, #8]
  400a20:	011b      	lsls	r3, r3, #4
  400a22:	4413      	add	r3, r2
  400a24:	3304      	adds	r3, #4
  400a26:	681a      	ldr	r2, [r3, #0]
  400a28:	68fb      	ldr	r3, [r7, #12]
  400a2a:	4013      	ands	r3, r2
  400a2c:	2b00      	cmp	r3, #0
  400a2e:	d01c      	beq.n	400a6a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a30:	4a17      	ldr	r2, [pc, #92]	; (400a90 <pio_handler_process+0xb0>)
  400a32:	68bb      	ldr	r3, [r7, #8]
  400a34:	011b      	lsls	r3, r3, #4
  400a36:	4413      	add	r3, r2
  400a38:	330c      	adds	r3, #12
  400a3a:	681b      	ldr	r3, [r3, #0]
  400a3c:	4914      	ldr	r1, [pc, #80]	; (400a90 <pio_handler_process+0xb0>)
  400a3e:	68ba      	ldr	r2, [r7, #8]
  400a40:	0112      	lsls	r2, r2, #4
  400a42:	440a      	add	r2, r1
  400a44:	6810      	ldr	r0, [r2, #0]
  400a46:	4912      	ldr	r1, [pc, #72]	; (400a90 <pio_handler_process+0xb0>)
  400a48:	68ba      	ldr	r2, [r7, #8]
  400a4a:	0112      	lsls	r2, r2, #4
  400a4c:	440a      	add	r2, r1
  400a4e:	3204      	adds	r2, #4
  400a50:	6812      	ldr	r2, [r2, #0]
  400a52:	4611      	mov	r1, r2
  400a54:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400a56:	4a0e      	ldr	r2, [pc, #56]	; (400a90 <pio_handler_process+0xb0>)
  400a58:	68bb      	ldr	r3, [r7, #8]
  400a5a:	011b      	lsls	r3, r3, #4
  400a5c:	4413      	add	r3, r2
  400a5e:	3304      	adds	r3, #4
  400a60:	681b      	ldr	r3, [r3, #0]
  400a62:	43db      	mvns	r3, r3
  400a64:	68fa      	ldr	r2, [r7, #12]
  400a66:	4013      	ands	r3, r2
  400a68:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400a6a:	68bb      	ldr	r3, [r7, #8]
  400a6c:	3301      	adds	r3, #1
  400a6e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a70:	68bb      	ldr	r3, [r7, #8]
  400a72:	2b06      	cmp	r3, #6
  400a74:	d803      	bhi.n	400a7e <pio_handler_process+0x9e>
		while (status != 0) {
  400a76:	68fb      	ldr	r3, [r7, #12]
  400a78:	2b00      	cmp	r3, #0
  400a7a:	d1c7      	bne.n	400a0c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400a7c:	e000      	b.n	400a80 <pio_handler_process+0xa0>
				break;
  400a7e:	bf00      	nop
}
  400a80:	bf00      	nop
  400a82:	3710      	adds	r7, #16
  400a84:	46bd      	mov	sp, r7
  400a86:	bd80      	pop	{r7, pc}
  400a88:	004009b1 	.word	0x004009b1
  400a8c:	004009c9 	.word	0x004009c9
  400a90:	20400870 	.word	0x20400870

00400a94 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400a94:	b580      	push	{r7, lr}
  400a96:	b086      	sub	sp, #24
  400a98:	af00      	add	r7, sp, #0
  400a9a:	60f8      	str	r0, [r7, #12]
  400a9c:	60b9      	str	r1, [r7, #8]
  400a9e:	607a      	str	r2, [r7, #4]
  400aa0:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400aa2:	4b21      	ldr	r3, [pc, #132]	; (400b28 <pio_handler_set+0x94>)
  400aa4:	681b      	ldr	r3, [r3, #0]
  400aa6:	2b06      	cmp	r3, #6
  400aa8:	d901      	bls.n	400aae <pio_handler_set+0x1a>
		return 1;
  400aaa:	2301      	movs	r3, #1
  400aac:	e038      	b.n	400b20 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400aae:	2300      	movs	r3, #0
  400ab0:	75fb      	strb	r3, [r7, #23]
  400ab2:	e011      	b.n	400ad8 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400ab4:	7dfb      	ldrb	r3, [r7, #23]
  400ab6:	011b      	lsls	r3, r3, #4
  400ab8:	4a1c      	ldr	r2, [pc, #112]	; (400b2c <pio_handler_set+0x98>)
  400aba:	4413      	add	r3, r2
  400abc:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400abe:	693b      	ldr	r3, [r7, #16]
  400ac0:	681a      	ldr	r2, [r3, #0]
  400ac2:	68bb      	ldr	r3, [r7, #8]
  400ac4:	429a      	cmp	r2, r3
  400ac6:	d104      	bne.n	400ad2 <pio_handler_set+0x3e>
  400ac8:	693b      	ldr	r3, [r7, #16]
  400aca:	685a      	ldr	r2, [r3, #4]
  400acc:	687b      	ldr	r3, [r7, #4]
  400ace:	429a      	cmp	r2, r3
  400ad0:	d008      	beq.n	400ae4 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ad2:	7dfb      	ldrb	r3, [r7, #23]
  400ad4:	3301      	adds	r3, #1
  400ad6:	75fb      	strb	r3, [r7, #23]
  400ad8:	7dfa      	ldrb	r2, [r7, #23]
  400ada:	4b13      	ldr	r3, [pc, #76]	; (400b28 <pio_handler_set+0x94>)
  400adc:	681b      	ldr	r3, [r3, #0]
  400ade:	429a      	cmp	r2, r3
  400ae0:	d9e8      	bls.n	400ab4 <pio_handler_set+0x20>
  400ae2:	e000      	b.n	400ae6 <pio_handler_set+0x52>
			break;
  400ae4:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400ae6:	693b      	ldr	r3, [r7, #16]
  400ae8:	68ba      	ldr	r2, [r7, #8]
  400aea:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400aec:	693b      	ldr	r3, [r7, #16]
  400aee:	687a      	ldr	r2, [r7, #4]
  400af0:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400af2:	693b      	ldr	r3, [r7, #16]
  400af4:	683a      	ldr	r2, [r7, #0]
  400af6:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400af8:	693b      	ldr	r3, [r7, #16]
  400afa:	6a3a      	ldr	r2, [r7, #32]
  400afc:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400afe:	7dfa      	ldrb	r2, [r7, #23]
  400b00:	4b09      	ldr	r3, [pc, #36]	; (400b28 <pio_handler_set+0x94>)
  400b02:	681b      	ldr	r3, [r3, #0]
  400b04:	3301      	adds	r3, #1
  400b06:	429a      	cmp	r2, r3
  400b08:	d104      	bne.n	400b14 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400b0a:	4b07      	ldr	r3, [pc, #28]	; (400b28 <pio_handler_set+0x94>)
  400b0c:	681b      	ldr	r3, [r3, #0]
  400b0e:	3301      	adds	r3, #1
  400b10:	4a05      	ldr	r2, [pc, #20]	; (400b28 <pio_handler_set+0x94>)
  400b12:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b14:	683a      	ldr	r2, [r7, #0]
  400b16:	6879      	ldr	r1, [r7, #4]
  400b18:	68f8      	ldr	r0, [r7, #12]
  400b1a:	4b05      	ldr	r3, [pc, #20]	; (400b30 <pio_handler_set+0x9c>)
  400b1c:	4798      	blx	r3

	return 0;
  400b1e:	2300      	movs	r3, #0
}
  400b20:	4618      	mov	r0, r3
  400b22:	3718      	adds	r7, #24
  400b24:	46bd      	mov	sp, r7
  400b26:	bd80      	pop	{r7, pc}
  400b28:	204008e0 	.word	0x204008e0
  400b2c:	20400870 	.word	0x20400870
  400b30:	0040090d 	.word	0x0040090d

00400b34 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b34:	b580      	push	{r7, lr}
  400b36:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400b38:	210a      	movs	r1, #10
  400b3a:	4802      	ldr	r0, [pc, #8]	; (400b44 <PIOA_Handler+0x10>)
  400b3c:	4b02      	ldr	r3, [pc, #8]	; (400b48 <PIOA_Handler+0x14>)
  400b3e:	4798      	blx	r3
}
  400b40:	bf00      	nop
  400b42:	bd80      	pop	{r7, pc}
  400b44:	400e0e00 	.word	0x400e0e00
  400b48:	004009e1 	.word	0x004009e1

00400b4c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b4c:	b580      	push	{r7, lr}
  400b4e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400b50:	210b      	movs	r1, #11
  400b52:	4802      	ldr	r0, [pc, #8]	; (400b5c <PIOB_Handler+0x10>)
  400b54:	4b02      	ldr	r3, [pc, #8]	; (400b60 <PIOB_Handler+0x14>)
  400b56:	4798      	blx	r3
}
  400b58:	bf00      	nop
  400b5a:	bd80      	pop	{r7, pc}
  400b5c:	400e1000 	.word	0x400e1000
  400b60:	004009e1 	.word	0x004009e1

00400b64 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400b64:	b580      	push	{r7, lr}
  400b66:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400b68:	210c      	movs	r1, #12
  400b6a:	4802      	ldr	r0, [pc, #8]	; (400b74 <PIOC_Handler+0x10>)
  400b6c:	4b02      	ldr	r3, [pc, #8]	; (400b78 <PIOC_Handler+0x14>)
  400b6e:	4798      	blx	r3
}
  400b70:	bf00      	nop
  400b72:	bd80      	pop	{r7, pc}
  400b74:	400e1200 	.word	0x400e1200
  400b78:	004009e1 	.word	0x004009e1

00400b7c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400b7c:	b580      	push	{r7, lr}
  400b7e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400b80:	2110      	movs	r1, #16
  400b82:	4802      	ldr	r0, [pc, #8]	; (400b8c <PIOD_Handler+0x10>)
  400b84:	4b02      	ldr	r3, [pc, #8]	; (400b90 <PIOD_Handler+0x14>)
  400b86:	4798      	blx	r3
}
  400b88:	bf00      	nop
  400b8a:	bd80      	pop	{r7, pc}
  400b8c:	400e1400 	.word	0x400e1400
  400b90:	004009e1 	.word	0x004009e1

00400b94 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400b94:	b580      	push	{r7, lr}
  400b96:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400b98:	2111      	movs	r1, #17
  400b9a:	4802      	ldr	r0, [pc, #8]	; (400ba4 <PIOE_Handler+0x10>)
  400b9c:	4b02      	ldr	r3, [pc, #8]	; (400ba8 <PIOE_Handler+0x14>)
  400b9e:	4798      	blx	r3
}
  400ba0:	bf00      	nop
  400ba2:	bd80      	pop	{r7, pc}
  400ba4:	400e1600 	.word	0x400e1600
  400ba8:	004009e1 	.word	0x004009e1

00400bac <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400bac:	b480      	push	{r7}
  400bae:	b083      	sub	sp, #12
  400bb0:	af00      	add	r7, sp, #0
  400bb2:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400bb4:	687b      	ldr	r3, [r7, #4]
  400bb6:	3b01      	subs	r3, #1
  400bb8:	2b03      	cmp	r3, #3
  400bba:	d81a      	bhi.n	400bf2 <pmc_mck_set_division+0x46>
  400bbc:	a201      	add	r2, pc, #4	; (adr r2, 400bc4 <pmc_mck_set_division+0x18>)
  400bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400bc2:	bf00      	nop
  400bc4:	00400bd5 	.word	0x00400bd5
  400bc8:	00400bdb 	.word	0x00400bdb
  400bcc:	00400be3 	.word	0x00400be3
  400bd0:	00400beb 	.word	0x00400beb
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400bd4:	2300      	movs	r3, #0
  400bd6:	607b      	str	r3, [r7, #4]
			break;
  400bd8:	e00e      	b.n	400bf8 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400bda:	f44f 7380 	mov.w	r3, #256	; 0x100
  400bde:	607b      	str	r3, [r7, #4]
			break;
  400be0:	e00a      	b.n	400bf8 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400be2:	f44f 7340 	mov.w	r3, #768	; 0x300
  400be6:	607b      	str	r3, [r7, #4]
			break;
  400be8:	e006      	b.n	400bf8 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400bea:	f44f 7300 	mov.w	r3, #512	; 0x200
  400bee:	607b      	str	r3, [r7, #4]
			break;
  400bf0:	e002      	b.n	400bf8 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400bf2:	2300      	movs	r3, #0
  400bf4:	607b      	str	r3, [r7, #4]
			break;
  400bf6:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400bf8:	490a      	ldr	r1, [pc, #40]	; (400c24 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400bfa:	4b0a      	ldr	r3, [pc, #40]	; (400c24 <pmc_mck_set_division+0x78>)
  400bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bfe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400c02:	687b      	ldr	r3, [r7, #4]
  400c04:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400c06:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400c08:	bf00      	nop
  400c0a:	4b06      	ldr	r3, [pc, #24]	; (400c24 <pmc_mck_set_division+0x78>)
  400c0c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c0e:	f003 0308 	and.w	r3, r3, #8
  400c12:	2b00      	cmp	r3, #0
  400c14:	d0f9      	beq.n	400c0a <pmc_mck_set_division+0x5e>
}
  400c16:	bf00      	nop
  400c18:	370c      	adds	r7, #12
  400c1a:	46bd      	mov	sp, r7
  400c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c20:	4770      	bx	lr
  400c22:	bf00      	nop
  400c24:	400e0600 	.word	0x400e0600

00400c28 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400c28:	b480      	push	{r7}
  400c2a:	b085      	sub	sp, #20
  400c2c:	af00      	add	r7, sp, #0
  400c2e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400c30:	491d      	ldr	r1, [pc, #116]	; (400ca8 <pmc_switch_mck_to_pllack+0x80>)
  400c32:	4b1d      	ldr	r3, [pc, #116]	; (400ca8 <pmc_switch_mck_to_pllack+0x80>)
  400c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c36:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400c3a:	687b      	ldr	r3, [r7, #4]
  400c3c:	4313      	orrs	r3, r2
  400c3e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400c44:	60fb      	str	r3, [r7, #12]
  400c46:	e007      	b.n	400c58 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c48:	68fb      	ldr	r3, [r7, #12]
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	d101      	bne.n	400c52 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400c4e:	2301      	movs	r3, #1
  400c50:	e023      	b.n	400c9a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400c52:	68fb      	ldr	r3, [r7, #12]
  400c54:	3b01      	subs	r3, #1
  400c56:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c58:	4b13      	ldr	r3, [pc, #76]	; (400ca8 <pmc_switch_mck_to_pllack+0x80>)
  400c5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c5c:	f003 0308 	and.w	r3, r3, #8
  400c60:	2b00      	cmp	r3, #0
  400c62:	d0f1      	beq.n	400c48 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400c64:	4a10      	ldr	r2, [pc, #64]	; (400ca8 <pmc_switch_mck_to_pllack+0x80>)
  400c66:	4b10      	ldr	r3, [pc, #64]	; (400ca8 <pmc_switch_mck_to_pllack+0x80>)
  400c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c6a:	f023 0303 	bic.w	r3, r3, #3
  400c6e:	f043 0302 	orr.w	r3, r3, #2
  400c72:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400c78:	60fb      	str	r3, [r7, #12]
  400c7a:	e007      	b.n	400c8c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c7c:	68fb      	ldr	r3, [r7, #12]
  400c7e:	2b00      	cmp	r3, #0
  400c80:	d101      	bne.n	400c86 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400c82:	2301      	movs	r3, #1
  400c84:	e009      	b.n	400c9a <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400c86:	68fb      	ldr	r3, [r7, #12]
  400c88:	3b01      	subs	r3, #1
  400c8a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c8c:	4b06      	ldr	r3, [pc, #24]	; (400ca8 <pmc_switch_mck_to_pllack+0x80>)
  400c8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c90:	f003 0308 	and.w	r3, r3, #8
  400c94:	2b00      	cmp	r3, #0
  400c96:	d0f1      	beq.n	400c7c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400c98:	2300      	movs	r3, #0
}
  400c9a:	4618      	mov	r0, r3
  400c9c:	3714      	adds	r7, #20
  400c9e:	46bd      	mov	sp, r7
  400ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca4:	4770      	bx	lr
  400ca6:	bf00      	nop
  400ca8:	400e0600 	.word	0x400e0600

00400cac <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400cac:	b480      	push	{r7}
  400cae:	b083      	sub	sp, #12
  400cb0:	af00      	add	r7, sp, #0
  400cb2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400cb4:	687b      	ldr	r3, [r7, #4]
  400cb6:	2b01      	cmp	r3, #1
  400cb8:	d105      	bne.n	400cc6 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400cba:	4907      	ldr	r1, [pc, #28]	; (400cd8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400cbc:	4b06      	ldr	r3, [pc, #24]	; (400cd8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400cbe:	689a      	ldr	r2, [r3, #8]
  400cc0:	4b06      	ldr	r3, [pc, #24]	; (400cdc <pmc_switch_sclk_to_32kxtal+0x30>)
  400cc2:	4313      	orrs	r3, r2
  400cc4:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400cc6:	4b04      	ldr	r3, [pc, #16]	; (400cd8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400cc8:	4a05      	ldr	r2, [pc, #20]	; (400ce0 <pmc_switch_sclk_to_32kxtal+0x34>)
  400cca:	601a      	str	r2, [r3, #0]
}
  400ccc:	bf00      	nop
  400cce:	370c      	adds	r7, #12
  400cd0:	46bd      	mov	sp, r7
  400cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd6:	4770      	bx	lr
  400cd8:	400e1810 	.word	0x400e1810
  400cdc:	a5100000 	.word	0xa5100000
  400ce0:	a5000008 	.word	0xa5000008

00400ce4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400ce4:	b480      	push	{r7}
  400ce6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400ce8:	4b09      	ldr	r3, [pc, #36]	; (400d10 <pmc_osc_is_ready_32kxtal+0x2c>)
  400cea:	695b      	ldr	r3, [r3, #20]
  400cec:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400cf0:	2b00      	cmp	r3, #0
  400cf2:	d007      	beq.n	400d04 <pmc_osc_is_ready_32kxtal+0x20>
  400cf4:	4b07      	ldr	r3, [pc, #28]	; (400d14 <pmc_osc_is_ready_32kxtal+0x30>)
  400cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cfc:	2b00      	cmp	r3, #0
  400cfe:	d001      	beq.n	400d04 <pmc_osc_is_ready_32kxtal+0x20>
  400d00:	2301      	movs	r3, #1
  400d02:	e000      	b.n	400d06 <pmc_osc_is_ready_32kxtal+0x22>
  400d04:	2300      	movs	r3, #0
}
  400d06:	4618      	mov	r0, r3
  400d08:	46bd      	mov	sp, r7
  400d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d0e:	4770      	bx	lr
  400d10:	400e1810 	.word	0x400e1810
  400d14:	400e0600 	.word	0x400e0600

00400d18 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400d18:	b480      	push	{r7}
  400d1a:	b083      	sub	sp, #12
  400d1c:	af00      	add	r7, sp, #0
  400d1e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400d20:	4915      	ldr	r1, [pc, #84]	; (400d78 <pmc_switch_mainck_to_fastrc+0x60>)
  400d22:	4b15      	ldr	r3, [pc, #84]	; (400d78 <pmc_switch_mainck_to_fastrc+0x60>)
  400d24:	6a1a      	ldr	r2, [r3, #32]
  400d26:	4b15      	ldr	r3, [pc, #84]	; (400d7c <pmc_switch_mainck_to_fastrc+0x64>)
  400d28:	4313      	orrs	r3, r2
  400d2a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d2c:	bf00      	nop
  400d2e:	4b12      	ldr	r3, [pc, #72]	; (400d78 <pmc_switch_mainck_to_fastrc+0x60>)
  400d30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d36:	2b00      	cmp	r3, #0
  400d38:	d0f9      	beq.n	400d2e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d3a:	490f      	ldr	r1, [pc, #60]	; (400d78 <pmc_switch_mainck_to_fastrc+0x60>)
  400d3c:	4b0e      	ldr	r3, [pc, #56]	; (400d78 <pmc_switch_mainck_to_fastrc+0x60>)
  400d3e:	6a1a      	ldr	r2, [r3, #32]
  400d40:	4b0f      	ldr	r3, [pc, #60]	; (400d80 <pmc_switch_mainck_to_fastrc+0x68>)
  400d42:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400d44:	687a      	ldr	r2, [r7, #4]
  400d46:	4313      	orrs	r3, r2
  400d48:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d4c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d4e:	bf00      	nop
  400d50:	4b09      	ldr	r3, [pc, #36]	; (400d78 <pmc_switch_mainck_to_fastrc+0x60>)
  400d52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d58:	2b00      	cmp	r3, #0
  400d5a:	d0f9      	beq.n	400d50 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400d5c:	4906      	ldr	r1, [pc, #24]	; (400d78 <pmc_switch_mainck_to_fastrc+0x60>)
  400d5e:	4b06      	ldr	r3, [pc, #24]	; (400d78 <pmc_switch_mainck_to_fastrc+0x60>)
  400d60:	6a1a      	ldr	r2, [r3, #32]
  400d62:	4b08      	ldr	r3, [pc, #32]	; (400d84 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d64:	4013      	ands	r3, r2
  400d66:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d6a:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400d6c:	bf00      	nop
  400d6e:	370c      	adds	r7, #12
  400d70:	46bd      	mov	sp, r7
  400d72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d76:	4770      	bx	lr
  400d78:	400e0600 	.word	0x400e0600
  400d7c:	00370008 	.word	0x00370008
  400d80:	ffc8ff8f 	.word	0xffc8ff8f
  400d84:	fec8ffff 	.word	0xfec8ffff

00400d88 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400d88:	b480      	push	{r7}
  400d8a:	b083      	sub	sp, #12
  400d8c:	af00      	add	r7, sp, #0
  400d8e:	6078      	str	r0, [r7, #4]
  400d90:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400d92:	687b      	ldr	r3, [r7, #4]
  400d94:	2b00      	cmp	r3, #0
  400d96:	d008      	beq.n	400daa <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d98:	4913      	ldr	r1, [pc, #76]	; (400de8 <pmc_switch_mainck_to_xtal+0x60>)
  400d9a:	4b13      	ldr	r3, [pc, #76]	; (400de8 <pmc_switch_mainck_to_xtal+0x60>)
  400d9c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400d9e:	4a13      	ldr	r2, [pc, #76]	; (400dec <pmc_switch_mainck_to_xtal+0x64>)
  400da0:	401a      	ands	r2, r3
  400da2:	4b13      	ldr	r3, [pc, #76]	; (400df0 <pmc_switch_mainck_to_xtal+0x68>)
  400da4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400da6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400da8:	e018      	b.n	400ddc <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400daa:	490f      	ldr	r1, [pc, #60]	; (400de8 <pmc_switch_mainck_to_xtal+0x60>)
  400dac:	4b0e      	ldr	r3, [pc, #56]	; (400de8 <pmc_switch_mainck_to_xtal+0x60>)
  400dae:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400db0:	4b10      	ldr	r3, [pc, #64]	; (400df4 <pmc_switch_mainck_to_xtal+0x6c>)
  400db2:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400db4:	683a      	ldr	r2, [r7, #0]
  400db6:	0212      	lsls	r2, r2, #8
  400db8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400dba:	431a      	orrs	r2, r3
  400dbc:	4b0e      	ldr	r3, [pc, #56]	; (400df8 <pmc_switch_mainck_to_xtal+0x70>)
  400dbe:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dc0:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400dc2:	bf00      	nop
  400dc4:	4b08      	ldr	r3, [pc, #32]	; (400de8 <pmc_switch_mainck_to_xtal+0x60>)
  400dc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dc8:	f003 0301 	and.w	r3, r3, #1
  400dcc:	2b00      	cmp	r3, #0
  400dce:	d0f9      	beq.n	400dc4 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400dd0:	4905      	ldr	r1, [pc, #20]	; (400de8 <pmc_switch_mainck_to_xtal+0x60>)
  400dd2:	4b05      	ldr	r3, [pc, #20]	; (400de8 <pmc_switch_mainck_to_xtal+0x60>)
  400dd4:	6a1a      	ldr	r2, [r3, #32]
  400dd6:	4b09      	ldr	r3, [pc, #36]	; (400dfc <pmc_switch_mainck_to_xtal+0x74>)
  400dd8:	4313      	orrs	r3, r2
  400dda:	620b      	str	r3, [r1, #32]
}
  400ddc:	bf00      	nop
  400dde:	370c      	adds	r7, #12
  400de0:	46bd      	mov	sp, r7
  400de2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400de6:	4770      	bx	lr
  400de8:	400e0600 	.word	0x400e0600
  400dec:	fec8fffc 	.word	0xfec8fffc
  400df0:	01370002 	.word	0x01370002
  400df4:	ffc8fffc 	.word	0xffc8fffc
  400df8:	00370001 	.word	0x00370001
  400dfc:	01370000 	.word	0x01370000

00400e00 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400e00:	b480      	push	{r7}
  400e02:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e04:	4b04      	ldr	r3, [pc, #16]	; (400e18 <pmc_osc_is_ready_mainck+0x18>)
  400e06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400e0c:	4618      	mov	r0, r3
  400e0e:	46bd      	mov	sp, r7
  400e10:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e14:	4770      	bx	lr
  400e16:	bf00      	nop
  400e18:	400e0600 	.word	0x400e0600

00400e1c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400e1c:	b480      	push	{r7}
  400e1e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e20:	4b04      	ldr	r3, [pc, #16]	; (400e34 <pmc_disable_pllack+0x18>)
  400e22:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e26:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400e28:	bf00      	nop
  400e2a:	46bd      	mov	sp, r7
  400e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e30:	4770      	bx	lr
  400e32:	bf00      	nop
  400e34:	400e0600 	.word	0x400e0600

00400e38 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400e38:	b480      	push	{r7}
  400e3a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e3c:	4b04      	ldr	r3, [pc, #16]	; (400e50 <pmc_is_locked_pllack+0x18>)
  400e3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e40:	f003 0302 	and.w	r3, r3, #2
}
  400e44:	4618      	mov	r0, r3
  400e46:	46bd      	mov	sp, r7
  400e48:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4c:	4770      	bx	lr
  400e4e:	bf00      	nop
  400e50:	400e0600 	.word	0x400e0600

00400e54 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400e54:	b480      	push	{r7}
  400e56:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400e58:	4b04      	ldr	r3, [pc, #16]	; (400e6c <pmc_is_locked_upll+0x18>)
  400e5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400e60:	4618      	mov	r0, r3
  400e62:	46bd      	mov	sp, r7
  400e64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e68:	4770      	bx	lr
  400e6a:	bf00      	nop
  400e6c:	400e0600 	.word	0x400e0600

00400e70 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400e70:	b480      	push	{r7}
  400e72:	b083      	sub	sp, #12
  400e74:	af00      	add	r7, sp, #0
  400e76:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400e78:	687b      	ldr	r3, [r7, #4]
  400e7a:	2b3f      	cmp	r3, #63	; 0x3f
  400e7c:	d901      	bls.n	400e82 <pmc_enable_periph_clk+0x12>
		return 1;
  400e7e:	2301      	movs	r3, #1
  400e80:	e02f      	b.n	400ee2 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400e82:	687b      	ldr	r3, [r7, #4]
  400e84:	2b1f      	cmp	r3, #31
  400e86:	d813      	bhi.n	400eb0 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e88:	4b19      	ldr	r3, [pc, #100]	; (400ef0 <pmc_enable_periph_clk+0x80>)
  400e8a:	699a      	ldr	r2, [r3, #24]
  400e8c:	2101      	movs	r1, #1
  400e8e:	687b      	ldr	r3, [r7, #4]
  400e90:	fa01 f303 	lsl.w	r3, r1, r3
  400e94:	401a      	ands	r2, r3
  400e96:	2101      	movs	r1, #1
  400e98:	687b      	ldr	r3, [r7, #4]
  400e9a:	fa01 f303 	lsl.w	r3, r1, r3
  400e9e:	429a      	cmp	r2, r3
  400ea0:	d01e      	beq.n	400ee0 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ea2:	4a13      	ldr	r2, [pc, #76]	; (400ef0 <pmc_enable_periph_clk+0x80>)
  400ea4:	2101      	movs	r1, #1
  400ea6:	687b      	ldr	r3, [r7, #4]
  400ea8:	fa01 f303 	lsl.w	r3, r1, r3
  400eac:	6113      	str	r3, [r2, #16]
  400eae:	e017      	b.n	400ee0 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400eb0:	687b      	ldr	r3, [r7, #4]
  400eb2:	3b20      	subs	r3, #32
  400eb4:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400eb6:	4b0e      	ldr	r3, [pc, #56]	; (400ef0 <pmc_enable_periph_clk+0x80>)
  400eb8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ebc:	2101      	movs	r1, #1
  400ebe:	687b      	ldr	r3, [r7, #4]
  400ec0:	fa01 f303 	lsl.w	r3, r1, r3
  400ec4:	401a      	ands	r2, r3
  400ec6:	2101      	movs	r1, #1
  400ec8:	687b      	ldr	r3, [r7, #4]
  400eca:	fa01 f303 	lsl.w	r3, r1, r3
  400ece:	429a      	cmp	r2, r3
  400ed0:	d006      	beq.n	400ee0 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ed2:	4a07      	ldr	r2, [pc, #28]	; (400ef0 <pmc_enable_periph_clk+0x80>)
  400ed4:	2101      	movs	r1, #1
  400ed6:	687b      	ldr	r3, [r7, #4]
  400ed8:	fa01 f303 	lsl.w	r3, r1, r3
  400edc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400ee0:	2300      	movs	r3, #0
}
  400ee2:	4618      	mov	r0, r3
  400ee4:	370c      	adds	r7, #12
  400ee6:	46bd      	mov	sp, r7
  400ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eec:	4770      	bx	lr
  400eee:	bf00      	nop
  400ef0:	400e0600 	.word	0x400e0600

00400ef4 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  400ef4:	b480      	push	{r7}
  400ef6:	b083      	sub	sp, #12
  400ef8:	af00      	add	r7, sp, #0
  400efa:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  400efc:	687b      	ldr	r3, [r7, #4]
  400efe:	699b      	ldr	r3, [r3, #24]
}
  400f00:	4618      	mov	r0, r3
  400f02:	370c      	adds	r7, #12
  400f04:	46bd      	mov	sp, r7
  400f06:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f0a:	4770      	bx	lr

00400f0c <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  400f0c:	b480      	push	{r7}
  400f0e:	b083      	sub	sp, #12
  400f10:	af00      	add	r7, sp, #0
  400f12:	6078      	str	r0, [r7, #4]
  400f14:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  400f16:	687b      	ldr	r3, [r7, #4]
  400f18:	683a      	ldr	r2, [r7, #0]
  400f1a:	61da      	str	r2, [r3, #28]
}
  400f1c:	bf00      	nop
  400f1e:	370c      	adds	r7, #12
  400f20:	46bd      	mov	sp, r7
  400f22:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f26:	4770      	bx	lr

00400f28 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400f28:	b480      	push	{r7}
  400f2a:	b085      	sub	sp, #20
  400f2c:	af00      	add	r7, sp, #0
  400f2e:	6078      	str	r0, [r7, #4]
  400f30:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400f32:	2300      	movs	r3, #0
  400f34:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400f36:	687b      	ldr	r3, [r7, #4]
  400f38:	22ac      	movs	r2, #172	; 0xac
  400f3a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400f3c:	683b      	ldr	r3, [r7, #0]
  400f3e:	681a      	ldr	r2, [r3, #0]
  400f40:	683b      	ldr	r3, [r7, #0]
  400f42:	685b      	ldr	r3, [r3, #4]
  400f44:	fbb2 f3f3 	udiv	r3, r2, r3
  400f48:	091b      	lsrs	r3, r3, #4
  400f4a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400f4c:	68fb      	ldr	r3, [r7, #12]
  400f4e:	2b00      	cmp	r3, #0
  400f50:	d003      	beq.n	400f5a <uart_init+0x32>
  400f52:	68fb      	ldr	r3, [r7, #12]
  400f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400f58:	d301      	bcc.n	400f5e <uart_init+0x36>
		return 1;
  400f5a:	2301      	movs	r3, #1
  400f5c:	e00a      	b.n	400f74 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  400f5e:	687b      	ldr	r3, [r7, #4]
  400f60:	68fa      	ldr	r2, [r7, #12]
  400f62:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400f64:	683b      	ldr	r3, [r7, #0]
  400f66:	689a      	ldr	r2, [r3, #8]
  400f68:	687b      	ldr	r3, [r7, #4]
  400f6a:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400f6c:	687b      	ldr	r3, [r7, #4]
  400f6e:	2250      	movs	r2, #80	; 0x50
  400f70:	601a      	str	r2, [r3, #0]

	return 0;
  400f72:	2300      	movs	r3, #0
}
  400f74:	4618      	mov	r0, r3
  400f76:	3714      	adds	r7, #20
  400f78:	46bd      	mov	sp, r7
  400f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f7e:	4770      	bx	lr

00400f80 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400f80:	b480      	push	{r7}
  400f82:	b083      	sub	sp, #12
  400f84:	af00      	add	r7, sp, #0
  400f86:	6078      	str	r0, [r7, #4]
  400f88:	460b      	mov	r3, r1
  400f8a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400f8c:	687b      	ldr	r3, [r7, #4]
  400f8e:	695b      	ldr	r3, [r3, #20]
  400f90:	f003 0302 	and.w	r3, r3, #2
  400f94:	2b00      	cmp	r3, #0
  400f96:	d101      	bne.n	400f9c <uart_write+0x1c>
		return 1;
  400f98:	2301      	movs	r3, #1
  400f9a:	e003      	b.n	400fa4 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400f9c:	78fa      	ldrb	r2, [r7, #3]
  400f9e:	687b      	ldr	r3, [r7, #4]
  400fa0:	61da      	str	r2, [r3, #28]
	return 0;
  400fa2:	2300      	movs	r3, #0
}
  400fa4:	4618      	mov	r0, r3
  400fa6:	370c      	adds	r7, #12
  400fa8:	46bd      	mov	sp, r7
  400faa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fae:	4770      	bx	lr

00400fb0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400fb0:	b480      	push	{r7}
  400fb2:	b083      	sub	sp, #12
  400fb4:	af00      	add	r7, sp, #0
  400fb6:	6078      	str	r0, [r7, #4]
  400fb8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400fba:	687b      	ldr	r3, [r7, #4]
  400fbc:	695b      	ldr	r3, [r3, #20]
  400fbe:	f003 0301 	and.w	r3, r3, #1
  400fc2:	2b00      	cmp	r3, #0
  400fc4:	d101      	bne.n	400fca <uart_read+0x1a>
		return 1;
  400fc6:	2301      	movs	r3, #1
  400fc8:	e005      	b.n	400fd6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400fca:	687b      	ldr	r3, [r7, #4]
  400fcc:	699b      	ldr	r3, [r3, #24]
  400fce:	b2da      	uxtb	r2, r3
  400fd0:	683b      	ldr	r3, [r7, #0]
  400fd2:	701a      	strb	r2, [r3, #0]
	return 0;
  400fd4:	2300      	movs	r3, #0
}
  400fd6:	4618      	mov	r0, r3
  400fd8:	370c      	adds	r7, #12
  400fda:	46bd      	mov	sp, r7
  400fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe0:	4770      	bx	lr

00400fe2 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400fe2:	b480      	push	{r7}
  400fe4:	b089      	sub	sp, #36	; 0x24
  400fe6:	af00      	add	r7, sp, #0
  400fe8:	60f8      	str	r0, [r7, #12]
  400fea:	60b9      	str	r1, [r7, #8]
  400fec:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400fee:	68bb      	ldr	r3, [r7, #8]
  400ff0:	011a      	lsls	r2, r3, #4
  400ff2:	687b      	ldr	r3, [r7, #4]
  400ff4:	429a      	cmp	r2, r3
  400ff6:	d802      	bhi.n	400ffe <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400ff8:	2310      	movs	r3, #16
  400ffa:	61fb      	str	r3, [r7, #28]
  400ffc:	e001      	b.n	401002 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400ffe:	2308      	movs	r3, #8
  401000:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401002:	687b      	ldr	r3, [r7, #4]
  401004:	00da      	lsls	r2, r3, #3
  401006:	69fb      	ldr	r3, [r7, #28]
  401008:	68b9      	ldr	r1, [r7, #8]
  40100a:	fb01 f303 	mul.w	r3, r1, r3
  40100e:	085b      	lsrs	r3, r3, #1
  401010:	441a      	add	r2, r3
  401012:	69fb      	ldr	r3, [r7, #28]
  401014:	68b9      	ldr	r1, [r7, #8]
  401016:	fb01 f303 	mul.w	r3, r1, r3
  40101a:	fbb2 f3f3 	udiv	r3, r2, r3
  40101e:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401020:	69bb      	ldr	r3, [r7, #24]
  401022:	08db      	lsrs	r3, r3, #3
  401024:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401026:	69bb      	ldr	r3, [r7, #24]
  401028:	f003 0307 	and.w	r3, r3, #7
  40102c:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40102e:	697b      	ldr	r3, [r7, #20]
  401030:	2b00      	cmp	r3, #0
  401032:	d003      	beq.n	40103c <usart_set_async_baudrate+0x5a>
  401034:	697b      	ldr	r3, [r7, #20]
  401036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40103a:	d301      	bcc.n	401040 <usart_set_async_baudrate+0x5e>
		return 1;
  40103c:	2301      	movs	r3, #1
  40103e:	e00f      	b.n	401060 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401040:	69fb      	ldr	r3, [r7, #28]
  401042:	2b08      	cmp	r3, #8
  401044:	d105      	bne.n	401052 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	685b      	ldr	r3, [r3, #4]
  40104a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40104e:	68fb      	ldr	r3, [r7, #12]
  401050:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401052:	693b      	ldr	r3, [r7, #16]
  401054:	041a      	lsls	r2, r3, #16
  401056:	697b      	ldr	r3, [r7, #20]
  401058:	431a      	orrs	r2, r3
  40105a:	68fb      	ldr	r3, [r7, #12]
  40105c:	621a      	str	r2, [r3, #32]

	return 0;
  40105e:	2300      	movs	r3, #0
}
  401060:	4618      	mov	r0, r3
  401062:	3724      	adds	r7, #36	; 0x24
  401064:	46bd      	mov	sp, r7
  401066:	f85d 7b04 	ldr.w	r7, [sp], #4
  40106a:	4770      	bx	lr

0040106c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  40106c:	b580      	push	{r7, lr}
  40106e:	b082      	sub	sp, #8
  401070:	af00      	add	r7, sp, #0
  401072:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401074:	6878      	ldr	r0, [r7, #4]
  401076:	4b0d      	ldr	r3, [pc, #52]	; (4010ac <usart_reset+0x40>)
  401078:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40107a:	687b      	ldr	r3, [r7, #4]
  40107c:	2200      	movs	r2, #0
  40107e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401080:	687b      	ldr	r3, [r7, #4]
  401082:	2200      	movs	r2, #0
  401084:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401086:	687b      	ldr	r3, [r7, #4]
  401088:	2200      	movs	r2, #0
  40108a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  40108c:	6878      	ldr	r0, [r7, #4]
  40108e:	4b08      	ldr	r3, [pc, #32]	; (4010b0 <usart_reset+0x44>)
  401090:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401092:	6878      	ldr	r0, [r7, #4]
  401094:	4b07      	ldr	r3, [pc, #28]	; (4010b4 <usart_reset+0x48>)
  401096:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401098:	6878      	ldr	r0, [r7, #4]
  40109a:	4b07      	ldr	r3, [pc, #28]	; (4010b8 <usart_reset+0x4c>)
  40109c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40109e:	6878      	ldr	r0, [r7, #4]
  4010a0:	4b06      	ldr	r3, [pc, #24]	; (4010bc <usart_reset+0x50>)
  4010a2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4010a4:	bf00      	nop
  4010a6:	3708      	adds	r7, #8
  4010a8:	46bd      	mov	sp, r7
  4010aa:	bd80      	pop	{r7, pc}
  4010ac:	0040124d 	.word	0x0040124d
  4010b0:	0040115f 	.word	0x0040115f
  4010b4:	00401193 	.word	0x00401193
  4010b8:	004011ad 	.word	0x004011ad
  4010bc:	004011c9 	.word	0x004011c9

004010c0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4010c0:	b580      	push	{r7, lr}
  4010c2:	b084      	sub	sp, #16
  4010c4:	af00      	add	r7, sp, #0
  4010c6:	60f8      	str	r0, [r7, #12]
  4010c8:	60b9      	str	r1, [r7, #8]
  4010ca:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4010cc:	68f8      	ldr	r0, [r7, #12]
  4010ce:	4b1a      	ldr	r3, [pc, #104]	; (401138 <usart_init_rs232+0x78>)
  4010d0:	4798      	blx	r3

	ul_reg_val = 0;
  4010d2:	4b1a      	ldr	r3, [pc, #104]	; (40113c <usart_init_rs232+0x7c>)
  4010d4:	2200      	movs	r2, #0
  4010d6:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4010d8:	68bb      	ldr	r3, [r7, #8]
  4010da:	2b00      	cmp	r3, #0
  4010dc:	d009      	beq.n	4010f2 <usart_init_rs232+0x32>
  4010de:	68bb      	ldr	r3, [r7, #8]
  4010e0:	681b      	ldr	r3, [r3, #0]
  4010e2:	687a      	ldr	r2, [r7, #4]
  4010e4:	4619      	mov	r1, r3
  4010e6:	68f8      	ldr	r0, [r7, #12]
  4010e8:	4b15      	ldr	r3, [pc, #84]	; (401140 <usart_init_rs232+0x80>)
  4010ea:	4798      	blx	r3
  4010ec:	4603      	mov	r3, r0
  4010ee:	2b00      	cmp	r3, #0
  4010f0:	d001      	beq.n	4010f6 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4010f2:	2301      	movs	r3, #1
  4010f4:	e01b      	b.n	40112e <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4010f6:	68bb      	ldr	r3, [r7, #8]
  4010f8:	685a      	ldr	r2, [r3, #4]
  4010fa:	68bb      	ldr	r3, [r7, #8]
  4010fc:	689b      	ldr	r3, [r3, #8]
  4010fe:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401100:	68bb      	ldr	r3, [r7, #8]
  401102:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401104:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401106:	68bb      	ldr	r3, [r7, #8]
  401108:	68db      	ldr	r3, [r3, #12]
  40110a:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40110c:	4b0b      	ldr	r3, [pc, #44]	; (40113c <usart_init_rs232+0x7c>)
  40110e:	681b      	ldr	r3, [r3, #0]
  401110:	4313      	orrs	r3, r2
  401112:	4a0a      	ldr	r2, [pc, #40]	; (40113c <usart_init_rs232+0x7c>)
  401114:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401116:	4b09      	ldr	r3, [pc, #36]	; (40113c <usart_init_rs232+0x7c>)
  401118:	681b      	ldr	r3, [r3, #0]
  40111a:	4a08      	ldr	r2, [pc, #32]	; (40113c <usart_init_rs232+0x7c>)
  40111c:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40111e:	68fb      	ldr	r3, [r7, #12]
  401120:	685a      	ldr	r2, [r3, #4]
  401122:	4b06      	ldr	r3, [pc, #24]	; (40113c <usart_init_rs232+0x7c>)
  401124:	681b      	ldr	r3, [r3, #0]
  401126:	431a      	orrs	r2, r3
  401128:	68fb      	ldr	r3, [r7, #12]
  40112a:	605a      	str	r2, [r3, #4]

	return 0;
  40112c:	2300      	movs	r3, #0
}
  40112e:	4618      	mov	r0, r3
  401130:	3710      	adds	r7, #16
  401132:	46bd      	mov	sp, r7
  401134:	bd80      	pop	{r7, pc}
  401136:	bf00      	nop
  401138:	0040106d 	.word	0x0040106d
  40113c:	204008e4 	.word	0x204008e4
  401140:	00400fe3 	.word	0x00400fe3

00401144 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401144:	b480      	push	{r7}
  401146:	b083      	sub	sp, #12
  401148:	af00      	add	r7, sp, #0
  40114a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  40114c:	687b      	ldr	r3, [r7, #4]
  40114e:	2240      	movs	r2, #64	; 0x40
  401150:	601a      	str	r2, [r3, #0]
}
  401152:	bf00      	nop
  401154:	370c      	adds	r7, #12
  401156:	46bd      	mov	sp, r7
  401158:	f85d 7b04 	ldr.w	r7, [sp], #4
  40115c:	4770      	bx	lr

0040115e <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  40115e:	b480      	push	{r7}
  401160:	b083      	sub	sp, #12
  401162:	af00      	add	r7, sp, #0
  401164:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401166:	687b      	ldr	r3, [r7, #4]
  401168:	2288      	movs	r2, #136	; 0x88
  40116a:	601a      	str	r2, [r3, #0]
}
  40116c:	bf00      	nop
  40116e:	370c      	adds	r7, #12
  401170:	46bd      	mov	sp, r7
  401172:	f85d 7b04 	ldr.w	r7, [sp], #4
  401176:	4770      	bx	lr

00401178 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401178:	b480      	push	{r7}
  40117a:	b083      	sub	sp, #12
  40117c:	af00      	add	r7, sp, #0
  40117e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401180:	687b      	ldr	r3, [r7, #4]
  401182:	2210      	movs	r2, #16
  401184:	601a      	str	r2, [r3, #0]
}
  401186:	bf00      	nop
  401188:	370c      	adds	r7, #12
  40118a:	46bd      	mov	sp, r7
  40118c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401190:	4770      	bx	lr

00401192 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401192:	b480      	push	{r7}
  401194:	b083      	sub	sp, #12
  401196:	af00      	add	r7, sp, #0
  401198:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40119a:	687b      	ldr	r3, [r7, #4]
  40119c:	2224      	movs	r2, #36	; 0x24
  40119e:	601a      	str	r2, [r3, #0]
}
  4011a0:	bf00      	nop
  4011a2:	370c      	adds	r7, #12
  4011a4:	46bd      	mov	sp, r7
  4011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011aa:	4770      	bx	lr

004011ac <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4011ac:	b480      	push	{r7}
  4011ae:	b083      	sub	sp, #12
  4011b0:	af00      	add	r7, sp, #0
  4011b2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4011b4:	687b      	ldr	r3, [r7, #4]
  4011b6:	f44f 7280 	mov.w	r2, #256	; 0x100
  4011ba:	601a      	str	r2, [r3, #0]
}
  4011bc:	bf00      	nop
  4011be:	370c      	adds	r7, #12
  4011c0:	46bd      	mov	sp, r7
  4011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011c6:	4770      	bx	lr

004011c8 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4011c8:	b480      	push	{r7}
  4011ca:	b083      	sub	sp, #12
  4011cc:	af00      	add	r7, sp, #0
  4011ce:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4011d0:	687b      	ldr	r3, [r7, #4]
  4011d2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4011d6:	601a      	str	r2, [r3, #0]
}
  4011d8:	bf00      	nop
  4011da:	370c      	adds	r7, #12
  4011dc:	46bd      	mov	sp, r7
  4011de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011e2:	4770      	bx	lr

004011e4 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  4011e4:	b480      	push	{r7}
  4011e6:	b083      	sub	sp, #12
  4011e8:	af00      	add	r7, sp, #0
  4011ea:	6078      	str	r0, [r7, #4]
  4011ec:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4011ee:	687b      	ldr	r3, [r7, #4]
  4011f0:	695b      	ldr	r3, [r3, #20]
  4011f2:	f003 0302 	and.w	r3, r3, #2
  4011f6:	2b00      	cmp	r3, #0
  4011f8:	d101      	bne.n	4011fe <usart_write+0x1a>
		return 1;
  4011fa:	2301      	movs	r3, #1
  4011fc:	e005      	b.n	40120a <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4011fe:	683b      	ldr	r3, [r7, #0]
  401200:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401204:	687b      	ldr	r3, [r7, #4]
  401206:	61da      	str	r2, [r3, #28]
	return 0;
  401208:	2300      	movs	r3, #0
}
  40120a:	4618      	mov	r0, r3
  40120c:	370c      	adds	r7, #12
  40120e:	46bd      	mov	sp, r7
  401210:	f85d 7b04 	ldr.w	r7, [sp], #4
  401214:	4770      	bx	lr

00401216 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401216:	b480      	push	{r7}
  401218:	b083      	sub	sp, #12
  40121a:	af00      	add	r7, sp, #0
  40121c:	6078      	str	r0, [r7, #4]
  40121e:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401220:	687b      	ldr	r3, [r7, #4]
  401222:	695b      	ldr	r3, [r3, #20]
  401224:	f003 0301 	and.w	r3, r3, #1
  401228:	2b00      	cmp	r3, #0
  40122a:	d101      	bne.n	401230 <usart_read+0x1a>
		return 1;
  40122c:	2301      	movs	r3, #1
  40122e:	e006      	b.n	40123e <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401230:	687b      	ldr	r3, [r7, #4]
  401232:	699b      	ldr	r3, [r3, #24]
  401234:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401238:	683b      	ldr	r3, [r7, #0]
  40123a:	601a      	str	r2, [r3, #0]

	return 0;
  40123c:	2300      	movs	r3, #0
}
  40123e:	4618      	mov	r0, r3
  401240:	370c      	adds	r7, #12
  401242:	46bd      	mov	sp, r7
  401244:	f85d 7b04 	ldr.w	r7, [sp], #4
  401248:	4770      	bx	lr
	...

0040124c <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  40124c:	b480      	push	{r7}
  40124e:	b083      	sub	sp, #12
  401250:	af00      	add	r7, sp, #0
  401252:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401254:	687b      	ldr	r3, [r7, #4]
  401256:	4a04      	ldr	r2, [pc, #16]	; (401268 <usart_disable_writeprotect+0x1c>)
  401258:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  40125c:	bf00      	nop
  40125e:	370c      	adds	r7, #12
  401260:	46bd      	mov	sp, r7
  401262:	f85d 7b04 	ldr.w	r7, [sp], #4
  401266:	4770      	bx	lr
  401268:	55534100 	.word	0x55534100

0040126c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  40126c:	b480      	push	{r7}
  40126e:	b083      	sub	sp, #12
  401270:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401272:	f3ef 8310 	mrs	r3, PRIMASK
  401276:	607b      	str	r3, [r7, #4]
  return(result);
  401278:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40127a:	2b00      	cmp	r3, #0
  40127c:	bf0c      	ite	eq
  40127e:	2301      	moveq	r3, #1
  401280:	2300      	movne	r3, #0
  401282:	b2db      	uxtb	r3, r3
  401284:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  401286:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401288:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40128c:	4b04      	ldr	r3, [pc, #16]	; (4012a0 <cpu_irq_save+0x34>)
  40128e:	2200      	movs	r2, #0
  401290:	701a      	strb	r2, [r3, #0]
	return flags;
  401292:	683b      	ldr	r3, [r7, #0]
}
  401294:	4618      	mov	r0, r3
  401296:	370c      	adds	r7, #12
  401298:	46bd      	mov	sp, r7
  40129a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40129e:	4770      	bx	lr
  4012a0:	2040000a 	.word	0x2040000a

004012a4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4012a4:	b480      	push	{r7}
  4012a6:	b083      	sub	sp, #12
  4012a8:	af00      	add	r7, sp, #0
  4012aa:	6078      	str	r0, [r7, #4]
	return (flags);
  4012ac:	687b      	ldr	r3, [r7, #4]
  4012ae:	2b00      	cmp	r3, #0
  4012b0:	bf14      	ite	ne
  4012b2:	2301      	movne	r3, #1
  4012b4:	2300      	moveq	r3, #0
  4012b6:	b2db      	uxtb	r3, r3
}
  4012b8:	4618      	mov	r0, r3
  4012ba:	370c      	adds	r7, #12
  4012bc:	46bd      	mov	sp, r7
  4012be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012c2:	4770      	bx	lr

004012c4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4012c4:	b580      	push	{r7, lr}
  4012c6:	b082      	sub	sp, #8
  4012c8:	af00      	add	r7, sp, #0
  4012ca:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4012cc:	6878      	ldr	r0, [r7, #4]
  4012ce:	4b07      	ldr	r3, [pc, #28]	; (4012ec <cpu_irq_restore+0x28>)
  4012d0:	4798      	blx	r3
  4012d2:	4603      	mov	r3, r0
  4012d4:	2b00      	cmp	r3, #0
  4012d6:	d005      	beq.n	4012e4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4012d8:	4b05      	ldr	r3, [pc, #20]	; (4012f0 <cpu_irq_restore+0x2c>)
  4012da:	2201      	movs	r2, #1
  4012dc:	701a      	strb	r2, [r3, #0]
  4012de:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012e2:	b662      	cpsie	i
}
  4012e4:	bf00      	nop
  4012e6:	3708      	adds	r7, #8
  4012e8:	46bd      	mov	sp, r7
  4012ea:	bd80      	pop	{r7, pc}
  4012ec:	004012a5 	.word	0x004012a5
  4012f0:	2040000a 	.word	0x2040000a

004012f4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012f4:	b580      	push	{r7, lr}
  4012f6:	b084      	sub	sp, #16
  4012f8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4012fa:	4b1e      	ldr	r3, [pc, #120]	; (401374 <Reset_Handler+0x80>)
  4012fc:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4012fe:	4b1e      	ldr	r3, [pc, #120]	; (401378 <Reset_Handler+0x84>)
  401300:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401302:	68fa      	ldr	r2, [r7, #12]
  401304:	68bb      	ldr	r3, [r7, #8]
  401306:	429a      	cmp	r2, r3
  401308:	d00c      	beq.n	401324 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40130a:	e007      	b.n	40131c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40130c:	68bb      	ldr	r3, [r7, #8]
  40130e:	1d1a      	adds	r2, r3, #4
  401310:	60ba      	str	r2, [r7, #8]
  401312:	68fa      	ldr	r2, [r7, #12]
  401314:	1d11      	adds	r1, r2, #4
  401316:	60f9      	str	r1, [r7, #12]
  401318:	6812      	ldr	r2, [r2, #0]
  40131a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  40131c:	68bb      	ldr	r3, [r7, #8]
  40131e:	4a17      	ldr	r2, [pc, #92]	; (40137c <Reset_Handler+0x88>)
  401320:	4293      	cmp	r3, r2
  401322:	d3f3      	bcc.n	40130c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401324:	4b16      	ldr	r3, [pc, #88]	; (401380 <Reset_Handler+0x8c>)
  401326:	60bb      	str	r3, [r7, #8]
  401328:	e004      	b.n	401334 <Reset_Handler+0x40>
                *pDest++ = 0;
  40132a:	68bb      	ldr	r3, [r7, #8]
  40132c:	1d1a      	adds	r2, r3, #4
  40132e:	60ba      	str	r2, [r7, #8]
  401330:	2200      	movs	r2, #0
  401332:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401334:	68bb      	ldr	r3, [r7, #8]
  401336:	4a13      	ldr	r2, [pc, #76]	; (401384 <Reset_Handler+0x90>)
  401338:	4293      	cmp	r3, r2
  40133a:	d3f6      	bcc.n	40132a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  40133c:	4b12      	ldr	r3, [pc, #72]	; (401388 <Reset_Handler+0x94>)
  40133e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401340:	4a12      	ldr	r2, [pc, #72]	; (40138c <Reset_Handler+0x98>)
  401342:	68fb      	ldr	r3, [r7, #12]
  401344:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401348:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40134a:	4b11      	ldr	r3, [pc, #68]	; (401390 <Reset_Handler+0x9c>)
  40134c:	4798      	blx	r3
  40134e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401350:	4a10      	ldr	r2, [pc, #64]	; (401394 <Reset_Handler+0xa0>)
  401352:	4b10      	ldr	r3, [pc, #64]	; (401394 <Reset_Handler+0xa0>)
  401354:	681b      	ldr	r3, [r3, #0]
  401356:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40135a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40135c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401360:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  401364:	6878      	ldr	r0, [r7, #4]
  401366:	4b0c      	ldr	r3, [pc, #48]	; (401398 <Reset_Handler+0xa4>)
  401368:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40136a:	4b0c      	ldr	r3, [pc, #48]	; (40139c <Reset_Handler+0xa8>)
  40136c:	4798      	blx	r3

        /* Branch to main function */
        main();
  40136e:	4b0c      	ldr	r3, [pc, #48]	; (4013a0 <Reset_Handler+0xac>)
  401370:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  401372:	e7fe      	b.n	401372 <Reset_Handler+0x7e>
  401374:	00403374 	.word	0x00403374
  401378:	20400000 	.word	0x20400000
  40137c:	20400854 	.word	0x20400854
  401380:	20400854 	.word	0x20400854
  401384:	2040095c 	.word	0x2040095c
  401388:	00400000 	.word	0x00400000
  40138c:	e000ed00 	.word	0xe000ed00
  401390:	0040126d 	.word	0x0040126d
  401394:	e000ed88 	.word	0xe000ed88
  401398:	004012c5 	.word	0x004012c5
  40139c:	0040223d 	.word	0x0040223d
  4013a0:	00401d55 	.word	0x00401d55

004013a4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013a4:	b480      	push	{r7}
  4013a6:	af00      	add	r7, sp, #0
        while (1) {
  4013a8:	e7fe      	b.n	4013a8 <Dummy_Handler+0x4>
	...

004013ac <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4013ac:	b480      	push	{r7}
  4013ae:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013b0:	4b52      	ldr	r3, [pc, #328]	; (4014fc <SystemCoreClockUpdate+0x150>)
  4013b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013b4:	f003 0303 	and.w	r3, r3, #3
  4013b8:	2b01      	cmp	r3, #1
  4013ba:	d014      	beq.n	4013e6 <SystemCoreClockUpdate+0x3a>
  4013bc:	2b01      	cmp	r3, #1
  4013be:	d302      	bcc.n	4013c6 <SystemCoreClockUpdate+0x1a>
  4013c0:	2b02      	cmp	r3, #2
  4013c2:	d038      	beq.n	401436 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4013c4:	e07a      	b.n	4014bc <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013c6:	4b4e      	ldr	r3, [pc, #312]	; (401500 <SystemCoreClockUpdate+0x154>)
  4013c8:	695b      	ldr	r3, [r3, #20]
  4013ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013ce:	2b00      	cmp	r3, #0
  4013d0:	d004      	beq.n	4013dc <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013d2:	4b4c      	ldr	r3, [pc, #304]	; (401504 <SystemCoreClockUpdate+0x158>)
  4013d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4013d8:	601a      	str	r2, [r3, #0]
    break;
  4013da:	e06f      	b.n	4014bc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013dc:	4b49      	ldr	r3, [pc, #292]	; (401504 <SystemCoreClockUpdate+0x158>)
  4013de:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4013e2:	601a      	str	r2, [r3, #0]
    break;
  4013e4:	e06a      	b.n	4014bc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013e6:	4b45      	ldr	r3, [pc, #276]	; (4014fc <SystemCoreClockUpdate+0x150>)
  4013e8:	6a1b      	ldr	r3, [r3, #32]
  4013ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4013ee:	2b00      	cmp	r3, #0
  4013f0:	d003      	beq.n	4013fa <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013f2:	4b44      	ldr	r3, [pc, #272]	; (401504 <SystemCoreClockUpdate+0x158>)
  4013f4:	4a44      	ldr	r2, [pc, #272]	; (401508 <SystemCoreClockUpdate+0x15c>)
  4013f6:	601a      	str	r2, [r3, #0]
    break;
  4013f8:	e060      	b.n	4014bc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013fa:	4b42      	ldr	r3, [pc, #264]	; (401504 <SystemCoreClockUpdate+0x158>)
  4013fc:	4a43      	ldr	r2, [pc, #268]	; (40150c <SystemCoreClockUpdate+0x160>)
  4013fe:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401400:	4b3e      	ldr	r3, [pc, #248]	; (4014fc <SystemCoreClockUpdate+0x150>)
  401402:	6a1b      	ldr	r3, [r3, #32]
  401404:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401408:	2b10      	cmp	r3, #16
  40140a:	d004      	beq.n	401416 <SystemCoreClockUpdate+0x6a>
  40140c:	2b20      	cmp	r3, #32
  40140e:	d008      	beq.n	401422 <SystemCoreClockUpdate+0x76>
  401410:	2b00      	cmp	r3, #0
  401412:	d00e      	beq.n	401432 <SystemCoreClockUpdate+0x86>
          break;
  401414:	e00e      	b.n	401434 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401416:	4b3b      	ldr	r3, [pc, #236]	; (401504 <SystemCoreClockUpdate+0x158>)
  401418:	681b      	ldr	r3, [r3, #0]
  40141a:	005b      	lsls	r3, r3, #1
  40141c:	4a39      	ldr	r2, [pc, #228]	; (401504 <SystemCoreClockUpdate+0x158>)
  40141e:	6013      	str	r3, [r2, #0]
          break;
  401420:	e008      	b.n	401434 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401422:	4b38      	ldr	r3, [pc, #224]	; (401504 <SystemCoreClockUpdate+0x158>)
  401424:	681a      	ldr	r2, [r3, #0]
  401426:	4613      	mov	r3, r2
  401428:	005b      	lsls	r3, r3, #1
  40142a:	4413      	add	r3, r2
  40142c:	4a35      	ldr	r2, [pc, #212]	; (401504 <SystemCoreClockUpdate+0x158>)
  40142e:	6013      	str	r3, [r2, #0]
          break;
  401430:	e000      	b.n	401434 <SystemCoreClockUpdate+0x88>
          break;
  401432:	bf00      	nop
    break;
  401434:	e042      	b.n	4014bc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401436:	4b31      	ldr	r3, [pc, #196]	; (4014fc <SystemCoreClockUpdate+0x150>)
  401438:	6a1b      	ldr	r3, [r3, #32]
  40143a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40143e:	2b00      	cmp	r3, #0
  401440:	d003      	beq.n	40144a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401442:	4b30      	ldr	r3, [pc, #192]	; (401504 <SystemCoreClockUpdate+0x158>)
  401444:	4a30      	ldr	r2, [pc, #192]	; (401508 <SystemCoreClockUpdate+0x15c>)
  401446:	601a      	str	r2, [r3, #0]
  401448:	e01c      	b.n	401484 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40144a:	4b2e      	ldr	r3, [pc, #184]	; (401504 <SystemCoreClockUpdate+0x158>)
  40144c:	4a2f      	ldr	r2, [pc, #188]	; (40150c <SystemCoreClockUpdate+0x160>)
  40144e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401450:	4b2a      	ldr	r3, [pc, #168]	; (4014fc <SystemCoreClockUpdate+0x150>)
  401452:	6a1b      	ldr	r3, [r3, #32]
  401454:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401458:	2b10      	cmp	r3, #16
  40145a:	d004      	beq.n	401466 <SystemCoreClockUpdate+0xba>
  40145c:	2b20      	cmp	r3, #32
  40145e:	d008      	beq.n	401472 <SystemCoreClockUpdate+0xc6>
  401460:	2b00      	cmp	r3, #0
  401462:	d00e      	beq.n	401482 <SystemCoreClockUpdate+0xd6>
          break;
  401464:	e00e      	b.n	401484 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  401466:	4b27      	ldr	r3, [pc, #156]	; (401504 <SystemCoreClockUpdate+0x158>)
  401468:	681b      	ldr	r3, [r3, #0]
  40146a:	005b      	lsls	r3, r3, #1
  40146c:	4a25      	ldr	r2, [pc, #148]	; (401504 <SystemCoreClockUpdate+0x158>)
  40146e:	6013      	str	r3, [r2, #0]
          break;
  401470:	e008      	b.n	401484 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  401472:	4b24      	ldr	r3, [pc, #144]	; (401504 <SystemCoreClockUpdate+0x158>)
  401474:	681a      	ldr	r2, [r3, #0]
  401476:	4613      	mov	r3, r2
  401478:	005b      	lsls	r3, r3, #1
  40147a:	4413      	add	r3, r2
  40147c:	4a21      	ldr	r2, [pc, #132]	; (401504 <SystemCoreClockUpdate+0x158>)
  40147e:	6013      	str	r3, [r2, #0]
          break;
  401480:	e000      	b.n	401484 <SystemCoreClockUpdate+0xd8>
          break;
  401482:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401484:	4b1d      	ldr	r3, [pc, #116]	; (4014fc <SystemCoreClockUpdate+0x150>)
  401486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401488:	f003 0303 	and.w	r3, r3, #3
  40148c:	2b02      	cmp	r3, #2
  40148e:	d114      	bne.n	4014ba <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401490:	4b1a      	ldr	r3, [pc, #104]	; (4014fc <SystemCoreClockUpdate+0x150>)
  401492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401494:	0c1b      	lsrs	r3, r3, #16
  401496:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40149a:	3301      	adds	r3, #1
  40149c:	4a19      	ldr	r2, [pc, #100]	; (401504 <SystemCoreClockUpdate+0x158>)
  40149e:	6812      	ldr	r2, [r2, #0]
  4014a0:	fb02 f303 	mul.w	r3, r2, r3
  4014a4:	4a17      	ldr	r2, [pc, #92]	; (401504 <SystemCoreClockUpdate+0x158>)
  4014a6:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014a8:	4b14      	ldr	r3, [pc, #80]	; (4014fc <SystemCoreClockUpdate+0x150>)
  4014aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014ac:	b2db      	uxtb	r3, r3
  4014ae:	4a15      	ldr	r2, [pc, #84]	; (401504 <SystemCoreClockUpdate+0x158>)
  4014b0:	6812      	ldr	r2, [r2, #0]
  4014b2:	fbb2 f3f3 	udiv	r3, r2, r3
  4014b6:	4a13      	ldr	r2, [pc, #76]	; (401504 <SystemCoreClockUpdate+0x158>)
  4014b8:	6013      	str	r3, [r2, #0]
    break;
  4014ba:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4014bc:	4b0f      	ldr	r3, [pc, #60]	; (4014fc <SystemCoreClockUpdate+0x150>)
  4014be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014c4:	2b70      	cmp	r3, #112	; 0x70
  4014c6:	d108      	bne.n	4014da <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4014c8:	4b0e      	ldr	r3, [pc, #56]	; (401504 <SystemCoreClockUpdate+0x158>)
  4014ca:	681b      	ldr	r3, [r3, #0]
  4014cc:	4a10      	ldr	r2, [pc, #64]	; (401510 <SystemCoreClockUpdate+0x164>)
  4014ce:	fba2 2303 	umull	r2, r3, r2, r3
  4014d2:	085b      	lsrs	r3, r3, #1
  4014d4:	4a0b      	ldr	r2, [pc, #44]	; (401504 <SystemCoreClockUpdate+0x158>)
  4014d6:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4014d8:	e00a      	b.n	4014f0 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014da:	4b08      	ldr	r3, [pc, #32]	; (4014fc <SystemCoreClockUpdate+0x150>)
  4014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014de:	091b      	lsrs	r3, r3, #4
  4014e0:	f003 0307 	and.w	r3, r3, #7
  4014e4:	4a07      	ldr	r2, [pc, #28]	; (401504 <SystemCoreClockUpdate+0x158>)
  4014e6:	6812      	ldr	r2, [r2, #0]
  4014e8:	fa22 f303 	lsr.w	r3, r2, r3
  4014ec:	4a05      	ldr	r2, [pc, #20]	; (401504 <SystemCoreClockUpdate+0x158>)
  4014ee:	6013      	str	r3, [r2, #0]
}
  4014f0:	bf00      	nop
  4014f2:	46bd      	mov	sp, r7
  4014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014f8:	4770      	bx	lr
  4014fa:	bf00      	nop
  4014fc:	400e0600 	.word	0x400e0600
  401500:	400e1810 	.word	0x400e1810
  401504:	2040000c 	.word	0x2040000c
  401508:	00b71b00 	.word	0x00b71b00
  40150c:	003d0900 	.word	0x003d0900
  401510:	aaaaaaab 	.word	0xaaaaaaab

00401514 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401514:	b480      	push	{r7}
  401516:	b083      	sub	sp, #12
  401518:	af00      	add	r7, sp, #0
  40151a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40151c:	687b      	ldr	r3, [r7, #4]
  40151e:	4a19      	ldr	r2, [pc, #100]	; (401584 <system_init_flash+0x70>)
  401520:	4293      	cmp	r3, r2
  401522:	d804      	bhi.n	40152e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401524:	4b18      	ldr	r3, [pc, #96]	; (401588 <system_init_flash+0x74>)
  401526:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40152a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40152c:	e023      	b.n	401576 <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40152e:	687b      	ldr	r3, [r7, #4]
  401530:	4a16      	ldr	r2, [pc, #88]	; (40158c <system_init_flash+0x78>)
  401532:	4293      	cmp	r3, r2
  401534:	d803      	bhi.n	40153e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401536:	4b14      	ldr	r3, [pc, #80]	; (401588 <system_init_flash+0x74>)
  401538:	4a15      	ldr	r2, [pc, #84]	; (401590 <system_init_flash+0x7c>)
  40153a:	601a      	str	r2, [r3, #0]
}
  40153c:	e01b      	b.n	401576 <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40153e:	687b      	ldr	r3, [r7, #4]
  401540:	4a14      	ldr	r2, [pc, #80]	; (401594 <system_init_flash+0x80>)
  401542:	4293      	cmp	r3, r2
  401544:	d803      	bhi.n	40154e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401546:	4b10      	ldr	r3, [pc, #64]	; (401588 <system_init_flash+0x74>)
  401548:	4a13      	ldr	r2, [pc, #76]	; (401598 <system_init_flash+0x84>)
  40154a:	601a      	str	r2, [r3, #0]
}
  40154c:	e013      	b.n	401576 <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40154e:	687b      	ldr	r3, [r7, #4]
  401550:	4a12      	ldr	r2, [pc, #72]	; (40159c <system_init_flash+0x88>)
  401552:	4293      	cmp	r3, r2
  401554:	d803      	bhi.n	40155e <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401556:	4b0c      	ldr	r3, [pc, #48]	; (401588 <system_init_flash+0x74>)
  401558:	4a11      	ldr	r2, [pc, #68]	; (4015a0 <system_init_flash+0x8c>)
  40155a:	601a      	str	r2, [r3, #0]
}
  40155c:	e00b      	b.n	401576 <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40155e:	687b      	ldr	r3, [r7, #4]
  401560:	4a10      	ldr	r2, [pc, #64]	; (4015a4 <system_init_flash+0x90>)
  401562:	4293      	cmp	r3, r2
  401564:	d804      	bhi.n	401570 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401566:	4b08      	ldr	r3, [pc, #32]	; (401588 <system_init_flash+0x74>)
  401568:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40156c:	601a      	str	r2, [r3, #0]
}
  40156e:	e002      	b.n	401576 <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401570:	4b05      	ldr	r3, [pc, #20]	; (401588 <system_init_flash+0x74>)
  401572:	4a0d      	ldr	r2, [pc, #52]	; (4015a8 <system_init_flash+0x94>)
  401574:	601a      	str	r2, [r3, #0]
}
  401576:	bf00      	nop
  401578:	370c      	adds	r7, #12
  40157a:	46bd      	mov	sp, r7
  40157c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401580:	4770      	bx	lr
  401582:	bf00      	nop
  401584:	01312cff 	.word	0x01312cff
  401588:	400e0c00 	.word	0x400e0c00
  40158c:	026259ff 	.word	0x026259ff
  401590:	04000100 	.word	0x04000100
  401594:	039386ff 	.word	0x039386ff
  401598:	04000200 	.word	0x04000200
  40159c:	04c4b3ff 	.word	0x04c4b3ff
  4015a0:	04000300 	.word	0x04000300
  4015a4:	05f5e0ff 	.word	0x05f5e0ff
  4015a8:	04000500 	.word	0x04000500

004015ac <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4015ac:	b480      	push	{r7}
  4015ae:	b085      	sub	sp, #20
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4015b4:	4b10      	ldr	r3, [pc, #64]	; (4015f8 <_sbrk+0x4c>)
  4015b6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4015b8:	4b10      	ldr	r3, [pc, #64]	; (4015fc <_sbrk+0x50>)
  4015ba:	681b      	ldr	r3, [r3, #0]
  4015bc:	2b00      	cmp	r3, #0
  4015be:	d102      	bne.n	4015c6 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4015c0:	4b0e      	ldr	r3, [pc, #56]	; (4015fc <_sbrk+0x50>)
  4015c2:	4a0f      	ldr	r2, [pc, #60]	; (401600 <_sbrk+0x54>)
  4015c4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4015c6:	4b0d      	ldr	r3, [pc, #52]	; (4015fc <_sbrk+0x50>)
  4015c8:	681b      	ldr	r3, [r3, #0]
  4015ca:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4015cc:	68ba      	ldr	r2, [r7, #8]
  4015ce:	687b      	ldr	r3, [r7, #4]
  4015d0:	441a      	add	r2, r3
  4015d2:	68fb      	ldr	r3, [r7, #12]
  4015d4:	429a      	cmp	r2, r3
  4015d6:	dd02      	ble.n	4015de <_sbrk+0x32>
		return (caddr_t) -1;	
  4015d8:	f04f 33ff 	mov.w	r3, #4294967295
  4015dc:	e006      	b.n	4015ec <_sbrk+0x40>
	}

	heap += incr;
  4015de:	4b07      	ldr	r3, [pc, #28]	; (4015fc <_sbrk+0x50>)
  4015e0:	681a      	ldr	r2, [r3, #0]
  4015e2:	687b      	ldr	r3, [r7, #4]
  4015e4:	4413      	add	r3, r2
  4015e6:	4a05      	ldr	r2, [pc, #20]	; (4015fc <_sbrk+0x50>)
  4015e8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4015ea:	68bb      	ldr	r3, [r7, #8]
}
  4015ec:	4618      	mov	r0, r3
  4015ee:	3714      	adds	r7, #20
  4015f0:	46bd      	mov	sp, r7
  4015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f6:	4770      	bx	lr
  4015f8:	2045fffc 	.word	0x2045fffc
  4015fc:	204008e8 	.word	0x204008e8
  401600:	20402b60 	.word	0x20402b60

00401604 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401604:	b480      	push	{r7}
  401606:	b083      	sub	sp, #12
  401608:	af00      	add	r7, sp, #0
  40160a:	6078      	str	r0, [r7, #4]
	return -1;
  40160c:	f04f 33ff 	mov.w	r3, #4294967295
}
  401610:	4618      	mov	r0, r3
  401612:	370c      	adds	r7, #12
  401614:	46bd      	mov	sp, r7
  401616:	f85d 7b04 	ldr.w	r7, [sp], #4
  40161a:	4770      	bx	lr

0040161c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40161c:	b480      	push	{r7}
  40161e:	b083      	sub	sp, #12
  401620:	af00      	add	r7, sp, #0
  401622:	6078      	str	r0, [r7, #4]
  401624:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401626:	683b      	ldr	r3, [r7, #0]
  401628:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40162c:	605a      	str	r2, [r3, #4]

	return 0;
  40162e:	2300      	movs	r3, #0
}
  401630:	4618      	mov	r0, r3
  401632:	370c      	adds	r7, #12
  401634:	46bd      	mov	sp, r7
  401636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40163a:	4770      	bx	lr

0040163c <_lseek>:
{
	return 1;
}

extern int _lseek(int file, int ptr, int dir)
{
  40163c:	b480      	push	{r7}
  40163e:	b085      	sub	sp, #20
  401640:	af00      	add	r7, sp, #0
  401642:	60f8      	str	r0, [r7, #12]
  401644:	60b9      	str	r1, [r7, #8]
  401646:	607a      	str	r2, [r7, #4]
	return 0;
  401648:	2300      	movs	r3, #0
}
  40164a:	4618      	mov	r0, r3
  40164c:	3714      	adds	r7, #20
  40164e:	46bd      	mov	sp, r7
  401650:	f85d 7b04 	ldr.w	r7, [sp], #4
  401654:	4770      	bx	lr
	...

00401658 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401658:	b480      	push	{r7}
  40165a:	b083      	sub	sp, #12
  40165c:	af00      	add	r7, sp, #0
  40165e:	4603      	mov	r3, r0
  401660:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401662:	4909      	ldr	r1, [pc, #36]	; (401688 <NVIC_EnableIRQ+0x30>)
  401664:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401668:	095b      	lsrs	r3, r3, #5
  40166a:	79fa      	ldrb	r2, [r7, #7]
  40166c:	f002 021f 	and.w	r2, r2, #31
  401670:	2001      	movs	r0, #1
  401672:	fa00 f202 	lsl.w	r2, r0, r2
  401676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40167a:	bf00      	nop
  40167c:	370c      	adds	r7, #12
  40167e:	46bd      	mov	sp, r7
  401680:	f85d 7b04 	ldr.w	r7, [sp], #4
  401684:	4770      	bx	lr
  401686:	bf00      	nop
  401688:	e000e100 	.word	0xe000e100

0040168c <osc_get_rate>:
{
  40168c:	b480      	push	{r7}
  40168e:	b083      	sub	sp, #12
  401690:	af00      	add	r7, sp, #0
  401692:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401694:	687b      	ldr	r3, [r7, #4]
  401696:	2b07      	cmp	r3, #7
  401698:	d825      	bhi.n	4016e6 <osc_get_rate+0x5a>
  40169a:	a201      	add	r2, pc, #4	; (adr r2, 4016a0 <osc_get_rate+0x14>)
  40169c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016a0:	004016c1 	.word	0x004016c1
  4016a4:	004016c7 	.word	0x004016c7
  4016a8:	004016cd 	.word	0x004016cd
  4016ac:	004016d3 	.word	0x004016d3
  4016b0:	004016d7 	.word	0x004016d7
  4016b4:	004016db 	.word	0x004016db
  4016b8:	004016df 	.word	0x004016df
  4016bc:	004016e3 	.word	0x004016e3
		return OSC_SLCK_32K_RC_HZ;
  4016c0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4016c4:	e010      	b.n	4016e8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4016c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4016ca:	e00d      	b.n	4016e8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4016cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4016d0:	e00a      	b.n	4016e8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4016d2:	4b08      	ldr	r3, [pc, #32]	; (4016f4 <osc_get_rate+0x68>)
  4016d4:	e008      	b.n	4016e8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4016d6:	4b08      	ldr	r3, [pc, #32]	; (4016f8 <osc_get_rate+0x6c>)
  4016d8:	e006      	b.n	4016e8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4016da:	4b08      	ldr	r3, [pc, #32]	; (4016fc <osc_get_rate+0x70>)
  4016dc:	e004      	b.n	4016e8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4016de:	4b07      	ldr	r3, [pc, #28]	; (4016fc <osc_get_rate+0x70>)
  4016e0:	e002      	b.n	4016e8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4016e2:	4b06      	ldr	r3, [pc, #24]	; (4016fc <osc_get_rate+0x70>)
  4016e4:	e000      	b.n	4016e8 <osc_get_rate+0x5c>
	return 0;
  4016e6:	2300      	movs	r3, #0
}
  4016e8:	4618      	mov	r0, r3
  4016ea:	370c      	adds	r7, #12
  4016ec:	46bd      	mov	sp, r7
  4016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016f2:	4770      	bx	lr
  4016f4:	003d0900 	.word	0x003d0900
  4016f8:	007a1200 	.word	0x007a1200
  4016fc:	00b71b00 	.word	0x00b71b00

00401700 <sysclk_get_main_hz>:
{
  401700:	b580      	push	{r7, lr}
  401702:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401704:	2006      	movs	r0, #6
  401706:	4b05      	ldr	r3, [pc, #20]	; (40171c <sysclk_get_main_hz+0x1c>)
  401708:	4798      	blx	r3
  40170a:	4602      	mov	r2, r0
  40170c:	4613      	mov	r3, r2
  40170e:	009b      	lsls	r3, r3, #2
  401710:	4413      	add	r3, r2
  401712:	009a      	lsls	r2, r3, #2
  401714:	4413      	add	r3, r2
}
  401716:	4618      	mov	r0, r3
  401718:	bd80      	pop	{r7, pc}
  40171a:	bf00      	nop
  40171c:	0040168d 	.word	0x0040168d

00401720 <sysclk_get_cpu_hz>:
{
  401720:	b580      	push	{r7, lr}
  401722:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401724:	4b02      	ldr	r3, [pc, #8]	; (401730 <sysclk_get_cpu_hz+0x10>)
  401726:	4798      	blx	r3
  401728:	4603      	mov	r3, r0
}
  40172a:	4618      	mov	r0, r3
  40172c:	bd80      	pop	{r7, pc}
  40172e:	bf00      	nop
  401730:	00401701 	.word	0x00401701

00401734 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401734:	b580      	push	{r7, lr}
  401736:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401738:	4b02      	ldr	r3, [pc, #8]	; (401744 <sysclk_get_peripheral_hz+0x10>)
  40173a:	4798      	blx	r3
  40173c:	4603      	mov	r3, r0
  40173e:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401740:	4618      	mov	r0, r3
  401742:	bd80      	pop	{r7, pc}
  401744:	00401701 	.word	0x00401701

00401748 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401748:	b580      	push	{r7, lr}
  40174a:	b082      	sub	sp, #8
  40174c:	af00      	add	r7, sp, #0
  40174e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401750:	6878      	ldr	r0, [r7, #4]
  401752:	4b03      	ldr	r3, [pc, #12]	; (401760 <sysclk_enable_peripheral_clock+0x18>)
  401754:	4798      	blx	r3
}
  401756:	bf00      	nop
  401758:	3708      	adds	r7, #8
  40175a:	46bd      	mov	sp, r7
  40175c:	bd80      	pop	{r7, pc}
  40175e:	bf00      	nop
  401760:	00400e71 	.word	0x00400e71

00401764 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401764:	b580      	push	{r7, lr}
  401766:	b08c      	sub	sp, #48	; 0x30
  401768:	af00      	add	r7, sp, #0
  40176a:	6078      	str	r0, [r7, #4]
  40176c:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40176e:	4b49      	ldr	r3, [pc, #292]	; (401894 <usart_serial_init+0x130>)
  401770:	4798      	blx	r3
  401772:	4603      	mov	r3, r0
  401774:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401776:	683b      	ldr	r3, [r7, #0]
  401778:	681b      	ldr	r3, [r3, #0]
  40177a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  40177c:	683b      	ldr	r3, [r7, #0]
  40177e:	689b      	ldr	r3, [r3, #8]
  401780:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401782:	683b      	ldr	r3, [r7, #0]
  401784:	681b      	ldr	r3, [r3, #0]
  401786:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401788:	683b      	ldr	r3, [r7, #0]
  40178a:	685b      	ldr	r3, [r3, #4]
  40178c:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40178e:	683b      	ldr	r3, [r7, #0]
  401790:	689b      	ldr	r3, [r3, #8]
  401792:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401794:	683b      	ldr	r3, [r7, #0]
  401796:	68db      	ldr	r3, [r3, #12]
  401798:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40179a:	2300      	movs	r3, #0
  40179c:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40179e:	687b      	ldr	r3, [r7, #4]
  4017a0:	4a3d      	ldr	r2, [pc, #244]	; (401898 <usart_serial_init+0x134>)
  4017a2:	4293      	cmp	r3, r2
  4017a4:	d108      	bne.n	4017b8 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4017a6:	2007      	movs	r0, #7
  4017a8:	4b3c      	ldr	r3, [pc, #240]	; (40189c <usart_serial_init+0x138>)
  4017aa:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017b0:	4619      	mov	r1, r3
  4017b2:	6878      	ldr	r0, [r7, #4]
  4017b4:	4b3a      	ldr	r3, [pc, #232]	; (4018a0 <usart_serial_init+0x13c>)
  4017b6:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4017b8:	687b      	ldr	r3, [r7, #4]
  4017ba:	4a3a      	ldr	r2, [pc, #232]	; (4018a4 <usart_serial_init+0x140>)
  4017bc:	4293      	cmp	r3, r2
  4017be:	d108      	bne.n	4017d2 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4017c0:	2008      	movs	r0, #8
  4017c2:	4b36      	ldr	r3, [pc, #216]	; (40189c <usart_serial_init+0x138>)
  4017c4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017ca:	4619      	mov	r1, r3
  4017cc:	6878      	ldr	r0, [r7, #4]
  4017ce:	4b34      	ldr	r3, [pc, #208]	; (4018a0 <usart_serial_init+0x13c>)
  4017d0:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4017d2:	687b      	ldr	r3, [r7, #4]
  4017d4:	4a34      	ldr	r2, [pc, #208]	; (4018a8 <usart_serial_init+0x144>)
  4017d6:	4293      	cmp	r3, r2
  4017d8:	d108      	bne.n	4017ec <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4017da:	202c      	movs	r0, #44	; 0x2c
  4017dc:	4b2f      	ldr	r3, [pc, #188]	; (40189c <usart_serial_init+0x138>)
  4017de:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017e4:	4619      	mov	r1, r3
  4017e6:	6878      	ldr	r0, [r7, #4]
  4017e8:	4b2d      	ldr	r3, [pc, #180]	; (4018a0 <usart_serial_init+0x13c>)
  4017ea:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4017ec:	687b      	ldr	r3, [r7, #4]
  4017ee:	4a2f      	ldr	r2, [pc, #188]	; (4018ac <usart_serial_init+0x148>)
  4017f0:	4293      	cmp	r3, r2
  4017f2:	d108      	bne.n	401806 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4017f4:	202d      	movs	r0, #45	; 0x2d
  4017f6:	4b29      	ldr	r3, [pc, #164]	; (40189c <usart_serial_init+0x138>)
  4017f8:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017fe:	4619      	mov	r1, r3
  401800:	6878      	ldr	r0, [r7, #4]
  401802:	4b27      	ldr	r3, [pc, #156]	; (4018a0 <usart_serial_init+0x13c>)
  401804:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401806:	687b      	ldr	r3, [r7, #4]
  401808:	4a29      	ldr	r2, [pc, #164]	; (4018b0 <usart_serial_init+0x14c>)
  40180a:	4293      	cmp	r3, r2
  40180c:	d111      	bne.n	401832 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40180e:	200d      	movs	r0, #13
  401810:	4b22      	ldr	r3, [pc, #136]	; (40189c <usart_serial_init+0x138>)
  401812:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401814:	4b1f      	ldr	r3, [pc, #124]	; (401894 <usart_serial_init+0x130>)
  401816:	4798      	blx	r3
  401818:	4602      	mov	r2, r0
  40181a:	f107 030c 	add.w	r3, r7, #12
  40181e:	4619      	mov	r1, r3
  401820:	6878      	ldr	r0, [r7, #4]
  401822:	4b24      	ldr	r3, [pc, #144]	; (4018b4 <usart_serial_init+0x150>)
  401824:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401826:	6878      	ldr	r0, [r7, #4]
  401828:	4b23      	ldr	r3, [pc, #140]	; (4018b8 <usart_serial_init+0x154>)
  40182a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40182c:	6878      	ldr	r0, [r7, #4]
  40182e:	4b23      	ldr	r3, [pc, #140]	; (4018bc <usart_serial_init+0x158>)
  401830:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401832:	687b      	ldr	r3, [r7, #4]
  401834:	4a22      	ldr	r2, [pc, #136]	; (4018c0 <usart_serial_init+0x15c>)
  401836:	4293      	cmp	r3, r2
  401838:	d111      	bne.n	40185e <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40183a:	200e      	movs	r0, #14
  40183c:	4b17      	ldr	r3, [pc, #92]	; (40189c <usart_serial_init+0x138>)
  40183e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401840:	4b14      	ldr	r3, [pc, #80]	; (401894 <usart_serial_init+0x130>)
  401842:	4798      	blx	r3
  401844:	4602      	mov	r2, r0
  401846:	f107 030c 	add.w	r3, r7, #12
  40184a:	4619      	mov	r1, r3
  40184c:	6878      	ldr	r0, [r7, #4]
  40184e:	4b19      	ldr	r3, [pc, #100]	; (4018b4 <usart_serial_init+0x150>)
  401850:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401852:	6878      	ldr	r0, [r7, #4]
  401854:	4b18      	ldr	r3, [pc, #96]	; (4018b8 <usart_serial_init+0x154>)
  401856:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401858:	6878      	ldr	r0, [r7, #4]
  40185a:	4b18      	ldr	r3, [pc, #96]	; (4018bc <usart_serial_init+0x158>)
  40185c:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40185e:	687b      	ldr	r3, [r7, #4]
  401860:	4a18      	ldr	r2, [pc, #96]	; (4018c4 <usart_serial_init+0x160>)
  401862:	4293      	cmp	r3, r2
  401864:	d111      	bne.n	40188a <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401866:	200f      	movs	r0, #15
  401868:	4b0c      	ldr	r3, [pc, #48]	; (40189c <usart_serial_init+0x138>)
  40186a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40186c:	4b09      	ldr	r3, [pc, #36]	; (401894 <usart_serial_init+0x130>)
  40186e:	4798      	blx	r3
  401870:	4602      	mov	r2, r0
  401872:	f107 030c 	add.w	r3, r7, #12
  401876:	4619      	mov	r1, r3
  401878:	6878      	ldr	r0, [r7, #4]
  40187a:	4b0e      	ldr	r3, [pc, #56]	; (4018b4 <usart_serial_init+0x150>)
  40187c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40187e:	6878      	ldr	r0, [r7, #4]
  401880:	4b0d      	ldr	r3, [pc, #52]	; (4018b8 <usart_serial_init+0x154>)
  401882:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401884:	6878      	ldr	r0, [r7, #4]
  401886:	4b0d      	ldr	r3, [pc, #52]	; (4018bc <usart_serial_init+0x158>)
  401888:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40188a:	bf00      	nop
  40188c:	3730      	adds	r7, #48	; 0x30
  40188e:	46bd      	mov	sp, r7
  401890:	bd80      	pop	{r7, pc}
  401892:	bf00      	nop
  401894:	00401735 	.word	0x00401735
  401898:	400e0800 	.word	0x400e0800
  40189c:	00401749 	.word	0x00401749
  4018a0:	00400f29 	.word	0x00400f29
  4018a4:	400e0a00 	.word	0x400e0a00
  4018a8:	400e1a00 	.word	0x400e1a00
  4018ac:	400e1c00 	.word	0x400e1c00
  4018b0:	40024000 	.word	0x40024000
  4018b4:	004010c1 	.word	0x004010c1
  4018b8:	00401145 	.word	0x00401145
  4018bc:	00401179 	.word	0x00401179
  4018c0:	40028000 	.word	0x40028000
  4018c4:	4002c000 	.word	0x4002c000

004018c8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4018c8:	b580      	push	{r7, lr}
  4018ca:	b082      	sub	sp, #8
  4018cc:	af00      	add	r7, sp, #0
  4018ce:	6078      	str	r0, [r7, #4]
  4018d0:	460b      	mov	r3, r1
  4018d2:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4018d4:	687b      	ldr	r3, [r7, #4]
  4018d6:	4a36      	ldr	r2, [pc, #216]	; (4019b0 <usart_serial_putchar+0xe8>)
  4018d8:	4293      	cmp	r3, r2
  4018da:	d10a      	bne.n	4018f2 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018dc:	bf00      	nop
  4018de:	78fb      	ldrb	r3, [r7, #3]
  4018e0:	4619      	mov	r1, r3
  4018e2:	6878      	ldr	r0, [r7, #4]
  4018e4:	4b33      	ldr	r3, [pc, #204]	; (4019b4 <usart_serial_putchar+0xec>)
  4018e6:	4798      	blx	r3
  4018e8:	4603      	mov	r3, r0
  4018ea:	2b00      	cmp	r3, #0
  4018ec:	d1f7      	bne.n	4018de <usart_serial_putchar+0x16>
		return 1;
  4018ee:	2301      	movs	r3, #1
  4018f0:	e05a      	b.n	4019a8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018f2:	687b      	ldr	r3, [r7, #4]
  4018f4:	4a30      	ldr	r2, [pc, #192]	; (4019b8 <usart_serial_putchar+0xf0>)
  4018f6:	4293      	cmp	r3, r2
  4018f8:	d10a      	bne.n	401910 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018fa:	bf00      	nop
  4018fc:	78fb      	ldrb	r3, [r7, #3]
  4018fe:	4619      	mov	r1, r3
  401900:	6878      	ldr	r0, [r7, #4]
  401902:	4b2c      	ldr	r3, [pc, #176]	; (4019b4 <usart_serial_putchar+0xec>)
  401904:	4798      	blx	r3
  401906:	4603      	mov	r3, r0
  401908:	2b00      	cmp	r3, #0
  40190a:	d1f7      	bne.n	4018fc <usart_serial_putchar+0x34>
		return 1;
  40190c:	2301      	movs	r3, #1
  40190e:	e04b      	b.n	4019a8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401910:	687b      	ldr	r3, [r7, #4]
  401912:	4a2a      	ldr	r2, [pc, #168]	; (4019bc <usart_serial_putchar+0xf4>)
  401914:	4293      	cmp	r3, r2
  401916:	d10a      	bne.n	40192e <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401918:	bf00      	nop
  40191a:	78fb      	ldrb	r3, [r7, #3]
  40191c:	4619      	mov	r1, r3
  40191e:	6878      	ldr	r0, [r7, #4]
  401920:	4b24      	ldr	r3, [pc, #144]	; (4019b4 <usart_serial_putchar+0xec>)
  401922:	4798      	blx	r3
  401924:	4603      	mov	r3, r0
  401926:	2b00      	cmp	r3, #0
  401928:	d1f7      	bne.n	40191a <usart_serial_putchar+0x52>
		return 1;
  40192a:	2301      	movs	r3, #1
  40192c:	e03c      	b.n	4019a8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40192e:	687b      	ldr	r3, [r7, #4]
  401930:	4a23      	ldr	r2, [pc, #140]	; (4019c0 <usart_serial_putchar+0xf8>)
  401932:	4293      	cmp	r3, r2
  401934:	d10a      	bne.n	40194c <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401936:	bf00      	nop
  401938:	78fb      	ldrb	r3, [r7, #3]
  40193a:	4619      	mov	r1, r3
  40193c:	6878      	ldr	r0, [r7, #4]
  40193e:	4b1d      	ldr	r3, [pc, #116]	; (4019b4 <usart_serial_putchar+0xec>)
  401940:	4798      	blx	r3
  401942:	4603      	mov	r3, r0
  401944:	2b00      	cmp	r3, #0
  401946:	d1f7      	bne.n	401938 <usart_serial_putchar+0x70>
		return 1;
  401948:	2301      	movs	r3, #1
  40194a:	e02d      	b.n	4019a8 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40194c:	687b      	ldr	r3, [r7, #4]
  40194e:	4a1d      	ldr	r2, [pc, #116]	; (4019c4 <usart_serial_putchar+0xfc>)
  401950:	4293      	cmp	r3, r2
  401952:	d10a      	bne.n	40196a <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401954:	bf00      	nop
  401956:	78fb      	ldrb	r3, [r7, #3]
  401958:	4619      	mov	r1, r3
  40195a:	6878      	ldr	r0, [r7, #4]
  40195c:	4b1a      	ldr	r3, [pc, #104]	; (4019c8 <usart_serial_putchar+0x100>)
  40195e:	4798      	blx	r3
  401960:	4603      	mov	r3, r0
  401962:	2b00      	cmp	r3, #0
  401964:	d1f7      	bne.n	401956 <usart_serial_putchar+0x8e>
		return 1;
  401966:	2301      	movs	r3, #1
  401968:	e01e      	b.n	4019a8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40196a:	687b      	ldr	r3, [r7, #4]
  40196c:	4a17      	ldr	r2, [pc, #92]	; (4019cc <usart_serial_putchar+0x104>)
  40196e:	4293      	cmp	r3, r2
  401970:	d10a      	bne.n	401988 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401972:	bf00      	nop
  401974:	78fb      	ldrb	r3, [r7, #3]
  401976:	4619      	mov	r1, r3
  401978:	6878      	ldr	r0, [r7, #4]
  40197a:	4b13      	ldr	r3, [pc, #76]	; (4019c8 <usart_serial_putchar+0x100>)
  40197c:	4798      	blx	r3
  40197e:	4603      	mov	r3, r0
  401980:	2b00      	cmp	r3, #0
  401982:	d1f7      	bne.n	401974 <usart_serial_putchar+0xac>
		return 1;
  401984:	2301      	movs	r3, #1
  401986:	e00f      	b.n	4019a8 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401988:	687b      	ldr	r3, [r7, #4]
  40198a:	4a11      	ldr	r2, [pc, #68]	; (4019d0 <usart_serial_putchar+0x108>)
  40198c:	4293      	cmp	r3, r2
  40198e:	d10a      	bne.n	4019a6 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401990:	bf00      	nop
  401992:	78fb      	ldrb	r3, [r7, #3]
  401994:	4619      	mov	r1, r3
  401996:	6878      	ldr	r0, [r7, #4]
  401998:	4b0b      	ldr	r3, [pc, #44]	; (4019c8 <usart_serial_putchar+0x100>)
  40199a:	4798      	blx	r3
  40199c:	4603      	mov	r3, r0
  40199e:	2b00      	cmp	r3, #0
  4019a0:	d1f7      	bne.n	401992 <usart_serial_putchar+0xca>
		return 1;
  4019a2:	2301      	movs	r3, #1
  4019a4:	e000      	b.n	4019a8 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4019a6:	2300      	movs	r3, #0
}
  4019a8:	4618      	mov	r0, r3
  4019aa:	3708      	adds	r7, #8
  4019ac:	46bd      	mov	sp, r7
  4019ae:	bd80      	pop	{r7, pc}
  4019b0:	400e0800 	.word	0x400e0800
  4019b4:	00400f81 	.word	0x00400f81
  4019b8:	400e0a00 	.word	0x400e0a00
  4019bc:	400e1a00 	.word	0x400e1a00
  4019c0:	400e1c00 	.word	0x400e1c00
  4019c4:	40024000 	.word	0x40024000
  4019c8:	004011e5 	.word	0x004011e5
  4019cc:	40028000 	.word	0x40028000
  4019d0:	4002c000 	.word	0x4002c000

004019d4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4019d4:	b580      	push	{r7, lr}
  4019d6:	b084      	sub	sp, #16
  4019d8:	af00      	add	r7, sp, #0
  4019da:	6078      	str	r0, [r7, #4]
  4019dc:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4019de:	2300      	movs	r3, #0
  4019e0:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4019e2:	687b      	ldr	r3, [r7, #4]
  4019e4:	4a34      	ldr	r2, [pc, #208]	; (401ab8 <usart_serial_getchar+0xe4>)
  4019e6:	4293      	cmp	r3, r2
  4019e8:	d107      	bne.n	4019fa <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4019ea:	bf00      	nop
  4019ec:	6839      	ldr	r1, [r7, #0]
  4019ee:	6878      	ldr	r0, [r7, #4]
  4019f0:	4b32      	ldr	r3, [pc, #200]	; (401abc <usart_serial_getchar+0xe8>)
  4019f2:	4798      	blx	r3
  4019f4:	4603      	mov	r3, r0
  4019f6:	2b00      	cmp	r3, #0
  4019f8:	d1f8      	bne.n	4019ec <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4019fa:	687b      	ldr	r3, [r7, #4]
  4019fc:	4a30      	ldr	r2, [pc, #192]	; (401ac0 <usart_serial_getchar+0xec>)
  4019fe:	4293      	cmp	r3, r2
  401a00:	d107      	bne.n	401a12 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401a02:	bf00      	nop
  401a04:	6839      	ldr	r1, [r7, #0]
  401a06:	6878      	ldr	r0, [r7, #4]
  401a08:	4b2c      	ldr	r3, [pc, #176]	; (401abc <usart_serial_getchar+0xe8>)
  401a0a:	4798      	blx	r3
  401a0c:	4603      	mov	r3, r0
  401a0e:	2b00      	cmp	r3, #0
  401a10:	d1f8      	bne.n	401a04 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401a12:	687b      	ldr	r3, [r7, #4]
  401a14:	4a2b      	ldr	r2, [pc, #172]	; (401ac4 <usart_serial_getchar+0xf0>)
  401a16:	4293      	cmp	r3, r2
  401a18:	d107      	bne.n	401a2a <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401a1a:	bf00      	nop
  401a1c:	6839      	ldr	r1, [r7, #0]
  401a1e:	6878      	ldr	r0, [r7, #4]
  401a20:	4b26      	ldr	r3, [pc, #152]	; (401abc <usart_serial_getchar+0xe8>)
  401a22:	4798      	blx	r3
  401a24:	4603      	mov	r3, r0
  401a26:	2b00      	cmp	r3, #0
  401a28:	d1f8      	bne.n	401a1c <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	4a26      	ldr	r2, [pc, #152]	; (401ac8 <usart_serial_getchar+0xf4>)
  401a2e:	4293      	cmp	r3, r2
  401a30:	d107      	bne.n	401a42 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401a32:	bf00      	nop
  401a34:	6839      	ldr	r1, [r7, #0]
  401a36:	6878      	ldr	r0, [r7, #4]
  401a38:	4b20      	ldr	r3, [pc, #128]	; (401abc <usart_serial_getchar+0xe8>)
  401a3a:	4798      	blx	r3
  401a3c:	4603      	mov	r3, r0
  401a3e:	2b00      	cmp	r3, #0
  401a40:	d1f8      	bne.n	401a34 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	4a21      	ldr	r2, [pc, #132]	; (401acc <usart_serial_getchar+0xf8>)
  401a46:	4293      	cmp	r3, r2
  401a48:	d10d      	bne.n	401a66 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401a4a:	bf00      	nop
  401a4c:	f107 030c 	add.w	r3, r7, #12
  401a50:	4619      	mov	r1, r3
  401a52:	6878      	ldr	r0, [r7, #4]
  401a54:	4b1e      	ldr	r3, [pc, #120]	; (401ad0 <usart_serial_getchar+0xfc>)
  401a56:	4798      	blx	r3
  401a58:	4603      	mov	r3, r0
  401a5a:	2b00      	cmp	r3, #0
  401a5c:	d1f6      	bne.n	401a4c <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401a5e:	68fb      	ldr	r3, [r7, #12]
  401a60:	b2da      	uxtb	r2, r3
  401a62:	683b      	ldr	r3, [r7, #0]
  401a64:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401a66:	687b      	ldr	r3, [r7, #4]
  401a68:	4a1a      	ldr	r2, [pc, #104]	; (401ad4 <usart_serial_getchar+0x100>)
  401a6a:	4293      	cmp	r3, r2
  401a6c:	d10d      	bne.n	401a8a <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401a6e:	bf00      	nop
  401a70:	f107 030c 	add.w	r3, r7, #12
  401a74:	4619      	mov	r1, r3
  401a76:	6878      	ldr	r0, [r7, #4]
  401a78:	4b15      	ldr	r3, [pc, #84]	; (401ad0 <usart_serial_getchar+0xfc>)
  401a7a:	4798      	blx	r3
  401a7c:	4603      	mov	r3, r0
  401a7e:	2b00      	cmp	r3, #0
  401a80:	d1f6      	bne.n	401a70 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401a82:	68fb      	ldr	r3, [r7, #12]
  401a84:	b2da      	uxtb	r2, r3
  401a86:	683b      	ldr	r3, [r7, #0]
  401a88:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401a8a:	687b      	ldr	r3, [r7, #4]
  401a8c:	4a12      	ldr	r2, [pc, #72]	; (401ad8 <usart_serial_getchar+0x104>)
  401a8e:	4293      	cmp	r3, r2
  401a90:	d10d      	bne.n	401aae <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401a92:	bf00      	nop
  401a94:	f107 030c 	add.w	r3, r7, #12
  401a98:	4619      	mov	r1, r3
  401a9a:	6878      	ldr	r0, [r7, #4]
  401a9c:	4b0c      	ldr	r3, [pc, #48]	; (401ad0 <usart_serial_getchar+0xfc>)
  401a9e:	4798      	blx	r3
  401aa0:	4603      	mov	r3, r0
  401aa2:	2b00      	cmp	r3, #0
  401aa4:	d1f6      	bne.n	401a94 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401aa6:	68fb      	ldr	r3, [r7, #12]
  401aa8:	b2da      	uxtb	r2, r3
  401aaa:	683b      	ldr	r3, [r7, #0]
  401aac:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401aae:	bf00      	nop
  401ab0:	3710      	adds	r7, #16
  401ab2:	46bd      	mov	sp, r7
  401ab4:	bd80      	pop	{r7, pc}
  401ab6:	bf00      	nop
  401ab8:	400e0800 	.word	0x400e0800
  401abc:	00400fb1 	.word	0x00400fb1
  401ac0:	400e0a00 	.word	0x400e0a00
  401ac4:	400e1a00 	.word	0x400e1a00
  401ac8:	400e1c00 	.word	0x400e1c00
  401acc:	40024000 	.word	0x40024000
  401ad0:	00401217 	.word	0x00401217
  401ad4:	40028000 	.word	0x40028000
  401ad8:	4002c000 	.word	0x4002c000

00401adc <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401adc:	b580      	push	{r7, lr}
  401ade:	b082      	sub	sp, #8
  401ae0:	af00      	add	r7, sp, #0
  401ae2:	6078      	str	r0, [r7, #4]
  401ae4:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401ae6:	4a0f      	ldr	r2, [pc, #60]	; (401b24 <stdio_serial_init+0x48>)
  401ae8:	687b      	ldr	r3, [r7, #4]
  401aea:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401aec:	4b0e      	ldr	r3, [pc, #56]	; (401b28 <stdio_serial_init+0x4c>)
  401aee:	4a0f      	ldr	r2, [pc, #60]	; (401b2c <stdio_serial_init+0x50>)
  401af0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401af2:	4b0f      	ldr	r3, [pc, #60]	; (401b30 <stdio_serial_init+0x54>)
  401af4:	4a0f      	ldr	r2, [pc, #60]	; (401b34 <stdio_serial_init+0x58>)
  401af6:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401af8:	6839      	ldr	r1, [r7, #0]
  401afa:	6878      	ldr	r0, [r7, #4]
  401afc:	4b0e      	ldr	r3, [pc, #56]	; (401b38 <stdio_serial_init+0x5c>)
  401afe:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401b00:	4b0e      	ldr	r3, [pc, #56]	; (401b3c <stdio_serial_init+0x60>)
  401b02:	681b      	ldr	r3, [r3, #0]
  401b04:	689b      	ldr	r3, [r3, #8]
  401b06:	2100      	movs	r1, #0
  401b08:	4618      	mov	r0, r3
  401b0a:	4b0d      	ldr	r3, [pc, #52]	; (401b40 <stdio_serial_init+0x64>)
  401b0c:	4798      	blx	r3
	setbuf(stdin, NULL);
  401b0e:	4b0b      	ldr	r3, [pc, #44]	; (401b3c <stdio_serial_init+0x60>)
  401b10:	681b      	ldr	r3, [r3, #0]
  401b12:	685b      	ldr	r3, [r3, #4]
  401b14:	2100      	movs	r1, #0
  401b16:	4618      	mov	r0, r3
  401b18:	4b09      	ldr	r3, [pc, #36]	; (401b40 <stdio_serial_init+0x64>)
  401b1a:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401b1c:	bf00      	nop
  401b1e:	3708      	adds	r7, #8
  401b20:	46bd      	mov	sp, r7
  401b22:	bd80      	pop	{r7, pc}
  401b24:	20400930 	.word	0x20400930
  401b28:	2040092c 	.word	0x2040092c
  401b2c:	004018c9 	.word	0x004018c9
  401b30:	20400928 	.word	0x20400928
  401b34:	004019d5 	.word	0x004019d5
  401b38:	00401765 	.word	0x00401765
  401b3c:	20400010 	.word	0x20400010
  401b40:	00402329 	.word	0x00402329

00401b44 <RTC_Handler>:
/************************************************************************/
/* funcoes                                                              */
/************************************************************************/

void RTC_Handler(void)
{	unsigned int hora, minuto, segundo;
  401b44:	b580      	push	{r7, lr}
  401b46:	b082      	sub	sp, #8
  401b48:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  401b4a:	481b      	ldr	r0, [pc, #108]	; (401bb8 <RTC_Handler+0x74>)
  401b4c:	4b1b      	ldr	r3, [pc, #108]	; (401bbc <RTC_Handler+0x78>)
  401b4e:	4798      	blx	r3
  401b50:	6078      	str	r0, [r7, #4]
	/*
	*  Verifica por qual motivo entrou
	*  na interrupcao, se foi por segundo
	*  ou Alarm
	*/
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  401b52:	687b      	ldr	r3, [r7, #4]
  401b54:	f003 0304 	and.w	r3, r3, #4
  401b58:	2b00      	cmp	r3, #0
  401b5a:	d003      	beq.n	401b64 <RTC_Handler+0x20>
		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  401b5c:	2104      	movs	r1, #4
  401b5e:	4816      	ldr	r0, [pc, #88]	; (401bb8 <RTC_Handler+0x74>)
  401b60:	4b17      	ldr	r3, [pc, #92]	; (401bc0 <RTC_Handler+0x7c>)
  401b62:	4798      	blx	r3
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401b64:	687b      	ldr	r3, [r7, #4]
  401b66:	f003 0302 	and.w	r3, r3, #2
  401b6a:	2b00      	cmp	r3, #0
  401b6c:	d006      	beq.n	401b7c <RTC_Handler+0x38>
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401b6e:	2102      	movs	r1, #2
  401b70:	4811      	ldr	r0, [pc, #68]	; (401bb8 <RTC_Handler+0x74>)
  401b72:	4b13      	ldr	r3, [pc, #76]	; (401bc0 <RTC_Handler+0x7c>)
  401b74:	4798      	blx	r3

			losing_money = false;
  401b76:	4b13      	ldr	r3, [pc, #76]	; (401bc4 <RTC_Handler+0x80>)
  401b78:	2200      	movs	r2, #0
  401b7a:	701a      	strb	r2, [r3, #0]
		pio_clear(MOTOR_PIO,MOTOR_PIO_IDX_MASK);
	}*/
	

	
	pio_clear(DRIVER_PIO,DRIVER_PIO_IDX_MASK);
  401b7c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401b80:	4811      	ldr	r0, [pc, #68]	; (401bc8 <RTC_Handler+0x84>)
  401b82:	4b12      	ldr	r3, [pc, #72]	; (401bcc <RTC_Handler+0x88>)
  401b84:	4798      	blx	r3
	pio_clear(MOTOR_PIO,MOTOR_PIO_IDX_MASK);
  401b86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401b8a:	480f      	ldr	r0, [pc, #60]	; (401bc8 <RTC_Handler+0x84>)
  401b8c:	4b0f      	ldr	r3, [pc, #60]	; (401bcc <RTC_Handler+0x88>)
  401b8e:	4798      	blx	r3
	
		
	
	//rtc_get_time(RTC, &hora,&minuto,&segundo);
	//rtc_set_time_alarm(RTC,1,hora,1,minuto,1,segundo+1);
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  401b90:	2101      	movs	r1, #1
  401b92:	4809      	ldr	r0, [pc, #36]	; (401bb8 <RTC_Handler+0x74>)
  401b94:	4b0a      	ldr	r3, [pc, #40]	; (401bc0 <RTC_Handler+0x7c>)
  401b96:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  401b98:	2108      	movs	r1, #8
  401b9a:	4807      	ldr	r0, [pc, #28]	; (401bb8 <RTC_Handler+0x74>)
  401b9c:	4b08      	ldr	r3, [pc, #32]	; (401bc0 <RTC_Handler+0x7c>)
  401b9e:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401ba0:	2110      	movs	r1, #16
  401ba2:	4805      	ldr	r0, [pc, #20]	; (401bb8 <RTC_Handler+0x74>)
  401ba4:	4b06      	ldr	r3, [pc, #24]	; (401bc0 <RTC_Handler+0x7c>)
  401ba6:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  401ba8:	2120      	movs	r1, #32
  401baa:	4803      	ldr	r0, [pc, #12]	; (401bb8 <RTC_Handler+0x74>)
  401bac:	4b04      	ldr	r3, [pc, #16]	; (401bc0 <RTC_Handler+0x7c>)
  401bae:	4798      	blx	r3
	
}
  401bb0:	bf00      	nop
  401bb2:	3708      	adds	r7, #8
  401bb4:	46bd      	mov	sp, r7
  401bb6:	bd80      	pop	{r7, pc}
  401bb8:	400e1860 	.word	0x400e1860
  401bbc:	00400ef5 	.word	0x00400ef5
  401bc0:	00400f0d 	.word	0x00400f0d
  401bc4:	204008f0 	.word	0x204008f0
  401bc8:	400e1400 	.word	0x400e1400
  401bcc:	00400631 	.word	0x00400631

00401bd0 <count_rpm>:
	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(RTC,  RTC_IER_ALREN);

}

void count_rpm(void){ 
  401bd0:	b480      	push	{r7}
  401bd2:	af00      	add	r7, sp, #0
	counter +=1;
  401bd4:	4b04      	ldr	r3, [pc, #16]	; (401be8 <count_rpm+0x18>)
  401bd6:	681b      	ldr	r3, [r3, #0]
  401bd8:	3301      	adds	r3, #1
  401bda:	4a03      	ldr	r2, [pc, #12]	; (401be8 <count_rpm+0x18>)
  401bdc:	6013      	str	r3, [r2, #0]
	
}
  401bde:	bf00      	nop
  401be0:	46bd      	mov	sp, r7
  401be2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401be6:	4770      	bx	lr
  401be8:	204008ec 	.word	0x204008ec

00401bec <betting>:

void betting(void){
  401bec:	b480      	push	{r7}
  401bee:	af00      	add	r7, sp, #0
	losing_money = true;
  401bf0:	4b03      	ldr	r3, [pc, #12]	; (401c00 <betting+0x14>)
  401bf2:	2201      	movs	r2, #1
  401bf4:	701a      	strb	r2, [r3, #0]
}
  401bf6:	bf00      	nop
  401bf8:	46bd      	mov	sp, r7
  401bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bfe:	4770      	bx	lr
  401c00:	204008f0 	.word	0x204008f0

00401c04 <init>:

// Funo de inicializao do uC
void init(void)
{
  401c04:	b590      	push	{r4, r7, lr}
  401c06:	b083      	sub	sp, #12
  401c08:	af02      	add	r7, sp, #8
	// Initialize the board clock
	sysclk_init();
  401c0a:	4b30      	ldr	r3, [pc, #192]	; (401ccc <init+0xc8>)
  401c0c:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  401c0e:	4b30      	ldr	r3, [pc, #192]	; (401cd0 <init+0xcc>)
  401c10:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401c14:	605a      	str	r2, [r3, #4]
	pmc_enable_periph_clk(MOTOR_PIO);
  401c16:	482f      	ldr	r0, [pc, #188]	; (401cd4 <init+0xd0>)
  401c18:	4b2f      	ldr	r3, [pc, #188]	; (401cd8 <init+0xd4>)
  401c1a:	4798      	blx	r3
	pmc_enable_periph_clk(DRIVER_PIO_ID);
  401c1c:	2010      	movs	r0, #16
  401c1e:	4b2e      	ldr	r3, [pc, #184]	; (401cd8 <init+0xd4>)
  401c20:	4798      	blx	r3
	//pmc_enable_periph_clk(LED_PIO_ID);
	
	pmc_enable_periph_clk(BUT_PIO_ID);
  401c22:	200a      	movs	r0, #10
  401c24:	4b2c      	ldr	r3, [pc, #176]	; (401cd8 <init+0xd4>)
  401c26:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIO_IDX_MASK, PIO_DEFAULT);
  401c28:	2200      	movs	r2, #0
  401c2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401c2e:	482b      	ldr	r0, [pc, #172]	; (401cdc <init+0xd8>)
  401c30:	4b2b      	ldr	r3, [pc, #172]	; (401ce0 <init+0xdc>)
  401c32:	4798      	blx	r3
	pio_pull_up(BUT_PIO_ID,BUT_PIO_IDX_MASK,1);
  401c34:	2201      	movs	r2, #1
  401c36:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401c3a:	200a      	movs	r0, #10
  401c3c:	4b29      	ldr	r3, [pc, #164]	; (401ce4 <init+0xe0>)
  401c3e:	4798      	blx	r3

	pio_set_output(MOTOR_PIO, MOTOR_PIO_IDX_MASK, 0, 0, 0);
  401c40:	2300      	movs	r3, #0
  401c42:	9300      	str	r3, [sp, #0]
  401c44:	2300      	movs	r3, #0
  401c46:	2200      	movs	r2, #0
  401c48:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401c4c:	4821      	ldr	r0, [pc, #132]	; (401cd4 <init+0xd0>)
  401c4e:	4c26      	ldr	r4, [pc, #152]	; (401ce8 <init+0xe4>)
  401c50:	47a0      	blx	r4
	pio_set_output(DRIVER_PIO, DRIVER_PIO_IDX_MASK, 0, 0, 0);
  401c52:	2300      	movs	r3, #0
  401c54:	9300      	str	r3, [sp, #0]
  401c56:	2300      	movs	r3, #0
  401c58:	2200      	movs	r2, #0
  401c5a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401c5e:	481d      	ldr	r0, [pc, #116]	; (401cd4 <init+0xd0>)
  401c60:	4c21      	ldr	r4, [pc, #132]	; (401ce8 <init+0xe4>)
  401c62:	47a0      	blx	r4
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_PIO_IDX_MASK,PIO_DEFAULT);
  401c64:	2300      	movs	r3, #0
  401c66:	f44f 7280 	mov.w	r2, #256	; 0x100
  401c6a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401c6e:	481f      	ldr	r0, [pc, #124]	; (401cec <init+0xe8>)
  401c70:	4c1f      	ldr	r4, [pc, #124]	; (401cf0 <init+0xec>)
  401c72:	47a0      	blx	r4
		
	pio_handler_set(BUT_PIO,
  401c74:	4b1f      	ldr	r3, [pc, #124]	; (401cf4 <init+0xf0>)
  401c76:	9300      	str	r3, [sp, #0]
  401c78:	2350      	movs	r3, #80	; 0x50
  401c7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401c7e:	210a      	movs	r1, #10
  401c80:	4816      	ldr	r0, [pc, #88]	; (401cdc <init+0xd8>)
  401c82:	4c1d      	ldr	r4, [pc, #116]	; (401cf8 <init+0xf4>)
  401c84:	47a0      	blx	r4
	BUT_PIO_ID,
	BUT_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	betting);
	
	pio_enable_interrupt(BUT_PIO, BUT_PIO_IDX_MASK);
  401c86:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401c8a:	4814      	ldr	r0, [pc, #80]	; (401cdc <init+0xd8>)
  401c8c:	4b1b      	ldr	r3, [pc, #108]	; (401cfc <init+0xf8>)
  401c8e:	4798      	blx	r3
	NVIC_EnableIRQ(BUT_PIO_ID);
  401c90:	200a      	movs	r0, #10
  401c92:	4b1b      	ldr	r3, [pc, #108]	; (401d00 <init+0xfc>)
  401c94:	4798      	blx	r3
  
  	pio_configure(ENC1_PIO, PIO_INPUT, ENC1_MASK, PIO_DEFAULT);
  401c96:	2300      	movs	r3, #0
  401c98:	2210      	movs	r2, #16
  401c9a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401c9e:	480f      	ldr	r0, [pc, #60]	; (401cdc <init+0xd8>)
  401ca0:	4c13      	ldr	r4, [pc, #76]	; (401cf0 <init+0xec>)
  401ca2:	47a0      	blx	r4
	pio_handler_set(ENC1_PIO, ENC1_ID , ENC1_MASK,	PIO_IT_FALL_EDGE,	count_rpm);
  401ca4:	4b17      	ldr	r3, [pc, #92]	; (401d04 <init+0x100>)
  401ca6:	9300      	str	r3, [sp, #0]
  401ca8:	2350      	movs	r3, #80	; 0x50
  401caa:	2210      	movs	r2, #16
  401cac:	210a      	movs	r1, #10
  401cae:	480b      	ldr	r0, [pc, #44]	; (401cdc <init+0xd8>)
  401cb0:	4c11      	ldr	r4, [pc, #68]	; (401cf8 <init+0xf4>)
  401cb2:	47a0      	blx	r4
	pio_enable_interrupt(ENC1_PIO, ENC1_MASK);
  401cb4:	2110      	movs	r1, #16
  401cb6:	4809      	ldr	r0, [pc, #36]	; (401cdc <init+0xd8>)
  401cb8:	4b10      	ldr	r3, [pc, #64]	; (401cfc <init+0xf8>)
  401cba:	4798      	blx	r3
	NVIC_EnableIRQ(ENC1_ID);
  401cbc:	200a      	movs	r0, #10
  401cbe:	4b10      	ldr	r3, [pc, #64]	; (401d00 <init+0xfc>)
  401cc0:	4798      	blx	r3
}
  401cc2:	bf00      	nop
  401cc4:	3704      	adds	r7, #4
  401cc6:	46bd      	mov	sp, r7
  401cc8:	bd90      	pop	{r4, r7, pc}
  401cca:	bf00      	nop
  401ccc:	004004ad 	.word	0x004004ad
  401cd0:	400e1850 	.word	0x400e1850
  401cd4:	400e1400 	.word	0x400e1400
  401cd8:	00400e71 	.word	0x00400e71
  401cdc:	400e0e00 	.word	0x400e0e00
  401ce0:	0040075d 	.word	0x0040075d
  401ce4:	004005e9 	.word	0x004005e9
  401ce8:	004007dd 	.word	0x004007dd
  401cec:	400e1200 	.word	0x400e1200
  401cf0:	00400841 	.word	0x00400841
  401cf4:	00401bed 	.word	0x00401bed
  401cf8:	00400a95 	.word	0x00400a95
  401cfc:	00400979 	.word	0x00400979
  401d00:	00401659 	.word	0x00401659
  401d04:	00401bd1 	.word	0x00401bd1

00401d08 <configure_console>:

/**
 * \brief Configure the console UART.
 */
static void configure_console(void)
{
  401d08:	b590      	push	{r4, r7, lr}
  401d0a:	b085      	sub	sp, #20
  401d0c:	af00      	add	r7, sp, #0
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401d0e:	4a0c      	ldr	r2, [pc, #48]	; (401d40 <configure_console+0x38>)
  401d10:	4b0b      	ldr	r3, [pc, #44]	; (401d40 <configure_console+0x38>)
  401d12:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401d16:	f043 0310 	orr.w	r3, r3, #16
  401d1a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	const usart_serial_options_t uart_serial_options = {
  401d1e:	4b09      	ldr	r3, [pc, #36]	; (401d44 <configure_console+0x3c>)
  401d20:	463c      	mov	r4, r7
  401d22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401d24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401d28:	200e      	movs	r0, #14
  401d2a:	4b07      	ldr	r3, [pc, #28]	; (401d48 <configure_console+0x40>)
  401d2c:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  401d2e:	463b      	mov	r3, r7
  401d30:	4619      	mov	r1, r3
  401d32:	4806      	ldr	r0, [pc, #24]	; (401d4c <configure_console+0x44>)
  401d34:	4b06      	ldr	r3, [pc, #24]	; (401d50 <configure_console+0x48>)
  401d36:	4798      	blx	r3
}
  401d38:	bf00      	nop
  401d3a:	3714      	adds	r7, #20
  401d3c:	46bd      	mov	sp, r7
  401d3e:	bd90      	pop	{r4, r7, pc}
  401d40:	40088000 	.word	0x40088000
  401d44:	00403334 	.word	0x00403334
  401d48:	00401749 	.word	0x00401749
  401d4c:	40028000 	.word	0x40028000
  401d50:	00401add 	.word	0x00401add

00401d54 <main>:

// Funcao principal chamada na inicalizacao do uC.
int main(void)
{
  401d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d58:	b087      	sub	sp, #28
  401d5a:	af00      	add	r7, sp, #0
  init();
  401d5c:	4b69      	ldr	r3, [pc, #420]	; (401f04 <main+0x1b0>)
  401d5e:	4798      	blx	r3
  configure_console();
  401d60:	4b69      	ldr	r3, [pc, #420]	; (401f08 <main+0x1b4>)
  401d62:	4798      	blx	r3


  pio_clear(DRIVER_PIO,DRIVER_PIO_IDX_MASK);
  401d64:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401d68:	4868      	ldr	r0, [pc, #416]	; (401f0c <main+0x1b8>)
  401d6a:	4b69      	ldr	r3, [pc, #420]	; (401f10 <main+0x1bc>)
  401d6c:	4798      	blx	r3
  pio_clear(MOTOR_PIO,MOTOR_PIO_IDX_MASK);
  401d6e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401d72:	4866      	ldr	r0, [pc, #408]	; (401f0c <main+0x1b8>)
  401d74:	4b66      	ldr	r3, [pc, #408]	; (401f10 <main+0x1bc>)
  401d76:	4798      	blx	r3
  //rtc_set_date_alarm(RTC, 1, MOUNTH, 1, DAY);
  //rtc_set_time_alarm(RTC,1, HOUR, 1, MINUTE, 1, SECOND+1);
  

  while(1){
	  if (losing_money){
  401d78:	4b66      	ldr	r3, [pc, #408]	; (401f14 <main+0x1c0>)
  401d7a:	781b      	ldrb	r3, [r3, #0]
  401d7c:	b2db      	uxtb	r3, r3
  401d7e:	2b00      	cmp	r3, #0
  401d80:	d0fa      	beq.n	401d78 <main+0x24>
		//  rolling();
		if(counter < 11){
  401d82:	4b65      	ldr	r3, [pc, #404]	; (401f18 <main+0x1c4>)
  401d84:	681b      	ldr	r3, [r3, #0]
  401d86:	2b0a      	cmp	r3, #10
  401d88:	d86e      	bhi.n	401e68 <main+0x114>
		  pio_clear(DRIVER_PIO,DRIVER_PIO_IDX_MASK);
  401d8a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401d8e:	485f      	ldr	r0, [pc, #380]	; (401f0c <main+0x1b8>)
  401d90:	4b5f      	ldr	r3, [pc, #380]	; (401f10 <main+0x1bc>)
  401d92:	4798      	blx	r3
		  pio_set(MOTOR_PIO,MOTOR_PIO_IDX_MASK);
  401d94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401d98:	485c      	ldr	r0, [pc, #368]	; (401f0c <main+0x1b8>)
  401d9a:	4b60      	ldr	r3, [pc, #384]	; (401f1c <main+0x1c8>)
  401d9c:	4798      	blx	r3
		  delay_ms(10);
  401d9e:	4b60      	ldr	r3, [pc, #384]	; (401f20 <main+0x1cc>)
  401da0:	4798      	blx	r3
  401da2:	4603      	mov	r3, r0
  401da4:	4619      	mov	r1, r3
  401da6:	f04f 0200 	mov.w	r2, #0
  401daa:	460b      	mov	r3, r1
  401dac:	4614      	mov	r4, r2
  401dae:	00a0      	lsls	r0, r4, #2
  401db0:	6178      	str	r0, [r7, #20]
  401db2:	6978      	ldr	r0, [r7, #20]
  401db4:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401db8:	6178      	str	r0, [r7, #20]
  401dba:	009b      	lsls	r3, r3, #2
  401dbc:	613b      	str	r3, [r7, #16]
  401dbe:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  401dc2:	185b      	adds	r3, r3, r1
  401dc4:	eb44 0402 	adc.w	r4, r4, r2
  401dc8:	18db      	adds	r3, r3, r3
  401dca:	eb44 0404 	adc.w	r4, r4, r4
  401dce:	4619      	mov	r1, r3
  401dd0:	4622      	mov	r2, r4
  401dd2:	f241 732b 	movw	r3, #5931	; 0x172b
  401dd6:	f04f 0400 	mov.w	r4, #0
  401dda:	18cd      	adds	r5, r1, r3
  401ddc:	eb42 0604 	adc.w	r6, r2, r4
  401de0:	4628      	mov	r0, r5
  401de2:	4631      	mov	r1, r6
  401de4:	4c4f      	ldr	r4, [pc, #316]	; (401f24 <main+0x1d0>)
  401de6:	f241 722c 	movw	r2, #5932	; 0x172c
  401dea:	f04f 0300 	mov.w	r3, #0
  401dee:	47a0      	blx	r4
  401df0:	4603      	mov	r3, r0
  401df2:	460c      	mov	r4, r1
  401df4:	4618      	mov	r0, r3
  401df6:	4b4c      	ldr	r3, [pc, #304]	; (401f28 <main+0x1d4>)
  401df8:	4798      	blx	r3
		  pio_clear(MOTOR_PIO,MOTOR_PIO_IDX_MASK);
  401dfa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401dfe:	4843      	ldr	r0, [pc, #268]	; (401f0c <main+0x1b8>)
  401e00:	4b43      	ldr	r3, [pc, #268]	; (401f10 <main+0x1bc>)
  401e02:	4798      	blx	r3
		  pio_clear(DRIVER_PIO,DRIVER_PIO_IDX_MASK);
  401e04:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401e08:	4840      	ldr	r0, [pc, #256]	; (401f0c <main+0x1b8>)
  401e0a:	4b41      	ldr	r3, [pc, #260]	; (401f10 <main+0x1bc>)
  401e0c:	4798      	blx	r3
		  delay_ms(10);
  401e0e:	4b44      	ldr	r3, [pc, #272]	; (401f20 <main+0x1cc>)
  401e10:	4798      	blx	r3
  401e12:	4603      	mov	r3, r0
  401e14:	4619      	mov	r1, r3
  401e16:	f04f 0200 	mov.w	r2, #0
  401e1a:	460b      	mov	r3, r1
  401e1c:	4614      	mov	r4, r2
  401e1e:	ea4f 0984 	mov.w	r9, r4, lsl #2
  401e22:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  401e26:	ea4f 0883 	mov.w	r8, r3, lsl #2
  401e2a:	4643      	mov	r3, r8
  401e2c:	464c      	mov	r4, r9
  401e2e:	185b      	adds	r3, r3, r1
  401e30:	eb44 0402 	adc.w	r4, r4, r2
  401e34:	18db      	adds	r3, r3, r3
  401e36:	eb44 0404 	adc.w	r4, r4, r4
  401e3a:	4619      	mov	r1, r3
  401e3c:	4622      	mov	r2, r4
  401e3e:	f241 732b 	movw	r3, #5931	; 0x172b
  401e42:	f04f 0400 	mov.w	r4, #0
  401e46:	18cd      	adds	r5, r1, r3
  401e48:	eb42 0604 	adc.w	r6, r2, r4
  401e4c:	4628      	mov	r0, r5
  401e4e:	4631      	mov	r1, r6
  401e50:	4c34      	ldr	r4, [pc, #208]	; (401f24 <main+0x1d0>)
  401e52:	f241 722c 	movw	r2, #5932	; 0x172c
  401e56:	f04f 0300 	mov.w	r3, #0
  401e5a:	47a0      	blx	r4
  401e5c:	4603      	mov	r3, r0
  401e5e:	460c      	mov	r4, r1
  401e60:	4618      	mov	r0, r3
  401e62:	4b31      	ldr	r3, [pc, #196]	; (401f28 <main+0x1d4>)
  401e64:	4798      	blx	r3
  401e66:	e787      	b.n	401d78 <main+0x24>

		}else{
			pio_clear(MOTOR_PIO,MOTOR_PIO_IDX_MASK);
  401e68:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  401e6c:	4827      	ldr	r0, [pc, #156]	; (401f0c <main+0x1b8>)
  401e6e:	4b28      	ldr	r3, [pc, #160]	; (401f10 <main+0x1bc>)
  401e70:	4798      	blx	r3
			pio_clear(DRIVER_PIO,DRIVER_PIO_IDX_MASK);
  401e72:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401e76:	4825      	ldr	r0, [pc, #148]	; (401f0c <main+0x1b8>)
  401e78:	4b25      	ldr	r3, [pc, #148]	; (401f10 <main+0x1bc>)
  401e7a:	4798      	blx	r3
			delay_s(1);
  401e7c:	4b28      	ldr	r3, [pc, #160]	; (401f20 <main+0x1cc>)
  401e7e:	4798      	blx	r3
  401e80:	4603      	mov	r3, r0
  401e82:	4619      	mov	r1, r3
  401e84:	f04f 0200 	mov.w	r2, #0
  401e88:	460b      	mov	r3, r1
  401e8a:	4614      	mov	r4, r2
  401e8c:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  401e90:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  401e94:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  401e98:	4653      	mov	r3, sl
  401e9a:	465c      	mov	r4, fp
  401e9c:	1a5b      	subs	r3, r3, r1
  401e9e:	eb64 0402 	sbc.w	r4, r4, r2
  401ea2:	00a0      	lsls	r0, r4, #2
  401ea4:	60f8      	str	r0, [r7, #12]
  401ea6:	68f8      	ldr	r0, [r7, #12]
  401ea8:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  401eac:	60f8      	str	r0, [r7, #12]
  401eae:	009b      	lsls	r3, r3, #2
  401eb0:	60bb      	str	r3, [r7, #8]
  401eb2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  401eb6:	185b      	adds	r3, r3, r1
  401eb8:	eb44 0402 	adc.w	r4, r4, r2
  401ebc:	00e2      	lsls	r2, r4, #3
  401ebe:	607a      	str	r2, [r7, #4]
  401ec0:	687a      	ldr	r2, [r7, #4]
  401ec2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401ec6:	607a      	str	r2, [r7, #4]
  401ec8:	00db      	lsls	r3, r3, #3
  401eca:	603b      	str	r3, [r7, #0]
  401ecc:	e9d7 3400 	ldrd	r3, r4, [r7]
  401ed0:	4619      	mov	r1, r3
  401ed2:	4622      	mov	r2, r4
  401ed4:	f241 732b 	movw	r3, #5931	; 0x172b
  401ed8:	f04f 0400 	mov.w	r4, #0
  401edc:	18cd      	adds	r5, r1, r3
  401ede:	eb42 0604 	adc.w	r6, r2, r4
  401ee2:	4628      	mov	r0, r5
  401ee4:	4631      	mov	r1, r6
  401ee6:	4c0f      	ldr	r4, [pc, #60]	; (401f24 <main+0x1d0>)
  401ee8:	f241 722c 	movw	r2, #5932	; 0x172c
  401eec:	f04f 0300 	mov.w	r3, #0
  401ef0:	47a0      	blx	r4
  401ef2:	4603      	mov	r3, r0
  401ef4:	460c      	mov	r4, r1
  401ef6:	4618      	mov	r0, r3
  401ef8:	4b0b      	ldr	r3, [pc, #44]	; (401f28 <main+0x1d4>)
  401efa:	4798      	blx	r3
			counter = 0;
  401efc:	4b06      	ldr	r3, [pc, #24]	; (401f18 <main+0x1c4>)
  401efe:	2200      	movs	r2, #0
  401f00:	601a      	str	r2, [r3, #0]
	  if (losing_money){
  401f02:	e739      	b.n	401d78 <main+0x24>
  401f04:	00401c05 	.word	0x00401c05
  401f08:	00401d09 	.word	0x00401d09
  401f0c:	400e1400 	.word	0x400e1400
  401f10:	00400631 	.word	0x00400631
  401f14:	204008f0 	.word	0x204008f0
  401f18:	204008ec 	.word	0x204008ec
  401f1c:	00400615 	.word	0x00400615
  401f20:	00401721 	.word	0x00401721
  401f24:	00401f2d 	.word	0x00401f2d
  401f28:	20400001 	.word	0x20400001

00401f2c <__aeabi_uldivmod>:
  401f2c:	b953      	cbnz	r3, 401f44 <__aeabi_uldivmod+0x18>
  401f2e:	b94a      	cbnz	r2, 401f44 <__aeabi_uldivmod+0x18>
  401f30:	2900      	cmp	r1, #0
  401f32:	bf08      	it	eq
  401f34:	2800      	cmpeq	r0, #0
  401f36:	bf1c      	itt	ne
  401f38:	f04f 31ff 	movne.w	r1, #4294967295
  401f3c:	f04f 30ff 	movne.w	r0, #4294967295
  401f40:	f000 b97a 	b.w	402238 <__aeabi_idiv0>
  401f44:	f1ad 0c08 	sub.w	ip, sp, #8
  401f48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401f4c:	f000 f806 	bl	401f5c <__udivmoddi4>
  401f50:	f8dd e004 	ldr.w	lr, [sp, #4]
  401f54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401f58:	b004      	add	sp, #16
  401f5a:	4770      	bx	lr

00401f5c <__udivmoddi4>:
  401f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401f60:	468c      	mov	ip, r1
  401f62:	460d      	mov	r5, r1
  401f64:	4604      	mov	r4, r0
  401f66:	9e08      	ldr	r6, [sp, #32]
  401f68:	2b00      	cmp	r3, #0
  401f6a:	d151      	bne.n	402010 <__udivmoddi4+0xb4>
  401f6c:	428a      	cmp	r2, r1
  401f6e:	4617      	mov	r7, r2
  401f70:	d96d      	bls.n	40204e <__udivmoddi4+0xf2>
  401f72:	fab2 fe82 	clz	lr, r2
  401f76:	f1be 0f00 	cmp.w	lr, #0
  401f7a:	d00b      	beq.n	401f94 <__udivmoddi4+0x38>
  401f7c:	f1ce 0c20 	rsb	ip, lr, #32
  401f80:	fa01 f50e 	lsl.w	r5, r1, lr
  401f84:	fa20 fc0c 	lsr.w	ip, r0, ip
  401f88:	fa02 f70e 	lsl.w	r7, r2, lr
  401f8c:	ea4c 0c05 	orr.w	ip, ip, r5
  401f90:	fa00 f40e 	lsl.w	r4, r0, lr
  401f94:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401f98:	0c25      	lsrs	r5, r4, #16
  401f9a:	fbbc f8fa 	udiv	r8, ip, sl
  401f9e:	fa1f f987 	uxth.w	r9, r7
  401fa2:	fb0a cc18 	mls	ip, sl, r8, ip
  401fa6:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401faa:	fb08 f309 	mul.w	r3, r8, r9
  401fae:	42ab      	cmp	r3, r5
  401fb0:	d90a      	bls.n	401fc8 <__udivmoddi4+0x6c>
  401fb2:	19ed      	adds	r5, r5, r7
  401fb4:	f108 32ff 	add.w	r2, r8, #4294967295
  401fb8:	f080 8123 	bcs.w	402202 <__udivmoddi4+0x2a6>
  401fbc:	42ab      	cmp	r3, r5
  401fbe:	f240 8120 	bls.w	402202 <__udivmoddi4+0x2a6>
  401fc2:	f1a8 0802 	sub.w	r8, r8, #2
  401fc6:	443d      	add	r5, r7
  401fc8:	1aed      	subs	r5, r5, r3
  401fca:	b2a4      	uxth	r4, r4
  401fcc:	fbb5 f0fa 	udiv	r0, r5, sl
  401fd0:	fb0a 5510 	mls	r5, sl, r0, r5
  401fd4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401fd8:	fb00 f909 	mul.w	r9, r0, r9
  401fdc:	45a1      	cmp	r9, r4
  401fde:	d909      	bls.n	401ff4 <__udivmoddi4+0x98>
  401fe0:	19e4      	adds	r4, r4, r7
  401fe2:	f100 33ff 	add.w	r3, r0, #4294967295
  401fe6:	f080 810a 	bcs.w	4021fe <__udivmoddi4+0x2a2>
  401fea:	45a1      	cmp	r9, r4
  401fec:	f240 8107 	bls.w	4021fe <__udivmoddi4+0x2a2>
  401ff0:	3802      	subs	r0, #2
  401ff2:	443c      	add	r4, r7
  401ff4:	eba4 0409 	sub.w	r4, r4, r9
  401ff8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401ffc:	2100      	movs	r1, #0
  401ffe:	2e00      	cmp	r6, #0
  402000:	d061      	beq.n	4020c6 <__udivmoddi4+0x16a>
  402002:	fa24 f40e 	lsr.w	r4, r4, lr
  402006:	2300      	movs	r3, #0
  402008:	6034      	str	r4, [r6, #0]
  40200a:	6073      	str	r3, [r6, #4]
  40200c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402010:	428b      	cmp	r3, r1
  402012:	d907      	bls.n	402024 <__udivmoddi4+0xc8>
  402014:	2e00      	cmp	r6, #0
  402016:	d054      	beq.n	4020c2 <__udivmoddi4+0x166>
  402018:	2100      	movs	r1, #0
  40201a:	e886 0021 	stmia.w	r6, {r0, r5}
  40201e:	4608      	mov	r0, r1
  402020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402024:	fab3 f183 	clz	r1, r3
  402028:	2900      	cmp	r1, #0
  40202a:	f040 808e 	bne.w	40214a <__udivmoddi4+0x1ee>
  40202e:	42ab      	cmp	r3, r5
  402030:	d302      	bcc.n	402038 <__udivmoddi4+0xdc>
  402032:	4282      	cmp	r2, r0
  402034:	f200 80fa 	bhi.w	40222c <__udivmoddi4+0x2d0>
  402038:	1a84      	subs	r4, r0, r2
  40203a:	eb65 0503 	sbc.w	r5, r5, r3
  40203e:	2001      	movs	r0, #1
  402040:	46ac      	mov	ip, r5
  402042:	2e00      	cmp	r6, #0
  402044:	d03f      	beq.n	4020c6 <__udivmoddi4+0x16a>
  402046:	e886 1010 	stmia.w	r6, {r4, ip}
  40204a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40204e:	b912      	cbnz	r2, 402056 <__udivmoddi4+0xfa>
  402050:	2701      	movs	r7, #1
  402052:	fbb7 f7f2 	udiv	r7, r7, r2
  402056:	fab7 fe87 	clz	lr, r7
  40205a:	f1be 0f00 	cmp.w	lr, #0
  40205e:	d134      	bne.n	4020ca <__udivmoddi4+0x16e>
  402060:	1beb      	subs	r3, r5, r7
  402062:	0c3a      	lsrs	r2, r7, #16
  402064:	fa1f fc87 	uxth.w	ip, r7
  402068:	2101      	movs	r1, #1
  40206a:	fbb3 f8f2 	udiv	r8, r3, r2
  40206e:	0c25      	lsrs	r5, r4, #16
  402070:	fb02 3318 	mls	r3, r2, r8, r3
  402074:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402078:	fb0c f308 	mul.w	r3, ip, r8
  40207c:	42ab      	cmp	r3, r5
  40207e:	d907      	bls.n	402090 <__udivmoddi4+0x134>
  402080:	19ed      	adds	r5, r5, r7
  402082:	f108 30ff 	add.w	r0, r8, #4294967295
  402086:	d202      	bcs.n	40208e <__udivmoddi4+0x132>
  402088:	42ab      	cmp	r3, r5
  40208a:	f200 80d1 	bhi.w	402230 <__udivmoddi4+0x2d4>
  40208e:	4680      	mov	r8, r0
  402090:	1aed      	subs	r5, r5, r3
  402092:	b2a3      	uxth	r3, r4
  402094:	fbb5 f0f2 	udiv	r0, r5, r2
  402098:	fb02 5510 	mls	r5, r2, r0, r5
  40209c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4020a0:	fb0c fc00 	mul.w	ip, ip, r0
  4020a4:	45a4      	cmp	ip, r4
  4020a6:	d907      	bls.n	4020b8 <__udivmoddi4+0x15c>
  4020a8:	19e4      	adds	r4, r4, r7
  4020aa:	f100 33ff 	add.w	r3, r0, #4294967295
  4020ae:	d202      	bcs.n	4020b6 <__udivmoddi4+0x15a>
  4020b0:	45a4      	cmp	ip, r4
  4020b2:	f200 80b8 	bhi.w	402226 <__udivmoddi4+0x2ca>
  4020b6:	4618      	mov	r0, r3
  4020b8:	eba4 040c 	sub.w	r4, r4, ip
  4020bc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4020c0:	e79d      	b.n	401ffe <__udivmoddi4+0xa2>
  4020c2:	4631      	mov	r1, r6
  4020c4:	4630      	mov	r0, r6
  4020c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4020ca:	f1ce 0420 	rsb	r4, lr, #32
  4020ce:	fa05 f30e 	lsl.w	r3, r5, lr
  4020d2:	fa07 f70e 	lsl.w	r7, r7, lr
  4020d6:	fa20 f804 	lsr.w	r8, r0, r4
  4020da:	0c3a      	lsrs	r2, r7, #16
  4020dc:	fa25 f404 	lsr.w	r4, r5, r4
  4020e0:	ea48 0803 	orr.w	r8, r8, r3
  4020e4:	fbb4 f1f2 	udiv	r1, r4, r2
  4020e8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4020ec:	fb02 4411 	mls	r4, r2, r1, r4
  4020f0:	fa1f fc87 	uxth.w	ip, r7
  4020f4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4020f8:	fb01 f30c 	mul.w	r3, r1, ip
  4020fc:	42ab      	cmp	r3, r5
  4020fe:	fa00 f40e 	lsl.w	r4, r0, lr
  402102:	d909      	bls.n	402118 <__udivmoddi4+0x1bc>
  402104:	19ed      	adds	r5, r5, r7
  402106:	f101 30ff 	add.w	r0, r1, #4294967295
  40210a:	f080 808a 	bcs.w	402222 <__udivmoddi4+0x2c6>
  40210e:	42ab      	cmp	r3, r5
  402110:	f240 8087 	bls.w	402222 <__udivmoddi4+0x2c6>
  402114:	3902      	subs	r1, #2
  402116:	443d      	add	r5, r7
  402118:	1aeb      	subs	r3, r5, r3
  40211a:	fa1f f588 	uxth.w	r5, r8
  40211e:	fbb3 f0f2 	udiv	r0, r3, r2
  402122:	fb02 3310 	mls	r3, r2, r0, r3
  402126:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40212a:	fb00 f30c 	mul.w	r3, r0, ip
  40212e:	42ab      	cmp	r3, r5
  402130:	d907      	bls.n	402142 <__udivmoddi4+0x1e6>
  402132:	19ed      	adds	r5, r5, r7
  402134:	f100 38ff 	add.w	r8, r0, #4294967295
  402138:	d26f      	bcs.n	40221a <__udivmoddi4+0x2be>
  40213a:	42ab      	cmp	r3, r5
  40213c:	d96d      	bls.n	40221a <__udivmoddi4+0x2be>
  40213e:	3802      	subs	r0, #2
  402140:	443d      	add	r5, r7
  402142:	1aeb      	subs	r3, r5, r3
  402144:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  402148:	e78f      	b.n	40206a <__udivmoddi4+0x10e>
  40214a:	f1c1 0720 	rsb	r7, r1, #32
  40214e:	fa22 f807 	lsr.w	r8, r2, r7
  402152:	408b      	lsls	r3, r1
  402154:	fa05 f401 	lsl.w	r4, r5, r1
  402158:	ea48 0303 	orr.w	r3, r8, r3
  40215c:	fa20 fe07 	lsr.w	lr, r0, r7
  402160:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402164:	40fd      	lsrs	r5, r7
  402166:	ea4e 0e04 	orr.w	lr, lr, r4
  40216a:	fbb5 f9fc 	udiv	r9, r5, ip
  40216e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402172:	fb0c 5519 	mls	r5, ip, r9, r5
  402176:	fa1f f883 	uxth.w	r8, r3
  40217a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40217e:	fb09 f408 	mul.w	r4, r9, r8
  402182:	42ac      	cmp	r4, r5
  402184:	fa02 f201 	lsl.w	r2, r2, r1
  402188:	fa00 fa01 	lsl.w	sl, r0, r1
  40218c:	d908      	bls.n	4021a0 <__udivmoddi4+0x244>
  40218e:	18ed      	adds	r5, r5, r3
  402190:	f109 30ff 	add.w	r0, r9, #4294967295
  402194:	d243      	bcs.n	40221e <__udivmoddi4+0x2c2>
  402196:	42ac      	cmp	r4, r5
  402198:	d941      	bls.n	40221e <__udivmoddi4+0x2c2>
  40219a:	f1a9 0902 	sub.w	r9, r9, #2
  40219e:	441d      	add	r5, r3
  4021a0:	1b2d      	subs	r5, r5, r4
  4021a2:	fa1f fe8e 	uxth.w	lr, lr
  4021a6:	fbb5 f0fc 	udiv	r0, r5, ip
  4021aa:	fb0c 5510 	mls	r5, ip, r0, r5
  4021ae:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4021b2:	fb00 f808 	mul.w	r8, r0, r8
  4021b6:	45a0      	cmp	r8, r4
  4021b8:	d907      	bls.n	4021ca <__udivmoddi4+0x26e>
  4021ba:	18e4      	adds	r4, r4, r3
  4021bc:	f100 35ff 	add.w	r5, r0, #4294967295
  4021c0:	d229      	bcs.n	402216 <__udivmoddi4+0x2ba>
  4021c2:	45a0      	cmp	r8, r4
  4021c4:	d927      	bls.n	402216 <__udivmoddi4+0x2ba>
  4021c6:	3802      	subs	r0, #2
  4021c8:	441c      	add	r4, r3
  4021ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4021ce:	eba4 0408 	sub.w	r4, r4, r8
  4021d2:	fba0 8902 	umull	r8, r9, r0, r2
  4021d6:	454c      	cmp	r4, r9
  4021d8:	46c6      	mov	lr, r8
  4021da:	464d      	mov	r5, r9
  4021dc:	d315      	bcc.n	40220a <__udivmoddi4+0x2ae>
  4021de:	d012      	beq.n	402206 <__udivmoddi4+0x2aa>
  4021e0:	b156      	cbz	r6, 4021f8 <__udivmoddi4+0x29c>
  4021e2:	ebba 030e 	subs.w	r3, sl, lr
  4021e6:	eb64 0405 	sbc.w	r4, r4, r5
  4021ea:	fa04 f707 	lsl.w	r7, r4, r7
  4021ee:	40cb      	lsrs	r3, r1
  4021f0:	431f      	orrs	r7, r3
  4021f2:	40cc      	lsrs	r4, r1
  4021f4:	6037      	str	r7, [r6, #0]
  4021f6:	6074      	str	r4, [r6, #4]
  4021f8:	2100      	movs	r1, #0
  4021fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021fe:	4618      	mov	r0, r3
  402200:	e6f8      	b.n	401ff4 <__udivmoddi4+0x98>
  402202:	4690      	mov	r8, r2
  402204:	e6e0      	b.n	401fc8 <__udivmoddi4+0x6c>
  402206:	45c2      	cmp	sl, r8
  402208:	d2ea      	bcs.n	4021e0 <__udivmoddi4+0x284>
  40220a:	ebb8 0e02 	subs.w	lr, r8, r2
  40220e:	eb69 0503 	sbc.w	r5, r9, r3
  402212:	3801      	subs	r0, #1
  402214:	e7e4      	b.n	4021e0 <__udivmoddi4+0x284>
  402216:	4628      	mov	r0, r5
  402218:	e7d7      	b.n	4021ca <__udivmoddi4+0x26e>
  40221a:	4640      	mov	r0, r8
  40221c:	e791      	b.n	402142 <__udivmoddi4+0x1e6>
  40221e:	4681      	mov	r9, r0
  402220:	e7be      	b.n	4021a0 <__udivmoddi4+0x244>
  402222:	4601      	mov	r1, r0
  402224:	e778      	b.n	402118 <__udivmoddi4+0x1bc>
  402226:	3802      	subs	r0, #2
  402228:	443c      	add	r4, r7
  40222a:	e745      	b.n	4020b8 <__udivmoddi4+0x15c>
  40222c:	4608      	mov	r0, r1
  40222e:	e708      	b.n	402042 <__udivmoddi4+0xe6>
  402230:	f1a8 0802 	sub.w	r8, r8, #2
  402234:	443d      	add	r5, r7
  402236:	e72b      	b.n	402090 <__udivmoddi4+0x134>

00402238 <__aeabi_idiv0>:
  402238:	4770      	bx	lr
  40223a:	bf00      	nop

0040223c <__libc_init_array>:
  40223c:	b570      	push	{r4, r5, r6, lr}
  40223e:	4e0f      	ldr	r6, [pc, #60]	; (40227c <__libc_init_array+0x40>)
  402240:	4d0f      	ldr	r5, [pc, #60]	; (402280 <__libc_init_array+0x44>)
  402242:	1b76      	subs	r6, r6, r5
  402244:	10b6      	asrs	r6, r6, #2
  402246:	bf18      	it	ne
  402248:	2400      	movne	r4, #0
  40224a:	d005      	beq.n	402258 <__libc_init_array+0x1c>
  40224c:	3401      	adds	r4, #1
  40224e:	f855 3b04 	ldr.w	r3, [r5], #4
  402252:	4798      	blx	r3
  402254:	42a6      	cmp	r6, r4
  402256:	d1f9      	bne.n	40224c <__libc_init_array+0x10>
  402258:	4e0a      	ldr	r6, [pc, #40]	; (402284 <__libc_init_array+0x48>)
  40225a:	4d0b      	ldr	r5, [pc, #44]	; (402288 <__libc_init_array+0x4c>)
  40225c:	1b76      	subs	r6, r6, r5
  40225e:	f001 f873 	bl	403348 <_init>
  402262:	10b6      	asrs	r6, r6, #2
  402264:	bf18      	it	ne
  402266:	2400      	movne	r4, #0
  402268:	d006      	beq.n	402278 <__libc_init_array+0x3c>
  40226a:	3401      	adds	r4, #1
  40226c:	f855 3b04 	ldr.w	r3, [r5], #4
  402270:	4798      	blx	r3
  402272:	42a6      	cmp	r6, r4
  402274:	d1f9      	bne.n	40226a <__libc_init_array+0x2e>
  402276:	bd70      	pop	{r4, r5, r6, pc}
  402278:	bd70      	pop	{r4, r5, r6, pc}
  40227a:	bf00      	nop
  40227c:	00403354 	.word	0x00403354
  402280:	00403354 	.word	0x00403354
  402284:	0040335c 	.word	0x0040335c
  402288:	00403354 	.word	0x00403354

0040228c <memset>:
  40228c:	b470      	push	{r4, r5, r6}
  40228e:	0786      	lsls	r6, r0, #30
  402290:	d046      	beq.n	402320 <memset+0x94>
  402292:	1e54      	subs	r4, r2, #1
  402294:	2a00      	cmp	r2, #0
  402296:	d041      	beq.n	40231c <memset+0x90>
  402298:	b2ca      	uxtb	r2, r1
  40229a:	4603      	mov	r3, r0
  40229c:	e002      	b.n	4022a4 <memset+0x18>
  40229e:	f114 34ff 	adds.w	r4, r4, #4294967295
  4022a2:	d33b      	bcc.n	40231c <memset+0x90>
  4022a4:	f803 2b01 	strb.w	r2, [r3], #1
  4022a8:	079d      	lsls	r5, r3, #30
  4022aa:	d1f8      	bne.n	40229e <memset+0x12>
  4022ac:	2c03      	cmp	r4, #3
  4022ae:	d92e      	bls.n	40230e <memset+0x82>
  4022b0:	b2cd      	uxtb	r5, r1
  4022b2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4022b6:	2c0f      	cmp	r4, #15
  4022b8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4022bc:	d919      	bls.n	4022f2 <memset+0x66>
  4022be:	f103 0210 	add.w	r2, r3, #16
  4022c2:	4626      	mov	r6, r4
  4022c4:	3e10      	subs	r6, #16
  4022c6:	2e0f      	cmp	r6, #15
  4022c8:	f842 5c10 	str.w	r5, [r2, #-16]
  4022cc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4022d0:	f842 5c08 	str.w	r5, [r2, #-8]
  4022d4:	f842 5c04 	str.w	r5, [r2, #-4]
  4022d8:	f102 0210 	add.w	r2, r2, #16
  4022dc:	d8f2      	bhi.n	4022c4 <memset+0x38>
  4022de:	f1a4 0210 	sub.w	r2, r4, #16
  4022e2:	f022 020f 	bic.w	r2, r2, #15
  4022e6:	f004 040f 	and.w	r4, r4, #15
  4022ea:	3210      	adds	r2, #16
  4022ec:	2c03      	cmp	r4, #3
  4022ee:	4413      	add	r3, r2
  4022f0:	d90d      	bls.n	40230e <memset+0x82>
  4022f2:	461e      	mov	r6, r3
  4022f4:	4622      	mov	r2, r4
  4022f6:	3a04      	subs	r2, #4
  4022f8:	2a03      	cmp	r2, #3
  4022fa:	f846 5b04 	str.w	r5, [r6], #4
  4022fe:	d8fa      	bhi.n	4022f6 <memset+0x6a>
  402300:	1f22      	subs	r2, r4, #4
  402302:	f022 0203 	bic.w	r2, r2, #3
  402306:	3204      	adds	r2, #4
  402308:	4413      	add	r3, r2
  40230a:	f004 0403 	and.w	r4, r4, #3
  40230e:	b12c      	cbz	r4, 40231c <memset+0x90>
  402310:	b2c9      	uxtb	r1, r1
  402312:	441c      	add	r4, r3
  402314:	f803 1b01 	strb.w	r1, [r3], #1
  402318:	429c      	cmp	r4, r3
  40231a:	d1fb      	bne.n	402314 <memset+0x88>
  40231c:	bc70      	pop	{r4, r5, r6}
  40231e:	4770      	bx	lr
  402320:	4614      	mov	r4, r2
  402322:	4603      	mov	r3, r0
  402324:	e7c2      	b.n	4022ac <memset+0x20>
  402326:	bf00      	nop

00402328 <setbuf>:
  402328:	2900      	cmp	r1, #0
  40232a:	bf0c      	ite	eq
  40232c:	2202      	moveq	r2, #2
  40232e:	2200      	movne	r2, #0
  402330:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402334:	f000 b800 	b.w	402338 <setvbuf>

00402338 <setvbuf>:
  402338:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40233c:	4c61      	ldr	r4, [pc, #388]	; (4024c4 <setvbuf+0x18c>)
  40233e:	6825      	ldr	r5, [r4, #0]
  402340:	b083      	sub	sp, #12
  402342:	4604      	mov	r4, r0
  402344:	460f      	mov	r7, r1
  402346:	4690      	mov	r8, r2
  402348:	461e      	mov	r6, r3
  40234a:	b115      	cbz	r5, 402352 <setvbuf+0x1a>
  40234c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40234e:	2b00      	cmp	r3, #0
  402350:	d064      	beq.n	40241c <setvbuf+0xe4>
  402352:	f1b8 0f02 	cmp.w	r8, #2
  402356:	d006      	beq.n	402366 <setvbuf+0x2e>
  402358:	f1b8 0f01 	cmp.w	r8, #1
  40235c:	f200 809f 	bhi.w	40249e <setvbuf+0x166>
  402360:	2e00      	cmp	r6, #0
  402362:	f2c0 809c 	blt.w	40249e <setvbuf+0x166>
  402366:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402368:	07d8      	lsls	r0, r3, #31
  40236a:	d534      	bpl.n	4023d6 <setvbuf+0x9e>
  40236c:	4621      	mov	r1, r4
  40236e:	4628      	mov	r0, r5
  402370:	f000 f95a 	bl	402628 <_fflush_r>
  402374:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402376:	b141      	cbz	r1, 40238a <setvbuf+0x52>
  402378:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40237c:	4299      	cmp	r1, r3
  40237e:	d002      	beq.n	402386 <setvbuf+0x4e>
  402380:	4628      	mov	r0, r5
  402382:	f000 fa4b 	bl	40281c <_free_r>
  402386:	2300      	movs	r3, #0
  402388:	6323      	str	r3, [r4, #48]	; 0x30
  40238a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40238e:	2200      	movs	r2, #0
  402390:	61a2      	str	r2, [r4, #24]
  402392:	6062      	str	r2, [r4, #4]
  402394:	061a      	lsls	r2, r3, #24
  402396:	d43a      	bmi.n	40240e <setvbuf+0xd6>
  402398:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40239c:	f023 0303 	bic.w	r3, r3, #3
  4023a0:	f1b8 0f02 	cmp.w	r8, #2
  4023a4:	81a3      	strh	r3, [r4, #12]
  4023a6:	d01d      	beq.n	4023e4 <setvbuf+0xac>
  4023a8:	ab01      	add	r3, sp, #4
  4023aa:	466a      	mov	r2, sp
  4023ac:	4621      	mov	r1, r4
  4023ae:	4628      	mov	r0, r5
  4023b0:	f000 fb4c 	bl	402a4c <__swhatbuf_r>
  4023b4:	89a3      	ldrh	r3, [r4, #12]
  4023b6:	4318      	orrs	r0, r3
  4023b8:	81a0      	strh	r0, [r4, #12]
  4023ba:	2e00      	cmp	r6, #0
  4023bc:	d132      	bne.n	402424 <setvbuf+0xec>
  4023be:	9e00      	ldr	r6, [sp, #0]
  4023c0:	4630      	mov	r0, r6
  4023c2:	f000 fb71 	bl	402aa8 <malloc>
  4023c6:	4607      	mov	r7, r0
  4023c8:	2800      	cmp	r0, #0
  4023ca:	d06b      	beq.n	4024a4 <setvbuf+0x16c>
  4023cc:	89a3      	ldrh	r3, [r4, #12]
  4023ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4023d2:	81a3      	strh	r3, [r4, #12]
  4023d4:	e028      	b.n	402428 <setvbuf+0xf0>
  4023d6:	89a3      	ldrh	r3, [r4, #12]
  4023d8:	0599      	lsls	r1, r3, #22
  4023da:	d4c7      	bmi.n	40236c <setvbuf+0x34>
  4023dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4023de:	f000 fb31 	bl	402a44 <__retarget_lock_acquire_recursive>
  4023e2:	e7c3      	b.n	40236c <setvbuf+0x34>
  4023e4:	2500      	movs	r5, #0
  4023e6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4023e8:	2600      	movs	r6, #0
  4023ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4023ee:	f043 0302 	orr.w	r3, r3, #2
  4023f2:	2001      	movs	r0, #1
  4023f4:	60a6      	str	r6, [r4, #8]
  4023f6:	07ce      	lsls	r6, r1, #31
  4023f8:	81a3      	strh	r3, [r4, #12]
  4023fa:	6022      	str	r2, [r4, #0]
  4023fc:	6122      	str	r2, [r4, #16]
  4023fe:	6160      	str	r0, [r4, #20]
  402400:	d401      	bmi.n	402406 <setvbuf+0xce>
  402402:	0598      	lsls	r0, r3, #22
  402404:	d53e      	bpl.n	402484 <setvbuf+0x14c>
  402406:	4628      	mov	r0, r5
  402408:	b003      	add	sp, #12
  40240a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40240e:	6921      	ldr	r1, [r4, #16]
  402410:	4628      	mov	r0, r5
  402412:	f000 fa03 	bl	40281c <_free_r>
  402416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40241a:	e7bd      	b.n	402398 <setvbuf+0x60>
  40241c:	4628      	mov	r0, r5
  40241e:	f000 f95b 	bl	4026d8 <__sinit>
  402422:	e796      	b.n	402352 <setvbuf+0x1a>
  402424:	2f00      	cmp	r7, #0
  402426:	d0cb      	beq.n	4023c0 <setvbuf+0x88>
  402428:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40242a:	2b00      	cmp	r3, #0
  40242c:	d033      	beq.n	402496 <setvbuf+0x15e>
  40242e:	9b00      	ldr	r3, [sp, #0]
  402430:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402434:	6027      	str	r7, [r4, #0]
  402436:	429e      	cmp	r6, r3
  402438:	bf1c      	itt	ne
  40243a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40243e:	81a2      	strhne	r2, [r4, #12]
  402440:	f1b8 0f01 	cmp.w	r8, #1
  402444:	bf04      	itt	eq
  402446:	f042 0201 	orreq.w	r2, r2, #1
  40244a:	81a2      	strheq	r2, [r4, #12]
  40244c:	b292      	uxth	r2, r2
  40244e:	f012 0308 	ands.w	r3, r2, #8
  402452:	6127      	str	r7, [r4, #16]
  402454:	6166      	str	r6, [r4, #20]
  402456:	d00e      	beq.n	402476 <setvbuf+0x13e>
  402458:	07d1      	lsls	r1, r2, #31
  40245a:	d51a      	bpl.n	402492 <setvbuf+0x15a>
  40245c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40245e:	4276      	negs	r6, r6
  402460:	2300      	movs	r3, #0
  402462:	f015 0501 	ands.w	r5, r5, #1
  402466:	61a6      	str	r6, [r4, #24]
  402468:	60a3      	str	r3, [r4, #8]
  40246a:	d009      	beq.n	402480 <setvbuf+0x148>
  40246c:	2500      	movs	r5, #0
  40246e:	4628      	mov	r0, r5
  402470:	b003      	add	sp, #12
  402472:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402476:	60a3      	str	r3, [r4, #8]
  402478:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40247a:	f015 0501 	ands.w	r5, r5, #1
  40247e:	d1f5      	bne.n	40246c <setvbuf+0x134>
  402480:	0593      	lsls	r3, r2, #22
  402482:	d4c0      	bmi.n	402406 <setvbuf+0xce>
  402484:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402486:	f000 fadf 	bl	402a48 <__retarget_lock_release_recursive>
  40248a:	4628      	mov	r0, r5
  40248c:	b003      	add	sp, #12
  40248e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402492:	60a6      	str	r6, [r4, #8]
  402494:	e7f0      	b.n	402478 <setvbuf+0x140>
  402496:	4628      	mov	r0, r5
  402498:	f000 f91e 	bl	4026d8 <__sinit>
  40249c:	e7c7      	b.n	40242e <setvbuf+0xf6>
  40249e:	f04f 35ff 	mov.w	r5, #4294967295
  4024a2:	e7b0      	b.n	402406 <setvbuf+0xce>
  4024a4:	f8dd 9000 	ldr.w	r9, [sp]
  4024a8:	45b1      	cmp	r9, r6
  4024aa:	d004      	beq.n	4024b6 <setvbuf+0x17e>
  4024ac:	4648      	mov	r0, r9
  4024ae:	f000 fafb 	bl	402aa8 <malloc>
  4024b2:	4607      	mov	r7, r0
  4024b4:	b920      	cbnz	r0, 4024c0 <setvbuf+0x188>
  4024b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4024ba:	f04f 35ff 	mov.w	r5, #4294967295
  4024be:	e792      	b.n	4023e6 <setvbuf+0xae>
  4024c0:	464e      	mov	r6, r9
  4024c2:	e783      	b.n	4023cc <setvbuf+0x94>
  4024c4:	20400010 	.word	0x20400010

004024c8 <register_fini>:
  4024c8:	4b02      	ldr	r3, [pc, #8]	; (4024d4 <register_fini+0xc>)
  4024ca:	b113      	cbz	r3, 4024d2 <register_fini+0xa>
  4024cc:	4802      	ldr	r0, [pc, #8]	; (4024d8 <register_fini+0x10>)
  4024ce:	f000 b805 	b.w	4024dc <atexit>
  4024d2:	4770      	bx	lr
  4024d4:	00000000 	.word	0x00000000
  4024d8:	00402749 	.word	0x00402749

004024dc <atexit>:
  4024dc:	2300      	movs	r3, #0
  4024de:	4601      	mov	r1, r0
  4024e0:	461a      	mov	r2, r3
  4024e2:	4618      	mov	r0, r3
  4024e4:	f000 be10 	b.w	403108 <__register_exitproc>

004024e8 <__sflush_r>:
  4024e8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4024ec:	b29a      	uxth	r2, r3
  4024ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4024f2:	460d      	mov	r5, r1
  4024f4:	0711      	lsls	r1, r2, #28
  4024f6:	4680      	mov	r8, r0
  4024f8:	d43a      	bmi.n	402570 <__sflush_r+0x88>
  4024fa:	686a      	ldr	r2, [r5, #4]
  4024fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402500:	2a00      	cmp	r2, #0
  402502:	81ab      	strh	r3, [r5, #12]
  402504:	dd6f      	ble.n	4025e6 <__sflush_r+0xfe>
  402506:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402508:	2c00      	cmp	r4, #0
  40250a:	d049      	beq.n	4025a0 <__sflush_r+0xb8>
  40250c:	2200      	movs	r2, #0
  40250e:	b29b      	uxth	r3, r3
  402510:	f8d8 6000 	ldr.w	r6, [r8]
  402514:	f8c8 2000 	str.w	r2, [r8]
  402518:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40251c:	d067      	beq.n	4025ee <__sflush_r+0x106>
  40251e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402520:	075f      	lsls	r7, r3, #29
  402522:	d505      	bpl.n	402530 <__sflush_r+0x48>
  402524:	6869      	ldr	r1, [r5, #4]
  402526:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402528:	1a52      	subs	r2, r2, r1
  40252a:	b10b      	cbz	r3, 402530 <__sflush_r+0x48>
  40252c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40252e:	1ad2      	subs	r2, r2, r3
  402530:	2300      	movs	r3, #0
  402532:	69e9      	ldr	r1, [r5, #28]
  402534:	4640      	mov	r0, r8
  402536:	47a0      	blx	r4
  402538:	1c44      	adds	r4, r0, #1
  40253a:	d03c      	beq.n	4025b6 <__sflush_r+0xce>
  40253c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402540:	692a      	ldr	r2, [r5, #16]
  402542:	602a      	str	r2, [r5, #0]
  402544:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402548:	2200      	movs	r2, #0
  40254a:	81ab      	strh	r3, [r5, #12]
  40254c:	04db      	lsls	r3, r3, #19
  40254e:	606a      	str	r2, [r5, #4]
  402550:	d447      	bmi.n	4025e2 <__sflush_r+0xfa>
  402552:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402554:	f8c8 6000 	str.w	r6, [r8]
  402558:	b311      	cbz	r1, 4025a0 <__sflush_r+0xb8>
  40255a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40255e:	4299      	cmp	r1, r3
  402560:	d002      	beq.n	402568 <__sflush_r+0x80>
  402562:	4640      	mov	r0, r8
  402564:	f000 f95a 	bl	40281c <_free_r>
  402568:	2000      	movs	r0, #0
  40256a:	6328      	str	r0, [r5, #48]	; 0x30
  40256c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402570:	692e      	ldr	r6, [r5, #16]
  402572:	b1ae      	cbz	r6, 4025a0 <__sflush_r+0xb8>
  402574:	682c      	ldr	r4, [r5, #0]
  402576:	602e      	str	r6, [r5, #0]
  402578:	0791      	lsls	r1, r2, #30
  40257a:	bf0c      	ite	eq
  40257c:	696b      	ldreq	r3, [r5, #20]
  40257e:	2300      	movne	r3, #0
  402580:	1ba4      	subs	r4, r4, r6
  402582:	60ab      	str	r3, [r5, #8]
  402584:	e00a      	b.n	40259c <__sflush_r+0xb4>
  402586:	4623      	mov	r3, r4
  402588:	4632      	mov	r2, r6
  40258a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40258c:	69e9      	ldr	r1, [r5, #28]
  40258e:	4640      	mov	r0, r8
  402590:	47b8      	blx	r7
  402592:	2800      	cmp	r0, #0
  402594:	eba4 0400 	sub.w	r4, r4, r0
  402598:	4406      	add	r6, r0
  40259a:	dd04      	ble.n	4025a6 <__sflush_r+0xbe>
  40259c:	2c00      	cmp	r4, #0
  40259e:	dcf2      	bgt.n	402586 <__sflush_r+0x9e>
  4025a0:	2000      	movs	r0, #0
  4025a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025a6:	89ab      	ldrh	r3, [r5, #12]
  4025a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025ac:	81ab      	strh	r3, [r5, #12]
  4025ae:	f04f 30ff 	mov.w	r0, #4294967295
  4025b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025b6:	f8d8 4000 	ldr.w	r4, [r8]
  4025ba:	2c1d      	cmp	r4, #29
  4025bc:	d8f3      	bhi.n	4025a6 <__sflush_r+0xbe>
  4025be:	4b19      	ldr	r3, [pc, #100]	; (402624 <__sflush_r+0x13c>)
  4025c0:	40e3      	lsrs	r3, r4
  4025c2:	43db      	mvns	r3, r3
  4025c4:	f013 0301 	ands.w	r3, r3, #1
  4025c8:	d1ed      	bne.n	4025a6 <__sflush_r+0xbe>
  4025ca:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4025ce:	606b      	str	r3, [r5, #4]
  4025d0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4025d4:	6929      	ldr	r1, [r5, #16]
  4025d6:	81ab      	strh	r3, [r5, #12]
  4025d8:	04da      	lsls	r2, r3, #19
  4025da:	6029      	str	r1, [r5, #0]
  4025dc:	d5b9      	bpl.n	402552 <__sflush_r+0x6a>
  4025de:	2c00      	cmp	r4, #0
  4025e0:	d1b7      	bne.n	402552 <__sflush_r+0x6a>
  4025e2:	6528      	str	r0, [r5, #80]	; 0x50
  4025e4:	e7b5      	b.n	402552 <__sflush_r+0x6a>
  4025e6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4025e8:	2a00      	cmp	r2, #0
  4025ea:	dc8c      	bgt.n	402506 <__sflush_r+0x1e>
  4025ec:	e7d8      	b.n	4025a0 <__sflush_r+0xb8>
  4025ee:	2301      	movs	r3, #1
  4025f0:	69e9      	ldr	r1, [r5, #28]
  4025f2:	4640      	mov	r0, r8
  4025f4:	47a0      	blx	r4
  4025f6:	1c43      	adds	r3, r0, #1
  4025f8:	4602      	mov	r2, r0
  4025fa:	d002      	beq.n	402602 <__sflush_r+0x11a>
  4025fc:	89ab      	ldrh	r3, [r5, #12]
  4025fe:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402600:	e78e      	b.n	402520 <__sflush_r+0x38>
  402602:	f8d8 3000 	ldr.w	r3, [r8]
  402606:	2b00      	cmp	r3, #0
  402608:	d0f8      	beq.n	4025fc <__sflush_r+0x114>
  40260a:	2b1d      	cmp	r3, #29
  40260c:	d001      	beq.n	402612 <__sflush_r+0x12a>
  40260e:	2b16      	cmp	r3, #22
  402610:	d102      	bne.n	402618 <__sflush_r+0x130>
  402612:	f8c8 6000 	str.w	r6, [r8]
  402616:	e7c3      	b.n	4025a0 <__sflush_r+0xb8>
  402618:	89ab      	ldrh	r3, [r5, #12]
  40261a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40261e:	81ab      	strh	r3, [r5, #12]
  402620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402624:	20400001 	.word	0x20400001

00402628 <_fflush_r>:
  402628:	b538      	push	{r3, r4, r5, lr}
  40262a:	460d      	mov	r5, r1
  40262c:	4604      	mov	r4, r0
  40262e:	b108      	cbz	r0, 402634 <_fflush_r+0xc>
  402630:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402632:	b1bb      	cbz	r3, 402664 <_fflush_r+0x3c>
  402634:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402638:	b188      	cbz	r0, 40265e <_fflush_r+0x36>
  40263a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40263c:	07db      	lsls	r3, r3, #31
  40263e:	d401      	bmi.n	402644 <_fflush_r+0x1c>
  402640:	0581      	lsls	r1, r0, #22
  402642:	d517      	bpl.n	402674 <_fflush_r+0x4c>
  402644:	4620      	mov	r0, r4
  402646:	4629      	mov	r1, r5
  402648:	f7ff ff4e 	bl	4024e8 <__sflush_r>
  40264c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40264e:	07da      	lsls	r2, r3, #31
  402650:	4604      	mov	r4, r0
  402652:	d402      	bmi.n	40265a <_fflush_r+0x32>
  402654:	89ab      	ldrh	r3, [r5, #12]
  402656:	059b      	lsls	r3, r3, #22
  402658:	d507      	bpl.n	40266a <_fflush_r+0x42>
  40265a:	4620      	mov	r0, r4
  40265c:	bd38      	pop	{r3, r4, r5, pc}
  40265e:	4604      	mov	r4, r0
  402660:	4620      	mov	r0, r4
  402662:	bd38      	pop	{r3, r4, r5, pc}
  402664:	f000 f838 	bl	4026d8 <__sinit>
  402668:	e7e4      	b.n	402634 <_fflush_r+0xc>
  40266a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40266c:	f000 f9ec 	bl	402a48 <__retarget_lock_release_recursive>
  402670:	4620      	mov	r0, r4
  402672:	bd38      	pop	{r3, r4, r5, pc}
  402674:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402676:	f000 f9e5 	bl	402a44 <__retarget_lock_acquire_recursive>
  40267a:	e7e3      	b.n	402644 <_fflush_r+0x1c>

0040267c <_cleanup_r>:
  40267c:	4901      	ldr	r1, [pc, #4]	; (402684 <_cleanup_r+0x8>)
  40267e:	f000 b9b3 	b.w	4029e8 <_fwalk_reent>
  402682:	bf00      	nop
  402684:	004031f1 	.word	0x004031f1

00402688 <std.isra.0>:
  402688:	b510      	push	{r4, lr}
  40268a:	2300      	movs	r3, #0
  40268c:	4604      	mov	r4, r0
  40268e:	8181      	strh	r1, [r0, #12]
  402690:	81c2      	strh	r2, [r0, #14]
  402692:	6003      	str	r3, [r0, #0]
  402694:	6043      	str	r3, [r0, #4]
  402696:	6083      	str	r3, [r0, #8]
  402698:	6643      	str	r3, [r0, #100]	; 0x64
  40269a:	6103      	str	r3, [r0, #16]
  40269c:	6143      	str	r3, [r0, #20]
  40269e:	6183      	str	r3, [r0, #24]
  4026a0:	4619      	mov	r1, r3
  4026a2:	2208      	movs	r2, #8
  4026a4:	305c      	adds	r0, #92	; 0x5c
  4026a6:	f7ff fdf1 	bl	40228c <memset>
  4026aa:	4807      	ldr	r0, [pc, #28]	; (4026c8 <std.isra.0+0x40>)
  4026ac:	4907      	ldr	r1, [pc, #28]	; (4026cc <std.isra.0+0x44>)
  4026ae:	4a08      	ldr	r2, [pc, #32]	; (4026d0 <std.isra.0+0x48>)
  4026b0:	4b08      	ldr	r3, [pc, #32]	; (4026d4 <std.isra.0+0x4c>)
  4026b2:	6220      	str	r0, [r4, #32]
  4026b4:	61e4      	str	r4, [r4, #28]
  4026b6:	6261      	str	r1, [r4, #36]	; 0x24
  4026b8:	62a2      	str	r2, [r4, #40]	; 0x28
  4026ba:	62e3      	str	r3, [r4, #44]	; 0x2c
  4026bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4026c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4026c4:	f000 b9ba 	b.w	402a3c <__retarget_lock_init_recursive>
  4026c8:	00403055 	.word	0x00403055
  4026cc:	00403079 	.word	0x00403079
  4026d0:	004030b5 	.word	0x004030b5
  4026d4:	004030d5 	.word	0x004030d5

004026d8 <__sinit>:
  4026d8:	b510      	push	{r4, lr}
  4026da:	4604      	mov	r4, r0
  4026dc:	4812      	ldr	r0, [pc, #72]	; (402728 <__sinit+0x50>)
  4026de:	f000 f9b1 	bl	402a44 <__retarget_lock_acquire_recursive>
  4026e2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4026e4:	b9d2      	cbnz	r2, 40271c <__sinit+0x44>
  4026e6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4026ea:	4810      	ldr	r0, [pc, #64]	; (40272c <__sinit+0x54>)
  4026ec:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4026f0:	2103      	movs	r1, #3
  4026f2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4026f6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4026f8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4026fc:	6860      	ldr	r0, [r4, #4]
  4026fe:	2104      	movs	r1, #4
  402700:	f7ff ffc2 	bl	402688 <std.isra.0>
  402704:	2201      	movs	r2, #1
  402706:	2109      	movs	r1, #9
  402708:	68a0      	ldr	r0, [r4, #8]
  40270a:	f7ff ffbd 	bl	402688 <std.isra.0>
  40270e:	2202      	movs	r2, #2
  402710:	2112      	movs	r1, #18
  402712:	68e0      	ldr	r0, [r4, #12]
  402714:	f7ff ffb8 	bl	402688 <std.isra.0>
  402718:	2301      	movs	r3, #1
  40271a:	63a3      	str	r3, [r4, #56]	; 0x38
  40271c:	4802      	ldr	r0, [pc, #8]	; (402728 <__sinit+0x50>)
  40271e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402722:	f000 b991 	b.w	402a48 <__retarget_lock_release_recursive>
  402726:	bf00      	nop
  402728:	20400940 	.word	0x20400940
  40272c:	0040267d 	.word	0x0040267d

00402730 <__sfp_lock_acquire>:
  402730:	4801      	ldr	r0, [pc, #4]	; (402738 <__sfp_lock_acquire+0x8>)
  402732:	f000 b987 	b.w	402a44 <__retarget_lock_acquire_recursive>
  402736:	bf00      	nop
  402738:	20400954 	.word	0x20400954

0040273c <__sfp_lock_release>:
  40273c:	4801      	ldr	r0, [pc, #4]	; (402744 <__sfp_lock_release+0x8>)
  40273e:	f000 b983 	b.w	402a48 <__retarget_lock_release_recursive>
  402742:	bf00      	nop
  402744:	20400954 	.word	0x20400954

00402748 <__libc_fini_array>:
  402748:	b538      	push	{r3, r4, r5, lr}
  40274a:	4c0a      	ldr	r4, [pc, #40]	; (402774 <__libc_fini_array+0x2c>)
  40274c:	4d0a      	ldr	r5, [pc, #40]	; (402778 <__libc_fini_array+0x30>)
  40274e:	1b64      	subs	r4, r4, r5
  402750:	10a4      	asrs	r4, r4, #2
  402752:	d00a      	beq.n	40276a <__libc_fini_array+0x22>
  402754:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402758:	3b01      	subs	r3, #1
  40275a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40275e:	3c01      	subs	r4, #1
  402760:	f855 3904 	ldr.w	r3, [r5], #-4
  402764:	4798      	blx	r3
  402766:	2c00      	cmp	r4, #0
  402768:	d1f9      	bne.n	40275e <__libc_fini_array+0x16>
  40276a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40276e:	f000 bdf5 	b.w	40335c <_fini>
  402772:	bf00      	nop
  402774:	0040336c 	.word	0x0040336c
  402778:	00403368 	.word	0x00403368

0040277c <_malloc_trim_r>:
  40277c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40277e:	4f24      	ldr	r7, [pc, #144]	; (402810 <_malloc_trim_r+0x94>)
  402780:	460c      	mov	r4, r1
  402782:	4606      	mov	r6, r0
  402784:	f000 fc48 	bl	403018 <__malloc_lock>
  402788:	68bb      	ldr	r3, [r7, #8]
  40278a:	685d      	ldr	r5, [r3, #4]
  40278c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402790:	310f      	adds	r1, #15
  402792:	f025 0503 	bic.w	r5, r5, #3
  402796:	4429      	add	r1, r5
  402798:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40279c:	f021 010f 	bic.w	r1, r1, #15
  4027a0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4027a4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4027a8:	db07      	blt.n	4027ba <_malloc_trim_r+0x3e>
  4027aa:	2100      	movs	r1, #0
  4027ac:	4630      	mov	r0, r6
  4027ae:	f000 fc3f 	bl	403030 <_sbrk_r>
  4027b2:	68bb      	ldr	r3, [r7, #8]
  4027b4:	442b      	add	r3, r5
  4027b6:	4298      	cmp	r0, r3
  4027b8:	d004      	beq.n	4027c4 <_malloc_trim_r+0x48>
  4027ba:	4630      	mov	r0, r6
  4027bc:	f000 fc32 	bl	403024 <__malloc_unlock>
  4027c0:	2000      	movs	r0, #0
  4027c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4027c4:	4261      	negs	r1, r4
  4027c6:	4630      	mov	r0, r6
  4027c8:	f000 fc32 	bl	403030 <_sbrk_r>
  4027cc:	3001      	adds	r0, #1
  4027ce:	d00d      	beq.n	4027ec <_malloc_trim_r+0x70>
  4027d0:	4b10      	ldr	r3, [pc, #64]	; (402814 <_malloc_trim_r+0x98>)
  4027d2:	68ba      	ldr	r2, [r7, #8]
  4027d4:	6819      	ldr	r1, [r3, #0]
  4027d6:	1b2d      	subs	r5, r5, r4
  4027d8:	f045 0501 	orr.w	r5, r5, #1
  4027dc:	4630      	mov	r0, r6
  4027de:	1b09      	subs	r1, r1, r4
  4027e0:	6055      	str	r5, [r2, #4]
  4027e2:	6019      	str	r1, [r3, #0]
  4027e4:	f000 fc1e 	bl	403024 <__malloc_unlock>
  4027e8:	2001      	movs	r0, #1
  4027ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4027ec:	2100      	movs	r1, #0
  4027ee:	4630      	mov	r0, r6
  4027f0:	f000 fc1e 	bl	403030 <_sbrk_r>
  4027f4:	68ba      	ldr	r2, [r7, #8]
  4027f6:	1a83      	subs	r3, r0, r2
  4027f8:	2b0f      	cmp	r3, #15
  4027fa:	ddde      	ble.n	4027ba <_malloc_trim_r+0x3e>
  4027fc:	4c06      	ldr	r4, [pc, #24]	; (402818 <_malloc_trim_r+0x9c>)
  4027fe:	4905      	ldr	r1, [pc, #20]	; (402814 <_malloc_trim_r+0x98>)
  402800:	6824      	ldr	r4, [r4, #0]
  402802:	f043 0301 	orr.w	r3, r3, #1
  402806:	1b00      	subs	r0, r0, r4
  402808:	6053      	str	r3, [r2, #4]
  40280a:	6008      	str	r0, [r1, #0]
  40280c:	e7d5      	b.n	4027ba <_malloc_trim_r+0x3e>
  40280e:	bf00      	nop
  402810:	20400444 	.word	0x20400444
  402814:	204008f4 	.word	0x204008f4
  402818:	2040084c 	.word	0x2040084c

0040281c <_free_r>:
  40281c:	2900      	cmp	r1, #0
  40281e:	d044      	beq.n	4028aa <_free_r+0x8e>
  402820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402824:	460d      	mov	r5, r1
  402826:	4680      	mov	r8, r0
  402828:	f000 fbf6 	bl	403018 <__malloc_lock>
  40282c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402830:	4969      	ldr	r1, [pc, #420]	; (4029d8 <_free_r+0x1bc>)
  402832:	f027 0301 	bic.w	r3, r7, #1
  402836:	f1a5 0408 	sub.w	r4, r5, #8
  40283a:	18e2      	adds	r2, r4, r3
  40283c:	688e      	ldr	r6, [r1, #8]
  40283e:	6850      	ldr	r0, [r2, #4]
  402840:	42b2      	cmp	r2, r6
  402842:	f020 0003 	bic.w	r0, r0, #3
  402846:	d05e      	beq.n	402906 <_free_r+0xea>
  402848:	07fe      	lsls	r6, r7, #31
  40284a:	6050      	str	r0, [r2, #4]
  40284c:	d40b      	bmi.n	402866 <_free_r+0x4a>
  40284e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402852:	1be4      	subs	r4, r4, r7
  402854:	f101 0e08 	add.w	lr, r1, #8
  402858:	68a5      	ldr	r5, [r4, #8]
  40285a:	4575      	cmp	r5, lr
  40285c:	443b      	add	r3, r7
  40285e:	d06d      	beq.n	40293c <_free_r+0x120>
  402860:	68e7      	ldr	r7, [r4, #12]
  402862:	60ef      	str	r7, [r5, #12]
  402864:	60bd      	str	r5, [r7, #8]
  402866:	1815      	adds	r5, r2, r0
  402868:	686d      	ldr	r5, [r5, #4]
  40286a:	07ed      	lsls	r5, r5, #31
  40286c:	d53e      	bpl.n	4028ec <_free_r+0xd0>
  40286e:	f043 0201 	orr.w	r2, r3, #1
  402872:	6062      	str	r2, [r4, #4]
  402874:	50e3      	str	r3, [r4, r3]
  402876:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40287a:	d217      	bcs.n	4028ac <_free_r+0x90>
  40287c:	08db      	lsrs	r3, r3, #3
  40287e:	1c58      	adds	r0, r3, #1
  402880:	109a      	asrs	r2, r3, #2
  402882:	684d      	ldr	r5, [r1, #4]
  402884:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402888:	60a7      	str	r7, [r4, #8]
  40288a:	2301      	movs	r3, #1
  40288c:	4093      	lsls	r3, r2
  40288e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402892:	432b      	orrs	r3, r5
  402894:	3a08      	subs	r2, #8
  402896:	60e2      	str	r2, [r4, #12]
  402898:	604b      	str	r3, [r1, #4]
  40289a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40289e:	60fc      	str	r4, [r7, #12]
  4028a0:	4640      	mov	r0, r8
  4028a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4028a6:	f000 bbbd 	b.w	403024 <__malloc_unlock>
  4028aa:	4770      	bx	lr
  4028ac:	0a5a      	lsrs	r2, r3, #9
  4028ae:	2a04      	cmp	r2, #4
  4028b0:	d852      	bhi.n	402958 <_free_r+0x13c>
  4028b2:	099a      	lsrs	r2, r3, #6
  4028b4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4028b8:	00ff      	lsls	r7, r7, #3
  4028ba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4028be:	19c8      	adds	r0, r1, r7
  4028c0:	59ca      	ldr	r2, [r1, r7]
  4028c2:	3808      	subs	r0, #8
  4028c4:	4290      	cmp	r0, r2
  4028c6:	d04f      	beq.n	402968 <_free_r+0x14c>
  4028c8:	6851      	ldr	r1, [r2, #4]
  4028ca:	f021 0103 	bic.w	r1, r1, #3
  4028ce:	428b      	cmp	r3, r1
  4028d0:	d232      	bcs.n	402938 <_free_r+0x11c>
  4028d2:	6892      	ldr	r2, [r2, #8]
  4028d4:	4290      	cmp	r0, r2
  4028d6:	d1f7      	bne.n	4028c8 <_free_r+0xac>
  4028d8:	68c3      	ldr	r3, [r0, #12]
  4028da:	60a0      	str	r0, [r4, #8]
  4028dc:	60e3      	str	r3, [r4, #12]
  4028de:	609c      	str	r4, [r3, #8]
  4028e0:	60c4      	str	r4, [r0, #12]
  4028e2:	4640      	mov	r0, r8
  4028e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4028e8:	f000 bb9c 	b.w	403024 <__malloc_unlock>
  4028ec:	6895      	ldr	r5, [r2, #8]
  4028ee:	4f3b      	ldr	r7, [pc, #236]	; (4029dc <_free_r+0x1c0>)
  4028f0:	42bd      	cmp	r5, r7
  4028f2:	4403      	add	r3, r0
  4028f4:	d040      	beq.n	402978 <_free_r+0x15c>
  4028f6:	68d0      	ldr	r0, [r2, #12]
  4028f8:	60e8      	str	r0, [r5, #12]
  4028fa:	f043 0201 	orr.w	r2, r3, #1
  4028fe:	6085      	str	r5, [r0, #8]
  402900:	6062      	str	r2, [r4, #4]
  402902:	50e3      	str	r3, [r4, r3]
  402904:	e7b7      	b.n	402876 <_free_r+0x5a>
  402906:	07ff      	lsls	r7, r7, #31
  402908:	4403      	add	r3, r0
  40290a:	d407      	bmi.n	40291c <_free_r+0x100>
  40290c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402910:	1aa4      	subs	r4, r4, r2
  402912:	4413      	add	r3, r2
  402914:	68a0      	ldr	r0, [r4, #8]
  402916:	68e2      	ldr	r2, [r4, #12]
  402918:	60c2      	str	r2, [r0, #12]
  40291a:	6090      	str	r0, [r2, #8]
  40291c:	4a30      	ldr	r2, [pc, #192]	; (4029e0 <_free_r+0x1c4>)
  40291e:	6812      	ldr	r2, [r2, #0]
  402920:	f043 0001 	orr.w	r0, r3, #1
  402924:	4293      	cmp	r3, r2
  402926:	6060      	str	r0, [r4, #4]
  402928:	608c      	str	r4, [r1, #8]
  40292a:	d3b9      	bcc.n	4028a0 <_free_r+0x84>
  40292c:	4b2d      	ldr	r3, [pc, #180]	; (4029e4 <_free_r+0x1c8>)
  40292e:	4640      	mov	r0, r8
  402930:	6819      	ldr	r1, [r3, #0]
  402932:	f7ff ff23 	bl	40277c <_malloc_trim_r>
  402936:	e7b3      	b.n	4028a0 <_free_r+0x84>
  402938:	4610      	mov	r0, r2
  40293a:	e7cd      	b.n	4028d8 <_free_r+0xbc>
  40293c:	1811      	adds	r1, r2, r0
  40293e:	6849      	ldr	r1, [r1, #4]
  402940:	07c9      	lsls	r1, r1, #31
  402942:	d444      	bmi.n	4029ce <_free_r+0x1b2>
  402944:	6891      	ldr	r1, [r2, #8]
  402946:	68d2      	ldr	r2, [r2, #12]
  402948:	60ca      	str	r2, [r1, #12]
  40294a:	4403      	add	r3, r0
  40294c:	f043 0001 	orr.w	r0, r3, #1
  402950:	6091      	str	r1, [r2, #8]
  402952:	6060      	str	r0, [r4, #4]
  402954:	50e3      	str	r3, [r4, r3]
  402956:	e7a3      	b.n	4028a0 <_free_r+0x84>
  402958:	2a14      	cmp	r2, #20
  40295a:	d816      	bhi.n	40298a <_free_r+0x16e>
  40295c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402960:	00ff      	lsls	r7, r7, #3
  402962:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402966:	e7aa      	b.n	4028be <_free_r+0xa2>
  402968:	10aa      	asrs	r2, r5, #2
  40296a:	2301      	movs	r3, #1
  40296c:	684d      	ldr	r5, [r1, #4]
  40296e:	4093      	lsls	r3, r2
  402970:	432b      	orrs	r3, r5
  402972:	604b      	str	r3, [r1, #4]
  402974:	4603      	mov	r3, r0
  402976:	e7b0      	b.n	4028da <_free_r+0xbe>
  402978:	f043 0201 	orr.w	r2, r3, #1
  40297c:	614c      	str	r4, [r1, #20]
  40297e:	610c      	str	r4, [r1, #16]
  402980:	60e5      	str	r5, [r4, #12]
  402982:	60a5      	str	r5, [r4, #8]
  402984:	6062      	str	r2, [r4, #4]
  402986:	50e3      	str	r3, [r4, r3]
  402988:	e78a      	b.n	4028a0 <_free_r+0x84>
  40298a:	2a54      	cmp	r2, #84	; 0x54
  40298c:	d806      	bhi.n	40299c <_free_r+0x180>
  40298e:	0b1a      	lsrs	r2, r3, #12
  402990:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402994:	00ff      	lsls	r7, r7, #3
  402996:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40299a:	e790      	b.n	4028be <_free_r+0xa2>
  40299c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4029a0:	d806      	bhi.n	4029b0 <_free_r+0x194>
  4029a2:	0bda      	lsrs	r2, r3, #15
  4029a4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4029a8:	00ff      	lsls	r7, r7, #3
  4029aa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4029ae:	e786      	b.n	4028be <_free_r+0xa2>
  4029b0:	f240 5054 	movw	r0, #1364	; 0x554
  4029b4:	4282      	cmp	r2, r0
  4029b6:	d806      	bhi.n	4029c6 <_free_r+0x1aa>
  4029b8:	0c9a      	lsrs	r2, r3, #18
  4029ba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4029be:	00ff      	lsls	r7, r7, #3
  4029c0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4029c4:	e77b      	b.n	4028be <_free_r+0xa2>
  4029c6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4029ca:	257e      	movs	r5, #126	; 0x7e
  4029cc:	e777      	b.n	4028be <_free_r+0xa2>
  4029ce:	f043 0101 	orr.w	r1, r3, #1
  4029d2:	6061      	str	r1, [r4, #4]
  4029d4:	6013      	str	r3, [r2, #0]
  4029d6:	e763      	b.n	4028a0 <_free_r+0x84>
  4029d8:	20400444 	.word	0x20400444
  4029dc:	2040044c 	.word	0x2040044c
  4029e0:	20400850 	.word	0x20400850
  4029e4:	20400924 	.word	0x20400924

004029e8 <_fwalk_reent>:
  4029e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4029ec:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4029f0:	d01f      	beq.n	402a32 <_fwalk_reent+0x4a>
  4029f2:	4688      	mov	r8, r1
  4029f4:	4606      	mov	r6, r0
  4029f6:	f04f 0900 	mov.w	r9, #0
  4029fa:	687d      	ldr	r5, [r7, #4]
  4029fc:	68bc      	ldr	r4, [r7, #8]
  4029fe:	3d01      	subs	r5, #1
  402a00:	d411      	bmi.n	402a26 <_fwalk_reent+0x3e>
  402a02:	89a3      	ldrh	r3, [r4, #12]
  402a04:	2b01      	cmp	r3, #1
  402a06:	f105 35ff 	add.w	r5, r5, #4294967295
  402a0a:	d908      	bls.n	402a1e <_fwalk_reent+0x36>
  402a0c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402a10:	3301      	adds	r3, #1
  402a12:	4621      	mov	r1, r4
  402a14:	4630      	mov	r0, r6
  402a16:	d002      	beq.n	402a1e <_fwalk_reent+0x36>
  402a18:	47c0      	blx	r8
  402a1a:	ea49 0900 	orr.w	r9, r9, r0
  402a1e:	1c6b      	adds	r3, r5, #1
  402a20:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402a24:	d1ed      	bne.n	402a02 <_fwalk_reent+0x1a>
  402a26:	683f      	ldr	r7, [r7, #0]
  402a28:	2f00      	cmp	r7, #0
  402a2a:	d1e6      	bne.n	4029fa <_fwalk_reent+0x12>
  402a2c:	4648      	mov	r0, r9
  402a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402a32:	46b9      	mov	r9, r7
  402a34:	4648      	mov	r0, r9
  402a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402a3a:	bf00      	nop

00402a3c <__retarget_lock_init_recursive>:
  402a3c:	4770      	bx	lr
  402a3e:	bf00      	nop

00402a40 <__retarget_lock_close_recursive>:
  402a40:	4770      	bx	lr
  402a42:	bf00      	nop

00402a44 <__retarget_lock_acquire_recursive>:
  402a44:	4770      	bx	lr
  402a46:	bf00      	nop

00402a48 <__retarget_lock_release_recursive>:
  402a48:	4770      	bx	lr
  402a4a:	bf00      	nop

00402a4c <__swhatbuf_r>:
  402a4c:	b570      	push	{r4, r5, r6, lr}
  402a4e:	460c      	mov	r4, r1
  402a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402a54:	2900      	cmp	r1, #0
  402a56:	b090      	sub	sp, #64	; 0x40
  402a58:	4615      	mov	r5, r2
  402a5a:	461e      	mov	r6, r3
  402a5c:	db14      	blt.n	402a88 <__swhatbuf_r+0x3c>
  402a5e:	aa01      	add	r2, sp, #4
  402a60:	f000 fc28 	bl	4032b4 <_fstat_r>
  402a64:	2800      	cmp	r0, #0
  402a66:	db0f      	blt.n	402a88 <__swhatbuf_r+0x3c>
  402a68:	9a02      	ldr	r2, [sp, #8]
  402a6a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402a6e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402a72:	fab2 f282 	clz	r2, r2
  402a76:	0952      	lsrs	r2, r2, #5
  402a78:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402a7c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402a80:	6032      	str	r2, [r6, #0]
  402a82:	602b      	str	r3, [r5, #0]
  402a84:	b010      	add	sp, #64	; 0x40
  402a86:	bd70      	pop	{r4, r5, r6, pc}
  402a88:	89a2      	ldrh	r2, [r4, #12]
  402a8a:	2300      	movs	r3, #0
  402a8c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402a90:	6033      	str	r3, [r6, #0]
  402a92:	d004      	beq.n	402a9e <__swhatbuf_r+0x52>
  402a94:	2240      	movs	r2, #64	; 0x40
  402a96:	4618      	mov	r0, r3
  402a98:	602a      	str	r2, [r5, #0]
  402a9a:	b010      	add	sp, #64	; 0x40
  402a9c:	bd70      	pop	{r4, r5, r6, pc}
  402a9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402aa2:	602b      	str	r3, [r5, #0]
  402aa4:	b010      	add	sp, #64	; 0x40
  402aa6:	bd70      	pop	{r4, r5, r6, pc}

00402aa8 <malloc>:
  402aa8:	4b02      	ldr	r3, [pc, #8]	; (402ab4 <malloc+0xc>)
  402aaa:	4601      	mov	r1, r0
  402aac:	6818      	ldr	r0, [r3, #0]
  402aae:	f000 b803 	b.w	402ab8 <_malloc_r>
  402ab2:	bf00      	nop
  402ab4:	20400010 	.word	0x20400010

00402ab8 <_malloc_r>:
  402ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402abc:	f101 060b 	add.w	r6, r1, #11
  402ac0:	2e16      	cmp	r6, #22
  402ac2:	b083      	sub	sp, #12
  402ac4:	4605      	mov	r5, r0
  402ac6:	f240 809e 	bls.w	402c06 <_malloc_r+0x14e>
  402aca:	f036 0607 	bics.w	r6, r6, #7
  402ace:	f100 80bd 	bmi.w	402c4c <_malloc_r+0x194>
  402ad2:	42b1      	cmp	r1, r6
  402ad4:	f200 80ba 	bhi.w	402c4c <_malloc_r+0x194>
  402ad8:	f000 fa9e 	bl	403018 <__malloc_lock>
  402adc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402ae0:	f0c0 8293 	bcc.w	40300a <_malloc_r+0x552>
  402ae4:	0a73      	lsrs	r3, r6, #9
  402ae6:	f000 80b8 	beq.w	402c5a <_malloc_r+0x1a2>
  402aea:	2b04      	cmp	r3, #4
  402aec:	f200 8179 	bhi.w	402de2 <_malloc_r+0x32a>
  402af0:	09b3      	lsrs	r3, r6, #6
  402af2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402af6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402afa:	00c3      	lsls	r3, r0, #3
  402afc:	4fbf      	ldr	r7, [pc, #764]	; (402dfc <_malloc_r+0x344>)
  402afe:	443b      	add	r3, r7
  402b00:	f1a3 0108 	sub.w	r1, r3, #8
  402b04:	685c      	ldr	r4, [r3, #4]
  402b06:	42a1      	cmp	r1, r4
  402b08:	d106      	bne.n	402b18 <_malloc_r+0x60>
  402b0a:	e00c      	b.n	402b26 <_malloc_r+0x6e>
  402b0c:	2a00      	cmp	r2, #0
  402b0e:	f280 80aa 	bge.w	402c66 <_malloc_r+0x1ae>
  402b12:	68e4      	ldr	r4, [r4, #12]
  402b14:	42a1      	cmp	r1, r4
  402b16:	d006      	beq.n	402b26 <_malloc_r+0x6e>
  402b18:	6863      	ldr	r3, [r4, #4]
  402b1a:	f023 0303 	bic.w	r3, r3, #3
  402b1e:	1b9a      	subs	r2, r3, r6
  402b20:	2a0f      	cmp	r2, #15
  402b22:	ddf3      	ble.n	402b0c <_malloc_r+0x54>
  402b24:	4670      	mov	r0, lr
  402b26:	693c      	ldr	r4, [r7, #16]
  402b28:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 402e10 <_malloc_r+0x358>
  402b2c:	4574      	cmp	r4, lr
  402b2e:	f000 81ab 	beq.w	402e88 <_malloc_r+0x3d0>
  402b32:	6863      	ldr	r3, [r4, #4]
  402b34:	f023 0303 	bic.w	r3, r3, #3
  402b38:	1b9a      	subs	r2, r3, r6
  402b3a:	2a0f      	cmp	r2, #15
  402b3c:	f300 8190 	bgt.w	402e60 <_malloc_r+0x3a8>
  402b40:	2a00      	cmp	r2, #0
  402b42:	f8c7 e014 	str.w	lr, [r7, #20]
  402b46:	f8c7 e010 	str.w	lr, [r7, #16]
  402b4a:	f280 809d 	bge.w	402c88 <_malloc_r+0x1d0>
  402b4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402b52:	f080 8161 	bcs.w	402e18 <_malloc_r+0x360>
  402b56:	08db      	lsrs	r3, r3, #3
  402b58:	f103 0c01 	add.w	ip, r3, #1
  402b5c:	1099      	asrs	r1, r3, #2
  402b5e:	687a      	ldr	r2, [r7, #4]
  402b60:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402b64:	f8c4 8008 	str.w	r8, [r4, #8]
  402b68:	2301      	movs	r3, #1
  402b6a:	408b      	lsls	r3, r1
  402b6c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402b70:	4313      	orrs	r3, r2
  402b72:	3908      	subs	r1, #8
  402b74:	60e1      	str	r1, [r4, #12]
  402b76:	607b      	str	r3, [r7, #4]
  402b78:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402b7c:	f8c8 400c 	str.w	r4, [r8, #12]
  402b80:	1082      	asrs	r2, r0, #2
  402b82:	2401      	movs	r4, #1
  402b84:	4094      	lsls	r4, r2
  402b86:	429c      	cmp	r4, r3
  402b88:	f200 808b 	bhi.w	402ca2 <_malloc_r+0x1ea>
  402b8c:	421c      	tst	r4, r3
  402b8e:	d106      	bne.n	402b9e <_malloc_r+0xe6>
  402b90:	f020 0003 	bic.w	r0, r0, #3
  402b94:	0064      	lsls	r4, r4, #1
  402b96:	421c      	tst	r4, r3
  402b98:	f100 0004 	add.w	r0, r0, #4
  402b9c:	d0fa      	beq.n	402b94 <_malloc_r+0xdc>
  402b9e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402ba2:	46cc      	mov	ip, r9
  402ba4:	4680      	mov	r8, r0
  402ba6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402baa:	459c      	cmp	ip, r3
  402bac:	d107      	bne.n	402bbe <_malloc_r+0x106>
  402bae:	e16d      	b.n	402e8c <_malloc_r+0x3d4>
  402bb0:	2a00      	cmp	r2, #0
  402bb2:	f280 817b 	bge.w	402eac <_malloc_r+0x3f4>
  402bb6:	68db      	ldr	r3, [r3, #12]
  402bb8:	459c      	cmp	ip, r3
  402bba:	f000 8167 	beq.w	402e8c <_malloc_r+0x3d4>
  402bbe:	6859      	ldr	r1, [r3, #4]
  402bc0:	f021 0103 	bic.w	r1, r1, #3
  402bc4:	1b8a      	subs	r2, r1, r6
  402bc6:	2a0f      	cmp	r2, #15
  402bc8:	ddf2      	ble.n	402bb0 <_malloc_r+0xf8>
  402bca:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402bce:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402bd2:	9300      	str	r3, [sp, #0]
  402bd4:	199c      	adds	r4, r3, r6
  402bd6:	4628      	mov	r0, r5
  402bd8:	f046 0601 	orr.w	r6, r6, #1
  402bdc:	f042 0501 	orr.w	r5, r2, #1
  402be0:	605e      	str	r6, [r3, #4]
  402be2:	f8c8 c00c 	str.w	ip, [r8, #12]
  402be6:	f8cc 8008 	str.w	r8, [ip, #8]
  402bea:	617c      	str	r4, [r7, #20]
  402bec:	613c      	str	r4, [r7, #16]
  402bee:	f8c4 e00c 	str.w	lr, [r4, #12]
  402bf2:	f8c4 e008 	str.w	lr, [r4, #8]
  402bf6:	6065      	str	r5, [r4, #4]
  402bf8:	505a      	str	r2, [r3, r1]
  402bfa:	f000 fa13 	bl	403024 <__malloc_unlock>
  402bfe:	9b00      	ldr	r3, [sp, #0]
  402c00:	f103 0408 	add.w	r4, r3, #8
  402c04:	e01e      	b.n	402c44 <_malloc_r+0x18c>
  402c06:	2910      	cmp	r1, #16
  402c08:	d820      	bhi.n	402c4c <_malloc_r+0x194>
  402c0a:	f000 fa05 	bl	403018 <__malloc_lock>
  402c0e:	2610      	movs	r6, #16
  402c10:	2318      	movs	r3, #24
  402c12:	2002      	movs	r0, #2
  402c14:	4f79      	ldr	r7, [pc, #484]	; (402dfc <_malloc_r+0x344>)
  402c16:	443b      	add	r3, r7
  402c18:	f1a3 0208 	sub.w	r2, r3, #8
  402c1c:	685c      	ldr	r4, [r3, #4]
  402c1e:	4294      	cmp	r4, r2
  402c20:	f000 813d 	beq.w	402e9e <_malloc_r+0x3e6>
  402c24:	6863      	ldr	r3, [r4, #4]
  402c26:	68e1      	ldr	r1, [r4, #12]
  402c28:	68a6      	ldr	r6, [r4, #8]
  402c2a:	f023 0303 	bic.w	r3, r3, #3
  402c2e:	4423      	add	r3, r4
  402c30:	4628      	mov	r0, r5
  402c32:	685a      	ldr	r2, [r3, #4]
  402c34:	60f1      	str	r1, [r6, #12]
  402c36:	f042 0201 	orr.w	r2, r2, #1
  402c3a:	608e      	str	r6, [r1, #8]
  402c3c:	605a      	str	r2, [r3, #4]
  402c3e:	f000 f9f1 	bl	403024 <__malloc_unlock>
  402c42:	3408      	adds	r4, #8
  402c44:	4620      	mov	r0, r4
  402c46:	b003      	add	sp, #12
  402c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c4c:	2400      	movs	r4, #0
  402c4e:	230c      	movs	r3, #12
  402c50:	4620      	mov	r0, r4
  402c52:	602b      	str	r3, [r5, #0]
  402c54:	b003      	add	sp, #12
  402c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c5a:	2040      	movs	r0, #64	; 0x40
  402c5c:	f44f 7300 	mov.w	r3, #512	; 0x200
  402c60:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402c64:	e74a      	b.n	402afc <_malloc_r+0x44>
  402c66:	4423      	add	r3, r4
  402c68:	68e1      	ldr	r1, [r4, #12]
  402c6a:	685a      	ldr	r2, [r3, #4]
  402c6c:	68a6      	ldr	r6, [r4, #8]
  402c6e:	f042 0201 	orr.w	r2, r2, #1
  402c72:	60f1      	str	r1, [r6, #12]
  402c74:	4628      	mov	r0, r5
  402c76:	608e      	str	r6, [r1, #8]
  402c78:	605a      	str	r2, [r3, #4]
  402c7a:	f000 f9d3 	bl	403024 <__malloc_unlock>
  402c7e:	3408      	adds	r4, #8
  402c80:	4620      	mov	r0, r4
  402c82:	b003      	add	sp, #12
  402c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c88:	4423      	add	r3, r4
  402c8a:	4628      	mov	r0, r5
  402c8c:	685a      	ldr	r2, [r3, #4]
  402c8e:	f042 0201 	orr.w	r2, r2, #1
  402c92:	605a      	str	r2, [r3, #4]
  402c94:	f000 f9c6 	bl	403024 <__malloc_unlock>
  402c98:	3408      	adds	r4, #8
  402c9a:	4620      	mov	r0, r4
  402c9c:	b003      	add	sp, #12
  402c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ca2:	68bc      	ldr	r4, [r7, #8]
  402ca4:	6863      	ldr	r3, [r4, #4]
  402ca6:	f023 0803 	bic.w	r8, r3, #3
  402caa:	45b0      	cmp	r8, r6
  402cac:	d304      	bcc.n	402cb8 <_malloc_r+0x200>
  402cae:	eba8 0306 	sub.w	r3, r8, r6
  402cb2:	2b0f      	cmp	r3, #15
  402cb4:	f300 8085 	bgt.w	402dc2 <_malloc_r+0x30a>
  402cb8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 402e14 <_malloc_r+0x35c>
  402cbc:	4b50      	ldr	r3, [pc, #320]	; (402e00 <_malloc_r+0x348>)
  402cbe:	f8d9 2000 	ldr.w	r2, [r9]
  402cc2:	681b      	ldr	r3, [r3, #0]
  402cc4:	3201      	adds	r2, #1
  402cc6:	4433      	add	r3, r6
  402cc8:	eb04 0a08 	add.w	sl, r4, r8
  402ccc:	f000 8155 	beq.w	402f7a <_malloc_r+0x4c2>
  402cd0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402cd4:	330f      	adds	r3, #15
  402cd6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402cda:	f02b 0b0f 	bic.w	fp, fp, #15
  402cde:	4659      	mov	r1, fp
  402ce0:	4628      	mov	r0, r5
  402ce2:	f000 f9a5 	bl	403030 <_sbrk_r>
  402ce6:	1c41      	adds	r1, r0, #1
  402ce8:	4602      	mov	r2, r0
  402cea:	f000 80fc 	beq.w	402ee6 <_malloc_r+0x42e>
  402cee:	4582      	cmp	sl, r0
  402cf0:	f200 80f7 	bhi.w	402ee2 <_malloc_r+0x42a>
  402cf4:	4b43      	ldr	r3, [pc, #268]	; (402e04 <_malloc_r+0x34c>)
  402cf6:	6819      	ldr	r1, [r3, #0]
  402cf8:	4459      	add	r1, fp
  402cfa:	6019      	str	r1, [r3, #0]
  402cfc:	f000 814d 	beq.w	402f9a <_malloc_r+0x4e2>
  402d00:	f8d9 0000 	ldr.w	r0, [r9]
  402d04:	3001      	adds	r0, #1
  402d06:	bf1b      	ittet	ne
  402d08:	eba2 0a0a 	subne.w	sl, r2, sl
  402d0c:	4451      	addne	r1, sl
  402d0e:	f8c9 2000 	streq.w	r2, [r9]
  402d12:	6019      	strne	r1, [r3, #0]
  402d14:	f012 0107 	ands.w	r1, r2, #7
  402d18:	f000 8115 	beq.w	402f46 <_malloc_r+0x48e>
  402d1c:	f1c1 0008 	rsb	r0, r1, #8
  402d20:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402d24:	4402      	add	r2, r0
  402d26:	3108      	adds	r1, #8
  402d28:	eb02 090b 	add.w	r9, r2, fp
  402d2c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  402d30:	eba1 0909 	sub.w	r9, r1, r9
  402d34:	4649      	mov	r1, r9
  402d36:	4628      	mov	r0, r5
  402d38:	9301      	str	r3, [sp, #4]
  402d3a:	9200      	str	r2, [sp, #0]
  402d3c:	f000 f978 	bl	403030 <_sbrk_r>
  402d40:	1c43      	adds	r3, r0, #1
  402d42:	e89d 000c 	ldmia.w	sp, {r2, r3}
  402d46:	f000 8143 	beq.w	402fd0 <_malloc_r+0x518>
  402d4a:	1a80      	subs	r0, r0, r2
  402d4c:	4448      	add	r0, r9
  402d4e:	f040 0001 	orr.w	r0, r0, #1
  402d52:	6819      	ldr	r1, [r3, #0]
  402d54:	60ba      	str	r2, [r7, #8]
  402d56:	4449      	add	r1, r9
  402d58:	42bc      	cmp	r4, r7
  402d5a:	6050      	str	r0, [r2, #4]
  402d5c:	6019      	str	r1, [r3, #0]
  402d5e:	d017      	beq.n	402d90 <_malloc_r+0x2d8>
  402d60:	f1b8 0f0f 	cmp.w	r8, #15
  402d64:	f240 80fb 	bls.w	402f5e <_malloc_r+0x4a6>
  402d68:	6860      	ldr	r0, [r4, #4]
  402d6a:	f1a8 020c 	sub.w	r2, r8, #12
  402d6e:	f022 0207 	bic.w	r2, r2, #7
  402d72:	eb04 0e02 	add.w	lr, r4, r2
  402d76:	f000 0001 	and.w	r0, r0, #1
  402d7a:	f04f 0c05 	mov.w	ip, #5
  402d7e:	4310      	orrs	r0, r2
  402d80:	2a0f      	cmp	r2, #15
  402d82:	6060      	str	r0, [r4, #4]
  402d84:	f8ce c004 	str.w	ip, [lr, #4]
  402d88:	f8ce c008 	str.w	ip, [lr, #8]
  402d8c:	f200 8117 	bhi.w	402fbe <_malloc_r+0x506>
  402d90:	4b1d      	ldr	r3, [pc, #116]	; (402e08 <_malloc_r+0x350>)
  402d92:	68bc      	ldr	r4, [r7, #8]
  402d94:	681a      	ldr	r2, [r3, #0]
  402d96:	4291      	cmp	r1, r2
  402d98:	bf88      	it	hi
  402d9a:	6019      	strhi	r1, [r3, #0]
  402d9c:	4b1b      	ldr	r3, [pc, #108]	; (402e0c <_malloc_r+0x354>)
  402d9e:	681a      	ldr	r2, [r3, #0]
  402da0:	4291      	cmp	r1, r2
  402da2:	6862      	ldr	r2, [r4, #4]
  402da4:	bf88      	it	hi
  402da6:	6019      	strhi	r1, [r3, #0]
  402da8:	f022 0203 	bic.w	r2, r2, #3
  402dac:	4296      	cmp	r6, r2
  402dae:	eba2 0306 	sub.w	r3, r2, r6
  402db2:	d801      	bhi.n	402db8 <_malloc_r+0x300>
  402db4:	2b0f      	cmp	r3, #15
  402db6:	dc04      	bgt.n	402dc2 <_malloc_r+0x30a>
  402db8:	4628      	mov	r0, r5
  402dba:	f000 f933 	bl	403024 <__malloc_unlock>
  402dbe:	2400      	movs	r4, #0
  402dc0:	e740      	b.n	402c44 <_malloc_r+0x18c>
  402dc2:	19a2      	adds	r2, r4, r6
  402dc4:	f043 0301 	orr.w	r3, r3, #1
  402dc8:	f046 0601 	orr.w	r6, r6, #1
  402dcc:	6066      	str	r6, [r4, #4]
  402dce:	4628      	mov	r0, r5
  402dd0:	60ba      	str	r2, [r7, #8]
  402dd2:	6053      	str	r3, [r2, #4]
  402dd4:	f000 f926 	bl	403024 <__malloc_unlock>
  402dd8:	3408      	adds	r4, #8
  402dda:	4620      	mov	r0, r4
  402ddc:	b003      	add	sp, #12
  402dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402de2:	2b14      	cmp	r3, #20
  402de4:	d971      	bls.n	402eca <_malloc_r+0x412>
  402de6:	2b54      	cmp	r3, #84	; 0x54
  402de8:	f200 80a3 	bhi.w	402f32 <_malloc_r+0x47a>
  402dec:	0b33      	lsrs	r3, r6, #12
  402dee:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  402df2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402df6:	00c3      	lsls	r3, r0, #3
  402df8:	e680      	b.n	402afc <_malloc_r+0x44>
  402dfa:	bf00      	nop
  402dfc:	20400444 	.word	0x20400444
  402e00:	20400924 	.word	0x20400924
  402e04:	204008f4 	.word	0x204008f4
  402e08:	2040091c 	.word	0x2040091c
  402e0c:	20400920 	.word	0x20400920
  402e10:	2040044c 	.word	0x2040044c
  402e14:	2040084c 	.word	0x2040084c
  402e18:	0a5a      	lsrs	r2, r3, #9
  402e1a:	2a04      	cmp	r2, #4
  402e1c:	d95b      	bls.n	402ed6 <_malloc_r+0x41e>
  402e1e:	2a14      	cmp	r2, #20
  402e20:	f200 80ae 	bhi.w	402f80 <_malloc_r+0x4c8>
  402e24:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402e28:	00c9      	lsls	r1, r1, #3
  402e2a:	325b      	adds	r2, #91	; 0x5b
  402e2c:	eb07 0c01 	add.w	ip, r7, r1
  402e30:	5879      	ldr	r1, [r7, r1]
  402e32:	f1ac 0c08 	sub.w	ip, ip, #8
  402e36:	458c      	cmp	ip, r1
  402e38:	f000 8088 	beq.w	402f4c <_malloc_r+0x494>
  402e3c:	684a      	ldr	r2, [r1, #4]
  402e3e:	f022 0203 	bic.w	r2, r2, #3
  402e42:	4293      	cmp	r3, r2
  402e44:	d273      	bcs.n	402f2e <_malloc_r+0x476>
  402e46:	6889      	ldr	r1, [r1, #8]
  402e48:	458c      	cmp	ip, r1
  402e4a:	d1f7      	bne.n	402e3c <_malloc_r+0x384>
  402e4c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  402e50:	687b      	ldr	r3, [r7, #4]
  402e52:	60e2      	str	r2, [r4, #12]
  402e54:	f8c4 c008 	str.w	ip, [r4, #8]
  402e58:	6094      	str	r4, [r2, #8]
  402e5a:	f8cc 400c 	str.w	r4, [ip, #12]
  402e5e:	e68f      	b.n	402b80 <_malloc_r+0xc8>
  402e60:	19a1      	adds	r1, r4, r6
  402e62:	f046 0c01 	orr.w	ip, r6, #1
  402e66:	f042 0601 	orr.w	r6, r2, #1
  402e6a:	f8c4 c004 	str.w	ip, [r4, #4]
  402e6e:	4628      	mov	r0, r5
  402e70:	6179      	str	r1, [r7, #20]
  402e72:	6139      	str	r1, [r7, #16]
  402e74:	f8c1 e00c 	str.w	lr, [r1, #12]
  402e78:	f8c1 e008 	str.w	lr, [r1, #8]
  402e7c:	604e      	str	r6, [r1, #4]
  402e7e:	50e2      	str	r2, [r4, r3]
  402e80:	f000 f8d0 	bl	403024 <__malloc_unlock>
  402e84:	3408      	adds	r4, #8
  402e86:	e6dd      	b.n	402c44 <_malloc_r+0x18c>
  402e88:	687b      	ldr	r3, [r7, #4]
  402e8a:	e679      	b.n	402b80 <_malloc_r+0xc8>
  402e8c:	f108 0801 	add.w	r8, r8, #1
  402e90:	f018 0f03 	tst.w	r8, #3
  402e94:	f10c 0c08 	add.w	ip, ip, #8
  402e98:	f47f ae85 	bne.w	402ba6 <_malloc_r+0xee>
  402e9c:	e02d      	b.n	402efa <_malloc_r+0x442>
  402e9e:	68dc      	ldr	r4, [r3, #12]
  402ea0:	42a3      	cmp	r3, r4
  402ea2:	bf08      	it	eq
  402ea4:	3002      	addeq	r0, #2
  402ea6:	f43f ae3e 	beq.w	402b26 <_malloc_r+0x6e>
  402eaa:	e6bb      	b.n	402c24 <_malloc_r+0x16c>
  402eac:	4419      	add	r1, r3
  402eae:	461c      	mov	r4, r3
  402eb0:	684a      	ldr	r2, [r1, #4]
  402eb2:	68db      	ldr	r3, [r3, #12]
  402eb4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402eb8:	f042 0201 	orr.w	r2, r2, #1
  402ebc:	604a      	str	r2, [r1, #4]
  402ebe:	4628      	mov	r0, r5
  402ec0:	60f3      	str	r3, [r6, #12]
  402ec2:	609e      	str	r6, [r3, #8]
  402ec4:	f000 f8ae 	bl	403024 <__malloc_unlock>
  402ec8:	e6bc      	b.n	402c44 <_malloc_r+0x18c>
  402eca:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402ece:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  402ed2:	00c3      	lsls	r3, r0, #3
  402ed4:	e612      	b.n	402afc <_malloc_r+0x44>
  402ed6:	099a      	lsrs	r2, r3, #6
  402ed8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402edc:	00c9      	lsls	r1, r1, #3
  402ede:	3238      	adds	r2, #56	; 0x38
  402ee0:	e7a4      	b.n	402e2c <_malloc_r+0x374>
  402ee2:	42bc      	cmp	r4, r7
  402ee4:	d054      	beq.n	402f90 <_malloc_r+0x4d8>
  402ee6:	68bc      	ldr	r4, [r7, #8]
  402ee8:	6862      	ldr	r2, [r4, #4]
  402eea:	f022 0203 	bic.w	r2, r2, #3
  402eee:	e75d      	b.n	402dac <_malloc_r+0x2f4>
  402ef0:	f859 3908 	ldr.w	r3, [r9], #-8
  402ef4:	4599      	cmp	r9, r3
  402ef6:	f040 8086 	bne.w	403006 <_malloc_r+0x54e>
  402efa:	f010 0f03 	tst.w	r0, #3
  402efe:	f100 30ff 	add.w	r0, r0, #4294967295
  402f02:	d1f5      	bne.n	402ef0 <_malloc_r+0x438>
  402f04:	687b      	ldr	r3, [r7, #4]
  402f06:	ea23 0304 	bic.w	r3, r3, r4
  402f0a:	607b      	str	r3, [r7, #4]
  402f0c:	0064      	lsls	r4, r4, #1
  402f0e:	429c      	cmp	r4, r3
  402f10:	f63f aec7 	bhi.w	402ca2 <_malloc_r+0x1ea>
  402f14:	2c00      	cmp	r4, #0
  402f16:	f43f aec4 	beq.w	402ca2 <_malloc_r+0x1ea>
  402f1a:	421c      	tst	r4, r3
  402f1c:	4640      	mov	r0, r8
  402f1e:	f47f ae3e 	bne.w	402b9e <_malloc_r+0xe6>
  402f22:	0064      	lsls	r4, r4, #1
  402f24:	421c      	tst	r4, r3
  402f26:	f100 0004 	add.w	r0, r0, #4
  402f2a:	d0fa      	beq.n	402f22 <_malloc_r+0x46a>
  402f2c:	e637      	b.n	402b9e <_malloc_r+0xe6>
  402f2e:	468c      	mov	ip, r1
  402f30:	e78c      	b.n	402e4c <_malloc_r+0x394>
  402f32:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402f36:	d815      	bhi.n	402f64 <_malloc_r+0x4ac>
  402f38:	0bf3      	lsrs	r3, r6, #15
  402f3a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  402f3e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  402f42:	00c3      	lsls	r3, r0, #3
  402f44:	e5da      	b.n	402afc <_malloc_r+0x44>
  402f46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402f4a:	e6ed      	b.n	402d28 <_malloc_r+0x270>
  402f4c:	687b      	ldr	r3, [r7, #4]
  402f4e:	1092      	asrs	r2, r2, #2
  402f50:	2101      	movs	r1, #1
  402f52:	fa01 f202 	lsl.w	r2, r1, r2
  402f56:	4313      	orrs	r3, r2
  402f58:	607b      	str	r3, [r7, #4]
  402f5a:	4662      	mov	r2, ip
  402f5c:	e779      	b.n	402e52 <_malloc_r+0x39a>
  402f5e:	2301      	movs	r3, #1
  402f60:	6053      	str	r3, [r2, #4]
  402f62:	e729      	b.n	402db8 <_malloc_r+0x300>
  402f64:	f240 5254 	movw	r2, #1364	; 0x554
  402f68:	4293      	cmp	r3, r2
  402f6a:	d822      	bhi.n	402fb2 <_malloc_r+0x4fa>
  402f6c:	0cb3      	lsrs	r3, r6, #18
  402f6e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  402f72:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  402f76:	00c3      	lsls	r3, r0, #3
  402f78:	e5c0      	b.n	402afc <_malloc_r+0x44>
  402f7a:	f103 0b10 	add.w	fp, r3, #16
  402f7e:	e6ae      	b.n	402cde <_malloc_r+0x226>
  402f80:	2a54      	cmp	r2, #84	; 0x54
  402f82:	d829      	bhi.n	402fd8 <_malloc_r+0x520>
  402f84:	0b1a      	lsrs	r2, r3, #12
  402f86:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402f8a:	00c9      	lsls	r1, r1, #3
  402f8c:	326e      	adds	r2, #110	; 0x6e
  402f8e:	e74d      	b.n	402e2c <_malloc_r+0x374>
  402f90:	4b20      	ldr	r3, [pc, #128]	; (403014 <_malloc_r+0x55c>)
  402f92:	6819      	ldr	r1, [r3, #0]
  402f94:	4459      	add	r1, fp
  402f96:	6019      	str	r1, [r3, #0]
  402f98:	e6b2      	b.n	402d00 <_malloc_r+0x248>
  402f9a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  402f9e:	2800      	cmp	r0, #0
  402fa0:	f47f aeae 	bne.w	402d00 <_malloc_r+0x248>
  402fa4:	eb08 030b 	add.w	r3, r8, fp
  402fa8:	68ba      	ldr	r2, [r7, #8]
  402faa:	f043 0301 	orr.w	r3, r3, #1
  402fae:	6053      	str	r3, [r2, #4]
  402fb0:	e6ee      	b.n	402d90 <_malloc_r+0x2d8>
  402fb2:	207f      	movs	r0, #127	; 0x7f
  402fb4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  402fb8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402fbc:	e59e      	b.n	402afc <_malloc_r+0x44>
  402fbe:	f104 0108 	add.w	r1, r4, #8
  402fc2:	4628      	mov	r0, r5
  402fc4:	9300      	str	r3, [sp, #0]
  402fc6:	f7ff fc29 	bl	40281c <_free_r>
  402fca:	9b00      	ldr	r3, [sp, #0]
  402fcc:	6819      	ldr	r1, [r3, #0]
  402fce:	e6df      	b.n	402d90 <_malloc_r+0x2d8>
  402fd0:	2001      	movs	r0, #1
  402fd2:	f04f 0900 	mov.w	r9, #0
  402fd6:	e6bc      	b.n	402d52 <_malloc_r+0x29a>
  402fd8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402fdc:	d805      	bhi.n	402fea <_malloc_r+0x532>
  402fde:	0bda      	lsrs	r2, r3, #15
  402fe0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402fe4:	00c9      	lsls	r1, r1, #3
  402fe6:	3277      	adds	r2, #119	; 0x77
  402fe8:	e720      	b.n	402e2c <_malloc_r+0x374>
  402fea:	f240 5154 	movw	r1, #1364	; 0x554
  402fee:	428a      	cmp	r2, r1
  402ff0:	d805      	bhi.n	402ffe <_malloc_r+0x546>
  402ff2:	0c9a      	lsrs	r2, r3, #18
  402ff4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402ff8:	00c9      	lsls	r1, r1, #3
  402ffa:	327c      	adds	r2, #124	; 0x7c
  402ffc:	e716      	b.n	402e2c <_malloc_r+0x374>
  402ffe:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403002:	227e      	movs	r2, #126	; 0x7e
  403004:	e712      	b.n	402e2c <_malloc_r+0x374>
  403006:	687b      	ldr	r3, [r7, #4]
  403008:	e780      	b.n	402f0c <_malloc_r+0x454>
  40300a:	08f0      	lsrs	r0, r6, #3
  40300c:	f106 0308 	add.w	r3, r6, #8
  403010:	e600      	b.n	402c14 <_malloc_r+0x15c>
  403012:	bf00      	nop
  403014:	204008f4 	.word	0x204008f4

00403018 <__malloc_lock>:
  403018:	4801      	ldr	r0, [pc, #4]	; (403020 <__malloc_lock+0x8>)
  40301a:	f7ff bd13 	b.w	402a44 <__retarget_lock_acquire_recursive>
  40301e:	bf00      	nop
  403020:	20400944 	.word	0x20400944

00403024 <__malloc_unlock>:
  403024:	4801      	ldr	r0, [pc, #4]	; (40302c <__malloc_unlock+0x8>)
  403026:	f7ff bd0f 	b.w	402a48 <__retarget_lock_release_recursive>
  40302a:	bf00      	nop
  40302c:	20400944 	.word	0x20400944

00403030 <_sbrk_r>:
  403030:	b538      	push	{r3, r4, r5, lr}
  403032:	4c07      	ldr	r4, [pc, #28]	; (403050 <_sbrk_r+0x20>)
  403034:	2300      	movs	r3, #0
  403036:	4605      	mov	r5, r0
  403038:	4608      	mov	r0, r1
  40303a:	6023      	str	r3, [r4, #0]
  40303c:	f7fe fab6 	bl	4015ac <_sbrk>
  403040:	1c43      	adds	r3, r0, #1
  403042:	d000      	beq.n	403046 <_sbrk_r+0x16>
  403044:	bd38      	pop	{r3, r4, r5, pc}
  403046:	6823      	ldr	r3, [r4, #0]
  403048:	2b00      	cmp	r3, #0
  40304a:	d0fb      	beq.n	403044 <_sbrk_r+0x14>
  40304c:	602b      	str	r3, [r5, #0]
  40304e:	bd38      	pop	{r3, r4, r5, pc}
  403050:	20400958 	.word	0x20400958

00403054 <__sread>:
  403054:	b510      	push	{r4, lr}
  403056:	460c      	mov	r4, r1
  403058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40305c:	f000 f954 	bl	403308 <_read_r>
  403060:	2800      	cmp	r0, #0
  403062:	db03      	blt.n	40306c <__sread+0x18>
  403064:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403066:	4403      	add	r3, r0
  403068:	6523      	str	r3, [r4, #80]	; 0x50
  40306a:	bd10      	pop	{r4, pc}
  40306c:	89a3      	ldrh	r3, [r4, #12]
  40306e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403072:	81a3      	strh	r3, [r4, #12]
  403074:	bd10      	pop	{r4, pc}
  403076:	bf00      	nop

00403078 <__swrite>:
  403078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40307c:	4616      	mov	r6, r2
  40307e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403082:	461f      	mov	r7, r3
  403084:	05d3      	lsls	r3, r2, #23
  403086:	460c      	mov	r4, r1
  403088:	4605      	mov	r5, r0
  40308a:	d507      	bpl.n	40309c <__swrite+0x24>
  40308c:	2200      	movs	r2, #0
  40308e:	2302      	movs	r3, #2
  403090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403094:	f000 f922 	bl	4032dc <_lseek_r>
  403098:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40309c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4030a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4030a4:	81a2      	strh	r2, [r4, #12]
  4030a6:	463b      	mov	r3, r7
  4030a8:	4632      	mov	r2, r6
  4030aa:	4628      	mov	r0, r5
  4030ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4030b0:	f000 b814 	b.w	4030dc <_write_r>

004030b4 <__sseek>:
  4030b4:	b510      	push	{r4, lr}
  4030b6:	460c      	mov	r4, r1
  4030b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4030bc:	f000 f90e 	bl	4032dc <_lseek_r>
  4030c0:	89a3      	ldrh	r3, [r4, #12]
  4030c2:	1c42      	adds	r2, r0, #1
  4030c4:	bf0e      	itee	eq
  4030c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4030ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4030ce:	6520      	strne	r0, [r4, #80]	; 0x50
  4030d0:	81a3      	strh	r3, [r4, #12]
  4030d2:	bd10      	pop	{r4, pc}

004030d4 <__sclose>:
  4030d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4030d8:	f000 b878 	b.w	4031cc <_close_r>

004030dc <_write_r>:
  4030dc:	b570      	push	{r4, r5, r6, lr}
  4030de:	460d      	mov	r5, r1
  4030e0:	4c08      	ldr	r4, [pc, #32]	; (403104 <_write_r+0x28>)
  4030e2:	4611      	mov	r1, r2
  4030e4:	4606      	mov	r6, r0
  4030e6:	461a      	mov	r2, r3
  4030e8:	4628      	mov	r0, r5
  4030ea:	2300      	movs	r3, #0
  4030ec:	6023      	str	r3, [r4, #0]
  4030ee:	f7fd fa45 	bl	40057c <_write>
  4030f2:	1c43      	adds	r3, r0, #1
  4030f4:	d000      	beq.n	4030f8 <_write_r+0x1c>
  4030f6:	bd70      	pop	{r4, r5, r6, pc}
  4030f8:	6823      	ldr	r3, [r4, #0]
  4030fa:	2b00      	cmp	r3, #0
  4030fc:	d0fb      	beq.n	4030f6 <_write_r+0x1a>
  4030fe:	6033      	str	r3, [r6, #0]
  403100:	bd70      	pop	{r4, r5, r6, pc}
  403102:	bf00      	nop
  403104:	20400958 	.word	0x20400958

00403108 <__register_exitproc>:
  403108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40310c:	4d2c      	ldr	r5, [pc, #176]	; (4031c0 <__register_exitproc+0xb8>)
  40310e:	4606      	mov	r6, r0
  403110:	6828      	ldr	r0, [r5, #0]
  403112:	4698      	mov	r8, r3
  403114:	460f      	mov	r7, r1
  403116:	4691      	mov	r9, r2
  403118:	f7ff fc94 	bl	402a44 <__retarget_lock_acquire_recursive>
  40311c:	4b29      	ldr	r3, [pc, #164]	; (4031c4 <__register_exitproc+0xbc>)
  40311e:	681c      	ldr	r4, [r3, #0]
  403120:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403124:	2b00      	cmp	r3, #0
  403126:	d03e      	beq.n	4031a6 <__register_exitproc+0x9e>
  403128:	685a      	ldr	r2, [r3, #4]
  40312a:	2a1f      	cmp	r2, #31
  40312c:	dc1c      	bgt.n	403168 <__register_exitproc+0x60>
  40312e:	f102 0e01 	add.w	lr, r2, #1
  403132:	b176      	cbz	r6, 403152 <__register_exitproc+0x4a>
  403134:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403138:	2401      	movs	r4, #1
  40313a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40313e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403142:	4094      	lsls	r4, r2
  403144:	4320      	orrs	r0, r4
  403146:	2e02      	cmp	r6, #2
  403148:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40314c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403150:	d023      	beq.n	40319a <__register_exitproc+0x92>
  403152:	3202      	adds	r2, #2
  403154:	f8c3 e004 	str.w	lr, [r3, #4]
  403158:	6828      	ldr	r0, [r5, #0]
  40315a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40315e:	f7ff fc73 	bl	402a48 <__retarget_lock_release_recursive>
  403162:	2000      	movs	r0, #0
  403164:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403168:	4b17      	ldr	r3, [pc, #92]	; (4031c8 <__register_exitproc+0xc0>)
  40316a:	b30b      	cbz	r3, 4031b0 <__register_exitproc+0xa8>
  40316c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403170:	f7ff fc9a 	bl	402aa8 <malloc>
  403174:	4603      	mov	r3, r0
  403176:	b1d8      	cbz	r0, 4031b0 <__register_exitproc+0xa8>
  403178:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40317c:	6002      	str	r2, [r0, #0]
  40317e:	2100      	movs	r1, #0
  403180:	6041      	str	r1, [r0, #4]
  403182:	460a      	mov	r2, r1
  403184:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403188:	f04f 0e01 	mov.w	lr, #1
  40318c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403190:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403194:	2e00      	cmp	r6, #0
  403196:	d0dc      	beq.n	403152 <__register_exitproc+0x4a>
  403198:	e7cc      	b.n	403134 <__register_exitproc+0x2c>
  40319a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40319e:	430c      	orrs	r4, r1
  4031a0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4031a4:	e7d5      	b.n	403152 <__register_exitproc+0x4a>
  4031a6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4031aa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4031ae:	e7bb      	b.n	403128 <__register_exitproc+0x20>
  4031b0:	6828      	ldr	r0, [r5, #0]
  4031b2:	f7ff fc49 	bl	402a48 <__retarget_lock_release_recursive>
  4031b6:	f04f 30ff 	mov.w	r0, #4294967295
  4031ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4031be:	bf00      	nop
  4031c0:	20400440 	.word	0x20400440
  4031c4:	00403344 	.word	0x00403344
  4031c8:	00402aa9 	.word	0x00402aa9

004031cc <_close_r>:
  4031cc:	b538      	push	{r3, r4, r5, lr}
  4031ce:	4c07      	ldr	r4, [pc, #28]	; (4031ec <_close_r+0x20>)
  4031d0:	2300      	movs	r3, #0
  4031d2:	4605      	mov	r5, r0
  4031d4:	4608      	mov	r0, r1
  4031d6:	6023      	str	r3, [r4, #0]
  4031d8:	f7fe fa14 	bl	401604 <_close>
  4031dc:	1c43      	adds	r3, r0, #1
  4031de:	d000      	beq.n	4031e2 <_close_r+0x16>
  4031e0:	bd38      	pop	{r3, r4, r5, pc}
  4031e2:	6823      	ldr	r3, [r4, #0]
  4031e4:	2b00      	cmp	r3, #0
  4031e6:	d0fb      	beq.n	4031e0 <_close_r+0x14>
  4031e8:	602b      	str	r3, [r5, #0]
  4031ea:	bd38      	pop	{r3, r4, r5, pc}
  4031ec:	20400958 	.word	0x20400958

004031f0 <_fclose_r>:
  4031f0:	b570      	push	{r4, r5, r6, lr}
  4031f2:	b159      	cbz	r1, 40320c <_fclose_r+0x1c>
  4031f4:	4605      	mov	r5, r0
  4031f6:	460c      	mov	r4, r1
  4031f8:	b110      	cbz	r0, 403200 <_fclose_r+0x10>
  4031fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4031fc:	2b00      	cmp	r3, #0
  4031fe:	d03c      	beq.n	40327a <_fclose_r+0x8a>
  403200:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403202:	07d8      	lsls	r0, r3, #31
  403204:	d505      	bpl.n	403212 <_fclose_r+0x22>
  403206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40320a:	b92b      	cbnz	r3, 403218 <_fclose_r+0x28>
  40320c:	2600      	movs	r6, #0
  40320e:	4630      	mov	r0, r6
  403210:	bd70      	pop	{r4, r5, r6, pc}
  403212:	89a3      	ldrh	r3, [r4, #12]
  403214:	0599      	lsls	r1, r3, #22
  403216:	d53c      	bpl.n	403292 <_fclose_r+0xa2>
  403218:	4621      	mov	r1, r4
  40321a:	4628      	mov	r0, r5
  40321c:	f7ff f964 	bl	4024e8 <__sflush_r>
  403220:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403222:	4606      	mov	r6, r0
  403224:	b133      	cbz	r3, 403234 <_fclose_r+0x44>
  403226:	69e1      	ldr	r1, [r4, #28]
  403228:	4628      	mov	r0, r5
  40322a:	4798      	blx	r3
  40322c:	2800      	cmp	r0, #0
  40322e:	bfb8      	it	lt
  403230:	f04f 36ff 	movlt.w	r6, #4294967295
  403234:	89a3      	ldrh	r3, [r4, #12]
  403236:	061a      	lsls	r2, r3, #24
  403238:	d422      	bmi.n	403280 <_fclose_r+0x90>
  40323a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40323c:	b141      	cbz	r1, 403250 <_fclose_r+0x60>
  40323e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403242:	4299      	cmp	r1, r3
  403244:	d002      	beq.n	40324c <_fclose_r+0x5c>
  403246:	4628      	mov	r0, r5
  403248:	f7ff fae8 	bl	40281c <_free_r>
  40324c:	2300      	movs	r3, #0
  40324e:	6323      	str	r3, [r4, #48]	; 0x30
  403250:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403252:	b121      	cbz	r1, 40325e <_fclose_r+0x6e>
  403254:	4628      	mov	r0, r5
  403256:	f7ff fae1 	bl	40281c <_free_r>
  40325a:	2300      	movs	r3, #0
  40325c:	6463      	str	r3, [r4, #68]	; 0x44
  40325e:	f7ff fa67 	bl	402730 <__sfp_lock_acquire>
  403262:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403264:	2200      	movs	r2, #0
  403266:	07db      	lsls	r3, r3, #31
  403268:	81a2      	strh	r2, [r4, #12]
  40326a:	d50e      	bpl.n	40328a <_fclose_r+0x9a>
  40326c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40326e:	f7ff fbe7 	bl	402a40 <__retarget_lock_close_recursive>
  403272:	f7ff fa63 	bl	40273c <__sfp_lock_release>
  403276:	4630      	mov	r0, r6
  403278:	bd70      	pop	{r4, r5, r6, pc}
  40327a:	f7ff fa2d 	bl	4026d8 <__sinit>
  40327e:	e7bf      	b.n	403200 <_fclose_r+0x10>
  403280:	6921      	ldr	r1, [r4, #16]
  403282:	4628      	mov	r0, r5
  403284:	f7ff faca 	bl	40281c <_free_r>
  403288:	e7d7      	b.n	40323a <_fclose_r+0x4a>
  40328a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40328c:	f7ff fbdc 	bl	402a48 <__retarget_lock_release_recursive>
  403290:	e7ec      	b.n	40326c <_fclose_r+0x7c>
  403292:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403294:	f7ff fbd6 	bl	402a44 <__retarget_lock_acquire_recursive>
  403298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40329c:	2b00      	cmp	r3, #0
  40329e:	d1bb      	bne.n	403218 <_fclose_r+0x28>
  4032a0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4032a2:	f016 0601 	ands.w	r6, r6, #1
  4032a6:	d1b1      	bne.n	40320c <_fclose_r+0x1c>
  4032a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4032aa:	f7ff fbcd 	bl	402a48 <__retarget_lock_release_recursive>
  4032ae:	4630      	mov	r0, r6
  4032b0:	bd70      	pop	{r4, r5, r6, pc}
  4032b2:	bf00      	nop

004032b4 <_fstat_r>:
  4032b4:	b538      	push	{r3, r4, r5, lr}
  4032b6:	460b      	mov	r3, r1
  4032b8:	4c07      	ldr	r4, [pc, #28]	; (4032d8 <_fstat_r+0x24>)
  4032ba:	4605      	mov	r5, r0
  4032bc:	4611      	mov	r1, r2
  4032be:	4618      	mov	r0, r3
  4032c0:	2300      	movs	r3, #0
  4032c2:	6023      	str	r3, [r4, #0]
  4032c4:	f7fe f9aa 	bl	40161c <_fstat>
  4032c8:	1c43      	adds	r3, r0, #1
  4032ca:	d000      	beq.n	4032ce <_fstat_r+0x1a>
  4032cc:	bd38      	pop	{r3, r4, r5, pc}
  4032ce:	6823      	ldr	r3, [r4, #0]
  4032d0:	2b00      	cmp	r3, #0
  4032d2:	d0fb      	beq.n	4032cc <_fstat_r+0x18>
  4032d4:	602b      	str	r3, [r5, #0]
  4032d6:	bd38      	pop	{r3, r4, r5, pc}
  4032d8:	20400958 	.word	0x20400958

004032dc <_lseek_r>:
  4032dc:	b570      	push	{r4, r5, r6, lr}
  4032de:	460d      	mov	r5, r1
  4032e0:	4c08      	ldr	r4, [pc, #32]	; (403304 <_lseek_r+0x28>)
  4032e2:	4611      	mov	r1, r2
  4032e4:	4606      	mov	r6, r0
  4032e6:	461a      	mov	r2, r3
  4032e8:	4628      	mov	r0, r5
  4032ea:	2300      	movs	r3, #0
  4032ec:	6023      	str	r3, [r4, #0]
  4032ee:	f7fe f9a5 	bl	40163c <_lseek>
  4032f2:	1c43      	adds	r3, r0, #1
  4032f4:	d000      	beq.n	4032f8 <_lseek_r+0x1c>
  4032f6:	bd70      	pop	{r4, r5, r6, pc}
  4032f8:	6823      	ldr	r3, [r4, #0]
  4032fa:	2b00      	cmp	r3, #0
  4032fc:	d0fb      	beq.n	4032f6 <_lseek_r+0x1a>
  4032fe:	6033      	str	r3, [r6, #0]
  403300:	bd70      	pop	{r4, r5, r6, pc}
  403302:	bf00      	nop
  403304:	20400958 	.word	0x20400958

00403308 <_read_r>:
  403308:	b570      	push	{r4, r5, r6, lr}
  40330a:	460d      	mov	r5, r1
  40330c:	4c08      	ldr	r4, [pc, #32]	; (403330 <_read_r+0x28>)
  40330e:	4611      	mov	r1, r2
  403310:	4606      	mov	r6, r0
  403312:	461a      	mov	r2, r3
  403314:	4628      	mov	r0, r5
  403316:	2300      	movs	r3, #0
  403318:	6023      	str	r3, [r4, #0]
  40331a:	f7fd f905 	bl	400528 <_read>
  40331e:	1c43      	adds	r3, r0, #1
  403320:	d000      	beq.n	403324 <_read_r+0x1c>
  403322:	bd70      	pop	{r4, r5, r6, pc}
  403324:	6823      	ldr	r3, [r4, #0]
  403326:	2b00      	cmp	r3, #0
  403328:	d0fb      	beq.n	403322 <_read_r+0x1a>
  40332a:	6033      	str	r3, [r6, #0]
  40332c:	bd70      	pop	{r4, r5, r6, pc}
  40332e:	bf00      	nop
  403330:	20400958 	.word	0x20400958
  403334:	0001c200 	.word	0x0001c200
  403338:	000000c0 	.word	0x000000c0
  40333c:	00000800 	.word	0x00000800
  403340:	00000000 	.word	0x00000000

00403344 <_global_impure_ptr>:
  403344:	20400018                                ..@ 

00403348 <_init>:
  403348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40334a:	bf00      	nop
  40334c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40334e:	bc08      	pop	{r3}
  403350:	469e      	mov	lr, r3
  403352:	4770      	bx	lr

00403354 <__init_array_start>:
  403354:	004024c9 	.word	0x004024c9

00403358 <__frame_dummy_init_array_entry>:
  403358:	00400165                                e.@.

0040335c <_fini>:
  40335c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40335e:	bf00      	nop
  403360:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403362:	bc08      	pop	{r3}
  403364:	469e      	mov	lr, r3
  403366:	4770      	bx	lr

00403368 <__fini_array_start>:
  403368:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0934 2040                                   4.@ 

20400444 <__malloc_av_>:
	...
2040044c:	0444 2040 0444 2040 044c 2040 044c 2040     D.@ D.@ L.@ L.@ 
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 

2040084c <__malloc_sbrk_base>:
2040084c:	ffff ffff                                   ....

20400850 <__malloc_trim_threshold>:
20400850:	0000 0002                                   ....
