

================================================================
== Vitis HLS Report for 'convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:46:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.131 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        4|        5|  16.000 ns|  20.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_127_1  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       64|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       97|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_216_p2                |         +|   0|  0|   9|           2|           1|
    |ap_condition_106           |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |icmp_ln127_fu_222_p2       |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  33|          14|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_i45_phi_fu_194_p6   |  14|          3|    2|          6|
    |i45_reg_190                    |   9|          2|    2|          4|
    |ssrWideStream4kernelOut_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  64|         14|    8|         19|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i45_reg_190              |  2|   0|    2|          0|
    |i_reg_309                |  2|   0|    2|          0|
    |icmp_ln127_reg_314       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                                   Source Object                                   |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_ext_blocking_n               |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_str_blocking_n               |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ap_int_blocking_n               |  out|    1|  ap_ctrl_hs|  convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > >|  return value|
|ssrWideStream4kernelOut_din     |  out|  256|     ap_fifo|                                                            ssrWideStream4kernelOut|       pointer|
|ssrWideStream4kernelOut_full_n  |   in|    1|     ap_fifo|                                                            ssrWideStream4kernelOut|       pointer|
|ssrWideStream4kernelOut_write   |  out|    1|     ap_fifo|                                                            ssrWideStream4kernelOut|       pointer|
|p_inDataArray_M_real_address0   |  out|    2|   ap_memory|                                                               p_inDataArray_M_real|         array|
|p_inDataArray_M_real_ce0        |  out|    1|   ap_memory|                                                               p_inDataArray_M_real|         array|
|p_inDataArray_M_real_q0         |   in|   27|   ap_memory|                                                               p_inDataArray_M_real|         array|
|p_inDataArray_M_real1_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_real1|         array|
|p_inDataArray_M_real1_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_real1|         array|
|p_inDataArray_M_real1_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_real1|         array|
|p_inDataArray_M_real2_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_real2|         array|
|p_inDataArray_M_real2_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_real2|         array|
|p_inDataArray_M_real2_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_real2|         array|
|p_inDataArray_M_real3_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_real3|         array|
|p_inDataArray_M_real3_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_real3|         array|
|p_inDataArray_M_real3_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_real3|         array|
|p_inDataArray_M_imag_address0   |  out|    2|   ap_memory|                                                               p_inDataArray_M_imag|         array|
|p_inDataArray_M_imag_ce0        |  out|    1|   ap_memory|                                                               p_inDataArray_M_imag|         array|
|p_inDataArray_M_imag_q0         |   in|   27|   ap_memory|                                                               p_inDataArray_M_imag|         array|
|p_inDataArray_M_imag4_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_imag4|         array|
|p_inDataArray_M_imag4_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_imag4|         array|
|p_inDataArray_M_imag4_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_imag4|         array|
|p_inDataArray_M_imag5_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_imag5|         array|
|p_inDataArray_M_imag5_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_imag5|         array|
|p_inDataArray_M_imag5_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_imag5|         array|
|p_inDataArray_M_imag6_address0  |  out|    2|   ap_memory|                                                              p_inDataArray_M_imag6|         array|
|p_inDataArray_M_imag6_ce0       |  out|    1|   ap_memory|                                                              p_inDataArray_M_imag6|         array|
|p_inDataArray_M_imag6_q0        |   in|   27|   ap_memory|                                                              p_inDataArray_M_imag6|         array|
+--------------------------------+-----+-----+------------+-----------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln127 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:127]   --->   Operation 5 'br' 'br_ln127' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split, i1 1, void"   --->   Operation 6 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i45 = phi i2 0, void, i2 %i, void %.split, i2 0, void"   --->   Operation 7 'phi' 'i45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:127]   --->   Operation 10 'br' 'br_ln127' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i2 %i45" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:127]   --->   Operation 11 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real_addr = getelementptr i27 %p_inDataArray_M_real, i64 0, i64 %zext_ln127" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 12 'getelementptr' 'p_inDataArray_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag_addr = getelementptr i27 %p_inDataArray_M_imag, i64 0, i64 %zext_ln127" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 13 'getelementptr' 'p_inDataArray_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real_load = load i2 %p_inDataArray_M_real_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 14 'load' 'p_inDataArray_M_real_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 15 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag_load = load i2 %p_inDataArray_M_imag_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 15 'load' 'p_inDataArray_M_imag_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real1_addr = getelementptr i27 %p_inDataArray_M_real1, i64 0, i64 %zext_ln127" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 16 'getelementptr' 'p_inDataArray_M_real1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag4_addr = getelementptr i27 %p_inDataArray_M_imag4, i64 0, i64 %zext_ln127" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 17 'getelementptr' 'p_inDataArray_M_imag4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real1_load = load i2 %p_inDataArray_M_real1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 18 'load' 'p_inDataArray_M_real1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 19 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag4_load = load i2 %p_inDataArray_M_imag4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 19 'load' 'p_inDataArray_M_imag4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real2_addr = getelementptr i27 %p_inDataArray_M_real2, i64 0, i64 %zext_ln127" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 20 'getelementptr' 'p_inDataArray_M_real2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag5_addr = getelementptr i27 %p_inDataArray_M_imag5, i64 0, i64 %zext_ln127" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 21 'getelementptr' 'p_inDataArray_M_imag5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real2_load = load i2 %p_inDataArray_M_real2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 22 'load' 'p_inDataArray_M_real2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 23 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag5_load = load i2 %p_inDataArray_M_imag5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 23 'load' 'p_inDataArray_M_imag5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_inDataArray_M_real3_addr = getelementptr i27 %p_inDataArray_M_real3, i64 0, i64 %zext_ln127" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 24 'getelementptr' 'p_inDataArray_M_real3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_inDataArray_M_imag6_addr = getelementptr i27 %p_inDataArray_M_imag6, i64 0, i64 %zext_ln127" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 25 'getelementptr' 'p_inDataArray_M_imag6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.69ns)   --->   "%p_inDataArray_M_real3_load = load i2 %p_inDataArray_M_real3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 26 'load' 'p_inDataArray_M_real3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 27 [2/2] (0.69ns)   --->   "%p_inDataArray_M_imag6_load = load i2 %p_inDataArray_M_imag6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 27 'load' 'p_inDataArray_M_imag6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (0.43ns)   --->   "%i = add i2 %i45, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:127]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.34ns)   --->   "%icmp_ln127 = icmp_eq  i2 %i45, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:127]   --->   Operation 29 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:127]   --->   Operation 30 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln137 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:137]   --->   Operation 31 'br' 'br_ln137' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln127 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:127]   --->   Operation 33 'specpipeline' 'specpipeline_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:127]   --->   Operation 34 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real_load = load i2 %p_inDataArray_M_real_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 35 'load' 'p_inDataArray_M_real_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_3 : Operation 36 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag_load = load i2 %p_inDataArray_M_imag_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 36 'load' 'p_inDataArray_M_imag_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_3 : Operation 37 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real1_load = load i2 %p_inDataArray_M_real1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 37 'load' 'p_inDataArray_M_real1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_3 : Operation 38 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag4_load = load i2 %p_inDataArray_M_imag4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 38 'load' 'p_inDataArray_M_imag4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_3 : Operation 39 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real2_load = load i2 %p_inDataArray_M_real2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 39 'load' 'p_inDataArray_M_real2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_3 : Operation 40 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag5_load = load i2 %p_inDataArray_M_imag5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 40 'load' 'p_inDataArray_M_imag5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_3 : Operation 41 [1/2] (0.69ns)   --->   "%p_inDataArray_M_real3_load = load i2 %p_inDataArray_M_real3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 41 'load' 'p_inDataArray_M_real3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_3 : Operation 42 [1/2] (0.69ns)   --->   "%p_inDataArray_M_imag6_load = load i2 %p_inDataArray_M_imag6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:133]   --->   Operation 42 'load' 'p_inDataArray_M_imag6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i251 @_ssdm_op_BitConcatenate.i251.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27, i27 %p_inDataArray_M_imag6_load, i5 0, i27 %p_inDataArray_M_real3_load, i5 0, i27 %p_inDataArray_M_imag5_load, i5 0, i27 %p_inDataArray_M_real2_load, i5 0, i27 %p_inDataArray_M_imag4_load, i5 0, i27 %p_inDataArray_M_real1_load, i5 0, i27 %p_inDataArray_M_imag_load, i5 0, i27 %p_inDataArray_M_real_load" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i251 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.43ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelOut, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = true> <Delay = 1.43> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%return_ln137 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_fork_merge_utils.hpp:137]   --->   Operation 46 'return' 'return_ln137' <Predicate = (icmp_ln127)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inDataArray_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_real1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_real2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_real3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_imag4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_imag5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_inDataArray_M_imag6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ssrWideStream4kernelOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface    ) [ 0000]
br_ln127                   (br               ) [ 0111]
do_init                    (phi              ) [ 0011]
i45                        (phi              ) [ 0011]
br_ln0                     (br               ) [ 0000]
specmemcore_ln0            (specmemcore      ) [ 0000]
br_ln127                   (br               ) [ 0000]
zext_ln127                 (zext             ) [ 0000]
p_inDataArray_M_real_addr  (getelementptr    ) [ 0011]
p_inDataArray_M_imag_addr  (getelementptr    ) [ 0011]
p_inDataArray_M_real1_addr (getelementptr    ) [ 0011]
p_inDataArray_M_imag4_addr (getelementptr    ) [ 0011]
p_inDataArray_M_real2_addr (getelementptr    ) [ 0011]
p_inDataArray_M_imag5_addr (getelementptr    ) [ 0011]
p_inDataArray_M_real3_addr (getelementptr    ) [ 0011]
p_inDataArray_M_imag6_addr (getelementptr    ) [ 0011]
i                          (add              ) [ 0111]
icmp_ln127                 (icmp             ) [ 0011]
br_ln127                   (br               ) [ 0111]
br_ln137                   (br               ) [ 0111]
empty                      (speclooptripcount) [ 0000]
specpipeline_ln127         (specpipeline     ) [ 0000]
specloopname_ln127         (specloopname     ) [ 0000]
p_inDataArray_M_real_load  (load             ) [ 0000]
p_inDataArray_M_imag_load  (load             ) [ 0000]
p_inDataArray_M_real1_load (load             ) [ 0000]
p_inDataArray_M_imag4_load (load             ) [ 0000]
p_inDataArray_M_real2_load (load             ) [ 0000]
p_inDataArray_M_imag5_load (load             ) [ 0000]
p_inDataArray_M_real3_load (load             ) [ 0000]
p_inDataArray_M_imag6_load (load             ) [ 0000]
tmp                        (bitconcatenate   ) [ 0000]
zext_ln174                 (zext             ) [ 0000]
write_ln174                (write            ) [ 0000]
return_ln137               (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inDataArray_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inDataArray_M_real1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_real1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inDataArray_M_real2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_real2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inDataArray_M_real3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_real3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_inDataArray_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_inDataArray_M_imag4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_imag4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_inDataArray_M_imag5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_imag5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_inDataArray_M_imag6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inDataArray_M_imag6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ssrWideStream4kernelOut">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ssrWideStream4kernelOut"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i251.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln174_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="256" slack="0"/>
<pin id="67" dir="0" index="2" bw="251" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="p_inDataArray_M_real_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="27" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="2" slack="0"/>
<pin id="75" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_real_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_inDataArray_M_imag_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="27" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_real_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="0"/>
<pin id="93" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_imag_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_inDataArray_M_real1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="27" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="2" slack="0"/>
<pin id="101" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_real1_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_inDataArray_M_imag4_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="27" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_imag4_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_real1_load/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_imag4_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_inDataArray_M_real2_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="27" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="2" slack="0"/>
<pin id="127" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_real2_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_inDataArray_M_imag5_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="27" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_imag5_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_real2_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_imag5_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_inDataArray_M_real3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="27" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_real3_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_inDataArray_M_imag6_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="27" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="2" slack="0"/>
<pin id="160" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inDataArray_M_imag6_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_real3_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_inDataArray_M_imag6_load/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="do_init_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="do_init_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="4" bw="1" slack="0"/>
<pin id="185" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i45_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i45 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i45_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="4" bw="1" slack="0"/>
<pin id="200" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i45/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln127_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln127_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="251" slack="0"/>
<pin id="230" dir="0" index="1" bw="27" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="0" index="3" bw="27" slack="0"/>
<pin id="233" dir="0" index="4" bw="1" slack="0"/>
<pin id="234" dir="0" index="5" bw="27" slack="0"/>
<pin id="235" dir="0" index="6" bw="1" slack="0"/>
<pin id="236" dir="0" index="7" bw="27" slack="0"/>
<pin id="237" dir="0" index="8" bw="1" slack="0"/>
<pin id="238" dir="0" index="9" bw="27" slack="0"/>
<pin id="239" dir="0" index="10" bw="1" slack="0"/>
<pin id="240" dir="0" index="11" bw="27" slack="0"/>
<pin id="241" dir="0" index="12" bw="1" slack="0"/>
<pin id="242" dir="0" index="13" bw="27" slack="0"/>
<pin id="243" dir="0" index="14" bw="1" slack="0"/>
<pin id="244" dir="0" index="15" bw="27" slack="0"/>
<pin id="245" dir="1" index="16" bw="251" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln174_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="251" slack="0"/>
<pin id="264" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="return_ln137_fu_267">
<pin_list>
<pin id="268" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln137/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="p_inDataArray_M_real_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_real_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_inDataArray_M_imag_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="1"/>
<pin id="276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_imag_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="p_inDataArray_M_real1_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="1"/>
<pin id="281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_real1_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_inDataArray_M_imag4_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_imag4_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="p_inDataArray_M_real2_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_real2_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_inDataArray_M_imag5_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_imag5_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_inDataArray_M_real3_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="1"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_real3_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="p_inDataArray_M_imag6_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="1"/>
<pin id="306" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_inDataArray_M_imag6_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln127_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="62" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="40" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="71" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="78" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="97" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="104" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="123" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="130" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="149" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="156" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="179" pin=4"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="207"><net_src comp="194" pin="6"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="215"><net_src comp="204" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="220"><net_src comp="194" pin="6"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="194" pin="6"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="246"><net_src comp="58" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="247"><net_src comp="169" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="249"><net_src comp="163" pin="3"/><net_sink comp="228" pin=3"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="251"><net_src comp="143" pin="3"/><net_sink comp="228" pin=5"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="253"><net_src comp="137" pin="3"/><net_sink comp="228" pin=7"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="228" pin=8"/></net>

<net id="255"><net_src comp="117" pin="3"/><net_sink comp="228" pin=9"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="228" pin=10"/></net>

<net id="257"><net_src comp="111" pin="3"/><net_sink comp="228" pin=11"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="228" pin=12"/></net>

<net id="259"><net_src comp="91" pin="3"/><net_sink comp="228" pin=13"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="228" pin=14"/></net>

<net id="261"><net_src comp="85" pin="3"/><net_sink comp="228" pin=15"/></net>

<net id="265"><net_src comp="228" pin="16"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="272"><net_src comp="71" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="277"><net_src comp="78" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="282"><net_src comp="97" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="287"><net_src comp="104" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="292"><net_src comp="123" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="297"><net_src comp="130" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="302"><net_src comp="149" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="307"><net_src comp="156" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="312"><net_src comp="216" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="317"><net_src comp="222" pin="2"/><net_sink comp="314" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ssrWideStream4kernelOut | {3 }
 - Input state : 
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inDataArray_M_real | {2 3 }
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inDataArray_M_real1 | {2 3 }
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inDataArray_M_real2 | {2 3 }
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inDataArray_M_real3 | {2 3 }
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inDataArray_M_imag | {2 3 }
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inDataArray_M_imag4 | {2 3 }
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inDataArray_M_imag5 | {2 3 }
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inDataArray_M_imag6 | {2 3 }
	Port: convertArrayToSuperStream<-1, 40001, 16, 4, complex<ap_fixed<27, 13, 5, 3, 0> > > : ssrWideStream4kernelOut | {}
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		zext_ln127 : 1
		p_inDataArray_M_real_addr : 2
		p_inDataArray_M_imag_addr : 2
		p_inDataArray_M_real_load : 3
		p_inDataArray_M_imag_load : 3
		p_inDataArray_M_real1_addr : 2
		p_inDataArray_M_imag4_addr : 2
		p_inDataArray_M_real1_load : 3
		p_inDataArray_M_imag4_load : 3
		p_inDataArray_M_real2_addr : 2
		p_inDataArray_M_imag5_addr : 2
		p_inDataArray_M_real2_load : 3
		p_inDataArray_M_imag5_load : 3
		p_inDataArray_M_real3_addr : 2
		p_inDataArray_M_imag6_addr : 2
		p_inDataArray_M_real3_load : 3
		p_inDataArray_M_imag6_load : 3
		i : 1
		icmp_ln127 : 1
		br_ln127 : 2
	State 3
		tmp : 1
		zext_ln174 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_216        |    0    |    9    |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln127_fu_222    |    0    |    8    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_64 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln127_fu_204    |    0    |    0    |
|          |    zext_ln174_fu_262    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_228       |    0    |    0    |
|----------|-------------------------|---------|---------|
|  return  |   return_ln137_fu_267   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    17   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|          do_init_reg_175         |    1   |
|            i45_reg_190           |    2   |
|             i_reg_309            |    2   |
|        icmp_ln127_reg_314        |    1   |
|p_inDataArray_M_imag4_addr_reg_284|    2   |
|p_inDataArray_M_imag5_addr_reg_294|    2   |
|p_inDataArray_M_imag6_addr_reg_304|    2   |
| p_inDataArray_M_imag_addr_reg_274|    2   |
|p_inDataArray_M_real1_addr_reg_279|    2   |
|p_inDataArray_M_real2_addr_reg_289|    2   |
|p_inDataArray_M_real3_addr_reg_299|    2   |
| p_inDataArray_M_real_addr_reg_269|    2   |
+----------------------------------+--------+
|               Total              |   22   |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   2  |   2  |    4   ||    9    |
|  grp_access_fu_91 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_117 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_163 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   22   |   89   |
+-----------+--------+--------+--------+
