{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 00:50:23 2009 " "Info: Processing started: Mon Nov 16 00:50:23 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider7_fsm -c divider7_fsm " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider7_fsm -c divider7_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "clk_divide_7 packed divider7_fsm.v(38) " "Critical Warning (10226): Verilog HDL Port Declaration warning at divider7_fsm.v(38): port declaration for \"clk_divide_7\" declares packed dimensions but the data type declaration does not" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 38 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "" 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "clk_divide_7 divider7_fsm.v(44) " "Info (10151): Verilog HDL Declaration information at divider7_fsm.v(44): \"clk_divide_7\" is declared here" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 44 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/divider7_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/divider7_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider7_fsm " "Info: Found entity 1: divider7_fsm" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider7_fsm " "Info: Elaborating entity \"divider7_fsm\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|divider7_fsm\|curr_st 7 " "Info: State machine \"\|divider7_fsm\|curr_st\" contains 7 states" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|divider7_fsm\|curr_st " "Info: Selected Auto state machine encoding method for state machine \"\|divider7_fsm\|curr_st\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|divider7_fsm\|curr_st " "Info: Encoding result for state machine \"\|divider7_fsm\|curr_st\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.0000000 " "Info: Encoded state bit \"curr_st.0000000\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S6 " "Info: Encoded state bit \"curr_st.S6\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S5 " "Info: Encoded state bit \"curr_st.S5\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S4 " "Info: Encoded state bit \"curr_st.S4\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S3 " "Info: Encoded state bit \"curr_st.S3\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S2 " "Info: Encoded state bit \"curr_st.S2\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "curr_st.S1 " "Info: Encoded state bit \"curr_st.S1\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|divider7_fsm\|curr_st.0000000 0000000 " "Info: State \"\|divider7_fsm\|curr_st.0000000\" uses code string \"0000000\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|divider7_fsm\|curr_st.S1 1000001 " "Info: State \"\|divider7_fsm\|curr_st.S1\" uses code string \"1000001\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|divider7_fsm\|curr_st.S2 1000010 " "Info: State \"\|divider7_fsm\|curr_st.S2\" uses code string \"1000010\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|divider7_fsm\|curr_st.S3 1000100 " "Info: State \"\|divider7_fsm\|curr_st.S3\" uses code string \"1000100\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|divider7_fsm\|curr_st.S4 1001000 " "Info: State \"\|divider7_fsm\|curr_st.S4\" uses code string \"1001000\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|divider7_fsm\|curr_st.S5 1010000 " "Info: State \"\|divider7_fsm\|curr_st.S5\" uses code string \"1010000\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|divider7_fsm\|curr_st.S6 1100000 " "Info: State \"\|divider7_fsm\|curr_st.S6\" uses code string \"1100000\"" {  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "RTL/divider7_fsm.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider7_fsm/RTL/divider7_fsm.v" 41 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "curr_st~20 " "Info: Register \"curr_st~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Allocated 136 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 00:50:26 2009 " "Info: Processing ended: Mon Nov 16 00:50:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
