<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>EFR32 Flex Gecko 12 Software Documentation: D:/jenkins-slave/workspaces/Executor-0/super/platform/emlib/inc/em_opamp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EFR32 Flex Gecko 12 Software Documentation
   &#160;<span id="projectnumber">efr32fg12-doc-5.1.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="../../index.html"><span>Documentation&#160;Home</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('em__opamp_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">em_opamp.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="em__opamp_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef EM_OPAMP_H</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define EM_OPAMP_H</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="em__device_8h.html">em_device.h</a>&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if ((defined(_SILICON_LABS_32B_SERIES_0) &amp;&amp; defined(OPAMP_PRESENT) &amp;&amp; (OPAMP_COUNT == 1)) \</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">     || (defined(_SILICON_LABS_32B_SERIES_1) &amp;&amp; defined(VDAC_PRESENT)  &amp;&amp; (VDAC_COUNT &gt; 0)))</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="em__dac_8h.html">em_dac.h</a>&quot;</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#elif defined (_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="em__vdac_8h.html">em_vdac.h</a>&quot;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/***************************************************************************/</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/***************************************************************************/</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DAC_OPA_VALID(opa)    ((opa) &lt;= OPA2)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define VDAC_OPA_VALID(opa)   ((opa) &lt;= OPA2)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> ********************************   ENUMS   ************************************</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga8ab8b812547585753acc6893f340e32c">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32ca61aeb788d20781fee0b8bdcfe6b80d45">   81</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32ca61aeb788d20781fee0b8bdcfe6b80d45">OPA0</a> = 0,                   </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32cac3a183a98505fc44f7f6b3ca61878d62">   82</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32cac3a183a98505fc44f7f6b3ca61878d62">OPA1</a> = 1,                   </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32cac78d738ff7992c7422757e2ab80ceea0">   83</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32cac78d738ff7992c7422757e2ab80ceea0">OPA2</a> = 2                    </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;} <a class="code" href="group__OPAMP.html#ga8ab8b812547585753acc6893f340e32c">OPAMP_TypeDef</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gaa158f1109c96c14b9531b47a76df24bd">   87</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;{</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda699d7ebb9da2765555e363ee806da948">opaNegSelDisable</a>   = DAC_OPA0MUX_NEGSEL_DISABLE,    </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4d5a5946967e1e09f43da0f9de063480">opaNegSelUnityGain</a> = DAC_OPA0MUX_NEGSEL_UG,         </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda9fc4055279e760988f556745d70f2cbc">opaNegSelResTap</a>    = DAC_OPA0MUX_NEGSEL_OPATAP,     </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda709a2599da8ed3b1a29dd9f485411baf">opaNegSelNegPad</a>    = DAC_OPA0MUX_NEGSEL_NEGPAD      </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdad4bcf18c31eec9d11274a1ab65f88118">   95</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdad4bcf18c31eec9d11274a1ab65f88118">opaNegSelAPORT1YCH1</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7a850e82095d526ecbb3b54c14711d33">VDAC_OPA_MUX_NEGSEL_APORT1YCH1</a>,   </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda727adede25883bea0670fdb6ce502579">   96</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda727adede25883bea0670fdb6ce502579">opaNegSelAPORT1YCH3</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7fec2468b3e73476293813282f5fc351">VDAC_OPA_MUX_NEGSEL_APORT1YCH3</a>,   </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda146dca9a823d21c65a053603d9ae17bb">   97</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda146dca9a823d21c65a053603d9ae17bb">opaNegSelAPORT1YCH5</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga76092784c58176d09728d9d5f3be626c">VDAC_OPA_MUX_NEGSEL_APORT1YCH5</a>,   </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda58c5310b4f508ca5220539907c393e67">   98</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda58c5310b4f508ca5220539907c393e67">opaNegSelAPORT1YCH7</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga44f376a601bac563078303be68698022">VDAC_OPA_MUX_NEGSEL_APORT1YCH7</a>,   </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda85051a27097848dacc3eca6f478f301a">   99</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda85051a27097848dacc3eca6f478f301a">opaNegSelAPORT1YCH9</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga4d94b4caef96121778447e9e5070594f">VDAC_OPA_MUX_NEGSEL_APORT1YCH9</a>,   </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4bb524ef65be3f6420539b7ab51e50d1">  100</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4bb524ef65be3f6420539b7ab51e50d1">opaNegSelAPORT1YCH11</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga6f54224f3b7b5a15b60c55c01164150a">VDAC_OPA_MUX_NEGSEL_APORT1YCH11</a>,  </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaac1cf3173ab27385072e84089bbdcf88">  101</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaac1cf3173ab27385072e84089bbdcf88">opaNegSelAPORT1YCH13</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga95a211170c5a774268db50608de93092">VDAC_OPA_MUX_NEGSEL_APORT1YCH13</a>,  </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda5ca0447c677fce4d8eb2bac7b94a406f">  102</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda5ca0447c677fce4d8eb2bac7b94a406f">opaNegSelAPORT1YCH15</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gab9f771671c2f3b454e4e43d8731645d7">VDAC_OPA_MUX_NEGSEL_APORT1YCH15</a>,  </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda444863370fb9647b7b36bf811e651b87">  103</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda444863370fb9647b7b36bf811e651b87">opaNegSelAPORT1YCH17</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga9bf1f6ae7754bc63b59f3227a126e81b">VDAC_OPA_MUX_NEGSEL_APORT1YCH17</a>,  </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda1355faecd9dbed15fd0ffe331648495e">  104</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda1355faecd9dbed15fd0ffe331648495e">opaNegSelAPORT1YCH19</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga11ae4cb56653ef01ab964d9222308cad">VDAC_OPA_MUX_NEGSEL_APORT1YCH19</a>,  </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda15ca7dafe7e4d5913d7e828de24e696b">  105</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda15ca7dafe7e4d5913d7e828de24e696b">opaNegSelAPORT1YCH21</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga16fb279c45abfc52eea6eb756b6e9c56">VDAC_OPA_MUX_NEGSEL_APORT1YCH21</a>,  </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda8431ead79294d86391adf1ca89575a5a">  106</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda8431ead79294d86391adf1ca89575a5a">opaNegSelAPORT1YCH23</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafba382c7194850c4c17428acc0fe5539">VDAC_OPA_MUX_NEGSEL_APORT1YCH23</a>,  </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda51766777b7c2522aeae7699f3c77384a">  107</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda51766777b7c2522aeae7699f3c77384a">opaNegSelAPORT1YCH25</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad02b5189d816a2200eaeb41e3e17b53f">VDAC_OPA_MUX_NEGSEL_APORT1YCH25</a>,  </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda7392cf168fc099746067e83d7948f454">  108</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda7392cf168fc099746067e83d7948f454">opaNegSelAPORT1YCH27</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga489bbffcbbcb00e035f35acc170939e8">VDAC_OPA_MUX_NEGSEL_APORT1YCH27</a>,  </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdad122a409330d5f2ed01c325755ad45a0">  109</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdad122a409330d5f2ed01c325755ad45a0">opaNegSelAPORT1YCH29</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae6cbc9fb5f333c3e86e73b65af2d30a5">VDAC_OPA_MUX_NEGSEL_APORT1YCH29</a>,  </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa0512a29bc0419ee8891c12605ed0275">  110</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa0512a29bc0419ee8891c12605ed0275">opaNegSelAPORT1YCH31</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga2387786f93a3d69473480a7d773b1987">VDAC_OPA_MUX_NEGSEL_APORT1YCH31</a>,  </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa402aeee40694b5f35fa9fce0b413215">  111</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa402aeee40694b5f35fa9fce0b413215">opaNegSelAPORT2YCH0</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf350c7ea47483fecb429e0b58b458ce3">VDAC_OPA_MUX_NEGSEL_APORT2YCH0</a>,   </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaaabfc0c07b8bc5a29e1de8d4690319a3">  112</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaaabfc0c07b8bc5a29e1de8d4690319a3">opaNegSelAPORT2YCH2</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga96575d54f9c1ca44b9dc88713c524fd7">VDAC_OPA_MUX_NEGSEL_APORT2YCH2</a>,   </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae498359afb2d34b98ec682229ac1ecfa">  113</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae498359afb2d34b98ec682229ac1ecfa">opaNegSelAPORT2YCH4</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga9ba577373aeb86a5b79eb6beb60c080d">VDAC_OPA_MUX_NEGSEL_APORT2YCH4</a>,   </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda8ef0107f67f56dd638889f819dc62629">  114</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda8ef0107f67f56dd638889f819dc62629">opaNegSelAPORT2YCH6</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gac45c14165d3cc93c6804b7282f4d15be">VDAC_OPA_MUX_NEGSEL_APORT2YCH6</a>,   </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda62b97c457c003910cfc772aceda1ca3f">  115</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda62b97c457c003910cfc772aceda1ca3f">opaNegSelAPORT2YCH8</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa2a9ceaae811398c8d1480459cff3187">VDAC_OPA_MUX_NEGSEL_APORT2YCH8</a>,   </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdab0cad338677f96ac804b372ed5f37cbb">  116</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdab0cad338677f96ac804b372ed5f37cbb">opaNegSelAPORT2YCH10</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga2859616cff4245a923512e37e24cf175">VDAC_OPA_MUX_NEGSEL_APORT2YCH10</a>,  </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf5df747d717f5ea89868c177c55842cd">  117</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf5df747d717f5ea89868c177c55842cd">opaNegSelAPORT2YCH12</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gab832935a89bcf0e0faec1bb5cf221ea9">VDAC_OPA_MUX_NEGSEL_APORT2YCH12</a>,  </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa1c97b4784b618c83c841ab5094df862">  118</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa1c97b4784b618c83c841ab5094df862">opaNegSelAPORT2YCH14</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gabac801b74be1582d44ead5269943b2d0">VDAC_OPA_MUX_NEGSEL_APORT2YCH14</a>,  </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf2b58040525fce99b5074de8c79178d4">  119</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf2b58040525fce99b5074de8c79178d4">opaNegSelAPORT2YCH16</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gadb418892421f7d56f8a53591db55a84a">VDAC_OPA_MUX_NEGSEL_APORT2YCH16</a>,  </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda58d302aa395fa9c5994ff7866e54d9b7">  120</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda58d302aa395fa9c5994ff7866e54d9b7">opaNegSelAPORT2YCH18</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga2e37a391ef1355aafa5e61c9615c7a96">VDAC_OPA_MUX_NEGSEL_APORT2YCH18</a>,  </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda62a4e8c2d7c4f472b5c8e5d46fe4087e">  121</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda62a4e8c2d7c4f472b5c8e5d46fe4087e">opaNegSelAPORT2YCH20</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga663b930f7b78c82d0913c0d3f225defa">VDAC_OPA_MUX_NEGSEL_APORT2YCH20</a>,  </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda733fc5a5fa151eb5810486d494e75716">  122</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda733fc5a5fa151eb5810486d494e75716">opaNegSelAPORT2YCH22</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gabcbf18e08d8ff36793a3628ee8a689e2">VDAC_OPA_MUX_NEGSEL_APORT2YCH22</a>,  </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda19bfdef2104883ad670e9b4bc581a0ad">  123</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda19bfdef2104883ad670e9b4bc581a0ad">opaNegSelAPORT2YCH24</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gadd01895189b03a551bba3b0fd6a8d895">VDAC_OPA_MUX_NEGSEL_APORT2YCH24</a>,  </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaac4b045949563293a07e1d4f7cc4d19f">  124</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaac4b045949563293a07e1d4f7cc4d19f">opaNegSelAPORT2YCH26</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga91d4835732999748904bf59f36556f49">VDAC_OPA_MUX_NEGSEL_APORT2YCH26</a>,  </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6f2a6cbb41213da780f4beb8340cc160">  125</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6f2a6cbb41213da780f4beb8340cc160">opaNegSelAPORT2YCH28</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga89e7e859a384a259ae90bbf36538b430">VDAC_OPA_MUX_NEGSEL_APORT2YCH28</a>,  </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdacef1413b08dbfadb20c3a516c5a05ac1">  126</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdacef1413b08dbfadb20c3a516c5a05ac1">opaNegSelAPORT2YCH30</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaacbdd52db0b2770eaf856b4c29e941f7">VDAC_OPA_MUX_NEGSEL_APORT2YCH30</a>,  </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6a7439bb96913d624d2f6a28aa8c23e6">  127</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6a7439bb96913d624d2f6a28aa8c23e6">opaNegSelAPORT3YCH1</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad5f0a1107f5abc5c03c4bcd71b4d5c37">VDAC_OPA_MUX_NEGSEL_APORT3YCH1</a>,   </div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf5112e5560fa9c55240da73640792b3e">  128</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf5112e5560fa9c55240da73640792b3e">opaNegSelAPORT3YCH3</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga19a95300b5f7484af06868beecf68631">VDAC_OPA_MUX_NEGSEL_APORT3YCH3</a>,   </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda03109d0d4a44a2e912fbab7a69b5079d">  129</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda03109d0d4a44a2e912fbab7a69b5079d">opaNegSelAPORT3YCH5</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga6ce05ebec5499c707bbb364c5dd35d3c">VDAC_OPA_MUX_NEGSEL_APORT3YCH5</a>,   </div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda777c4a4c5317f381c4ab7e8690322fe8">  130</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda777c4a4c5317f381c4ab7e8690322fe8">opaNegSelAPORT3YCH7</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gab17acbf9cbbdb90d1fae0ebf3766a980">VDAC_OPA_MUX_NEGSEL_APORT3YCH7</a>,   </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaada6ca80f4cf427aa19da61fa109664f">  131</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaada6ca80f4cf427aa19da61fa109664f">opaNegSelAPORT3YCH9</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1aa7b16edfd774a491d8f40d556dc331">VDAC_OPA_MUX_NEGSEL_APORT3YCH9</a>,   </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda41fa69bbfbb0bea36e7ede01e8a77e9d">  132</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda41fa69bbfbb0bea36e7ede01e8a77e9d">opaNegSelAPORT3YCH11</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gac4e8ad4e167b608d9e77b24a9c2faa51">VDAC_OPA_MUX_NEGSEL_APORT3YCH11</a>,  </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda83387606c7373e23fb4f6cd91e44c98a">  133</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda83387606c7373e23fb4f6cd91e44c98a">opaNegSelAPORT3YCH13</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf7806290d4a1f3ce189502cfd929b89d">VDAC_OPA_MUX_NEGSEL_APORT3YCH13</a>,  </div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda077c933a3f34eed9591d38f0e7bf48f4">  134</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda077c933a3f34eed9591d38f0e7bf48f4">opaNegSelAPORT3YCH15</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga72f129cc74d9bb14165be58d28f84e50">VDAC_OPA_MUX_NEGSEL_APORT3YCH15</a>,  </div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda9657815086288c08da1352b2a723bb0d">  135</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda9657815086288c08da1352b2a723bb0d">opaNegSelAPORT3YCH17</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga8d7febc5cf212250ce5c1acba2e54092">VDAC_OPA_MUX_NEGSEL_APORT3YCH17</a>,  </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4646a79b8e14208ed281edbc9d1e8c52">  136</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4646a79b8e14208ed281edbc9d1e8c52">opaNegSelAPORT3YCH19</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafa0bce061a7fd7a99915a0efbd1e410c">VDAC_OPA_MUX_NEGSEL_APORT3YCH19</a>,  </div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda7e8edcb3862d319e225bc9a2ad73ecb2">  137</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda7e8edcb3862d319e225bc9a2ad73ecb2">opaNegSelAPORT3YCH21</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaffbfb644ca3c03d1d9a41b8c72c79da7">VDAC_OPA_MUX_NEGSEL_APORT3YCH21</a>,  </div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf50df9875af95a1a11e2724a4335df1b">  138</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf50df9875af95a1a11e2724a4335df1b">opaNegSelAPORT3YCH23</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga256c413fb283732cf272409942e8a8ae">VDAC_OPA_MUX_NEGSEL_APORT3YCH23</a>,  </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdafdd3df505772c262b2d71f82982ec44b">  139</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdafdd3df505772c262b2d71f82982ec44b">opaNegSelAPORT3YCH25</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga96f5f734484ea6ef49bbb63347c43b31">VDAC_OPA_MUX_NEGSEL_APORT3YCH25</a>,  </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaaf2c0e652822b6bc96ddff8b0ef47658">  140</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaaf2c0e652822b6bc96ddff8b0ef47658">opaNegSelAPORT3YCH27</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga44fdd2da6d93aef2d8d260a6800466be">VDAC_OPA_MUX_NEGSEL_APORT3YCH27</a>,  </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda268aa0656b3a70163dce3c259c11afe1">  141</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda268aa0656b3a70163dce3c259c11afe1">opaNegSelAPORT3YCH29</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga3ab5de5e96f2a1e9d301a80b8c35461a">VDAC_OPA_MUX_NEGSEL_APORT3YCH29</a>,  </div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae1737ed579c592e4523bba71d9da46b8">  142</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae1737ed579c592e4523bba71d9da46b8">opaNegSelAPORT3YCH31</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga21cacd48a0cadcf2fbf209eac56b6443">VDAC_OPA_MUX_NEGSEL_APORT3YCH31</a>,  </div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda282cd8d15fd57fe9a7f04b78fe5abb08">  143</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda282cd8d15fd57fe9a7f04b78fe5abb08">opaNegSelAPORT4YCH0</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga27b1baf0e155036f025566fe1e6cad08">VDAC_OPA_MUX_NEGSEL_APORT4YCH0</a>,   </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6056642e26d4b3e7f893f818c7fefbed">  144</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6056642e26d4b3e7f893f818c7fefbed">opaNegSelAPORT4YCH2</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga30df9fcf105ecdbf6d7fa796abbc61a4">VDAC_OPA_MUX_NEGSEL_APORT4YCH2</a>,   </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda912ba68166f0e17109453e40acabc63b">  145</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda912ba68166f0e17109453e40acabc63b">opaNegSelAPORT4YCH4</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf9ff47f7c8a20489fefc901feb0953a5">VDAC_OPA_MUX_NEGSEL_APORT4YCH4</a>,   </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdac44efdc7b86545ef0a3ae0c5c7977b97">  146</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdac44efdc7b86545ef0a3ae0c5c7977b97">opaNegSelAPORT4YCH6</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga40147ec7cd61a3c4c5ae8727e69c41c2">VDAC_OPA_MUX_NEGSEL_APORT4YCH6</a>,   </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda27e5ef60ae22e1ccb0a2f50a37a04a88">  147</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda27e5ef60ae22e1ccb0a2f50a37a04a88">opaNegSelAPORT4YCH8</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gab959cc85d3190070150869a2990afb47">VDAC_OPA_MUX_NEGSEL_APORT4YCH8</a>,   </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda32e3f60914a2f5369cf4f2bd88e07670">  148</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda32e3f60914a2f5369cf4f2bd88e07670">opaNegSelAPORT4YCH10</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga6995d382653865febf16fd752f899116">VDAC_OPA_MUX_NEGSEL_APORT4YCH10</a>,  </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda41f4957557e9005d8356230f75f5a943">  149</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda41f4957557e9005d8356230f75f5a943">opaNegSelAPORT4YCH12</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga9c35c0ecdbd1119ef7e5ec6ece260414">VDAC_OPA_MUX_NEGSEL_APORT4YCH12</a>,  </div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda5738f4dcb79c62fa77a5deece18ee0e5">  150</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda5738f4dcb79c62fa77a5deece18ee0e5">opaNegSelAPORT4YCH14</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga92bf569379e4213725d0523ef4ff70fb">VDAC_OPA_MUX_NEGSEL_APORT4YCH14</a>,  </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdac91ae4347c7e4a49f8bb34d2a4d03dcb">  151</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdac91ae4347c7e4a49f8bb34d2a4d03dcb">opaNegSelAPORT4YCH16</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga62f270335388d1ef31ea21241d541e5c">VDAC_OPA_MUX_NEGSEL_APORT4YCH16</a>,  </div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda85b5f34133e1f33e6ce69a4b74023ef8">  152</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda85b5f34133e1f33e6ce69a4b74023ef8">opaNegSelAPORT4YCH18</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga61987fee2b080fa9b8e923adbfdb0226">VDAC_OPA_MUX_NEGSEL_APORT4YCH18</a>,  </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaabbdc5c85f236cf01ccbf538889a49d6">  153</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaabbdc5c85f236cf01ccbf538889a49d6">opaNegSelAPORT4YCH20</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga290ac6db556517ba5e46f0acde7c84fc">VDAC_OPA_MUX_NEGSEL_APORT4YCH20</a>,  </div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda0ac55ad5e97480d59c393f617d98bcd8">  154</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda0ac55ad5e97480d59c393f617d98bcd8">opaNegSelAPORT4YCH22</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad0a97ec72bf90e8d5575fcc5946c5fb3">VDAC_OPA_MUX_NEGSEL_APORT4YCH22</a>,  </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf4a4aa17135dddca94d1c3c141598cc1">  155</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf4a4aa17135dddca94d1c3c141598cc1">opaNegSelAPORT4YCH24</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga56a0c3f9c418412ed79c22307fed2ab3">VDAC_OPA_MUX_NEGSEL_APORT4YCH24</a>,  </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda56f4fe00f7dac736dd97510f6a1a390c">  156</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda56f4fe00f7dac736dd97510f6a1a390c">opaNegSelAPORT4YCH26</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa683f1e0de059625076316aaf43706b5">VDAC_OPA_MUX_NEGSEL_APORT4YCH26</a>,  </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa2066a5786a8247756ae5cabffddbacf">  157</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa2066a5786a8247756ae5cabffddbacf">opaNegSelAPORT4YCH28</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga886ac1ff7277ce686e4934f67471d62e">VDAC_OPA_MUX_NEGSEL_APORT4YCH28</a>,  </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae394d66e655fd7ce1ef8a0e62285cb76">  158</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae394d66e655fd7ce1ef8a0e62285cb76">opaNegSelAPORT4YCH30</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga27b98a7aa4e3115c6644face7f28e887">VDAC_OPA_MUX_NEGSEL_APORT4YCH30</a>,  </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda699d7ebb9da2765555e363ee806da948">  159</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda699d7ebb9da2765555e363ee806da948">opaNegSelDisable</a>      = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga6b5090b08c009f20858210d4a72a8bfa">VDAC_OPA_MUX_NEGSEL_DISABLE</a>,      </div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4d5a5946967e1e09f43da0f9de063480">  160</a></span>&#160;  opaNegSelUnityGain    = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga28855cd4b93bc612f8d2db7d372bfbc8">VDAC_OPA_MUX_NEGSEL_UG</a>,           </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda9fc4055279e760988f556745d70f2cbc">  161</a></span>&#160;  opaNegSelResTap       = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga17f337bfd3d0e641086d2543c456df12">VDAC_OPA_MUX_NEGSEL_OPATAP</a>,       </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda709a2599da8ed3b1a29dd9f485411baf">  162</a></span>&#160;  opaNegSelNegPad       = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga920c2a3fa4ecd43b0e78407b62a339c9">VDAC_OPA_MUX_NEGSEL_NEGPAD</a>        </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;} <a class="code" href="group__OPAMP.html#gaa158f1109c96c14b9531b47a76df24bd">OPAMP_NegSel_TypeDef</a>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga2c5ecf4f85f9031861b4e81643cb4ff8">  167</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae21977e809bba2de7b6fb094bc6af119">opaPosSelDisable</a>    = DAC_OPA0MUX_POSSEL_DISABLE,   </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a04bf4bd5e1eddf1f4dd7ded4f54de3d3">opaPosSelDac</a>        = DAC_OPA0MUX_POSSEL_DAC,       </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5a6754275c04524535d14ce03d74be54">opaPosSelPosPad</a>     = DAC_OPA0MUX_POSSEL_POSPAD,    </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4e24b5e6e37e99cd0c32ecadcadf3b4d">opaPosSelOpaIn</a>      = DAC_OPA0MUX_POSSEL_OPA0INP,   </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  opaPosSelResTapOpa0 = DAC_OPA0MUX_POSSEL_OPATAP     </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac92dbe3cce8e6ed781e6fcdba8ad5b72">  176</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac92dbe3cce8e6ed781e6fcdba8ad5b72">opaPosSelAPORT1XCH0</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gade0e3379f35d3599895d3e3d5d6b4407">VDAC_OPA_MUX_POSSEL_APORT1XCH0</a>,   </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab2d0693ee47de60c77cddfb2350eb957">  177</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab2d0693ee47de60c77cddfb2350eb957">opaPosSelAPORT1XCH2</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gadd84a8c87518ecc1945d5575b9167214">VDAC_OPA_MUX_POSSEL_APORT1XCH2</a>,   </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a372ebe9c060099735d12e146236f5ca1">  178</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a372ebe9c060099735d12e146236f5ca1">opaPosSelAPORT1XCH4</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae19e5bb32b67b1eba322ae8e0893c65a">VDAC_OPA_MUX_POSSEL_APORT1XCH4</a>,   </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a0c3cb96f68450f0fed45e816dcfea67f">  179</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a0c3cb96f68450f0fed45e816dcfea67f">opaPosSelAPORT1XCH6</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad12d848f152f772910b48b277f4a0a42">VDAC_OPA_MUX_POSSEL_APORT1XCH6</a>,   </div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a0ab706cd489f46d433aa3658417989c3">  180</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a0ab706cd489f46d433aa3658417989c3">opaPosSelAPORT1XCH8</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga8c90b2be0d3975b54c42e5b4b5c20f5f">VDAC_OPA_MUX_POSSEL_APORT1XCH8</a>,   </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4b7761f96b8f3bae3bed4f6a8a2bbaf3">  181</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4b7761f96b8f3bae3bed4f6a8a2bbaf3">opaPosSelAPORT1XCH10</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa4530142052cd10a68d54fb906b91399">VDAC_OPA_MUX_POSSEL_APORT1XCH10</a>,  </div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a67f6dd3b0ecbe1e0a69c813eeea0382e">  182</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a67f6dd3b0ecbe1e0a69c813eeea0382e">opaPosSelAPORT1XCH12</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga67c207fb74930e98d9a2bdd8fde17e5b">VDAC_OPA_MUX_POSSEL_APORT1XCH12</a>,  </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa094577d570d1bb68cac7252db195945">  183</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa094577d570d1bb68cac7252db195945">opaPosSelAPORT1XCH14</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1797c81d0cb8172de4492110aae33e93">VDAC_OPA_MUX_POSSEL_APORT1XCH14</a>,  </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a35773dbeb366558fc104c12a7ce0101e">  184</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a35773dbeb366558fc104c12a7ce0101e">opaPosSelAPORT1XCH16</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gac27506e77ea242d431975be7e8fd9492">VDAC_OPA_MUX_POSSEL_APORT1XCH16</a>,  </div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8adbbd31449f44e5f3dd9bc4cb4601a87a">  185</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8adbbd31449f44e5f3dd9bc4cb4601a87a">opaPosSelAPORT1XCH18</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gadd73ead5d4f4bedef033a2cb768e150a">VDAC_OPA_MUX_POSSEL_APORT1XCH18</a>,  </div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a7be397c1d157a5199bed0a87c04d3b80">  186</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a7be397c1d157a5199bed0a87c04d3b80">opaPosSelAPORT1XCH20</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gac0aac3b3fae8062a2505615b6a13a187">VDAC_OPA_MUX_POSSEL_APORT1XCH20</a>,  </div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8acedfe02b7f04100f1edab259b3f58750">  187</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8acedfe02b7f04100f1edab259b3f58750">opaPosSelAPORT1XCH22</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaaa3e2cbf66ac57761fa9659ba25f81d4">VDAC_OPA_MUX_POSSEL_APORT1XCH22</a>,  </div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a6a3a0e52729c46b872057cc1c4201b73">  188</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a6a3a0e52729c46b872057cc1c4201b73">opaPosSelAPORT1XCH24</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7989b24c5e2bf65c2c76b4760d0e876c">VDAC_OPA_MUX_POSSEL_APORT1XCH24</a>,  </div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a169f7799a163ca7e6a7c460515ae3ea4">  189</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a169f7799a163ca7e6a7c460515ae3ea4">opaPosSelAPORT1XCH26</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa4f04d4f7afa2f96ff013f5654661c85">VDAC_OPA_MUX_POSSEL_APORT1XCH26</a>,  </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8af50d0f3485e9b5a690acb0ac436aee30">  190</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8af50d0f3485e9b5a690acb0ac436aee30">opaPosSelAPORT1XCH28</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga5114a46f33f3fd97f4462d969c2ce584">VDAC_OPA_MUX_POSSEL_APORT1XCH28</a>,  </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aad62ef208f9e70d21de366f34d3e146c">  191</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aad62ef208f9e70d21de366f34d3e146c">opaPosSelAPORT1XCH30</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaaaaf5d4628c656ae760a30b923d6c5a6">VDAC_OPA_MUX_POSSEL_APORT1XCH30</a>,  </div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a40f694cda9a5ba2b3e0710babd2f8c63">  192</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a40f694cda9a5ba2b3e0710babd2f8c63">opaPosSelAPORT2XCH1</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga5d9f687d134d68c283f5d19f1de9d36f">VDAC_OPA_MUX_POSSEL_APORT2XCH1</a>,   </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa37cc39cd2777592385aab4a96cf03ff">  193</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa37cc39cd2777592385aab4a96cf03ff">opaPosSelAPORT2XCH3</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaeaddd13e251f37a0eaf6f25b4f1f4c58">VDAC_OPA_MUX_POSSEL_APORT2XCH3</a>,   </div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a9947a6bd1b0d937f86daf6a8f59bb4a2">  194</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a9947a6bd1b0d937f86daf6a8f59bb4a2">opaPosSelAPORT2XCH5</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga28d78617799b9a9a0d270403d96d6538">VDAC_OPA_MUX_POSSEL_APORT2XCH5</a>,   </div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a373bfd828f287b8f74cad5d4c14c8ed7">  195</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a373bfd828f287b8f74cad5d4c14c8ed7">opaPosSelAPORT2XCH7</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gabdac0008256c20aa35a379ae65c011f2">VDAC_OPA_MUX_POSSEL_APORT2XCH7</a>,   </div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a02f37340350a67e17a8be282ffd404b1">  196</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a02f37340350a67e17a8be282ffd404b1">opaPosSelAPORT2XCH9</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae04a71165e44657144311ab20fbdd6bb">VDAC_OPA_MUX_POSSEL_APORT2XCH9</a>,   </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae9faa0360afb60d97b13b2485fca3b75">  197</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae9faa0360afb60d97b13b2485fca3b75">opaPosSelAPORT2XCH11</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga894b4fac6c1da9c225358c274ad5fbf6">VDAC_OPA_MUX_POSSEL_APORT2XCH11</a>,  </div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab320fd3da17b150bddcdc60d6acc3716">  198</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab320fd3da17b150bddcdc60d6acc3716">opaPosSelAPORT2XCH13</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga8d292b069355008d8846a3fa8c71bd7c">VDAC_OPA_MUX_POSSEL_APORT2XCH13</a>,  </div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a48f38f370827322ba4e369419903c88e">  199</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a48f38f370827322ba4e369419903c88e">opaPosSelAPORT2XCH15</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga971c780fcde7f4233916525015dbbed7">VDAC_OPA_MUX_POSSEL_APORT2XCH15</a>,  </div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a238917b6009143e735003b98593f03d2">  200</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a238917b6009143e735003b98593f03d2">opaPosSelAPORT2XCH17</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga23f19dab7b25d1f28381382b774820f3">VDAC_OPA_MUX_POSSEL_APORT2XCH17</a>,  </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a74999388f8774026d544a142a276a363">  201</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a74999388f8774026d544a142a276a363">opaPosSelAPORT2XCH19</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga6d9183a6e80658c5c13d19478daf7dde">VDAC_OPA_MUX_POSSEL_APORT2XCH19</a>,  </div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a58527d7f68275f7e3b894fa7a5695f54">  202</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a58527d7f68275f7e3b894fa7a5695f54">opaPosSelAPORT2XCH21</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga50dd3fb121eef6ecf180882d0e451890">VDAC_OPA_MUX_POSSEL_APORT2XCH21</a>,  </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a45ffdcb0f2c5d75718a7c18841bf2161">  203</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a45ffdcb0f2c5d75718a7c18841bf2161">opaPosSelAPORT2XCH23</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga4d06dc20c81b2bf6125846427e798be8">VDAC_OPA_MUX_POSSEL_APORT2XCH23</a>,  </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a3fbbc3ad92db99686a5ddeffaec04dd1">  204</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a3fbbc3ad92db99686a5ddeffaec04dd1">opaPosSelAPORT2XCH25</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7ce47a55b7e1d3cc3d9b2eed6ac91aad">VDAC_OPA_MUX_POSSEL_APORT2XCH25</a>,  </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1020ba105e10e5e2b5f88a9815943703">  205</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1020ba105e10e5e2b5f88a9815943703">opaPosSelAPORT2XCH27</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga3bf12550a8243d17eebece3922dd7ad9">VDAC_OPA_MUX_POSSEL_APORT2XCH27</a>,  </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1ce987e731b8f55ecfd363bda50eb54c">  206</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1ce987e731b8f55ecfd363bda50eb54c">opaPosSelAPORT2XCH29</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1d496c0680b9e5ac53341cce2245be65">VDAC_OPA_MUX_POSSEL_APORT2XCH29</a>,  </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a8677640d3b3c9a4beb3a3a0cc2320461">  207</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a8677640d3b3c9a4beb3a3a0cc2320461">opaPosSelAPORT2XCH31</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gac87b8193905c431d1138fc0edc8dd38e">VDAC_OPA_MUX_POSSEL_APORT2XCH31</a>,  </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae0dcb825c5aed24a61bad47723f52966">  208</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae0dcb825c5aed24a61bad47723f52966">opaPosSelAPORT3XCH0</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafb2c80cc76f9419a737cb74867d53386">VDAC_OPA_MUX_POSSEL_APORT3XCH0</a>,   </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a13ac438aada968185494518d957ecd98">  209</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a13ac438aada968185494518d957ecd98">opaPosSelAPORT3XCH2</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga84f86de9c6bd4dec5c1b2362d5473abe">VDAC_OPA_MUX_POSSEL_APORT3XCH2</a>,   </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a6950763abfd7ca01ad51ed276475302d">  210</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a6950763abfd7ca01ad51ed276475302d">opaPosSelAPORT3XCH4</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga626921fe96827f04e54fab3b4cc4df85">VDAC_OPA_MUX_POSSEL_APORT3XCH4</a>,   </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a86b6bd3ba4284162ba3570524cc5af70">  211</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a86b6bd3ba4284162ba3570524cc5af70">opaPosSelAPORT3XCH6</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafea302809382b771b2b22d639c853b31">VDAC_OPA_MUX_POSSEL_APORT3XCH6</a>,   </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8af1ef064df428d6f50a7ec3891ea0dd24">  212</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8af1ef064df428d6f50a7ec3891ea0dd24">opaPosSelAPORT3XCH8</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga04e3987dd877a6ee97c374ca7485b3a8">VDAC_OPA_MUX_POSSEL_APORT3XCH8</a>,   </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a8abd5a3c164fb21ab730588262f73f46">  213</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a8abd5a3c164fb21ab730588262f73f46">opaPosSelAPORT3XCH10</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae879f3224d172f09359e5f0087bc63d0">VDAC_OPA_MUX_POSSEL_APORT3XCH10</a>,  </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa239fcd852c82a43cf7f48dfb1a19b8b">  214</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa239fcd852c82a43cf7f48dfb1a19b8b">opaPosSelAPORT3XCH12</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga2d0e64db47acfa9165b190f6858560e1">VDAC_OPA_MUX_POSSEL_APORT3XCH12</a>,  </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8abb6c1d8b98043d8b81bf5e71b99da04e">  215</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8abb6c1d8b98043d8b81bf5e71b99da04e">opaPosSelAPORT3XCH14</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga75aab555ddfe037ae0a371661d6367b0">VDAC_OPA_MUX_POSSEL_APORT3XCH14</a>,  </div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8afe52c96376c3140169504740c29696d2">  216</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8afe52c96376c3140169504740c29696d2">opaPosSelAPORT3XCH16</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga546a997d6529ebdf3d40783ebd40f62b">VDAC_OPA_MUX_POSSEL_APORT3XCH16</a>,  </div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a62b8213658318f4c4679887412681e07">  217</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a62b8213658318f4c4679887412681e07">opaPosSelAPORT3XCH18</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga266519a66439c3891373fa706c29f977">VDAC_OPA_MUX_POSSEL_APORT3XCH18</a>,  </div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a99a4b2281abe81fe24afbc98ab4f40ce">  218</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a99a4b2281abe81fe24afbc98ab4f40ce">opaPosSelAPORT3XCH20</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae1812a33f6a200f36fbe494a2c392e0f">VDAC_OPA_MUX_POSSEL_APORT3XCH20</a>,  </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a077713ef4c1c455fc898f90d79e97151">  219</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a077713ef4c1c455fc898f90d79e97151">opaPosSelAPORT3XCH22</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gabfe546beebe3340954aca865cfa269cd">VDAC_OPA_MUX_POSSEL_APORT3XCH22</a>,  </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5cf775fd7203791fb327603558aa4ed6">  220</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5cf775fd7203791fb327603558aa4ed6">opaPosSelAPORT3XCH24</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaffcbb8fb53165b604256e3fd5fd00f14">VDAC_OPA_MUX_POSSEL_APORT3XCH24</a>,  </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a94e0dba38b2a22087d3d0c6590c102cc">  221</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a94e0dba38b2a22087d3d0c6590c102cc">opaPosSelAPORT3XCH26</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaafc27483be75f4fffd7a456472488dc1">VDAC_OPA_MUX_POSSEL_APORT3XCH26</a>,  </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5dadbc5a2c983d9f6d934c0bebf73ead">  222</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5dadbc5a2c983d9f6d934c0bebf73ead">opaPosSelAPORT3XCH28</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad98abcb69e70f3f85f49fb63da9a1018">VDAC_OPA_MUX_POSSEL_APORT3XCH28</a>,  </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a72b712bb389e5b179bac21887b1fa37a">  223</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a72b712bb389e5b179bac21887b1fa37a">opaPosSelAPORT3XCH30</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga961ed44d47ba5ec1ec8d673b2933cb10">VDAC_OPA_MUX_POSSEL_APORT3XCH30</a>,  </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1cf2d425396791c970ffd2a055b23681">  224</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1cf2d425396791c970ffd2a055b23681">opaPosSelAPORT4XCH1</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf7660f07e56bacf9186a8ded61764a37">VDAC_OPA_MUX_POSSEL_APORT4XCH1</a>,   </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4a19af71744c6a7fca31366ab95fd7d4">  225</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4a19af71744c6a7fca31366ab95fd7d4">opaPosSelAPORT4XCH3</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga748cd2b0da006ea72225b3f46c38dc4b">VDAC_OPA_MUX_POSSEL_APORT4XCH3</a>,   </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a520e0adcfd09a008bd498a8c34ffcd7a">  226</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a520e0adcfd09a008bd498a8c34ffcd7a">opaPosSelAPORT4XCH5</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga69beed2bbc05d3f41608ed68227305ac">VDAC_OPA_MUX_POSSEL_APORT4XCH5</a>,   </div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab68b0378900cef971e952f9540b3328a">  227</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab68b0378900cef971e952f9540b3328a">opaPosSelAPORT4XCH7</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae888b2849cfc6a1df68f08dd828390ff">VDAC_OPA_MUX_POSSEL_APORT4XCH7</a>,   </div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a88629c1df75f511c924e4a4f7dc26cd1">  228</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a88629c1df75f511c924e4a4f7dc26cd1">opaPosSelAPORT4XCH9</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga4f4d59e9f510de0705e1d1da1341c159">VDAC_OPA_MUX_POSSEL_APORT4XCH9</a>,   </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a68380cd575ad108de5f7b218342fba3b">  229</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a68380cd575ad108de5f7b218342fba3b">opaPosSelAPORT4XCH11</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gadb26ff84b3db97f7253f37350caf1801">VDAC_OPA_MUX_POSSEL_APORT4XCH11</a>,  </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac6684bc42db3c360afa9eec9248d4042">  230</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac6684bc42db3c360afa9eec9248d4042">opaPosSelAPORT4XCH13</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga782b1daa2bb2e1ef7d67f7ee769ec198">VDAC_OPA_MUX_POSSEL_APORT4XCH13</a>,  </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a22227105cd9a9e4cfbad7b52a7a4dd4b">  231</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a22227105cd9a9e4cfbad7b52a7a4dd4b">opaPosSelAPORT4XCH15</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga10322773f185c61bb78e83df3cec0cfe">VDAC_OPA_MUX_POSSEL_APORT4XCH15</a>,  </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa0fb90f237b5d1eaad3f7638e21844db">  232</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa0fb90f237b5d1eaad3f7638e21844db">opaPosSelAPORT4XCH17</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga066e70d142c97fa0fbd9c43852bcf269">VDAC_OPA_MUX_POSSEL_APORT4XCH17</a>,  </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac6da3f3040feddcd489e930ff160eefb">  233</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac6da3f3040feddcd489e930ff160eefb">opaPosSelAPORT4XCH19</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf9f196ecdd92642550199237ef4f763a">VDAC_OPA_MUX_POSSEL_APORT4XCH19</a>,  </div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae4a2ce39d5028bb693d7a27c77a943dd">  234</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae4a2ce39d5028bb693d7a27c77a943dd">opaPosSelAPORT4XCH21</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaeeec1f8b0381443c7bfc9f64b7ee3dbe">VDAC_OPA_MUX_POSSEL_APORT4XCH21</a>,  </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8addf4f9b33917ee44a664b3f85e3b5573">  235</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8addf4f9b33917ee44a664b3f85e3b5573">opaPosSelAPORT4XCH23</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga296fd1a10e9cb64c2b9cb9eb7e37ce41">VDAC_OPA_MUX_POSSEL_APORT4XCH23</a>,  </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aada35a4f09b6a50a4b71ccd4ed1c4b58">  236</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aada35a4f09b6a50a4b71ccd4ed1c4b58">opaPosSelAPORT4XCH25</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga10c11c20e25cd8d3ea2cc53250227efb">VDAC_OPA_MUX_POSSEL_APORT4XCH25</a>,  </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4becb45a37b9452b4ce8bc1287f08659">  237</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4becb45a37b9452b4ce8bc1287f08659">opaPosSelAPORT4XCH27</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf9d05c2100ab4f7f95c857a9d90699e4">VDAC_OPA_MUX_POSSEL_APORT4XCH27</a>,  </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aca2c2e620eb90cce1e3cc891d75c1cda">  238</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aca2c2e620eb90cce1e3cc891d75c1cda">opaPosSelAPORT4XCH29</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7dc28075fd217c5f7446c2c036dfd90e">VDAC_OPA_MUX_POSSEL_APORT4XCH29</a>,  </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8abc6ee074958852411afe4af5dc6b4c03">  239</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8abc6ee074958852411afe4af5dc6b4c03">opaPosSelAPORT4XCH31</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga59681c85d9a6e885b2199aaca467c872">VDAC_OPA_MUX_POSSEL_APORT4XCH31</a>,  </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae21977e809bba2de7b6fb094bc6af119">  240</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae21977e809bba2de7b6fb094bc6af119">opaPosSelDisable</a>      = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga18522b52c19e155c11f321d66dcb99fe">VDAC_OPA_MUX_POSSEL_DISABLE</a>,      </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a04bf4bd5e1eddf1f4dd7ded4f54de3d3">  241</a></span>&#160;  opaPosSelDac          = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga42368116adc3bb7bb4eae44e4bd39ad6">VDAC_OPA_MUX_POSSEL_DAC</a>,          </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5a6754275c04524535d14ce03d74be54">  242</a></span>&#160;  opaPosSelPosPad       = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga3354963180bddf798861198c8d9bb80e">VDAC_OPA_MUX_POSSEL_POSPAD</a>,       </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4e24b5e6e37e99cd0c32ecadcadf3b4d">  243</a></span>&#160;  opaPosSelOpaIn        = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga4569c8ff73430ce90a88c7a87732d606">VDAC_OPA_MUX_POSSEL_OPANEXT</a>,      </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a00eedad9862a02ea7570975d28fa2fe0">  244</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a00eedad9862a02ea7570975d28fa2fe0">opaPosSelResTap</a>       = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga0fb110bbfd6c800e743730fa4d0087b3">VDAC_OPA_MUX_POSSEL_OPATAP</a>        </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;} <a class="code" href="group__OPAMP.html#ga2c5ecf4f85f9031861b4e81643cb4ff8">OPAMP_PosSel_TypeDef</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gab82f68a27f2f50473502101e9b1f42ab">  249</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abacca2eb9a7048eed506b673dd1fdc53d1">opaOutModeDisable</a> = DAC_OPA0MUX_OUTMODE_DISABLE,    </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf3373e525da39a2c6910bae733124c89">opaOutModeMain</a>    = DAC_OPA0MUX_OUTMODE_MAIN,       </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba41661676b18c283053dddb133a75c451">opaOutModeAlt</a>     = DAC_OPA0MUX_OUTMODE_ALT,        </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba084e47f8efd55f716d0a212544111eb7">opaOutModeAll</a>     = DAC_OPA0MUX_OUTMODE_ALL         </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abacca2eb9a7048eed506b673dd1fdc53d1">  257</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abacca2eb9a7048eed506b673dd1fdc53d1">opaOutModeDisable</a> = 0,                                                                   </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf3373e525da39a2c6910bae733124c89">  258</a></span>&#160;  opaOutModeMain        = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga03bde2dd559cb74d278a711c4aa4f6c1">VDAC_OPA_OUT_MAINOUTEN</a>,                                          </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba41661676b18c283053dddb133a75c451">  259</a></span>&#160;  opaOutModeAlt         = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gab4dd8cb18aad973ee293968dcc445fee">VDAC_OPA_OUT_ALTOUTEN</a>,                                           </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba084e47f8efd55f716d0a212544111eb7">  260</a></span>&#160;  opaOutModeAll         = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga4b3def9db8b57fa19a2f983ffd8a3cf2">VDAC_OPA_OUT_SHORT</a>,                                              </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba5abd03b2da1152898354480bbacaab16">  261</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba5abd03b2da1152898354480bbacaab16">opaOutModeAPORT1YCH1</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad1ab14021569f7a251fc317b4fdcd25e">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH1</a>),   </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaafad1a195c640c068ad5f6149e36c61b">  262</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaafad1a195c640c068ad5f6149e36c61b">opaOutModeAPORT1YCH3</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga79b545009e325093a84119f8e6ee0cce">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH3</a>),   </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafd8a78c4f411f7854cd551304049f089">  263</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafd8a78c4f411f7854cd551304049f089">opaOutModeAPORT1YCH5</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7c3f008ac40c60446eff899f02d9b3f0">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH5</a>),   </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba32451afc6ce43962066fa76e060ca8f9">  264</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba32451afc6ce43962066fa76e060ca8f9">opaOutModeAPORT1YCH7</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga88adf97ade44938fcc01486e7640aa66">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH7</a>),   </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba40cfcf9111830f131e669ca3e17f4d1c">  265</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba40cfcf9111830f131e669ca3e17f4d1c">opaOutModeAPORT1YCH9</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga24e4d3974fb915f4a218050c4c345489">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH9</a>),   </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba87b2d50d13d102bc46ee30f4362d0516">  266</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba87b2d50d13d102bc46ee30f4362d0516">opaOutModeAPORT1YCH11</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga5040d99b0d332ba6281ef3d44ec4aea0">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH11</a>),  </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac7045ce01d7b5ba67fdbef7d1fe68771">  267</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac7045ce01d7b5ba67fdbef7d1fe68771">opaOutModeAPORT1YCH13</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaac66f9540224164d505802a177ef6a95">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH13</a>),  </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba8684f897e75e725a3f1ec4e2a35134db">  268</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba8684f897e75e725a3f1ec4e2a35134db">opaOutModeAPORT1YCH15</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga8be46135f9818ffba21f8601992ee471">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH15</a>),  </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba57f137fcac5725b65da262985e2a3122">  269</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba57f137fcac5725b65da262985e2a3122">opaOutModeAPORT1YCH17</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga2c5dcdc2f0f9c6a4da5610caea7bdbbb">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH17</a>),  </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba525b31c3723bffe1f5472ef3b3087f5e">  270</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba525b31c3723bffe1f5472ef3b3087f5e">opaOutModeAPORT1YCH19</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga17fd79c9cb0cd2eb17d1c46e9f2c5973">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH19</a>),  </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba6e4a2c629b590616aee4c1ab3324bde0">  271</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba6e4a2c629b590616aee4c1ab3324bde0">opaOutModeAPORT1YCH21</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafd43b7d92c6b29c27a7baf2bf70f472d">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH21</a>),  </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba3a3ba658982262962e673fef28d35d2a">  272</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba3a3ba658982262962e673fef28d35d2a">opaOutModeAPORT1YCH23</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga47c653cc1de8526e5063e98377ba80c7">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH23</a>),  </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abada2b4de54a31e7804d66f7b996fde1f8">  273</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abada2b4de54a31e7804d66f7b996fde1f8">opaOutModeAPORT1YCH25</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga63b8ae673058cc84ffe2ba139de9844f">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH25</a>),  </div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abae07f72353096594175e707f30c1342f0">  274</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abae07f72353096594175e707f30c1342f0">opaOutModeAPORT1YCH27</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga0c5b9d7c80d35cac093fe97544ad99e7">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH27</a>),  </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9208cba7db5a175fbc68dcfd852b578a">  275</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9208cba7db5a175fbc68dcfd852b578a">opaOutModeAPORT1YCH29</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga9000459b134ea3f857960edd5ae2018a">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH29</a>),  </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba8149eb0ce544c6c6bd97905cd17a59d9">  276</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba8149eb0ce544c6c6bd97905cd17a59d9">opaOutModeAPORT1YCH31</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7fd4e3e52949533442e94b73d4c537d2">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH31</a>),  </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad8119d235235d33f4b5855facf2a1a9a">  277</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad8119d235235d33f4b5855facf2a1a9a">opaOutModeAPORT2YCH0</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gadc2905bf2123266ff49e7e73ff2c199b">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH0</a>),   </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba947cb9ee47de07e4408013da74149a5d">  278</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba947cb9ee47de07e4408013da74149a5d">opaOutModeAPORT2YCH2</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga03b08f040f3b8bb3c47e3311843cdf78">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH2</a>),   </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba87e10d0abbced9b2a7a74d975037be52">  279</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba87e10d0abbced9b2a7a74d975037be52">opaOutModeAPORT2YCH4</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga4551d00f15541432a17a98ef486f161d">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH4</a>),   </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafa008aa2dff296dc864b36fae0e4252b">  280</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafa008aa2dff296dc864b36fae0e4252b">opaOutModeAPORT2YCH6</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga186fdc882bc780620eff9d535c4b2c6e">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH6</a>),   </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abae5158e828cc57ed1e545581fd63a1c66">  281</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abae5158e828cc57ed1e545581fd63a1c66">opaOutModeAPORT2YCH8</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga8aafde91393b332716acd937cfbf62a3">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH8</a>),   </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9b41b89e9c92f044665bb34916f16f66">  282</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9b41b89e9c92f044665bb34916f16f66">opaOutModeAPORT2YCH10</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa68bfbfe0846e9f3e7a62f2ca9547464">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH10</a>),  </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba5839f54fa301c70fd07a828890ad806a">  283</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba5839f54fa301c70fd07a828890ad806a">opaOutModeAPORT2YCH12</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga86b6a5aabb3d291193939940b9568ae9">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH12</a>),  </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba24fc01ba89c2f0e115d1aa92cb685cf4">  284</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba24fc01ba89c2f0e115d1aa92cb685cf4">opaOutModeAPORT2YCH14</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad0f93bc02e16c07d903f3da00eacd840">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH14</a>),  </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf6b795e379a454e077a6e142b55d262e">  285</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf6b795e379a454e077a6e142b55d262e">opaOutModeAPORT2YCH16</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gab4e505a7c089cbd6380c1ac7502aab63">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH16</a>),  </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac96fffe243ca0eaeb3c98d79d1b354bc">  286</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac96fffe243ca0eaeb3c98d79d1b354bc">opaOutModeAPORT2YCH18</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7b1037a6eeac4169462f7d45d9f3838e">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH18</a>),  </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba58a0c3eca045f88d3fef49945919d82e">  287</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba58a0c3eca045f88d3fef49945919d82e">opaOutModeAPORT2YCH20</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafdc2ff2e8eab1c6e8192c716d0d4e7ef">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH20</a>),  </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaad46dafaadcb2687c9962a70f9a91686">  288</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaad46dafaadcb2687c9962a70f9a91686">opaOutModeAPORT2YCH22</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga40aca8b4bd743ee2a11b1dba3585add7">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH22</a>),  </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaec581018740b8e99d79772b98be83584">  289</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaec581018740b8e99d79772b98be83584">opaOutModeAPORT2YCH24</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gac2da5e685fbd2771bfdf25f8a7c6ddaf">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH24</a>),  </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1a8f2bcbb79b410f03605aeacaee3f3c">  290</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1a8f2bcbb79b410f03605aeacaee3f3c">opaOutModeAPORT2YCH26</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga7fe0951341c9d2b76a04f7f0c3c03ae0">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH26</a>),  </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaac6011380887fa26d77f9b07eb6775d9">  291</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaac6011380887fa26d77f9b07eb6775d9">opaOutModeAPORT2YCH28</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1733b43e19107e933504099ab12b6d1b">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH28</a>),  </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba079cf3bfa4f544135aa646e91e83bbeb">  292</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba079cf3bfa4f544135aa646e91e83bbeb">opaOutModeAPORT2YCH30</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafed949fd03399bc8a8cd383a14f68fc8">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH30</a>),  </div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf01cd85848e441a3ea2217c093230256">  293</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf01cd85848e441a3ea2217c093230256">opaOutModeAPORT3YCH1</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga5d432080409abbb383981ec5a898e6de">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH1</a>),   </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaa40b662cc93c9d7a42b928c0d0df51c7">  294</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaa40b662cc93c9d7a42b928c0d0df51c7">opaOutModeAPORT3YCH3</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga064665c020641ef581d7f18378cc1635">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH3</a>),   </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac66aa22e2f32730cd5ffa39fcbc47a29">  295</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac66aa22e2f32730cd5ffa39fcbc47a29">opaOutModeAPORT3YCH5</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga52c7183e094e8931ca3b681f1db1c7c4">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH5</a>),   </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba70beb4f60beca23fb759d1d6df54e208">  296</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba70beb4f60beca23fb759d1d6df54e208">opaOutModeAPORT3YCH7</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1f1c5ef291c317f6e83fdfb1c59eacce">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH7</a>),   </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad0b2f20fb9769d410184a4b761ed7ea3">  297</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad0b2f20fb9769d410184a4b761ed7ea3">opaOutModeAPORT3YCH9</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga02e2f6a78e42a264fabbbf385f155167">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH9</a>),   </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba894f3f9d27ecb645cfe59a0729a2b69c">  298</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba894f3f9d27ecb645cfe59a0729a2b69c">opaOutModeAPORT3YCH11</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad94c80b4ad26ac68e934ddacd0a96784">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH11</a>),  </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9e98c644323f1fb7b1b584c1877b742c">  299</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9e98c644323f1fb7b1b584c1877b742c">opaOutModeAPORT3YCH13</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga50c31bc0347cc0eda45d4309a7af7877">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH13</a>),  </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba379b2bb8a3b3e8a9ed0c14d6dd7e2353">  300</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba379b2bb8a3b3e8a9ed0c14d6dd7e2353">opaOutModeAPORT3YCH15</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga061cdd2c6db3af803ff73e81600428e2">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH15</a>),  </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42ababee12209a44e4204e21eb62d25908bd3">  301</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42ababee12209a44e4204e21eb62d25908bd3">opaOutModeAPORT3YCH17</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf9524682d91cd2590ecc23bfc307819f">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH17</a>),  </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba7672a341cb3fceaab87757ee4db167e9">  302</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba7672a341cb3fceaab87757ee4db167e9">opaOutModeAPORT3YCH19</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae7bc22472707b9f4236ad67e920addc5">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH19</a>),  </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba60cc24b9730b8fadef95bb16ce0dd7a9">  303</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba60cc24b9730b8fadef95bb16ce0dd7a9">opaOutModeAPORT3YCH21</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga5dee5b205203b6b889b406d9309616ef">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH21</a>),  </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac5ad1f9d8859f7c0c371f3c7164c0b97">  304</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac5ad1f9d8859f7c0c371f3c7164c0b97">opaOutModeAPORT3YCH23</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga4b8a5d38eded8b48a78a8971cec92580">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH23</a>),  </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba877579b72f88ea8dd3d9af2b57425a31">  305</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba877579b72f88ea8dd3d9af2b57425a31">opaOutModeAPORT3YCH25</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaacc2f753ef6be401b22f2c2699341b76">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH25</a>),  </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1469fd2b0342d489a9013aee4515d8fb">  306</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1469fd2b0342d489a9013aee4515d8fb">opaOutModeAPORT3YCH27</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae6807ac8425355da3ea32e0cd64ddb8f">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH27</a>),  </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba596f8de9dfe5f740e41b0afcf39d785f">  307</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba596f8de9dfe5f740e41b0afcf39d785f">opaOutModeAPORT3YCH29</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga059051f322923d49309487e6a65c6331">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH29</a>),  </div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42ababb6df14c3b72cba9689a80c0d3034a6d">  308</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42ababb6df14c3b72cba9689a80c0d3034a6d">opaOutModeAPORT3YCH31</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga5293eb3160ae6102ed2e22c92588c701">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH31</a>),  </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1e156d1c10632ae5774f6d01bcbed3c4">  309</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1e156d1c10632ae5774f6d01bcbed3c4">opaOutModeAPORT4YCH0</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa5ff28582848d0304c4bdab01e032176">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH0</a>),   </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9447a70e40b2aa1079c4741e3cddbeee">  310</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9447a70e40b2aa1079c4741e3cddbeee">opaOutModeAPORT4YCH2</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gadbadbc2799cf8396d987312963ddb013">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH2</a>),   </div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abab1c1d42c05399c6babfbae9de8be337e">  311</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abab1c1d42c05399c6babfbae9de8be337e">opaOutModeAPORT4YCH4</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaeb54de9f6e479f5fa9fba01ce0776536">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH4</a>),   </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba0c7fa55c870e4782a7fea39b4535cd0b">  312</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba0c7fa55c870e4782a7fea39b4535cd0b">opaOutModeAPORT4YCH6</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gac65190693065101c6d280058070c3966">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH6</a>),   </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba75933e80e3c4214a4a21d3e8d0bf900b">  313</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba75933e80e3c4214a4a21d3e8d0bf900b">opaOutModeAPORT4YCH8</a>  = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga4906461cf785ee99b3040ab7cf360dda">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH8</a>),   </div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba42b4966cd2d7f0e2efe6ca663774e022">  314</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba42b4966cd2d7f0e2efe6ca663774e022">opaOutModeAPORT4YCH10</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga5b75eb3761143a1168ee1525dbf73925">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH10</a>),  </div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abab8bb41bb5d67305e7600cebe22bab8f7">  315</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abab8bb41bb5d67305e7600cebe22bab8f7">opaOutModeAPORT4YCH12</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga85866f30dd3f34a91f60b0c4d0f66af6">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH12</a>),  </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba93ab7eda2df34d6e2a7f76902f5c2c29">  316</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba93ab7eda2df34d6e2a7f76902f5c2c29">opaOutModeAPORT4YCH14</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga751e5908b3283fb5e8746bd9f7202c92">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH14</a>),  </div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba57d8041e3f4ee6c1e98d97ae6a1cb000">  317</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba57d8041e3f4ee6c1e98d97ae6a1cb000">opaOutModeAPORT4YCH16</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga72d9b920fe7276afb4a966f96abd7f7d">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH16</a>),  </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba049a803cb6dd924176f9f34bd559dcec">  318</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba049a803cb6dd924176f9f34bd559dcec">opaOutModeAPORT4YCH18</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga938fd2d58179ad4065e0ff68c2f74ca7">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH18</a>),  </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf3bcacd88d16a58b5221f92c3431a442">  319</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf3bcacd88d16a58b5221f92c3431a442">opaOutModeAPORT4YCH20</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafa608237d9a6e6f5fcfc99f5dee26bec">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH20</a>),  </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad03de8632acc03a89c8fc386000f81d8">  320</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad03de8632acc03a89c8fc386000f81d8">opaOutModeAPORT4YCH22</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1fb7b5828fa3bd36a1d143f34b0d6565">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH22</a>),  </div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba51e80021252c89cdd5f5bbbc484e4b19">  321</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba51e80021252c89cdd5f5bbbc484e4b19">opaOutModeAPORT4YCH24</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga0b54e852bbe4860b6925dbbf28c21486">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH24</a>),  </div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abadd51ec1c6f976127cdb1f4a1ce17c860">  322</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abadd51ec1c6f976127cdb1f4a1ce17c860">opaOutModeAPORT4YCH26</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga2155a71d12d7e1292452fd5f273bcca5">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH26</a>),  </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafdb418bc5106571b5954cf96f458bce0">  323</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafdb418bc5106571b5954cf96f458bce0">opaOutModeAPORT4YCH28</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafddee60674de15de885968838f3d1f7b">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH28</a>),  </div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba85a9455cb753873f9bf22e931719da6e">  324</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba85a9455cb753873f9bf22e931719da6e">opaOutModeAPORT4YCH30</a> = (<a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a> | <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga24a5c0c967765352839dc0d0a875fec5">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH30</a>),  </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;} <a class="code" href="group__OPAMP.html#gab82f68a27f2f50473502101e9b1f42ab">OPAMP_OutMode_TypeDef</a>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gaa3e5ca28a695563596b9554fec10f810">  329</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;{</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810abb15976ca3f888ba03c5cc2c18ea0052">opaResSelDefault</a>    = DAC_OPA0MUX_RESSEL_DEFAULT,  </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a363129ae233eeb82ec954df945d7c543">opaResSelR2eq0_33R1</a> = DAC_OPA0MUX_RESSEL_RES0,     </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810ad3169300fe2de056fc6b61b235b9d906">opaResSelR2eqR1</a>     = DAC_OPA0MUX_RESSEL_RES1,     </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a446f86d89b8636795946d4b2e1d56241">opaResSelR1eq1_67R1</a> = DAC_OPA0MUX_RESSEL_RES2,     </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  opaResSelR2eq2R1    = DAC_OPA0MUX_RESSEL_RES3,     </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a543c14d464294e4b75ebbb7f5751bc9a">opaResSelR2eq3R1</a>    = DAC_OPA0MUX_RESSEL_RES4,     </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810adaa559d9f9ec21d5b6af2d0e0560081d">opaResSelR2eq4_33R1</a> = DAC_OPA0MUX_RESSEL_RES5,     </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a6de35d804cade931c65dd80a08d81ce6">opaResSelR2eq7R1</a>    = DAC_OPA0MUX_RESSEL_RES6,     </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a80b6c5c50368eba5093ad2614360285c">opaResSelR2eq15R1</a>   = DAC_OPA0MUX_RESSEL_RES7      </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810abb15976ca3f888ba03c5cc2c18ea0052">  342</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810abb15976ca3f888ba03c5cc2c18ea0052">opaResSelDefault</a>    = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga99cb37b7bbce0bdcac619006848a2317">VDAC_OPA_MUX_RESSEL_DEFAULT</a>, </div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a363129ae233eeb82ec954df945d7c543">  343</a></span>&#160;  opaResSelR2eq0_33R1 = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa8426a93651582d00b6e117b987b1dee">VDAC_OPA_MUX_RESSEL_RES0</a>,    </div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810ad3169300fe2de056fc6b61b235b9d906">  344</a></span>&#160;  opaResSelR2eqR1     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga0cfac50e518f7a7df96d046b5e9e61e8">VDAC_OPA_MUX_RESSEL_RES1</a>,    </div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a446f86d89b8636795946d4b2e1d56241">  345</a></span>&#160;  opaResSelR1eq1_67R1 = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga933b46d0da4ee666c89eddabd862e9d5">VDAC_OPA_MUX_RESSEL_RES2</a>,    </div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810aab452cd67c9dffab60e2b74af254e55d">  346</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810aab452cd67c9dffab60e2b74af254e55d">opaResSelR2eq2_2R1</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1a5cb53816252243b48842f5635cdf7e">VDAC_OPA_MUX_RESSEL_RES3</a>,    </div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a543c14d464294e4b75ebbb7f5751bc9a">  347</a></span>&#160;  opaResSelR2eq3R1    = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad2ffb103cf6942fcf22e47dd19eeecfa">VDAC_OPA_MUX_RESSEL_RES4</a>,    </div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810adaa559d9f9ec21d5b6af2d0e0560081d">  348</a></span>&#160;  opaResSelR2eq4_33R1 = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga33fe3e8a7243c3e49fb5d422b5c84df5">VDAC_OPA_MUX_RESSEL_RES5</a>,    </div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a6de35d804cade931c65dd80a08d81ce6">  349</a></span>&#160;  opaResSelR2eq7R1    = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga8a8a4e293a86b7f4c5bbe30f0367bff3">VDAC_OPA_MUX_RESSEL_RES6</a>,    </div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a80b6c5c50368eba5093ad2614360285c">  350</a></span>&#160;  opaResSelR2eq15R1   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga2783fc133c6406ff0b5d8fa2d18c68c5">VDAC_OPA_MUX_RESSEL_RES7</a>     </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;} <a class="code" href="group__OPAMP.html#gaa3e5ca28a695563596b9554fec10f810">OPAMP_ResSel_TypeDef</a>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga847c3ca2ddb170b44bc27816123b0ff6">  355</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;{</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a7d3c9577de59fd2cabfd32523a745703">opaResInMuxDisable</a> = DAC_OPA0MUX_RESINMUX_DISABLE,   </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a12123837cbdf5d312e52a2b601f608cd">opaResInMuxOpaIn</a>   = DAC_OPA0MUX_RESINMUX_OPA0INP,   </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a494ac54f539e7f1ecaec7aae14d1c36c">opaResInMuxNegPad</a>  = DAC_OPA0MUX_RESINMUX_NEGPAD,    </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a91b21d07f1fbb0aa15cb881c4b02fa13">opaResInMuxPosPad</a>  = DAC_OPA0MUX_RESINMUX_POSPAD,    </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a56ddcc191baa1fb9a060e0f6a8690b67">opaResInMuxVss</a>     = DAC_OPA0MUX_RESINMUX_VSS        </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a7d3c9577de59fd2cabfd32523a745703">  364</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a7d3c9577de59fd2cabfd32523a745703">opaResInMuxDisable</a> = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga5644374ac404eed750faa02b0762536b">VDAC_OPA_MUX_RESINMUX_DISABLE</a>,  </div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a12123837cbdf5d312e52a2b601f608cd">  365</a></span>&#160;  opaResInMuxOpaIn   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae2fd87f92fe519671d7753dc569ad049">VDAC_OPA_MUX_RESINMUX_OPANEXT</a>,  </div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a494ac54f539e7f1ecaec7aae14d1c36c">  366</a></span>&#160;  opaResInMuxNegPad  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga09eaf2038e0301fe913483e13b9c2741">VDAC_OPA_MUX_RESINMUX_NEGPAD</a>,   </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a91b21d07f1fbb0aa15cb881c4b02fa13">  367</a></span>&#160;  opaResInMuxPosPad  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1051a2b497140a48fb8def88bad661ff">VDAC_OPA_MUX_RESINMUX_POSPAD</a>,   </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a1ebe4cdc49586c986484eeb04d2845c6">  368</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a1ebe4cdc49586c986484eeb04d2845c6">opaResInMuxComPad</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga90922661e53990a7147791401e819070">VDAC_OPA_MUX_RESINMUX_COMPAD</a>,   </div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a31a34df6266f1ac1545cfa2927d0d73c">  370</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a31a34df6266f1ac1545cfa2927d0d73c">opaResInMuxCenter</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga8bb445310139013c47e8fc358c13cdc2">VDAC_OPA_MUX_RESINMUX_CENTER</a>,   </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a56ddcc191baa1fb9a060e0f6a8690b67">  372</a></span>&#160;  opaResInMuxVss     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga3500b43b360773fc819f878d622f4391">VDAC_OPA_MUX_RESINMUX_VSS</a>,      </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;} <a class="code" href="group__OPAMP.html#ga847c3ca2ddb170b44bc27816123b0ff6">OPAMP_ResInMux_TypeDef</a>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga6c9c813d5a0148686d740c9eb006dfea">  377</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;{</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaaa51821f760f58c7be94ccaa0b8d03dc4">  379</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaaa51821f760f58c7be94ccaa0b8d03dc4">opaPrsModeDefault</a> = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gacbb0d9e2703d5b62ae153984c2086c86">VDAC_OPA_CTRL_PRSMODE_DEFAULT</a>,  </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaad20fbc486e82bb497e1de5632b78d98c">  380</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaad20fbc486e82bb497e1de5632b78d98c">opaPrsModePulsed</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad9d5cdac8433e5a853cd994c5a2f4bf4">VDAC_OPA_CTRL_PRSMODE_PULSED</a>,   </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaa15198e9582cbaeae58ebb499b825ae0a">  383</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaa15198e9582cbaeae58ebb499b825ae0a">opaPrsModeTimed</a>   = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga9a4b665f9e361bba24b0e058e9d69705">VDAC_OPA_CTRL_PRSMODE_TIMED</a>,    </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;} <a class="code" href="group__OPAMP.html#ga6c9c813d5a0148686d740c9eb006dfea">OPAMP_PrsMode_TypeDef</a>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga3f461d31c93fc98aebee4ba56b1274a3">  388</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{</div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3abdc513f151e9caae8b88e25605492855">  390</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3abdc513f151e9caae8b88e25605492855">opaPrsSelDefault</a> = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gace2a7dfcfeb62e00e82fac2d134ad615">VDAC_OPA_CTRL_PRSSEL_DEFAULT</a>,  </div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3aaf5540def5a7445f2b6cc499b624ca07">  391</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3aaf5540def5a7445f2b6cc499b624ca07">opaPrsSelCh0</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga161ed1432c5bb17e8af059395d09dde1">VDAC_OPA_CTRL_PRSSEL_PRSCH0</a>,   </div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ac8f83518ecbcd0b8107d25248bc4d3b9">  392</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ac8f83518ecbcd0b8107d25248bc4d3b9">opaPrsSelCh1</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga20b7439e20c874a50518da0df36c91c7">VDAC_OPA_CTRL_PRSSEL_PRSCH1</a>,   </div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a74ce409f456fd7420466f6a5e8146fd2">  393</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a74ce409f456fd7420466f6a5e8146fd2">opaPrsSelCh2</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga1e7152b603007db5d6ff99554a80b31b">VDAC_OPA_CTRL_PRSSEL_PRSCH2</a>,   </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3aedf4ae33a44c13ba5d09fe58ec5472d2">  394</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3aedf4ae33a44c13ba5d09fe58ec5472d2">opaPrsSelCh3</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gab42dc9f0e5f2e083416aaf75f95dac59">VDAC_OPA_CTRL_PRSSEL_PRSCH3</a>,   </div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a12d7eb84771a5d14865fd3397e85c955">  395</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a12d7eb84771a5d14865fd3397e85c955">opaPrsSelCh4</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga03469f1c11acd9904f19a5d8cf4d90a3">VDAC_OPA_CTRL_PRSSEL_PRSCH4</a>,   </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ad9c0c3fcde69cd82fc3fca78d2054aef">  396</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ad9c0c3fcde69cd82fc3fca78d2054aef">opaPrsSelCh5</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga0afc00923cc952cffecf60172caa0398">VDAC_OPA_CTRL_PRSSEL_PRSCH5</a>,   </div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a99a07719da621390254cbdb93628b106">  397</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a99a07719da621390254cbdb93628b106">opaPrsSelCh6</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga0326616d4cd83810f537bf4d37189187">VDAC_OPA_CTRL_PRSSEL_PRSCH6</a>,   </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a8327808f5990813c2c36a223e690dc72">  398</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a8327808f5990813c2c36a223e690dc72">opaPrsSelCh7</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga8351bfc74b69c5f9494e0ab7dc0d923b">VDAC_OPA_CTRL_PRSSEL_PRSCH7</a>,   </div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ad0c6c68352a4daf407f0f7fdc89ebd65">  399</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ad0c6c68352a4daf407f0f7fdc89ebd65">opaPrsSelCh8</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaa83ffef42b11e1724874f8715c63dc62">VDAC_OPA_CTRL_PRSSEL_PRSCH8</a>,   </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a9f1e37b744667c2327b92321d92d3afc">  400</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a9f1e37b744667c2327b92321d92d3afc">opaPrsSelCh9</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaea35221329ba51afca1277fb7a70afb9">VDAC_OPA_CTRL_PRSSEL_PRSCH9</a>,   </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ac16fd5fc6b6005a09fb7bdb3a431a1b3">  401</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ac16fd5fc6b6005a09fb7bdb3a431a1b3">opaPrsSelCh10</a>    = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga56a886d3ed8a1552820f78252ddd3fb2">VDAC_OPA_CTRL_PRSSEL_PRSCH10</a>,  </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3abac4ffb8897f66aaedf2b5bf72b1ec91">  402</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3abac4ffb8897f66aaedf2b5bf72b1ec91">opaPrsSelCh11</a>    = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafeceada190a76051af9eeb75c8a05049">VDAC_OPA_CTRL_PRSSEL_PRSCH11</a>,  </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;} <a class="code" href="group__OPAMP.html#ga3f461d31c93fc98aebee4ba56b1274a3">OPAMP_PrsSel_TypeDef</a>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gaaf167f9a2dc54ce09169e50d9905a1b6">  405</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;{</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6ad726303f4c883481e47e83ba80aeab92">  407</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6ad726303f4c883481e47e83ba80aeab92">opaPrsOutDefault</a>  = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gad5fe0cff430288e49426d29ccef6eefe">VDAC_OPA_CTRL_PRSOUTMODE_DEFAULT</a>,   </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6afe547818fc1f6a590387274769bb7d7a">  408</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6afe547818fc1f6a590387274769bb7d7a">opaPrsOutWarm</a>     = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga45e7101f87b7d83b71a9cd3c136e388a">VDAC_OPA_CTRL_PRSOUTMODE_WARM</a>,      </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6aeadf6897cd40e21c4f8d582c92284199">  409</a></span>&#160;  <a class="code" href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6aeadf6897cd40e21c4f8d582c92284199">opaPrsOutOutValid</a> = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gadb2839ec9ad241e62a5ba793dce02147">VDAC_OPA_CTRL_PRSOUTMODE_OUTVALID</a>,  </div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;} <a class="code" href="group__OPAMP.html#gaaf167f9a2dc54ce09169e50d9905a1b6">OPAMP_PrsOut_TypeDef</a>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga38f5021ec934f854a50bf6573eaf0134">  412</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134a5c246fbbf9f0c3e1c3b46bb0cdc80020">  414</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134a5c246fbbf9f0c3e1c3b46bb0cdc80020">opaOutScaleDefault</a> = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gafd41bfb5f7cd45efef94cbc150add259">VDAC_OPA_CTRL_OUTSCALE_DEFAULT</a>,  </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134afb91695bb418fed76b1f3d28aef28fed">  415</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134afb91695bb418fed76b1f3d28aef28fed">opaOutScaleFull</a>    = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga41e7c22f4de9da0b580a4dac98d6d53c">VDAC_OPA_CTRL_OUTSCALE_FULL</a>,     </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134aa222582ac4415dee59efb0fbcbf7a940">  416</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134aa222582ac4415dee59efb0fbcbf7a940">opaOutSacleHalf</a>    = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#ga689b9bf5e293741b6af60840ecd94b6e">VDAC_OPA_CTRL_OUTSCALE_HALF</a>,     </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;} <a class="code" href="group__OPAMP.html#ga38f5021ec934f854a50bf6573eaf0134">OPAMP_OutScale_Typedef</a>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga185c6251e35c16d9a7fcf66c94667e93">  419</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a0c034102809f86ff5949eb8b4d03e84a">  421</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a0c034102809f86ff5949eb8b4d03e84a">opaDrvStrDefault</a>          = <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gae98c64287d215ceac3df08332d9a711d">VDAC_OPA_CTRL_DRIVESTRENGTH_DEFAULT</a>,        </div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a65703c120deb31091732af5060d80cfc">  422</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a65703c120deb31091732af5060d80cfc">opaDrvStrLowerAccLowStr</a>   = (0 &lt;&lt; <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf140f7a54ab343fdcf9153b1b96f798c">_VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT</a>),  </div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93ac3d63562c3982683b94854f87c2e2de8">  423</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93ac3d63562c3982683b94854f87c2e2de8">opaDrvStrLowAccLowStr</a>     = (1 &lt;&lt; <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf140f7a54ab343fdcf9153b1b96f798c">_VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT</a>),  </div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a9a11670cd4496fc576431327e4bf85c1">  424</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a9a11670cd4496fc576431327e4bf85c1">opaDrvStrHighAccHighStr</a>   = (2 &lt;&lt; <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf140f7a54ab343fdcf9153b1b96f798c">_VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT</a>),  </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a9eba8565505f9d627cb844ba1c016f5d">  425</a></span>&#160;  <a class="code" href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a9eba8565505f9d627cb844ba1c016f5d">opaDrvStrHigherAccHighStr</a> = (3 &lt;&lt; <a class="code" href="group__EFR32FG12P__VDAC__BitFields.html#gaf140f7a54ab343fdcf9153b1b96f798c">_VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT</a>),  </div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;} <a class="code" href="group__OPAMP.html#ga185c6251e35c16d9a7fcf66c94667e93">OPAMP_DrvStr_Typedef</a>;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> *******************************   STRUCTS   ***********************************</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html">  434</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;{</div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a46da494ce7f49c18b98d8e6c378624a3">  436</a></span>&#160;  <a class="code" href="group__OPAMP.html#gaa158f1109c96c14b9531b47a76df24bd">OPAMP_NegSel_TypeDef</a>   <a class="code" href="structOPAMP__Init__TypeDef.html#a46da494ce7f49c18b98d8e6c378624a3">negSel</a>;              </div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a741a04cddfb63d061d62332bac59378c">  437</a></span>&#160;  <a class="code" href="group__OPAMP.html#ga2c5ecf4f85f9031861b4e81643cb4ff8">OPAMP_PosSel_TypeDef</a>   <a class="code" href="structOPAMP__Init__TypeDef.html#a741a04cddfb63d061d62332bac59378c">posSel</a>;              </div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a348668e49c063b1393a62d74ca14fbf1">  438</a></span>&#160;  <a class="code" href="group__OPAMP.html#gab82f68a27f2f50473502101e9b1f42ab">OPAMP_OutMode_TypeDef</a>  <a class="code" href="structOPAMP__Init__TypeDef.html#a348668e49c063b1393a62d74ca14fbf1">outMode</a>;             </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#ae2462a6a70fb61bc77b97e1e7ee40523">  439</a></span>&#160;  <a class="code" href="group__OPAMP.html#gaa3e5ca28a695563596b9554fec10f810">OPAMP_ResSel_TypeDef</a>   <a class="code" href="structOPAMP__Init__TypeDef.html#ae2462a6a70fb61bc77b97e1e7ee40523">resSel</a>;              </div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#aef9d4d625bd15dce05797699e70088ea">  440</a></span>&#160;  <a class="code" href="group__OPAMP.html#ga847c3ca2ddb170b44bc27816123b0ff6">OPAMP_ResInMux_TypeDef</a> <a class="code" href="structOPAMP__Init__TypeDef.html#aef9d4d625bd15dce05797699e70088ea">resInMux</a>;            </div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a30a43beed36d471a1b0d1d64d451baf1">  441</a></span>&#160;  uint32_t               <a class="code" href="structOPAMP__Init__TypeDef.html#a30a43beed36d471a1b0d1d64d451baf1">outPen</a>;              </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  uint32_t               bias;                </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordtype">bool</span>                   halfBias;            </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordtype">bool</span>                   lpfPosPadDisable;    </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordtype">bool</span>                   lpfNegPadDisable;    </div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordtype">bool</span>                   nextOut;             </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordtype">bool</span>                   npEn;                </div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordtype">bool</span>                   ppEn;                </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordtype">bool</span>                   shortInputs;         </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordtype">bool</span>                   hcmDisable;          </div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordtype">bool</span>                   defaultOffset;       </div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  uint32_t               offset;              </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a210f7e6cb78ac7f862755026cf60effb">  499</a></span>&#160;  <a class="code" href="group__OPAMP.html#ga185c6251e35c16d9a7fcf66c94667e93">OPAMP_DrvStr_Typedef</a>   <a class="code" href="structOPAMP__Init__TypeDef.html#a210f7e6cb78ac7f862755026cf60effb">drvStr</a>;              </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a6f43d87e1e1915ea94391a272a2525ab">  500</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#a6f43d87e1e1915ea94391a272a2525ab">gain3xEn</a>;            </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a502ac1e749b7f18921c43d3e7948ff4b">  501</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#a502ac1e749b7f18921c43d3e7948ff4b">halfDrvStr</a>;          </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a7ca85ab2783027c4451fae6224cc89a9">  502</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#a7ca85ab2783027c4451fae6224cc89a9">ugBwScale</a>;           </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a3c865164e4747cd0f70453b71581a979">  503</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#a3c865164e4747cd0f70453b71581a979">prsEn</a>;               </div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a0c8e06d384a4d02f85efc5fd6884420d">  504</a></span>&#160;  <a class="code" href="group__OPAMP.html#ga6c9c813d5a0148686d740c9eb006dfea">OPAMP_PrsMode_TypeDef</a>  <a class="code" href="structOPAMP__Init__TypeDef.html#a0c8e06d384a4d02f85efc5fd6884420d">prsMode</a>;             </div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a4efe496d21135183ba3ada35ea05d8bb">  505</a></span>&#160;  <a class="code" href="group__OPAMP.html#ga3f461d31c93fc98aebee4ba56b1274a3">OPAMP_PrsSel_TypeDef</a>   <a class="code" href="structOPAMP__Init__TypeDef.html#a4efe496d21135183ba3ada35ea05d8bb">prsSel</a>;              </div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#ace3fbdb6dc605dbfa9d7a5737e515351">  506</a></span>&#160;  <a class="code" href="group__OPAMP.html#gaaf167f9a2dc54ce09169e50d9905a1b6">OPAMP_PrsOut_TypeDef</a>   <a class="code" href="structOPAMP__Init__TypeDef.html#ace3fbdb6dc605dbfa9d7a5737e515351">prsOutSel</a>;           </div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a6a493160843d2d82ba7d960c9d3b342d">  507</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#a6a493160843d2d82ba7d960c9d3b342d">aportYMasterDisable</a>; </div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a6b6a4e7990231c62dbcea17e49e84f44">  508</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#a6b6a4e7990231c62dbcea17e49e84f44">aportXMasterDisable</a>; </div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#ac97896862d86d44dc7e44192fcc099f5">  509</a></span>&#160;  uint32_t               <a class="code" href="structOPAMP__Init__TypeDef.html#ac97896862d86d44dc7e44192fcc099f5">settleTime</a>;          </div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a8761382ddfcb841a467a08ad84be4743">  510</a></span>&#160;  uint32_t               <a class="code" href="structOPAMP__Init__TypeDef.html#a8761382ddfcb841a467a08ad84be4743">startupDly</a>;          </div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a05ded6707730217045bf21a46352b59c">  511</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#a05ded6707730217045bf21a46352b59c">hcmDisable</a>;          </div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a136fa8fc945827736ca9e9d04dddaae5">  512</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#a136fa8fc945827736ca9e9d04dddaae5">defaultOffsetN</a>;      </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#a6b5760dfeb57658150cf33c5c18a494c">  514</a></span>&#160;  uint32_t               <a class="code" href="structOPAMP__Init__TypeDef.html#a6b5760dfeb57658150cf33c5c18a494c">offsetN</a>;             </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#abb1374ff9f39687fca0da93e5054a116">  516</a></span>&#160;  <span class="keywordtype">bool</span>                   <a class="code" href="structOPAMP__Init__TypeDef.html#abb1374ff9f39687fca0da93e5054a116">defaultOffsetP</a>;      </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structOPAMP__Init__TypeDef.html#aff4e42b5ef74794c1882efdfba4eb186">  518</a></span>&#160;  uint32_t               <a class="code" href="structOPAMP__Init__TypeDef.html#aff4e42b5ef74794c1882efdfba4eb186">offsetP</a>;             </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;} <a class="code" href="structOPAMP__Init__TypeDef.html">OPAMP_Init_TypeDef</a>;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define OPA_INIT_UNITY_GAIN                                                     \</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">  opaResSelDefault,               </span><span class="comment">/* Resistor ladder is not used.            */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">  opaResInMuxDisable,             </span><span class="comment">/* Resistor ladder disabled.               */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Neg pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define OPA_INIT_UNITY_GAIN_OPA2                                                \</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">  opaResSelDefault,               </span><span class="comment">/* Resistor ladder is not used.            */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">  opaResInMuxDisable,             </span><span class="comment">/* Resistor ladder disabled.               */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">  DAC_OPA0MUX_OUTPEN_OUT0,        </span><span class="comment">/* Alternate output 0 enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Neg pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define OPA_INIT_NON_INVERTING                                                  \</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define OPA_INIT_NON_INVERTING_OPA2                                             \</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">  DAC_OPA0MUX_OUTPEN_OUT0,        </span><span class="comment">/* Alternate output 0 enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define OPA_INIT_INVERTING                                                      \</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define OPA_INIT_INVERTING_OPA2                                                 \</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">  DAC_OPA0MUX_OUTPEN_OUT0,        </span><span class="comment">/* Alternate output 0 enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_NON_INVERTING_OPA0                                    \</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">  opaOutModeAll,                  </span><span class="comment">/* Both main and alternate outputs.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pass output to next stage (OPA1).       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_NON_INVERTING_OPA1                                    \</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">  opaPosSelOpaIn,                 </span><span class="comment">/* Pos input from OPA0 output.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">  opaOutModeAll,                  </span><span class="comment">/* Both main and alternate outputs.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pass output to next stage (OPA2).       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Pos pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_NON_INVERTING_OPA2                                    \</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">  opaPosSelOpaIn,                 </span><span class="comment">/* Pos input from OPA1 output.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">  DAC_OPA0MUX_OUTPEN_OUT0,        </span><span class="comment">/* Alternate output 0 enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Pos pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_INVERTING_OPA0                                        \</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">  opaOutModeAll,                  </span><span class="comment">/* Both main and alternate outputs.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pass output to next stage (OPA1).       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_INVERTING_OPA1                                        \</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">  opaOutModeAll,                  </span><span class="comment">/* Both main and alternate outputs.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">  opaResInMuxOpaIn,               </span><span class="comment">/* Resistor ladder input from OPA0.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pass output to next stage (OPA2).       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Neg pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_INVERTING_OPA2                                        \</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">  opaResInMuxOpaIn,               </span><span class="comment">/* Resistor ladder input from OPA1.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">  DAC_OPA0MUX_OUTPEN_OUT0,        </span><span class="comment">/* Alternate output 0 enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Neg pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_DRIVER_OPA0                                               \</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">  opaOutModeAll,                  </span><span class="comment">/* Both main and alternate outputs.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">  opaResSelDefault,               </span><span class="comment">/* Resistor ladder is not used.            */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">  opaResInMuxDisable,             </span><span class="comment">/* Resistor ladder disabled.               */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pass output to next stage (OPA1).       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Neg pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_DRIVER_OPA1                                               \</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">  opaResInMuxOpaIn,               </span><span class="comment">/* Resistor ladder input from OPA0.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Neg pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_RECEIVER_OPA0                                             \</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">  opaOutModeAll,                  </span><span class="comment">/* Both main and alternate outputs.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pass output to next stage (OPA2).       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Neg pad enabled, used as signal ground. */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_RECEIVER_OPA1                                             \</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">  opaOutModeAll,                  </span><span class="comment">/* Both main and alternate outputs.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">  opaResSelDefault,               </span><span class="comment">/* Resistor ladder is not used.            */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">  opaResInMuxDisable,             </span><span class="comment">/* Disable resistor ladder.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pass output to next stage (OPA2).       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Neg pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Pos pad enabled, used as signal input.  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_RECEIVER_OPA2                                             \</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Input from resistor ladder tap.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">  opaPosSelResTapOpa0,            </span><span class="comment">/* Input from OPA0 resistor ladder tap.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">  opaResInMuxOpaIn,               </span><span class="comment">/* Resistor ladder input from OPA1.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">  DAC_OPA0MUX_OUTPEN_OUT0,        </span><span class="comment">/* Enable alternate output 0.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_BIASPROG_DEFAULT, </span><span class="comment">/* Default bias setting.                   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">  _DAC_BIASPROG_HALFBIAS_DEFAULT, </span><span class="comment">/* Default half-bias setting.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on pos pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No low pass filter on neg pad.          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No nextout output enabled.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Neg pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Pos pad disabled.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* No shorting of inputs.                  */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use factory calibrated opamp offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga23931b39cc75e704bc079e0dc0478497">  900</a></span>&#160;<span class="preprocessor">#define OPA_INIT_UNITY_GAIN                                                     \</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">  opaResSelDefault,               </span><span class="comment">/* Resistor ladder is not used.            */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">  opaResInMuxDisable,             </span><span class="comment">/* Resistor ladder disabled.               */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gac7dc1995dc74fcc4569afb7e4a93a6c5">  928</a></span>&#160;<span class="preprocessor">#define OPA_INIT_NON_INVERTING                                                  \</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gae270957f9325564a7f2e03c41b690ffb">  956</a></span>&#160;<span class="preprocessor">#define OPA_INIT_INVERTING                                                      \</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga96357785937648a5251fdbb59c6a7245">  984</a></span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_NON_INVERTING_OPA0                                    \</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga8ee39ac052ebd047ca7f88e075a4cb58"> 1012</a></span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_NON_INVERTING_OPA1                                    \</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">  opaPosSelOpaIn,                 </span><span class="comment">/* Pos input from OPA0 output.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga1da2e9ee9c5e0f55ce83d077cd53e547"> 1040</a></span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_NON_INVERTING_OPA2                                    \</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">  opaPosSelOpaIn,                 </span><span class="comment">/* Pos input from OPA1 output.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">  opaResSelR2eq0_33R1,            </span><span class="comment">/* R2 = 1/3 R1                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga9a1dd24490678d5520acdb03af0488a0"> 1068</a></span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_INVERTING_OPA0                                        \</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga4892ebf4e9f8f89c63ed5af7c41cb738"> 1096</a></span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_INVERTING_OPA1                                        \</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">  opaResInMuxOpaIn,               </span><span class="comment">/* Resistor ladder input from OPA0.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga1df18b290880d83da38190404129e1c7"> 1124</a></span>&#160;<span class="preprocessor">#define OPA_INIT_CASCADED_INVERTING_OPA2                                        \</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">  opaResInMuxOpaIn,               </span><span class="comment">/* Resistor ladder input from OPA1.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga6f489ecb4c8b5a4ce254beb7b800d26b"> 1152</a></span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_DRIVER_OPA0                                               \</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">  opaResSelDefault,               </span><span class="comment">/* Resistor ladder is not used.            */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">  opaResInMuxDisable,             </span><span class="comment">/* Resistor ladder disabled.               */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gaf262f55cf9a9ac0b1484c6d20d460fa7"> 1180</a></span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_DRIVER_OPA1                                               \</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Neg input from resistor ladder tap.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">  opaResInMuxOpaIn,               </span><span class="comment">/* Resistor ladder input from OPA0.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gafeccb7d0b52a89683509281c0a963b41"> 1208</a></span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_RECEIVER_OPA0                                             \</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">  opaResInMuxNegPad,              </span><span class="comment">/* Resistor ladder input from neg pad.     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga3a450c211b76f44b292c7da2b54648d3"> 1236</a></span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_RECEIVER_OPA1                                             \</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">  opaNegSelUnityGain,             </span><span class="comment">/* Unity gain.                             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">  opaResSelDefault,               </span><span class="comment">/* Resistor ladder is not used.            */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">  opaResInMuxDisable,             </span><span class="comment">/* Disable resistor ladder.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga2ec29abc3a122acae0b455d8eb2d391e"> 1264</a></span>&#160;<span class="preprocessor">#define OPA_INIT_DIFF_RECEIVER_OPA2                                             \</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Input from resistor ladder tap.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">  opaPosSelResTap,                </span><span class="comment">/* Input from OPA0 resistor ladder tap.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">  opaResInMuxOpaIn,               </span><span class="comment">/* Resistor ladder input from OPA1.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group__OPAMP.html#ga82b897dd2b4e671e8ed1aa83e48b02af"> 1292</a></span>&#160;<span class="preprocessor">#define OPA_INIT_INSTR_AMP_OPA0                                                 \</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">  opaNegSelResTap,                </span><span class="comment">/* Input from resistor ladder tap.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">  opaPosSelPosPad,                </span><span class="comment">/* Pos input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">  opaResInMuxCenter,              </span><span class="comment">/* OPA0/OPA1 resistor ladders connected.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group__OPAMP.html#gaca8f6cb699e6f0ded9a554b561412cd1"> 1320</a></span>&#160;<span class="preprocessor">#define OPA_INIT_INSTR_AMP_OPA1                                                 \</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">{                                                                               \</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">  opaNegSelNegPad,                </span><span class="comment">/* Neg input from pad.                     */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">  opaPosSelResTap,                </span><span class="comment">/* Input from resistor ladder tap.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">  opaOutModeMain,                 </span><span class="comment">/* Main output enabled.                    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">  opaResSelR2eqR1,                </span><span class="comment">/* R2 = R1                                 */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">  opaResInMuxCenter,              </span><span class="comment">/* OPA0/OPA1 resistor ladders connected.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No alternate outputs enabled.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">  opaDrvStrDefault,               </span><span class="comment">/* Default opamp operation mode.           */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable 3x gain setting.                */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Use full output drive strength.         */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Disable unity-gain bandwidth scaling.   */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Opamp triggered by OPAxEN.              */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">  opaPrsModeDefault,              </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">  opaPrsSelDefault,               </span><span class="comment">/* PRS is not used to trigger opamp.       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">  opaPrsOutDefault,               </span><span class="comment">/* Default PRS output setting.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTX.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Bus mastering enabled on APORTY.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">  3,                              </span><span class="comment">/* 3us settle time with default DrvStr.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* No startup delay.                       */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">  false,                          </span><span class="comment">/* Rail-to-rail input enabled.             */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated inverting offset.        */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">  0,                              </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">  true,                           </span><span class="comment">/* Use calibrated non-inverting offset.    */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">  0                               </span><span class="comment">/* Opamp offset value (not used).          */</span><span class="preprocessor"> \</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">}</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">/*******************************************************************************</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"> *****************************   PROTOTYPES   **********************************</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#if defined(_SILICON_LABS_32B_SERIES_0)</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="keywordtype">void</span>      <a class="code" href="group__OPAMP.html#gaff98693026e98193b73c7796a104780e">OPAMP_Disable</a>(DAC_TypeDef *dac, <a class="code" href="group__OPAMP.html#ga8ab8b812547585753acc6893f340e32c">OPAMP_TypeDef</a> opa);</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="keywordtype">void</span>      <a class="code" href="group__OPAMP.html#gaea88ea86258417479074326b3dcbcaa4">OPAMP_Enable</a>(DAC_TypeDef *dac, <a class="code" href="group__OPAMP.html#ga8ab8b812547585753acc6893f340e32c">OPAMP_TypeDef</a> opa, <span class="keyword">const</span> <a class="code" href="structOPAMP__Init__TypeDef.html">OPAMP_Init_TypeDef</a> *init);</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#elif defined(_SILICON_LABS_32B_SERIES_1)</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="keywordtype">void</span>      <a class="code" href="group__OPAMP.html#gaff98693026e98193b73c7796a104780e">OPAMP_Disable</a>(<a class="code" href="structVDAC__TypeDef.html">VDAC_TypeDef</a> *dac, <a class="code" href="group__OPAMP.html#ga8ab8b812547585753acc6893f340e32c">OPAMP_TypeDef</a> opa);</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="keywordtype">void</span>      <a class="code" href="group__OPAMP.html#gaea88ea86258417479074326b3dcbcaa4">OPAMP_Enable</a>(<a class="code" href="structVDAC__TypeDef.html">VDAC_TypeDef</a> *dac, <a class="code" href="group__OPAMP.html#ga8ab8b812547585753acc6893f340e32c">OPAMP_TypeDef</a> opa, <span class="keyword">const</span> <a class="code" href="structOPAMP__Init__TypeDef.html">OPAMP_Init_TypeDef</a> *init);</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(_SILICON_LABS_32B_SERIES_0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;}</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(OPAMP_PRESENT) &amp;&amp; (OPAMP_COUNT == 1))</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">           || defined(VDAC_PRESENT) &amp;&amp; (VDAC_COUNT &gt; 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EM_OPAMP_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaeeec1f8b0381443c7bfc9f64b7ee3dbe"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaeeec1f8b0381443c7bfc9f64b7ee3dbe">VDAC_OPA_MUX_POSSEL_APORT4XCH21</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH21</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01139">efr32fg12p_vdac.h:1139</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba0c7fa55c870e4782a7fea39b4535cd0b"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba0c7fa55c870e4782a7fea39b4535cd0b">opaOutModeAPORT4YCH6</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00312">em_opamp.h:312</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga56a886d3ed8a1552820f78252ddd3fb2"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga56a886d3ed8a1552820f78252ddd3fb2">VDAC_OPA_CTRL_PRSSEL_PRSCH10</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH10</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00968">efr32fg12p_vdac.h:968</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaf140f7a54ab343fdcf9153b1b96f798c"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaf140f7a54ab343fdcf9153b1b96f798c">_VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT</a></div><div class="ttdeci">#define _VDAC_OPA_CTRL_DRIVESTRENGTH_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00905">efr32fg12p_vdac.h:905</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gac65190693065101c6d280058070c3966"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gac65190693065101c6d280058070c3966">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH6</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH6</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01491">efr32fg12p_vdac.h:1491</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaafc27483be75f4fffd7a456472488dc1"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaafc27483be75f4fffd7a456472488dc1">VDAC_OPA_MUX_POSSEL_APORT3XCH26</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH26</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01126">efr32fg12p_vdac.h:1126</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8af1ef064df428d6f50a7ec3891ea0dd24"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8af1ef064df428d6f50a7ec3891ea0dd24">opaPosSelAPORT3XCH8</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00212">em_opamp.h:212</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7c3f008ac40c60446eff899f02d9b3f0"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7c3f008ac40c60446eff899f02d9b3f0">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH5</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH5</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01442">efr32fg12p_vdac.h:1442</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga2e37a391ef1355aafa5e61c9615c7a96"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga2e37a391ef1355aafa5e61c9615c7a96">VDAC_OPA_MUX_NEGSEL_APORT2YCH18</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH18</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01247">efr32fg12p_vdac.h:1247</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdad122a409330d5f2ed01c325755ad45a0"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdad122a409330d5f2ed01c325755ad45a0">opaNegSelAPORT1YCH29</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00109">em_opamp.h:109</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gab4dd8cb18aad973ee293968dcc445fee"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gab4dd8cb18aad973ee293968dcc445fee">VDAC_OPA_OUT_ALTOUTEN</a></div><div class="ttdeci">#define VDAC_OPA_OUT_ALTOUTEN</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01343">efr32fg12p_vdac.h:1343</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaf2b58040525fce99b5074de8c79178d4"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf2b58040525fce99b5074de8c79178d4">opaNegSelAPORT2YCH16</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00119">em_opamp.h:119</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba58a0c3eca045f88d3fef49945919d82e"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba58a0c3eca045f88d3fef49945919d82e">opaOutModeAPORT2YCH20</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00287">em_opamp.h:287</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda62b97c457c003910cfc772aceda1ca3f"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda62b97c457c003910cfc772aceda1ca3f">opaNegSelAPORT2YCH8</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00115">em_opamp.h:115</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gab9f771671c2f3b454e4e43d8731645d7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gab9f771671c2f3b454e4e43d8731645d7">VDAC_OPA_MUX_NEGSEL_APORT1YCH15</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH15</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01229">efr32fg12p_vdac.h:1229</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abad0b2f20fb9769d410184a4b761ed7ea3"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad0b2f20fb9769d410184a4b761ed7ea3">opaOutModeAPORT3YCH9</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00297">em_opamp.h:297</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaada6ca80f4cf427aa19da61fa109664f"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaada6ca80f4cf427aa19da61fa109664f">opaNegSelAPORT3YCH9</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00131">em_opamp.h:131</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8aad62ef208f9e70d21de366f34d3e146c"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aad62ef208f9e70d21de366f34d3e146c">opaPosSelAPORT1XCH30</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00191">em_opamp.h:191</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba525b31c3723bffe1f5472ef3b3087f5e"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba525b31c3723bffe1f5472ef3b3087f5e">opaOutModeAPORT1YCH19</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00270">em_opamp.h:270</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gabfe546beebe3340954aca865cfa269cd"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gabfe546beebe3340954aca865cfa269cd">VDAC_OPA_MUX_POSSEL_APORT3XCH22</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH22</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01124">efr32fg12p_vdac.h:1124</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga11ae4cb56653ef01ab964d9222308cad"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga11ae4cb56653ef01ab964d9222308cad">VDAC_OPA_MUX_NEGSEL_APORT1YCH19</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH19</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01231">efr32fg12p_vdac.h:1231</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ae21977e809bba2de7b6fb094bc6af119"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae21977e809bba2de7b6fb094bc6af119">opaPosSelDisable</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00240">em_opamp.h:240</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810aab452cd67c9dffab60e2b74af254e55d"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810aab452cd67c9dffab60e2b74af254e55d">opaResSelR2eq2_2R1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00346">em_opamp.h:346</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga663b930f7b78c82d0913c0d3f225defa"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga663b930f7b78c82d0913c0d3f225defa">VDAC_OPA_MUX_NEGSEL_APORT2YCH20</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH20</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01248">efr32fg12p_vdac.h:1248</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaabbdc5c85f236cf01ccbf538889a49d6"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaabbdc5c85f236cf01ccbf538889a49d6">opaNegSelAPORT4YCH20</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00153">em_opamp.h:153</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda912ba68166f0e17109453e40acabc63b"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda912ba68166f0e17109453e40acabc63b">opaNegSelAPORT4YCH4</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00145">em_opamp.h:145</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1f1c5ef291c317f6e83fdfb1c59eacce"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1f1c5ef291c317f6e83fdfb1c59eacce">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH7</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH7</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01475">efr32fg12p_vdac.h:1475</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abad03de8632acc03a89c8fc386000f81d8"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad03de8632acc03a89c8fc386000f81d8">opaOutModeAPORT4YCH22</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00320">em_opamp.h:320</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga33fe3e8a7243c3e49fb5d422b5c84df5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga33fe3e8a7243c3e49fb5d422b5c84df5">VDAC_OPA_MUX_RESSEL_RES5</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_RES5</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01331">efr32fg12p_vdac.h:1331</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga30df9fcf105ecdbf6d7fa796abbc61a4"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga30df9fcf105ecdbf6d7fa796abbc61a4">VDAC_OPA_MUX_NEGSEL_APORT4YCH2</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH2</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01271">efr32fg12p_vdac.h:1271</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda282cd8d15fd57fe9a7f04b78fe5abb08"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda282cd8d15fd57fe9a7f04b78fe5abb08">opaNegSelAPORT4YCH0</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00143">em_opamp.h:143</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafba382c7194850c4c17428acc0fe5539"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafba382c7194850c4c17428acc0fe5539">VDAC_OPA_MUX_NEGSEL_APORT1YCH23</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH23</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01233">efr32fg12p_vdac.h:1233</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a741a04cddfb63d061d62332bac59378c"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a741a04cddfb63d061d62332bac59378c">OPAMP_Init_TypeDef::posSel</a></div><div class="ttdeci">OPAMP_PosSel_TypeDef posSel</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00437">em_opamp.h:437</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga8351bfc74b69c5f9494e0ab7dc0d923b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga8351bfc74b69c5f9494e0ab7dc0d923b">VDAC_OPA_CTRL_PRSSEL_PRSCH7</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH7</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00965">efr32fg12p_vdac.h:965</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae04a71165e44657144311ab20fbdd6bb"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae04a71165e44657144311ab20fbdd6bb">VDAC_OPA_MUX_POSSEL_APORT2XCH9</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH9</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01101">efr32fg12p_vdac.h:1101</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafeceada190a76051af9eeb75c8a05049"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafeceada190a76051af9eeb75c8a05049">VDAC_OPA_CTRL_PRSSEL_PRSCH11</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH11</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00969">efr32fg12p_vdac.h:969</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae19e5bb32b67b1eba322ae8e0893c65a"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae19e5bb32b67b1eba322ae8e0893c65a">VDAC_OPA_MUX_POSSEL_APORT1XCH4</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH4</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01083">efr32fg12p_vdac.h:1083</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga9ba577373aeb86a5b79eb6beb60c080d"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga9ba577373aeb86a5b79eb6beb60c080d">VDAC_OPA_MUX_NEGSEL_APORT2YCH4</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH4</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01240">efr32fg12p_vdac.h:1240</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga961ed44d47ba5ec1ec8d673b2933cb10"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga961ed44d47ba5ec1ec8d673b2933cb10">VDAC_OPA_MUX_POSSEL_APORT3XCH30</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH30</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01128">efr32fg12p_vdac.h:1128</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1051a2b497140a48fb8def88bad661ff"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1051a2b497140a48fb8def88bad661ff">VDAC_OPA_MUX_RESINMUX_POSPAD</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESINMUX_POSPAD</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01304">efr32fg12p_vdac.h:1304</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a22227105cd9a9e4cfbad7b52a7a4dd4b"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a22227105cd9a9e4cfbad7b52a7a4dd4b">opaPosSelAPORT4XCH15</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00231">em_opamp.h:231</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a45ffdcb0f2c5d75718a7c18841bf2161"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a45ffdcb0f2c5d75718a7c18841bf2161">opaPosSelAPORT2XCH23</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00203">em_opamp.h:203</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga0afc00923cc952cffecf60172caa0398"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga0afc00923cc952cffecf60172caa0398">VDAC_OPA_CTRL_PRSSEL_PRSCH5</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH5</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00963">efr32fg12p_vdac.h:963</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga44f376a601bac563078303be68698022"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga44f376a601bac563078303be68698022">VDAC_OPA_MUX_NEGSEL_APORT1YCH7</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH7</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01225">efr32fg12p_vdac.h:1225</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga75aab555ddfe037ae0a371661d6367b0"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga75aab555ddfe037ae0a371661d6367b0">VDAC_OPA_MUX_POSSEL_APORT3XCH14</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH14</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01120">efr32fg12p_vdac.h:1120</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae2fd87f92fe519671d7753dc569ad049"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae2fd87f92fe519671d7753dc569ad049">VDAC_OPA_MUX_RESINMUX_OPANEXT</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESINMUX_OPANEXT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01302">efr32fg12p_vdac.h:1302</a></div></div>
<div class="ttc" id="group__OPAMP_html_gab82f68a27f2f50473502101e9b1f42ab"><div class="ttname"><a href="group__OPAMP.html#gab82f68a27f2f50473502101e9b1f42ab">OPAMP_OutMode_TypeDef</a></div><div class="ttdeci">OPAMP_OutMode_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00249">em_opamp.h:249</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae6807ac8425355da3ea32e0cd64ddb8f"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae6807ac8425355da3ea32e0cd64ddb8f">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH27</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH27</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01485">efr32fg12p_vdac.h:1485</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a372ebe9c060099735d12e146236f5ca1"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a372ebe9c060099735d12e146236f5ca1">opaPosSelAPORT1XCH4</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00178">em_opamp.h:178</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaacc2f753ef6be401b22f2c2699341b76"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaacc2f753ef6be401b22f2c2699341b76">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH25</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH25</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01484">efr32fg12p_vdac.h:1484</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga185c6251e35c16d9a7fcf66c94667e93a9eba8565505f9d627cb844ba1c016f5d"><div class="ttname"><a href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a9eba8565505f9d627cb844ba1c016f5d">opaDrvStrHigherAccHighStr</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00425">em_opamp.h:425</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a9947a6bd1b0d937f86daf6a8f59bb4a2"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a9947a6bd1b0d937f86daf6a8f59bb4a2">opaPosSelAPORT2XCH5</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00194">em_opamp.h:194</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga03469f1c11acd9904f19a5d8cf4d90a3"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga03469f1c11acd9904f19a5d8cf4d90a3">VDAC_OPA_CTRL_PRSSEL_PRSCH4</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH4</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00962">efr32fg12p_vdac.h:962</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga847c3ca2ddb170b44bc27816123b0ff6a56ddcc191baa1fb9a060e0f6a8690b67"><div class="ttname"><a href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a56ddcc191baa1fb9a060e0f6a8690b67">opaResInMuxVss</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00372">em_opamp.h:372</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gadd84a8c87518ecc1945d5575b9167214"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gadd84a8c87518ecc1945d5575b9167214">VDAC_OPA_MUX_POSSEL_APORT1XCH2</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH2</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01082">efr32fg12p_vdac.h:1082</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gac27506e77ea242d431975be7e8fd9492"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gac27506e77ea242d431975be7e8fd9492">VDAC_OPA_MUX_POSSEL_APORT1XCH16</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH16</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01089">efr32fg12p_vdac.h:1089</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad0f93bc02e16c07d903f3da00eacd840"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad0f93bc02e16c07d903f3da00eacd840">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH14</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH14</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01463">efr32fg12p_vdac.h:1463</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3a99a07719da621390254cbdb93628b106"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a99a07719da621390254cbdb93628b106">opaPrsSelCh6</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00397">em_opamp.h:397</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gabac801b74be1582d44ead5269943b2d0"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gabac801b74be1582d44ead5269943b2d0">VDAC_OPA_MUX_NEGSEL_APORT2YCH14</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH14</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01245">efr32fg12p_vdac.h:1245</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga059051f322923d49309487e6a65c6331"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga059051f322923d49309487e6a65c6331">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH29</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH29</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01486">efr32fg12p_vdac.h:1486</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad12d848f152f772910b48b277f4a0a42"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad12d848f152f772910b48b277f4a0a42">VDAC_OPA_MUX_POSSEL_APORT1XCH6</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH6</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01084">efr32fg12p_vdac.h:1084</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a35773dbeb366558fc104c12a7ce0101e"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a35773dbeb366558fc104c12a7ce0101e">opaPosSelAPORT1XCH16</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00184">em_opamp.h:184</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga38f5021ec934f854a50bf6573eaf0134afb91695bb418fed76b1f3d28aef28fed"><div class="ttname"><a href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134afb91695bb418fed76b1f3d28aef28fed">opaOutScaleFull</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00415">em_opamp.h:415</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a02f37340350a67e17a8be282ffd404b1"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a02f37340350a67e17a8be282ffd404b1">opaPosSelAPORT2XCH9</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00196">em_opamp.h:196</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga8aafde91393b332716acd937cfbf62a3"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga8aafde91393b332716acd937cfbf62a3">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH8</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH8</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01460">efr32fg12p_vdac.h:1460</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad02b5189d816a2200eaeb41e3e17b53f"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad02b5189d816a2200eaeb41e3e17b53f">VDAC_OPA_MUX_NEGSEL_APORT1YCH25</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH25</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01234">efr32fg12p_vdac.h:1234</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga5040d99b0d332ba6281ef3d44ec4aea0"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga5040d99b0d332ba6281ef3d44ec4aea0">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH11</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH11</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01445">efr32fg12p_vdac.h:1445</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaf9ff47f7c8a20489fefc901feb0953a5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaf9ff47f7c8a20489fefc901feb0953a5">VDAC_OPA_MUX_NEGSEL_APORT4YCH4</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH4</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01272">efr32fg12p_vdac.h:1272</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba75933e80e3c4214a4a21d3e8d0bf900b"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba75933e80e3c4214a4a21d3e8d0bf900b">opaOutModeAPORT4YCH8</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00313">em_opamp.h:313</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga6c9c813d5a0148686d740c9eb006dfeaaa51821f760f58c7be94ccaa0b8d03dc4"><div class="ttname"><a href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaaa51821f760f58c7be94ccaa0b8d03dc4">opaPrsModeDefault</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00379">em_opamp.h:379</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda1355faecd9dbed15fd0ffe331648495e"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda1355faecd9dbed15fd0ffe331648495e">opaNegSelAPORT1YCH19</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00104">em_opamp.h:104</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda699d7ebb9da2765555e363ee806da948"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda699d7ebb9da2765555e363ee806da948">opaNegSelDisable</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00159">em_opamp.h:159</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga27b1baf0e155036f025566fe1e6cad08"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga27b1baf0e155036f025566fe1e6cad08">VDAC_OPA_MUX_NEGSEL_APORT4YCH0</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH0</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01270">efr32fg12p_vdac.h:1270</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga90922661e53990a7147791401e819070"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga90922661e53990a7147791401e819070">VDAC_OPA_MUX_RESINMUX_COMPAD</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESINMUX_COMPAD</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01305">efr32fg12p_vdac.h:1305</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a1cf2d425396791c970ffd2a055b23681"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1cf2d425396791c970ffd2a055b23681">opaPosSelAPORT4XCH1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00224">em_opamp.h:224</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810adaa559d9f9ec21d5b6af2d0e0560081d"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810adaa559d9f9ec21d5b6af2d0e0560081d">opaResSelR2eq4_33R1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00348">em_opamp.h:348</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga894b4fac6c1da9c225358c274ad5fbf6"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga894b4fac6c1da9c225358c274ad5fbf6">VDAC_OPA_MUX_POSSEL_APORT2XCH11</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH11</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01102">efr32fg12p_vdac.h:1102</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga185c6251e35c16d9a7fcf66c94667e93a9a11670cd4496fc576431327e4bf85c1"><div class="ttname"><a href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a9a11670cd4496fc576431327e4bf85c1">opaDrvStrHighAccHighStr</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00424">em_opamp.h:424</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a74999388f8774026d544a142a276a363"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a74999388f8774026d544a142a276a363">opaPosSelAPORT2XCH19</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00201">em_opamp.h:201</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba049a803cb6dd924176f9f34bd559dcec"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba049a803cb6dd924176f9f34bd559dcec">opaOutModeAPORT4YCH18</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00318">em_opamp.h:318</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga62f270335388d1ef31ea21241d541e5c"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga62f270335388d1ef31ea21241d541e5c">VDAC_OPA_MUX_NEGSEL_APORT4YCH16</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH16</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01278">efr32fg12p_vdac.h:1278</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ae4a2ce39d5028bb693d7a27c77a943dd"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae4a2ce39d5028bb693d7a27c77a943dd">opaPosSelAPORT4XCH21</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00234">em_opamp.h:234</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda0ac55ad5e97480d59c393f617d98bcd8"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda0ac55ad5e97480d59c393f617d98bcd8">opaNegSelAPORT4YCH22</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00154">em_opamp.h:154</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga256c413fb283732cf272409942e8a8ae"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga256c413fb283732cf272409942e8a8ae">VDAC_OPA_MUX_NEGSEL_APORT3YCH23</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH23</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01265">efr32fg12p_vdac.h:1265</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba60cc24b9730b8fadef95bb16ce0dd7a9"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba60cc24b9730b8fadef95bb16ce0dd7a9">opaOutModeAPORT3YCH21</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00303">em_opamp.h:303</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga489bbffcbbcb00e035f35acc170939e8"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga489bbffcbbcb00e035f35acc170939e8">VDAC_OPA_MUX_NEGSEL_APORT1YCH27</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH27</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01235">efr32fg12p_vdac.h:1235</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaaf167f9a2dc54ce09169e50d9905a1b6aeadf6897cd40e21c4f8d582c92284199"><div class="ttname"><a href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6aeadf6897cd40e21c4f8d582c92284199">opaPrsOutOutValid</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00409">em_opamp.h:409</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gab4e505a7c089cbd6380c1ac7502aab63"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gab4e505a7c089cbd6380c1ac7502aab63">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH16</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH16</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01464">efr32fg12p_vdac.h:1464</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa4530142052cd10a68d54fb906b91399"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa4530142052cd10a68d54fb906b91399">VDAC_OPA_MUX_POSSEL_APORT1XCH10</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH10</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01086">efr32fg12p_vdac.h:1086</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga63b8ae673058cc84ffe2ba139de9844f"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga63b8ae673058cc84ffe2ba139de9844f">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH25</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH25</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01452">efr32fg12p_vdac.h:1452</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ab68b0378900cef971e952f9540b3328a"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab68b0378900cef971e952f9540b3328a">opaPosSelAPORT4XCH7</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00227">em_opamp.h:227</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaec581018740b8e99d79772b98be83584"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaec581018740b8e99d79772b98be83584">opaOutModeAPORT2YCH24</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00289">em_opamp.h:289</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8aa37cc39cd2777592385aab4a96cf03ff"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa37cc39cd2777592385aab4a96cf03ff">opaPosSelAPORT2XCH3</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00193">em_opamp.h:193</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda444863370fb9647b7b36bf811e651b87"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda444863370fb9647b7b36bf811e651b87">opaNegSelAPORT1YCH17</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00103">em_opamp.h:103</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga6b5090b08c009f20858210d4a72a8bfa"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga6b5090b08c009f20858210d4a72a8bfa">VDAC_OPA_MUX_NEGSEL_DISABLE</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01286">efr32fg12p_vdac.h:1286</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810abb15976ca3f888ba03c5cc2c18ea0052"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810abb15976ca3f888ba03c5cc2c18ea0052">opaResSelDefault</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00342">em_opamp.h:342</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga8be46135f9818ffba21f8601992ee471"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga8be46135f9818ffba21f8601992ee471">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH15</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH15</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01447">efr32fg12p_vdac.h:1447</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810a446f86d89b8636795946d4b2e1d56241"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a446f86d89b8636795946d4b2e1d56241">opaResSelR1eq1_67R1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00345">em_opamp.h:345</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a0c3cb96f68450f0fed45e816dcfea67f"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a0c3cb96f68450f0fed45e816dcfea67f">opaPosSelAPORT1XCH6</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00179">em_opamp.h:179</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gadb26ff84b3db97f7253f37350caf1801"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gadb26ff84b3db97f7253f37350caf1801">VDAC_OPA_MUX_POSSEL_APORT4XCH11</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH11</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01134">efr32fg12p_vdac.h:1134</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba877579b72f88ea8dd3d9af2b57425a31"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba877579b72f88ea8dd3d9af2b57425a31">opaOutModeAPORT3YCH25</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00305">em_opamp.h:305</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga67c207fb74930e98d9a2bdd8fde17e5b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga67c207fb74930e98d9a2bdd8fde17e5b">VDAC_OPA_MUX_POSSEL_APORT1XCH12</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH12</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01087">efr32fg12p_vdac.h:1087</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda7e8edcb3862d319e225bc9a2ad73ecb2"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda7e8edcb3862d319e225bc9a2ad73ecb2">opaNegSelAPORT3YCH21</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00137">em_opamp.h:137</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga47c653cc1de8526e5063e98377ba80c7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga47c653cc1de8526e5063e98377ba80c7">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH23</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH23</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01451">efr32fg12p_vdac.h:1451</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba32451afc6ce43962066fa76e060ca8f9"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba32451afc6ce43962066fa76e060ca8f9">opaOutModeAPORT1YCH7</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00264">em_opamp.h:264</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad98abcb69e70f3f85f49fb63da9a1018"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad98abcb69e70f3f85f49fb63da9a1018">VDAC_OPA_MUX_POSSEL_APORT3XCH28</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH28</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01127">efr32fg12p_vdac.h:1127</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abac7045ce01d7b5ba67fdbef7d1fe68771"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac7045ce01d7b5ba67fdbef7d1fe68771">opaOutModeAPORT1YCH13</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00267">em_opamp.h:267</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3aaf5540def5a7445f2b6cc499b624ca07"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3aaf5540def5a7445f2b6cc499b624ca07">opaPrsSelCh0</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00391">em_opamp.h:391</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a8abd5a3c164fb21ab730588262f73f46"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a8abd5a3c164fb21ab730588262f73f46">opaPosSelAPORT3XCH10</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00213">em_opamp.h:213</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba7672a341cb3fceaab87757ee4db167e9"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba7672a341cb3fceaab87757ee4db167e9">opaOutModeAPORT3YCH19</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00302">em_opamp.h:302</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a05ded6707730217045bf21a46352b59c"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a05ded6707730217045bf21a46352b59c">OPAMP_Init_TypeDef::hcmDisable</a></div><div class="ttdeci">bool hcmDisable</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00511">em_opamp.h:511</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga88adf97ade44938fcc01486e7640aa66"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga88adf97ade44938fcc01486e7640aa66">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH7</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH7</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01443">efr32fg12p_vdac.h:1443</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8adbbd31449f44e5f3dd9bc4cb4601a87a"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8adbbd31449f44e5f3dd9bc4cb4601a87a">opaPosSelAPORT1XCH18</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00185">em_opamp.h:185</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8aada35a4f09b6a50a4b71ccd4ed1c4b58"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aada35a4f09b6a50a4b71ccd4ed1c4b58">opaPosSelAPORT4XCH25</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00236">em_opamp.h:236</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a13ac438aada968185494518d957ecd98"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a13ac438aada968185494518d957ecd98">opaPosSelAPORT3XCH2</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00209">em_opamp.h:209</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaffbfb644ca3c03d1d9a41b8c72c79da7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaffbfb644ca3c03d1d9a41b8c72c79da7">VDAC_OPA_MUX_NEGSEL_APORT3YCH21</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH21</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01264">efr32fg12p_vdac.h:1264</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga4d94b4caef96121778447e9e5070594f"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga4d94b4caef96121778447e9e5070594f">VDAC_OPA_MUX_NEGSEL_APORT1YCH9</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH9</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01226">efr32fg12p_vdac.h:1226</a></div></div>
<div class="ttc" id="em__device_8h_html"><div class="ttname"><a href="em__device_8h.html">em_device.h</a></div><div class="ttdoc">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices. </div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda56f4fe00f7dac736dd97510f6a1a390c"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda56f4fe00f7dac736dd97510f6a1a390c">opaNegSelAPORT4YCH26</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00156">em_opamp.h:156</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba379b2bb8a3b3e8a9ed0c14d6dd7e2353"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba379b2bb8a3b3e8a9ed0c14d6dd7e2353">opaOutModeAPORT3YCH15</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00300">em_opamp.h:300</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga0326616d4cd83810f537bf4d37189187"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga0326616d4cd83810f537bf4d37189187">VDAC_OPA_CTRL_PRSSEL_PRSCH6</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH6</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00964">efr32fg12p_vdac.h:964</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa83ffef42b11e1724874f8715c63dc62"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa83ffef42b11e1724874f8715c63dc62">VDAC_OPA_CTRL_PRSSEL_PRSCH8</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH8</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00966">efr32fg12p_vdac.h:966</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1733b43e19107e933504099ab12b6d1b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1733b43e19107e933504099ab12b6d1b">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH28</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH28</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01470">efr32fg12p_vdac.h:1470</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaaf167f9a2dc54ce09169e50d9905a1b6afe547818fc1f6a590387274769bb7d7a"><div class="ttname"><a href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6afe547818fc1f6a590387274769bb7d7a">opaPrsOutWarm</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00408">em_opamp.h:408</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa8426a93651582d00b6e117b987b1dee"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa8426a93651582d00b6e117b987b1dee">VDAC_OPA_MUX_RESSEL_RES0</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_RES0</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01326">efr32fg12p_vdac.h:1326</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaffcbb8fb53165b604256e3fd5fd00f14"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaffcbb8fb53165b604256e3fd5fd00f14">VDAC_OPA_MUX_POSSEL_APORT3XCH24</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH24</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01125">efr32fg12p_vdac.h:1125</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga8bb445310139013c47e8fc358c13cdc2"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga8bb445310139013c47e8fc358c13cdc2">VDAC_OPA_MUX_RESINMUX_CENTER</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESINMUX_CENTER</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01306">efr32fg12p_vdac.h:1306</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba93ab7eda2df34d6e2a7f76902f5c2c29"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba93ab7eda2df34d6e2a7f76902f5c2c29">opaOutModeAPORT4YCH14</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00316">em_opamp.h:316</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga61987fee2b080fa9b8e923adbfdb0226"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga61987fee2b080fa9b8e923adbfdb0226">VDAC_OPA_MUX_NEGSEL_APORT4YCH18</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH18</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01279">efr32fg12p_vdac.h:1279</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gabdac0008256c20aa35a379ae65c011f2"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gabdac0008256c20aa35a379ae65c011f2">VDAC_OPA_MUX_POSSEL_APORT2XCH7</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH7</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01100">efr32fg12p_vdac.h:1100</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga971c780fcde7f4233916525015dbbed7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga971c780fcde7f4233916525015dbbed7">VDAC_OPA_MUX_POSSEL_APORT2XCH15</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH15</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01104">efr32fg12p_vdac.h:1104</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaac1cf3173ab27385072e84089bbdcf88"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaac1cf3173ab27385072e84089bbdcf88">opaNegSelAPORT1YCH13</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00101">em_opamp.h:101</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html">OPAMP_Init_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00434">em_opamp.h:434</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba57f137fcac5725b65da262985e2a3122"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba57f137fcac5725b65da262985e2a3122">opaOutModeAPORT1YCH17</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00269">em_opamp.h:269</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3aedf4ae33a44c13ba5d09fe58ec5472d2"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3aedf4ae33a44c13ba5d09fe58ec5472d2">opaPrsSelCh3</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00394">em_opamp.h:394</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a4a19af71744c6a7fca31366ab95fd7d4"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4a19af71744c6a7fca31366ab95fd7d4">opaPosSelAPORT4XCH3</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00225">em_opamp.h:225</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a4b7761f96b8f3bae3bed4f6a8a2bbaf3"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4b7761f96b8f3bae3bed4f6a8a2bbaf3">opaPosSelAPORT1XCH10</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00181">em_opamp.h:181</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga0fb110bbfd6c800e743730fa4d0087b3"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga0fb110bbfd6c800e743730fa4d0087b3">VDAC_OPA_MUX_POSSEL_OPATAP</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_OPATAP</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01150">efr32fg12p_vdac.h:1150</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda5738f4dcb79c62fa77a5deece18ee0e5"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda5738f4dcb79c62fa77a5deece18ee0e5">opaNegSelAPORT4YCH14</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00150">em_opamp.h:150</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a48f38f370827322ba4e369419903c88e"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a48f38f370827322ba4e369419903c88e">opaPosSelAPORT2XCH15</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00199">em_opamp.h:199</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga847c3ca2ddb170b44bc27816123b0ff6a91b21d07f1fbb0aa15cb881c4b02fa13"><div class="ttname"><a href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a91b21d07f1fbb0aa15cb881c4b02fa13">opaResInMuxPosPad</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00367">em_opamp.h:367</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda4646a79b8e14208ed281edbc9d1e8c52"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4646a79b8e14208ed281edbc9d1e8c52">opaNegSelAPORT3YCH19</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00136">em_opamp.h:136</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba85a9455cb753873f9bf22e931719da6e"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba85a9455cb753873f9bf22e931719da6e">opaOutModeAPORT4YCH30</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00324">em_opamp.h:324</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga69beed2bbc05d3f41608ed68227305ac"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga69beed2bbc05d3f41608ed68227305ac">VDAC_OPA_MUX_POSSEL_APORT4XCH5</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH5</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01131">efr32fg12p_vdac.h:1131</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gac2da5e685fbd2771bfdf25f8a7c6ddaf"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gac2da5e685fbd2771bfdf25f8a7c6ddaf">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH24</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH24</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01468">efr32fg12p_vdac.h:1468</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8abb6c1d8b98043d8b81bf5e71b99da04e"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8abb6c1d8b98043d8b81bf5e71b99da04e">opaPosSelAPORT3XCH14</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00215">em_opamp.h:215</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7fec2468b3e73476293813282f5fc351"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7fec2468b3e73476293813282f5fc351">VDAC_OPA_MUX_NEGSEL_APORT1YCH3</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH3</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01223">efr32fg12p_vdac.h:1223</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga27b98a7aa4e3115c6644face7f28e887"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga27b98a7aa4e3115c6644face7f28e887">VDAC_OPA_MUX_NEGSEL_APORT4YCH30</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH30</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01285">efr32fg12p_vdac.h:1285</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba9447a70e40b2aa1079c4741e3cddbeee"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9447a70e40b2aa1079c4741e3cddbeee">opaOutModeAPORT4YCH2</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00310">em_opamp.h:310</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaaaaf5d4628c656ae760a30b923d6c5a6"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaaaaf5d4628c656ae760a30b923d6c5a6">VDAC_OPA_MUX_POSSEL_APORT1XCH30</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH30</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01096">efr32fg12p_vdac.h:1096</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaea35221329ba51afca1277fb7a70afb9"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaea35221329ba51afca1277fb7a70afb9">VDAC_OPA_CTRL_PRSSEL_PRSCH9</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH9</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00967">efr32fg12p_vdac.h:967</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga59681c85d9a6e885b2199aaca467c872"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga59681c85d9a6e885b2199aaca467c872">VDAC_OPA_MUX_POSSEL_APORT4XCH31</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH31</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01144">efr32fg12p_vdac.h:1144</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga5dee5b205203b6b889b406d9309616ef"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga5dee5b205203b6b889b406d9309616ef">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH21</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH21</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01482">efr32fg12p_vdac.h:1482</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaf50df9875af95a1a11e2724a4335df1b"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf50df9875af95a1a11e2724a4335df1b">opaNegSelAPORT3YCH23</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00138">em_opamp.h:138</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a30a43beed36d471a1b0d1d64d451baf1"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a30a43beed36d471a1b0d1d64d451baf1">OPAMP_Init_TypeDef::outPen</a></div><div class="ttdeci">uint32_t outPen</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00441">em_opamp.h:441</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdab0cad338677f96ac804b372ed5f37cbb"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdab0cad338677f96ac804b372ed5f37cbb">opaNegSelAPORT2YCH10</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00116">em_opamp.h:116</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8aca2c2e620eb90cce1e3cc891d75c1cda"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aca2c2e620eb90cce1e3cc891d75c1cda">opaPosSelAPORT4XCH29</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00238">em_opamp.h:238</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abac66aa22e2f32730cd5ffa39fcbc47a29"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac66aa22e2f32730cd5ffa39fcbc47a29">opaOutModeAPORT3YCH5</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00295">em_opamp.h:295</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga8d7febc5cf212250ce5c1acba2e54092"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga8d7febc5cf212250ce5c1acba2e54092">VDAC_OPA_MUX_NEGSEL_APORT3YCH17</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH17</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01262">efr32fg12p_vdac.h:1262</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga2387786f93a3d69473480a7d773b1987"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga2387786f93a3d69473480a7d773b1987">VDAC_OPA_MUX_NEGSEL_APORT1YCH31</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH31</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01237">efr32fg12p_vdac.h:1237</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gabcbf18e08d8ff36793a3628ee8a689e2"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gabcbf18e08d8ff36793a3628ee8a689e2">VDAC_OPA_MUX_NEGSEL_APORT2YCH22</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH22</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01249">efr32fg12p_vdac.h:1249</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a94e0dba38b2a22087d3d0c6590c102cc"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a94e0dba38b2a22087d3d0c6590c102cc">opaPosSelAPORT3XCH26</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00221">em_opamp.h:221</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_aef9d4d625bd15dce05797699e70088ea"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#aef9d4d625bd15dce05797699e70088ea">OPAMP_Init_TypeDef::resInMux</a></div><div class="ttdeci">OPAMP_ResInMux_TypeDef resInMux</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00440">em_opamp.h:440</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810a6de35d804cade931c65dd80a08d81ce6"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a6de35d804cade931c65dd80a08d81ce6">opaResSelR2eq7R1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00349">em_opamp.h:349</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a6a493160843d2d82ba7d960c9d3b342d"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a6a493160843d2d82ba7d960c9d3b342d">OPAMP_Init_TypeDef::aportYMasterDisable</a></div><div class="ttdeci">bool aportYMasterDisable</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00507">em_opamp.h:507</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda777c4a4c5317f381c4ab7e8690322fe8"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda777c4a4c5317f381c4ab7e8690322fe8">opaNegSelAPORT3YCH7</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00130">em_opamp.h:130</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga9bf1f6ae7754bc63b59f3227a126e81b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga9bf1f6ae7754bc63b59f3227a126e81b">VDAC_OPA_MUX_NEGSEL_APORT1YCH17</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH17</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01230">efr32fg12p_vdac.h:1230</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga6c9c813d5a0148686d740c9eb006dfeaad20fbc486e82bb497e1de5632b78d98c"><div class="ttname"><a href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaad20fbc486e82bb497e1de5632b78d98c">opaPrsModePulsed</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00380">em_opamp.h:380</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga847c3ca2ddb170b44bc27816123b0ff6a7d3c9577de59fd2cabfd32523a745703"><div class="ttname"><a href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a7d3c9577de59fd2cabfd32523a745703">opaResInMuxDisable</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00364">em_opamp.h:364</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga3500b43b360773fc819f878d622f4391"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga3500b43b360773fc819f878d622f4391">VDAC_OPA_MUX_RESINMUX_VSS</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESINMUX_VSS</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01308">efr32fg12p_vdac.h:1308</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba084e47f8efd55f716d0a212544111eb7"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba084e47f8efd55f716d0a212544111eb7">opaOutModeAll</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00260">em_opamp.h:260</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga91d4835732999748904bf59f36556f49"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga91d4835732999748904bf59f36556f49">VDAC_OPA_MUX_NEGSEL_APORT2YCH26</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH26</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01251">efr32fg12p_vdac.h:1251</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba9208cba7db5a175fbc68dcfd852b578a"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9208cba7db5a175fbc68dcfd852b578a">opaOutModeAPORT1YCH29</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00275">em_opamp.h:275</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a7ca85ab2783027c4451fae6224cc89a9"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a7ca85ab2783027c4451fae6224cc89a9">OPAMP_Init_TypeDef::ugBwScale</a></div><div class="ttdeci">bool ugBwScale</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00502">em_opamp.h:502</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaac66f9540224164d505802a177ef6a95"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaac66f9540224164d505802a177ef6a95">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH13</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH13</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01446">efr32fg12p_vdac.h:1446</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaf4a4aa17135dddca94d1c3c141598cc1"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf4a4aa17135dddca94d1c3c141598cc1">opaNegSelAPORT4YCH24</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00155">em_opamp.h:155</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gacbb0d9e2703d5b62ae153984c2086c86"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gacbb0d9e2703d5b62ae153984c2086c86">VDAC_OPA_CTRL_PRSMODE_DEFAULT</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSMODE_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00939">efr32fg12p_vdac.h:939</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga2c5dcdc2f0f9c6a4da5610caea7bdbbb"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga2c5dcdc2f0f9c6a4da5610caea7bdbbb">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH17</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH17</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01448">efr32fg12p_vdac.h:1448</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abae5158e828cc57ed1e545581fd63a1c66"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abae5158e828cc57ed1e545581fd63a1c66">opaOutModeAPORT2YCH8</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00281">em_opamp.h:281</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga09eaf2038e0301fe913483e13b9c2741"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga09eaf2038e0301fe913483e13b9c2741">VDAC_OPA_MUX_RESINMUX_NEGPAD</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESINMUX_NEGPAD</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01303">efr32fg12p_vdac.h:1303</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda58c5310b4f508ca5220539907c393e67"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda58c5310b4f508ca5220539907c393e67">opaNegSelAPORT1YCH7</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00098">em_opamp.h:98</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gab17acbf9cbbdb90d1fae0ebf3766a980"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gab17acbf9cbbdb90d1fae0ebf3766a980">VDAC_OPA_MUX_NEGSEL_APORT3YCH7</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH7</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01257">efr32fg12p_vdac.h:1257</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga24a5c0c967765352839dc0d0a875fec5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga24a5c0c967765352839dc0d0a875fec5">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH30</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH30</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01503">efr32fg12p_vdac.h:1503</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga02e2f6a78e42a264fabbbf385f155167"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga02e2f6a78e42a264fabbbf385f155167">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH9</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH9</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01476">efr32fg12p_vdac.h:1476</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga95a211170c5a774268db50608de93092"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga95a211170c5a774268db50608de93092">VDAC_OPA_MUX_NEGSEL_APORT1YCH13</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH13</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01228">efr32fg12p_vdac.h:1228</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga89e7e859a384a259ae90bbf36538b430"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga89e7e859a384a259ae90bbf36538b430">VDAC_OPA_MUX_NEGSEL_APORT2YCH28</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH28</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01252">efr32fg12p_vdac.h:1252</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafddee60674de15de885968838f3d1f7b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafddee60674de15de885968838f3d1f7b">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH28</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH28</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01502">efr32fg12p_vdac.h:1502</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga5d432080409abbb383981ec5a898e6de"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga5d432080409abbb383981ec5a898e6de">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH1</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH1</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01472">efr32fg12p_vdac.h:1472</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba87b2d50d13d102bc46ee30f4362d0516"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba87b2d50d13d102bc46ee30f4362d0516">opaOutModeAPORT1YCH11</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00266">em_opamp.h:266</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga52c7183e094e8931ca3b681f1db1c7c4"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga52c7183e094e8931ca3b681f1db1c7c4">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH5</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH5</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01474">efr32fg12p_vdac.h:1474</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a502ac1e749b7f18921c43d3e7948ff4b"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a502ac1e749b7f18921c43d3e7948ff4b">OPAMP_Init_TypeDef::halfDrvStr</a></div><div class="ttdeci">bool halfDrvStr</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00501">em_opamp.h:501</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_abb1374ff9f39687fca0da93e5054a116"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#abb1374ff9f39687fca0da93e5054a116">OPAMP_Init_TypeDef::defaultOffsetP</a></div><div class="ttdeci">bool defaultOffsetP</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00516">em_opamp.h:516</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a58527d7f68275f7e3b894fa7a5695f54"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a58527d7f68275f7e3b894fa7a5695f54">opaPosSelAPORT2XCH21</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00202">em_opamp.h:202</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga3bf12550a8243d17eebece3922dd7ad9"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga3bf12550a8243d17eebece3922dd7ad9">VDAC_OPA_MUX_POSSEL_APORT2XCH27</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH27</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01110">efr32fg12p_vdac.h:1110</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga4b3def9db8b57fa19a2f983ffd8a3cf2"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga4b3def9db8b57fa19a2f983ffd8a3cf2">VDAC_OPA_OUT_SHORT</a></div><div class="ttdeci">#define VDAC_OPA_OUT_SHORT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01353">efr32fg12p_vdac.h:1353</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a46da494ce7f49c18b98d8e6c378624a3"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a46da494ce7f49c18b98d8e6c378624a3">OPAMP_Init_TypeDef::negSel</a></div><div class="ttdeci">OPAMP_NegSel_TypeDef negSel</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00436">em_opamp.h:436</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafd43b7d92c6b29c27a7baf2bf70f472d"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafd43b7d92c6b29c27a7baf2bf70f472d">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH21</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH21</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01450">efr32fg12p_vdac.h:1450</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gab959cc85d3190070150869a2990afb47"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gab959cc85d3190070150869a2990afb47">VDAC_OPA_MUX_NEGSEL_APORT4YCH8</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH8</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01274">efr32fg12p_vdac.h:1274</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga38f5021ec934f854a50bf6573eaf0134aa222582ac4415dee59efb0fbcbf7a940"><div class="ttname"><a href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134aa222582ac4415dee59efb0fbcbf7a940">opaOutSacleHalf</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00416">em_opamp.h:416</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaf350c7ea47483fecb429e0b58b458ce3"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaf350c7ea47483fecb429e0b58b458ce3">VDAC_OPA_MUX_NEGSEL_APORT2YCH0</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH0</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01238">efr32fg12p_vdac.h:1238</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abae07f72353096594175e707f30c1342f0"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abae07f72353096594175e707f30c1342f0">opaOutModeAPORT1YCH27</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00274">em_opamp.h:274</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga886ac1ff7277ce686e4934f67471d62e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga886ac1ff7277ce686e4934f67471d62e">VDAC_OPA_MUX_NEGSEL_APORT4YCH28</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH28</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01284">efr32fg12p_vdac.h:1284</a></div></div>
<div class="ttc" id="structVDAC__TypeDef_html"><div class="ttname"><a href="structVDAC__TypeDef.html">VDAC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00041">efr32fg12p_vdac.h:41</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga748cd2b0da006ea72225b3f46c38dc4b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga748cd2b0da006ea72225b3f46c38dc4b">VDAC_OPA_MUX_POSSEL_APORT4XCH3</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH3</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01130">efr32fg12p_vdac.h:1130</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaac4b045949563293a07e1d4f7cc4d19f"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaac4b045949563293a07e1d4f7cc4d19f">opaNegSelAPORT2YCH26</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00124">em_opamp.h:124</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaf3373e525da39a2c6910bae733124c89"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf3373e525da39a2c6910bae733124c89">opaOutModeMain</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00258">em_opamp.h:258</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga76092784c58176d09728d9d5f3be626c"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga76092784c58176d09728d9d5f3be626c">VDAC_OPA_MUX_NEGSEL_APORT1YCH5</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH5</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01224">efr32fg12p_vdac.h:1224</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abadd51ec1c6f976127cdb1f4a1ce17c860"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abadd51ec1c6f976127cdb1f4a1ce17c860">opaOutModeAPORT4YCH26</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00322">em_opamp.h:322</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga0cfac50e518f7a7df96d046b5e9e61e8"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga0cfac50e518f7a7df96d046b5e9e61e8">VDAC_OPA_MUX_RESSEL_RES1</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_RES1</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01327">efr32fg12p_vdac.h:1327</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7b1037a6eeac4169462f7d45d9f3838e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7b1037a6eeac4169462f7d45d9f3838e">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH18</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH18</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01465">efr32fg12p_vdac.h:1465</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaacbdd52db0b2770eaf856b4c29e941f7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaacbdd52db0b2770eaf856b4c29e941f7">VDAC_OPA_MUX_NEGSEL_APORT2YCH30</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH30</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01253">efr32fg12p_vdac.h:1253</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abafa008aa2dff296dc864b36fae0e4252b"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafa008aa2dff296dc864b36fae0e4252b">opaOutModeAPORT2YCH6</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00280">em_opamp.h:280</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a86b6bd3ba4284162ba3570524cc5af70"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a86b6bd3ba4284162ba3570524cc5af70">opaPosSelAPORT3XCH6</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00211">em_opamp.h:211</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a40f694cda9a5ba2b3e0710babd2f8c63"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a40f694cda9a5ba2b3e0710babd2f8c63">opaPosSelAPORT2XCH1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00192">em_opamp.h:192</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7fd4e3e52949533442e94b73d4c537d2"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7fd4e3e52949533442e94b73d4c537d2">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH31</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH31</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01455">efr32fg12p_vdac.h:1455</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abada2b4de54a31e7804d66f7b996fde1f8"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abada2b4de54a31e7804d66f7b996fde1f8">opaOutModeAPORT1YCH25</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00273">em_opamp.h:273</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga56a0c3f9c418412ed79c22307fed2ab3"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga56a0c3f9c418412ed79c22307fed2ab3">VDAC_OPA_MUX_NEGSEL_APORT4YCH24</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH24</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01282">efr32fg12p_vdac.h:1282</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga5d9f687d134d68c283f5d19f1de9d36f"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga5d9f687d134d68c283f5d19f1de9d36f">VDAC_OPA_MUX_POSSEL_APORT2XCH1</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH1</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01097">efr32fg12p_vdac.h:1097</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga5644374ac404eed750faa02b0762536b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga5644374ac404eed750faa02b0762536b">VDAC_OPA_MUX_RESINMUX_DISABLE</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESINMUX_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01301">efr32fg12p_vdac.h:1301</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda85051a27097848dacc3eca6f478f301a"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda85051a27097848dacc3eca6f478f301a">opaNegSelAPORT1YCH9</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00099">em_opamp.h:99</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda727adede25883bea0670fdb6ce502579"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda727adede25883bea0670fdb6ce502579">opaNegSelAPORT1YCH3</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00096">em_opamp.h:96</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gadd73ead5d4f4bedef033a2cb768e150a"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gadd73ead5d4f4bedef033a2cb768e150a">VDAC_OPA_MUX_POSSEL_APORT1XCH18</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH18</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01090">efr32fg12p_vdac.h:1090</a></div></div>
<div class="ttc" id="group__OPAMP_html_ga8ab8b812547585753acc6893f340e32c"><div class="ttname"><a href="group__OPAMP.html#ga8ab8b812547585753acc6893f340e32c">OPAMP_TypeDef</a></div><div class="ttdeci">OPAMP_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00079">em_opamp.h:79</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga5293eb3160ae6102ed2e22c92588c701"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga5293eb3160ae6102ed2e22c92588c701">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH31</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH31</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01487">efr32fg12p_vdac.h:1487</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a1020ba105e10e5e2b5f88a9815943703"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1020ba105e10e5e2b5f88a9815943703">opaPosSelAPORT2XCH27</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00205">em_opamp.h:205</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda41fa69bbfbb0bea36e7ede01e8a77e9d"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda41fa69bbfbb0bea36e7ede01e8a77e9d">opaNegSelAPORT3YCH11</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00132">em_opamp.h:132</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga920c2a3fa4ecd43b0e78407b62a339c9"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga920c2a3fa4ecd43b0e78407b62a339c9">VDAC_OPA_MUX_NEGSEL_NEGPAD</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_NEGPAD</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01290">efr32fg12p_vdac.h:1290</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaaf167f9a2dc54ce09169e50d9905a1b6ad726303f4c883481e47e83ba80aeab92"><div class="ttname"><a href="group__OPAMP.html#ggaaf167f9a2dc54ce09169e50d9905a1b6ad726303f4c883481e47e83ba80aeab92">opaPrsOutDefault</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00407">em_opamp.h:407</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaa1c97b4784b618c83c841ab5094df862"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa1c97b4784b618c83c841ab5094df862">opaNegSelAPORT2YCH14</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00118">em_opamp.h:118</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3ad9c0c3fcde69cd82fc3fca78d2054aef"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ad9c0c3fcde69cd82fc3fca78d2054aef">opaPrsSelCh5</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00396">em_opamp.h:396</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1797c81d0cb8172de4492110aae33e93"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1797c81d0cb8172de4492110aae33e93">VDAC_OPA_MUX_POSSEL_APORT1XCH14</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH14</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01088">efr32fg12p_vdac.h:1088</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga92bf569379e4213725d0523ef4ff70fb"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga92bf569379e4213725d0523ef4ff70fb">VDAC_OPA_MUX_NEGSEL_APORT4YCH14</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH14</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01277">efr32fg12p_vdac.h:1277</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafb2c80cc76f9419a737cb74867d53386"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafb2c80cc76f9419a737cb74867d53386">VDAC_OPA_MUX_POSSEL_APORT3XCH0</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH0</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01113">efr32fg12p_vdac.h:1113</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga03b08f040f3b8bb3c47e3311843cdf78"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga03b08f040f3b8bb3c47e3311843cdf78">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH2</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH2</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01457">efr32fg12p_vdac.h:1457</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaafad1a195c640c068ad5f6149e36c61b"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaafad1a195c640c068ad5f6149e36c61b">opaOutModeAPORT1YCH3</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00262">em_opamp.h:262</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga185c6251e35c16d9a7fcf66c94667e93a65703c120deb31091732af5060d80cfc"><div class="ttname"><a href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a65703c120deb31091732af5060d80cfc">opaDrvStrLowerAccLowStr</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00422">em_opamp.h:422</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a4e24b5e6e37e99cd0c32ecadcadf3b4d"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4e24b5e6e37e99cd0c32ecadcadf3b4d">opaPosSelOpaIn</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00243">em_opamp.h:243</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad9d5cdac8433e5a853cd994c5a2f4bf4"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad9d5cdac8433e5a853cd994c5a2f4bf4">VDAC_OPA_CTRL_PRSMODE_PULSED</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSMODE_PULSED</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00940">efr32fg12p_vdac.h:940</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda85b5f34133e1f33e6ce69a4b74023ef8"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda85b5f34133e1f33e6ce69a4b74023ef8">opaNegSelAPORT4YCH18</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00152">em_opamp.h:152</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda9657815086288c08da1352b2a723bb0d"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda9657815086288c08da1352b2a723bb0d">opaNegSelAPORT3YCH17</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00135">em_opamp.h:135</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaa2066a5786a8247756ae5cabffddbacf"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa2066a5786a8247756ae5cabffddbacf">opaNegSelAPORT4YCH28</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00157">em_opamp.h:157</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga10c11c20e25cd8d3ea2cc53250227efb"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga10c11c20e25cd8d3ea2cc53250227efb">VDAC_OPA_MUX_POSSEL_APORT4XCH25</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH25</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01141">efr32fg12p_vdac.h:1141</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdad4bcf18c31eec9d11274a1ab65f88118"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdad4bcf18c31eec9d11274a1ab65f88118">opaNegSelAPORT1YCH1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00095">em_opamp.h:95</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga296fd1a10e9cb64c2b9cb9eb7e37ce41"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga296fd1a10e9cb64c2b9cb9eb7e37ce41">VDAC_OPA_MUX_POSSEL_APORT4XCH23</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH23</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01140">efr32fg12p_vdac.h:1140</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga847c3ca2ddb170b44bc27816123b0ff6a494ac54f539e7f1ecaec7aae14d1c36c"><div class="ttname"><a href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a494ac54f539e7f1ecaec7aae14d1c36c">opaResInMuxNegPad</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00366">em_opamp.h:366</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba40cfcf9111830f131e669ca3e17f4d1c"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba40cfcf9111830f131e669ca3e17f4d1c">opaOutModeAPORT1YCH9</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00265">em_opamp.h:265</a></div></div>
<div class="ttc" id="em__dac_8h_html"><div class="ttname"><a href="em__dac_8h.html">em_dac.h</a></div><div class="ttdoc">Digital to Analog Converter (DAC) peripheral API. </div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda5ca0447c677fce4d8eb2bac7b94a406f"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda5ca0447c677fce4d8eb2bac7b94a406f">opaNegSelAPORT1YCH15</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00102">em_opamp.h:102</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga6d9183a6e80658c5c13d19478daf7dde"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga6d9183a6e80658c5c13d19478daf7dde">VDAC_OPA_MUX_POSSEL_APORT2XCH19</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH19</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01106">efr32fg12p_vdac.h:1106</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga19a95300b5f7484af06868beecf68631"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga19a95300b5f7484af06868beecf68631">VDAC_OPA_MUX_NEGSEL_APORT3YCH3</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH3</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01255">efr32fg12p_vdac.h:1255</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ac6684bc42db3c360afa9eec9248d4042"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac6684bc42db3c360afa9eec9248d4042">opaPosSelAPORT4XCH13</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00230">em_opamp.h:230</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ab2d0693ee47de60c77cddfb2350eb957"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab2d0693ee47de60c77cddfb2350eb957">opaPosSelAPORT1XCH2</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00177">em_opamp.h:177</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga96575d54f9c1ca44b9dc88713c524fd7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga96575d54f9c1ca44b9dc88713c524fd7">VDAC_OPA_MUX_NEGSEL_APORT2YCH2</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH2</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01239">efr32fg12p_vdac.h:1239</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdafdd3df505772c262b2d71f82982ec44b"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdafdd3df505772c262b2d71f82982ec44b">opaNegSelAPORT3YCH25</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00139">em_opamp.h:139</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gadb2839ec9ad241e62a5ba793dce02147"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gadb2839ec9ad241e62a5ba793dce02147">VDAC_OPA_CTRL_PRSOUTMODE_OUTVALID</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSOUTMODE_OUTVALID</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00978">efr32fg12p_vdac.h:978</a></div></div>
<div class="ttc" id="group__OPAMP_html_ga185c6251e35c16d9a7fcf66c94667e93"><div class="ttname"><a href="group__OPAMP.html#ga185c6251e35c16d9a7fcf66c94667e93">OPAMP_DrvStr_Typedef</a></div><div class="ttdeci">OPAMP_DrvStr_Typedef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00419">em_opamp.h:419</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga6c9c813d5a0148686d740c9eb006dfeaa15198e9582cbaeae58ebb499b825ae0a"><div class="ttname"><a href="group__OPAMP.html#gga6c9c813d5a0148686d740c9eb006dfeaa15198e9582cbaeae58ebb499b825ae0a">opaPrsModeTimed</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00383">em_opamp.h:383</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8aa239fcd852c82a43cf7f48dfb1a19b8b"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa239fcd852c82a43cf7f48dfb1a19b8b">opaPosSelAPORT3XCH12</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00214">em_opamp.h:214</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda8431ead79294d86391adf1ca89575a5a"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda8431ead79294d86391adf1ca89575a5a">opaNegSelAPORT1YCH23</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00106">em_opamp.h:106</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga20b7439e20c874a50518da0df36c91c7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga20b7439e20c874a50518da0df36c91c7">VDAC_OPA_CTRL_PRSSEL_PRSCH1</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH1</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00959">efr32fg12p_vdac.h:959</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gadbadbc2799cf8396d987312963ddb013"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gadbadbc2799cf8396d987312963ddb013">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH2</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH2</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01489">efr32fg12p_vdac.h:1489</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7ce47a55b7e1d3cc3d9b2eed6ac91aad"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7ce47a55b7e1d3cc3d9b2eed6ac91aad">VDAC_OPA_MUX_POSSEL_APORT2XCH25</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH25</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01109">efr32fg12p_vdac.h:1109</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba6e4a2c629b590616aee4c1ab3324bde0"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba6e4a2c629b590616aee4c1ab3324bde0">opaOutModeAPORT1YCH21</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00271">em_opamp.h:271</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3a8327808f5990813c2c36a223e690dc72"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a8327808f5990813c2c36a223e690dc72">opaPrsSelCh7</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00398">em_opamp.h:398</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaf7806290d4a1f3ce189502cfd929b89d"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaf7806290d4a1f3ce189502cfd929b89d">VDAC_OPA_MUX_NEGSEL_APORT3YCH13</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH13</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01260">efr32fg12p_vdac.h:1260</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga8ab8b812547585753acc6893f340e32cac78d738ff7992c7422757e2ab80ceea0"><div class="ttname"><a href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32cac78d738ff7992c7422757e2ab80ceea0">OPA2</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00083">em_opamp.h:83</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga847c3ca2ddb170b44bc27816123b0ff6a31a34df6266f1ac1545cfa2927d0d73c"><div class="ttname"><a href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a31a34df6266f1ac1545cfa2927d0d73c">opaResInMuxCenter</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00370">em_opamp.h:370</a></div></div>
<div class="ttc" id="group__OPAMP_html_ga38f5021ec934f854a50bf6573eaf0134"><div class="ttname"><a href="group__OPAMP.html#ga38f5021ec934f854a50bf6573eaf0134">OPAMP_OutScale_Typedef</a></div><div class="ttdeci">OPAMP_OutScale_Typedef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00412">em_opamp.h:412</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a8677640d3b3c9a4beb3a3a0cc2320461"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a8677640d3b3c9a4beb3a3a0cc2320461">opaPosSelAPORT2XCH31</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00207">em_opamp.h:207</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gac4e8ad4e167b608d9e77b24a9c2faa51"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gac4e8ad4e167b608d9e77b24a9c2faa51">VDAC_OPA_MUX_NEGSEL_APORT3YCH11</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH11</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01259">efr32fg12p_vdac.h:1259</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga72f129cc74d9bb14165be58d28f84e50"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga72f129cc74d9bb14165be58d28f84e50">VDAC_OPA_MUX_NEGSEL_APORT3YCH15</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH15</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01261">efr32fg12p_vdac.h:1261</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaaabfc0c07b8bc5a29e1de8d4690319a3"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaaabfc0c07b8bc5a29e1de8d4690319a3">opaNegSelAPORT2YCH2</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00112">em_opamp.h:112</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga21cacd48a0cadcf2fbf209eac56b6443"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga21cacd48a0cadcf2fbf209eac56b6443">VDAC_OPA_MUX_NEGSEL_APORT3YCH31</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH31</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01269">efr32fg12p_vdac.h:1269</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a169f7799a163ca7e6a7c460515ae3ea4"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a169f7799a163ca7e6a7c460515ae3ea4">opaPosSelAPORT1XCH26</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00189">em_opamp.h:189</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abac96fffe243ca0eaeb3c98d79d1b354bc"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac96fffe243ca0eaeb3c98d79d1b354bc">opaOutModeAPORT2YCH18</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00286">em_opamp.h:286</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda709a2599da8ed3b1a29dd9f485411baf"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda709a2599da8ed3b1a29dd9f485411baf">opaNegSelNegPad</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00162">em_opamp.h:162</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad5fe0cff430288e49426d29ccef6eefe"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad5fe0cff430288e49426d29ccef6eefe">VDAC_OPA_CTRL_PRSOUTMODE_DEFAULT</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSOUTMODE_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00976">efr32fg12p_vdac.h:976</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga847c3ca2ddb170b44bc27816123b0ff6a1ebe4cdc49586c986484eeb04d2845c6"><div class="ttname"><a href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a1ebe4cdc49586c986484eeb04d2845c6">opaResInMuxComPad</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00368">em_opamp.h:368</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a6b5760dfeb57658150cf33c5c18a494c"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a6b5760dfeb57658150cf33c5c18a494c">OPAMP_Init_TypeDef::offsetN</a></div><div class="ttdeci">uint32_t offsetN</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00514">em_opamp.h:514</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga28d78617799b9a9a0d270403d96d6538"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga28d78617799b9a9a0d270403d96d6538">VDAC_OPA_MUX_POSSEL_APORT2XCH5</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH5</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01099">efr32fg12p_vdac.h:1099</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga10322773f185c61bb78e83df3cec0cfe"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga10322773f185c61bb78e83df3cec0cfe">VDAC_OPA_MUX_POSSEL_APORT4XCH15</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH15</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01136">efr32fg12p_vdac.h:1136</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga782b1daa2bb2e1ef7d67f7ee769ec198"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga782b1daa2bb2e1ef7d67f7ee769ec198">VDAC_OPA_MUX_POSSEL_APORT4XCH13</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH13</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01135">efr32fg12p_vdac.h:1135</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda9fc4055279e760988f556745d70f2cbc"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda9fc4055279e760988f556745d70f2cbc">opaNegSelResTap</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00161">em_opamp.h:161</a></div></div>
<div class="ttc" id="group__OPAMP_html_gaff98693026e98193b73c7796a104780e"><div class="ttname"><a href="group__OPAMP.html#gaff98693026e98193b73c7796a104780e">OPAMP_Disable</a></div><div class="ttdeci">void OPAMP_Disable(VDAC_TypeDef *dac, OPAMP_TypeDef opa)</div><div class="ttdoc">Disable an Operational Amplifier. </div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8c_source.html#l00259">em_opamp.c:259</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad5f0a1107f5abc5c03c4bcd71b4d5c37"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad5f0a1107f5abc5c03c4bcd71b4d5c37">VDAC_OPA_MUX_NEGSEL_APORT3YCH1</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH1</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01254">efr32fg12p_vdac.h:1254</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gace2a7dfcfeb62e00e82fac2d134ad615"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gace2a7dfcfeb62e00e82fac2d134ad615">VDAC_OPA_CTRL_PRSSEL_DEFAULT</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00957">efr32fg12p_vdac.h:957</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda6a7439bb96913d624d2f6a28aa8c23e6"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6a7439bb96913d624d2f6a28aa8c23e6">opaNegSelAPORT3YCH1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00127">em_opamp.h:127</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdac44efdc7b86545ef0a3ae0c5c7977b97"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdac44efdc7b86545ef0a3ae0c5c7977b97">opaNegSelAPORT4YCH6</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00146">em_opamp.h:146</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_ae2462a6a70fb61bc77b97e1e7ee40523"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#ae2462a6a70fb61bc77b97e1e7ee40523">OPAMP_Init_TypeDef::resSel</a></div><div class="ttdeci">OPAMP_ResSel_TypeDef resSel</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00439">em_opamp.h:439</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga266519a66439c3891373fa706c29f977"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga266519a66439c3891373fa706c29f977">VDAC_OPA_MUX_POSSEL_APORT3XCH18</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH18</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01122">efr32fg12p_vdac.h:1122</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a5dadbc5a2c983d9f6d934c0bebf73ead"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5dadbc5a2c983d9f6d934c0bebf73ead">opaPosSelAPORT3XCH28</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00222">em_opamp.h:222</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaf01cd85848e441a3ea2217c093230256"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf01cd85848e441a3ea2217c093230256">opaOutModeAPORT3YCH1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00293">em_opamp.h:293</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda32e3f60914a2f5369cf4f2bd88e07670"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda32e3f60914a2f5369cf4f2bd88e07670">opaNegSelAPORT4YCH10</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00148">em_opamp.h:148</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa4f04d4f7afa2f96ff013f5654661c85"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa4f04d4f7afa2f96ff013f5654661c85">VDAC_OPA_MUX_POSSEL_APORT1XCH26</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH26</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01094">efr32fg12p_vdac.h:1094</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a88629c1df75f511c924e4a4f7dc26cd1"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a88629c1df75f511c924e4a4f7dc26cd1">opaPosSelAPORT4XCH9</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00228">em_opamp.h:228</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaf9d05c2100ab4f7f95c857a9d90699e4"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaf9d05c2100ab4f7f95c857a9d90699e4">VDAC_OPA_MUX_POSSEL_APORT4XCH27</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH27</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01142">efr32fg12p_vdac.h:1142</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abafd8a78c4f411f7854cd551304049f089"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafd8a78c4f411f7854cd551304049f089">opaOutModeAPORT1YCH5</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00263">em_opamp.h:263</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga2859616cff4245a923512e37e24cf175"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga2859616cff4245a923512e37e24cf175">VDAC_OPA_MUX_NEGSEL_APORT2YCH10</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH10</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01243">efr32fg12p_vdac.h:1243</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaf7660f07e56bacf9186a8ded61764a37"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaf7660f07e56bacf9186a8ded61764a37">VDAC_OPA_MUX_POSSEL_APORT4XCH1</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH1</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01129">efr32fg12p_vdac.h:1129</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1e7152b603007db5d6ff99554a80b31b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1e7152b603007db5d6ff99554a80b31b">VDAC_OPA_CTRL_PRSSEL_PRSCH2</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH2</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00960">efr32fg12p_vdac.h:960</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga290ac6db556517ba5e46f0acde7c84fc"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga290ac6db556517ba5e46f0acde7c84fc">VDAC_OPA_MUX_NEGSEL_APORT4YCH20</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH20</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01280">efr32fg12p_vdac.h:1280</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga8c90b2be0d3975b54c42e5b4b5c20f5f"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga8c90b2be0d3975b54c42e5b4b5c20f5f">VDAC_OPA_MUX_POSSEL_APORT1XCH8</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH8</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01085">efr32fg12p_vdac.h:1085</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga40aca8b4bd743ee2a11b1dba3585add7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga40aca8b4bd743ee2a11b1dba3585add7">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH22</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH22</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01467">efr32fg12p_vdac.h:1467</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a8761382ddfcb841a467a08ad84be4743"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a8761382ddfcb841a467a08ad84be4743">OPAMP_Init_TypeDef::startupDly</a></div><div class="ttdeci">uint32_t startupDly</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00510">em_opamp.h:510</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaaf2c0e652822b6bc96ddff8b0ef47658"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaaf2c0e652822b6bc96ddff8b0ef47658">opaNegSelAPORT3YCH27</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00140">em_opamp.h:140</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a238917b6009143e735003b98593f03d2"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a238917b6009143e735003b98593f03d2">opaPosSelAPORT2XCH17</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00200">em_opamp.h:200</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafa0bce061a7fd7a99915a0efbd1e410c"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafa0bce061a7fd7a99915a0efbd1e410c">VDAC_OPA_MUX_NEGSEL_APORT3YCH19</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH19</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01263">efr32fg12p_vdac.h:1263</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a67f6dd3b0ecbe1e0a69c813eeea0382e"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a67f6dd3b0ecbe1e0a69c813eeea0382e">opaPosSelAPORT1XCH12</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00182">em_opamp.h:182</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga933b46d0da4ee666c89eddabd862e9d5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga933b46d0da4ee666c89eddabd862e9d5">VDAC_OPA_MUX_RESSEL_RES2</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_RES2</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01328">efr32fg12p_vdac.h:1328</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_ace3fbdb6dc605dbfa9d7a5737e515351"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#ace3fbdb6dc605dbfa9d7a5737e515351">OPAMP_Init_TypeDef::prsOutSel</a></div><div class="ttdeci">OPAMP_PrsOut_TypeDef prsOutSel</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00506">em_opamp.h:506</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga50c31bc0347cc0eda45d4309a7af7877"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga50c31bc0347cc0eda45d4309a7af7877">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH13</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH13</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01478">efr32fg12p_vdac.h:1478</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga50dd3fb121eef6ecf180882d0e451890"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga50dd3fb121eef6ecf180882d0e451890">VDAC_OPA_MUX_POSSEL_APORT2XCH21</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH21</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01107">efr32fg12p_vdac.h:1107</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abacca2eb9a7048eed506b673dd1fdc53d1"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abacca2eb9a7048eed506b673dd1fdc53d1">opaOutModeDisable</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00257">em_opamp.h:257</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga8ab8b812547585753acc6893f340e32ca61aeb788d20781fee0b8bdcfe6b80d45"><div class="ttname"><a href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32ca61aeb788d20781fee0b8bdcfe6b80d45">OPA0</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00081">em_opamp.h:81</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8abc6ee074958852411afe4af5dc6b4c03"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8abc6ee074958852411afe4af5dc6b4c03">opaPosSelAPORT4XCH31</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00239">em_opamp.h:239</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a4efe496d21135183ba3ada35ea05d8bb"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a4efe496d21135183ba3ada35ea05d8bb">OPAMP_Init_TypeDef::prsSel</a></div><div class="ttdeci">OPAMP_PrsSel_TypeDef prsSel</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00505">em_opamp.h:505</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa2a9ceaae811398c8d1480459cff3187"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa2a9ceaae811398c8d1480459cff3187">VDAC_OPA_MUX_NEGSEL_APORT2YCH8</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH8</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01242">efr32fg12p_vdac.h:1242</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba947cb9ee47de07e4408013da74149a5d"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba947cb9ee47de07e4408013da74149a5d">opaOutModeAPORT2YCH2</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00278">em_opamp.h:278</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7a850e82095d526ecbb3b54c14711d33"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7a850e82095d526ecbb3b54c14711d33">VDAC_OPA_MUX_NEGSEL_APORT1YCH1</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH1</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01222">efr32fg12p_vdac.h:1222</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba5abd03b2da1152898354480bbacaab16"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba5abd03b2da1152898354480bbacaab16">opaOutModeAPORT1YCH1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00261">em_opamp.h:261</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ac6da3f3040feddcd489e930ff160eefb"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac6da3f3040feddcd489e930ff160eefb">opaPosSelAPORT4XCH19</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00233">em_opamp.h:233</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda58d302aa395fa9c5994ff7866e54d9b7"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda58d302aa395fa9c5994ff7866e54d9b7">opaNegSelAPORT2YCH18</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00120">em_opamp.h:120</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga9a4b665f9e361bba24b0e058e9d69705"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga9a4b665f9e361bba24b0e058e9d69705">VDAC_OPA_CTRL_PRSMODE_TIMED</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSMODE_TIMED</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00941">efr32fg12p_vdac.h:941</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga4f4d59e9f510de0705e1d1da1341c159"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga4f4d59e9f510de0705e1d1da1341c159">VDAC_OPA_MUX_POSSEL_APORT4XCH9</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH9</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01133">efr32fg12p_vdac.h:1133</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa5ff28582848d0304c4bdab01e032176"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa5ff28582848d0304c4bdab01e032176">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH0</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH0</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01488">efr32fg12p_vdac.h:1488</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a4becb45a37b9452b4ce8bc1287f08659"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a4becb45a37b9452b4ce8bc1287f08659">opaPosSelAPORT4XCH27</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00237">em_opamp.h:237</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga41e7c22f4de9da0b580a4dac98d6d53c"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga41e7c22f4de9da0b580a4dac98d6d53c">VDAC_OPA_CTRL_OUTSCALE_FULL</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_OUTSCALE_FULL</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00926">efr32fg12p_vdac.h:926</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba8684f897e75e725a3f1ec4e2a35134db"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba8684f897e75e725a3f1ec4e2a35134db">opaOutModeAPORT1YCH15</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00268">em_opamp.h:268</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdae498359afb2d34b98ec682229ac1ecfa"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae498359afb2d34b98ec682229ac1ecfa">opaNegSelAPORT2YCH4</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00113">em_opamp.h:113</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaf9524682d91cd2590ecc23bfc307819f"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaf9524682d91cd2590ecc23bfc307819f">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH17</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH17</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01480">efr32fg12p_vdac.h:1480</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaa40b662cc93c9d7a42b928c0d0df51c7"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaa40b662cc93c9d7a42b928c0d0df51c7">opaOutModeAPORT3YCH3</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00294">em_opamp.h:294</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa683f1e0de059625076316aaf43706b5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa683f1e0de059625076316aaf43706b5">VDAC_OPA_MUX_NEGSEL_APORT4YCH26</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH26</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01283">efr32fg12p_vdac.h:1283</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abac5ad1f9d8859f7c0c371f3c7164c0b97"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abac5ad1f9d8859f7c0c371f3c7164c0b97">opaOutModeAPORT3YCH23</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00304">em_opamp.h:304</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaf5df747d717f5ea89868c177c55842cd"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf5df747d717f5ea89868c177c55842cd">opaNegSelAPORT2YCH12</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00117">em_opamp.h:117</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga185c6251e35c16d9a7fcf66c94667e93ac3d63562c3982683b94854f87c2e2de8"><div class="ttname"><a href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93ac3d63562c3982683b94854f87c2e2de8">opaDrvStrLowAccLowStr</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00423">em_opamp.h:423</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdae1737ed579c592e4523bba71d9da46b8"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae1737ed579c592e4523bba71d9da46b8">opaNegSelAPORT3YCH31</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00142">em_opamp.h:142</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810ad3169300fe2de056fc6b61b235b9d906"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810ad3169300fe2de056fc6b61b235b9d906">opaResSelR2eqR1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00344">em_opamp.h:344</a></div></div>
<div class="ttc" id="group__OPAMP_html_ga2c5ecf4f85f9031861b4e81643cb4ff8"><div class="ttname"><a href="group__OPAMP.html#ga2c5ecf4f85f9031861b4e81643cb4ff8">OPAMP_PosSel_TypeDef</a></div><div class="ttdeci">OPAMP_PosSel_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00167">em_opamp.h:167</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gac0aac3b3fae8062a2505615b6a13a187"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gac0aac3b3fae8062a2505615b6a13a187">VDAC_OPA_MUX_POSSEL_APORT1XCH20</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH20</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01091">efr32fg12p_vdac.h:1091</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga42368116adc3bb7bb4eae44e4bd39ad6"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga42368116adc3bb7bb4eae44e4bd39ad6">VDAC_OPA_MUX_POSSEL_DAC</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_DAC</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01147">efr32fg12p_vdac.h:1147</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a62b8213658318f4c4679887412681e07"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a62b8213658318f4c4679887412681e07">opaPosSelAPORT3XCH18</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00217">em_opamp.h:217</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8acedfe02b7f04100f1edab259b3f58750"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8acedfe02b7f04100f1edab259b3f58750">opaPosSelAPORT1XCH22</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00187">em_opamp.h:187</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a210f7e6cb78ac7f862755026cf60effb"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a210f7e6cb78ac7f862755026cf60effb">OPAMP_Init_TypeDef::drvStr</a></div><div class="ttdeci">OPAMP_DrvStr_Typedef drvStr</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00499">em_opamp.h:499</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad0a97ec72bf90e8d5575fcc5946c5fb3"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad0a97ec72bf90e8d5575fcc5946c5fb3">VDAC_OPA_MUX_NEGSEL_APORT4YCH22</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH22</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01281">efr32fg12p_vdac.h:1281</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga6995d382653865febf16fd752f899116"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga6995d382653865febf16fd752f899116">VDAC_OPA_MUX_NEGSEL_APORT4YCH10</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH10</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01275">efr32fg12p_vdac.h:1275</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga4569c8ff73430ce90a88c7a87732d606"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga4569c8ff73430ce90a88c7a87732d606">VDAC_OPA_MUX_POSSEL_OPANEXT</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_OPANEXT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01149">efr32fg12p_vdac.h:1149</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga751e5908b3283fb5e8746bd9f7202c92"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga751e5908b3283fb5e8746bd9f7202c92">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH14</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH14</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01495">efr32fg12p_vdac.h:1495</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda15ca7dafe7e4d5913d7e828de24e696b"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda15ca7dafe7e4d5913d7e828de24e696b">opaNegSelAPORT1YCH21</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00105">em_opamp.h:105</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3a74ce409f456fd7420466f6a5e8146fd2"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a74ce409f456fd7420466f6a5e8146fd2">opaPrsSelCh2</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00393">em_opamp.h:393</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga4d06dc20c81b2bf6125846427e798be8"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga4d06dc20c81b2bf6125846427e798be8">VDAC_OPA_MUX_POSSEL_APORT2XCH23</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH23</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01108">efr32fg12p_vdac.h:1108</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga28855cd4b93bc612f8d2db7d372bfbc8"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga28855cd4b93bc612f8d2db7d372bfbc8">VDAC_OPA_MUX_NEGSEL_UG</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_UG</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01287">efr32fg12p_vdac.h:1287</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga85866f30dd3f34a91f60b0c4d0f66af6"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga85866f30dd3f34a91f60b0c4d0f66af6">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH12</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH12</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01494">efr32fg12p_vdac.h:1494</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a373bfd828f287b8f74cad5d4c14c8ed7"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a373bfd828f287b8f74cad5d4c14c8ed7">opaPosSelAPORT2XCH7</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00195">em_opamp.h:195</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a6f43d87e1e1915ea94391a272a2525ab"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a6f43d87e1e1915ea94391a272a2525ab">OPAMP_Init_TypeDef::gain3xEn</a></div><div class="ttdeci">bool gain3xEn</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00500">em_opamp.h:500</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba894f3f9d27ecb645cfe59a0729a2b69c"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba894f3f9d27ecb645cfe59a0729a2b69c">opaOutModeAPORT3YCH11</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00298">em_opamp.h:298</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_aff4e42b5ef74794c1882efdfba4eb186"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#aff4e42b5ef74794c1882efdfba4eb186">OPAMP_Init_TypeDef::offsetP</a></div><div class="ttdeci">uint32_t offsetP</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00518">em_opamp.h:518</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga2d0e64db47acfa9165b190f6858560e1"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga2d0e64db47acfa9165b190f6858560e1">VDAC_OPA_MUX_POSSEL_APORT3XCH12</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH12</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01119">efr32fg12p_vdac.h:1119</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ae0dcb825c5aed24a61bad47723f52966"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae0dcb825c5aed24a61bad47723f52966">opaPosSelAPORT3XCH0</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00208">em_opamp.h:208</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga6ce05ebec5499c707bbb364c5dd35d3c"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga6ce05ebec5499c707bbb364c5dd35d3c">VDAC_OPA_MUX_NEGSEL_APORT3YCH5</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH5</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01256">efr32fg12p_vdac.h:1256</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda03109d0d4a44a2e912fbab7a69b5079d"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda03109d0d4a44a2e912fbab7a69b5079d">opaNegSelAPORT3YCH5</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00129">em_opamp.h:129</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga40147ec7cd61a3c4c5ae8727e69c41c2"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga40147ec7cd61a3c4c5ae8727e69c41c2">VDAC_OPA_MUX_NEGSEL_APORT4YCH6</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH6</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01273">efr32fg12p_vdac.h:1273</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad1ab14021569f7a251fc317b4fdcd25e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad1ab14021569f7a251fc317b4fdcd25e">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH1</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH1</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01440">efr32fg12p_vdac.h:1440</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ab320fd3da17b150bddcdc60d6acc3716"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ab320fd3da17b150bddcdc60d6acc3716">opaPosSelAPORT2XCH13</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00198">em_opamp.h:198</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a6950763abfd7ca01ad51ed276475302d"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a6950763abfd7ca01ad51ed276475302d">opaPosSelAPORT3XCH4</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00210">em_opamp.h:210</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba24fc01ba89c2f0e115d1aa92cb685cf4"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba24fc01ba89c2f0e115d1aa92cb685cf4">opaOutModeAPORT2YCH14</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00284">em_opamp.h:284</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a6b6a4e7990231c62dbcea17e49e84f44"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a6b6a4e7990231c62dbcea17e49e84f44">OPAMP_Init_TypeDef::aportXMasterDisable</a></div><div class="ttdeci">bool aportXMasterDisable</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00508">em_opamp.h:508</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a077713ef4c1c455fc898f90d79e97151"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a077713ef4c1c455fc898f90d79e97151">opaPosSelAPORT3XCH22</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00219">em_opamp.h:219</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaa0512a29bc0419ee8891c12605ed0275"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa0512a29bc0419ee8891c12605ed0275">opaNegSelAPORT1YCH31</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00110">em_opamp.h:110</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda8ef0107f67f56dd638889f819dc62629"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda8ef0107f67f56dd638889f819dc62629">opaNegSelAPORT2YCH6</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00114">em_opamp.h:114</a></div></div>
<div class="ttc" id="em__vdac_8h_html"><div class="ttname"><a href="em__vdac_8h.html">em_vdac.h</a></div><div class="ttdoc">Digital to Analog Converter (VDAC) peripheral API. </div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga44fdd2da6d93aef2d8d260a6800466be"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga44fdd2da6d93aef2d8d260a6800466be">VDAC_OPA_MUX_NEGSEL_APORT3YCH27</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH27</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01267">efr32fg12p_vdac.h:1267</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda27e5ef60ae22e1ccb0a2f50a37a04a88"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda27e5ef60ae22e1ccb0a2f50a37a04a88">opaNegSelAPORT4YCH8</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00147">em_opamp.h:147</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda19bfdef2104883ad670e9b4bc581a0ad"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda19bfdef2104883ad670e9b4bc581a0ad">opaNegSelAPORT2YCH24</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00123">em_opamp.h:123</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8aa094577d570d1bb68cac7252db195945"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa094577d570d1bb68cac7252db195945">opaPosSelAPORT1XCH14</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00183">em_opamp.h:183</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba42b4966cd2d7f0e2efe6ca663774e022"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba42b4966cd2d7f0e2efe6ca663774e022">opaOutModeAPORT4YCH10</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00314">em_opamp.h:314</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda6f2a6cbb41213da780f4beb8340cc160"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6f2a6cbb41213da780f4beb8340cc160">opaNegSelAPORT2YCH28</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00125">em_opamp.h:125</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaa402aeee40694b5f35fa9fce0b413215"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaa402aeee40694b5f35fa9fce0b413215">opaNegSelAPORT2YCH0</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00111">em_opamp.h:111</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gac45c14165d3cc93c6804b7282f4d15be"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gac45c14165d3cc93c6804b7282f4d15be">VDAC_OPA_MUX_NEGSEL_APORT2YCH6</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH6</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01241">efr32fg12p_vdac.h:1241</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdacef1413b08dbfadb20c3a516c5a05ac1"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdacef1413b08dbfadb20c3a516c5a05ac1">opaNegSelAPORT2YCH30</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00126">em_opamp.h:126</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdae394d66e655fd7ce1ef8a0e62285cb76"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdae394d66e655fd7ce1ef8a0e62285cb76">opaNegSelAPORT4YCH30</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00158">em_opamp.h:158</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1aa7b16edfd774a491d8f40d556dc331"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1aa7b16edfd774a491d8f40d556dc331">VDAC_OPA_MUX_NEGSEL_APORT3YCH9</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH9</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01258">efr32fg12p_vdac.h:1258</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaf9f196ecdd92642550199237ef4f763a"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaf9f196ecdd92642550199237ef4f763a">VDAC_OPA_MUX_POSSEL_APORT4XCH19</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH19</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01138">efr32fg12p_vdac.h:1138</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7fe0951341c9d2b76a04f7f0c3c03ae0"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7fe0951341c9d2b76a04f7f0c3c03ae0">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH26</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH26</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01469">efr32fg12p_vdac.h:1469</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gadc2905bf2123266ff49e7e73ff2c199b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gadc2905bf2123266ff49e7e73ff2c199b">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH0</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH0</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01456">efr32fg12p_vdac.h:1456</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae98c64287d215ceac3df08332d9a711d"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae98c64287d215ceac3df08332d9a711d">VDAC_OPA_CTRL_DRIVESTRENGTH_DEFAULT</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_DRIVESTRENGTH_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00908">efr32fg12p_vdac.h:908</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga2155a71d12d7e1292452fd5f273bcca5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga2155a71d12d7e1292452fd5f273bcca5">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH26</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH26</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01501">efr32fg12p_vdac.h:1501</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8aa0fb90f237b5d1eaad3f7638e21844db"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8aa0fb90f237b5d1eaad3f7638e21844db">opaPosSelAPORT4XCH17</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00232">em_opamp.h:232</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba9b41b89e9c92f044665bb34916f16f66"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9b41b89e9c92f044665bb34916f16f66">opaOutModeAPORT2YCH10</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00282">em_opamp.h:282</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga5b75eb3761143a1168ee1525dbf73925"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga5b75eb3761143a1168ee1525dbf73925">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH10</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH10</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01493">efr32fg12p_vdac.h:1493</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3ac16fd5fc6b6005a09fb7bdb3a431a1b3"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ac16fd5fc6b6005a09fb7bdb3a431a1b3">opaPrsSelCh10</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00401">em_opamp.h:401</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba079cf3bfa4f544135aa646e91e83bbeb"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba079cf3bfa4f544135aa646e91e83bbeb">opaOutModeAPORT2YCH30</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00292">em_opamp.h:292</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafea302809382b771b2b22d639c853b31"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafea302809382b771b2b22d639c853b31">VDAC_OPA_MUX_POSSEL_APORT3XCH6</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH6</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01116">efr32fg12p_vdac.h:1116</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae7bc22472707b9f4236ad67e920addc5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae7bc22472707b9f4236ad67e920addc5">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH19</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH19</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01481">efr32fg12p_vdac.h:1481</a></div></div>
<div class="ttc" id="group__OPAMP_html_ga6c9c813d5a0148686d740c9eb006dfea"><div class="ttname"><a href="group__OPAMP.html#ga6c9c813d5a0148686d740c9eb006dfea">OPAMP_PrsMode_TypeDef</a></div><div class="ttdeci">OPAMP_PrsMode_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00377">em_opamp.h:377</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad2ffb103cf6942fcf22e47dd19eeecfa"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad2ffb103cf6942fcf22e47dd19eeecfa">VDAC_OPA_MUX_RESSEL_RES4</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_RES4</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01330">efr32fg12p_vdac.h:1330</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga6f54224f3b7b5a15b60c55c01164150a"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga6f54224f3b7b5a15b60c55c01164150a">VDAC_OPA_MUX_NEGSEL_APORT1YCH11</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH11</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01227">efr32fg12p_vdac.h:1227</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga23f19dab7b25d1f28381382b774820f3"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga23f19dab7b25d1f28381382b774820f3">VDAC_OPA_MUX_POSSEL_APORT2XCH17</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH17</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01105">efr32fg12p_vdac.h:1105</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810a363129ae233eeb82ec954df945d7c543"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a363129ae233eeb82ec954df945d7c543">opaResSelR2eq0_33R1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00343">em_opamp.h:343</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a00eedad9862a02ea7570975d28fa2fe0"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a00eedad9862a02ea7570975d28fa2fe0">opaPosSelResTap</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00244">em_opamp.h:244</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a3c865164e4747cd0f70453b71581a979"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a3c865164e4747cd0f70453b71581a979">OPAMP_Init_TypeDef::prsEn</a></div><div class="ttdeci">bool prsEn</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00503">em_opamp.h:503</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga38f5021ec934f854a50bf6573eaf0134a5c246fbbf9f0c3e1c3b46bb0cdc80020"><div class="ttname"><a href="group__OPAMP.html#gga38f5021ec934f854a50bf6573eaf0134a5c246fbbf9f0c3e1c3b46bb0cdc80020">opaOutScaleDefault</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00414">em_opamp.h:414</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a68380cd575ad108de5f7b218342fba3b"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a68380cd575ad108de5f7b218342fba3b">opaPosSelAPORT4XCH11</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00229">em_opamp.h:229</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba70beb4f60beca23fb759d1d6df54e208"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba70beb4f60beca23fb759d1d6df54e208">opaOutModeAPORT3YCH7</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00296">em_opamp.h:296</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba87e10d0abbced9b2a7a74d975037be52"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba87e10d0abbced9b2a7a74d975037be52">opaOutModeAPORT2YCH4</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00279">em_opamp.h:279</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba596f8de9dfe5f740e41b0afcf39d785f"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba596f8de9dfe5f740e41b0afcf39d785f">opaOutModeAPORT3YCH29</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00307">em_opamp.h:307</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga4906461cf785ee99b3040ab7cf360dda"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga4906461cf785ee99b3040ab7cf360dda">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH8</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH8</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01492">efr32fg12p_vdac.h:1492</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gadb418892421f7d56f8a53591db55a84a"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gadb418892421f7d56f8a53591db55a84a">VDAC_OPA_MUX_NEGSEL_APORT2YCH16</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH16</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01246">efr32fg12p_vdac.h:1246</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga064665c020641ef581d7f18378cc1635"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga064665c020641ef581d7f18378cc1635">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH3</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH3</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01473">efr32fg12p_vdac.h:1473</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1fb7b5828fa3bd36a1d143f34b0d6565"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1fb7b5828fa3bd36a1d143f34b0d6565">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH22</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH22</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01499">efr32fg12p_vdac.h:1499</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abad8119d235235d33f4b5855facf2a1a9a"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abad8119d235235d33f4b5855facf2a1a9a">opaOutModeAPORT2YCH0</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00277">em_opamp.h:277</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga061cdd2c6db3af803ff73e81600428e2"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga061cdd2c6db3af803ff73e81600428e2">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH15</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH15</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01479">efr32fg12p_vdac.h:1479</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa68bfbfe0846e9f3e7a62f2ca9547464"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa68bfbfe0846e9f3e7a62f2ca9547464">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH10</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH10</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01461">efr32fg12p_vdac.h:1461</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga18522b52c19e155c11f321d66dcb99fe"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga18522b52c19e155c11f321d66dcb99fe">VDAC_OPA_MUX_POSSEL_DISABLE</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01145">efr32fg12p_vdac.h:1145</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7dc28075fd217c5f7446c2c036dfd90e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7dc28075fd217c5f7446c2c036dfd90e">VDAC_OPA_MUX_POSSEL_APORT4XCH29</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH29</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01143">efr32fg12p_vdac.h:1143</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a99a4b2281abe81fe24afbc98ab4f40ce"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a99a4b2281abe81fe24afbc98ab4f40ce">opaPosSelAPORT3XCH20</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00218">em_opamp.h:218</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae888b2849cfc6a1df68f08dd828390ff"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae888b2849cfc6a1df68f08dd828390ff">VDAC_OPA_MUX_POSSEL_APORT4XCH7</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH7</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01132">efr32fg12p_vdac.h:1132</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8afe52c96376c3140169504740c29696d2"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8afe52c96376c3140169504740c29696d2">opaPosSelAPORT3XCH16</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00216">em_opamp.h:216</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafd41bfb5f7cd45efef94cbc150add259"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafd41bfb5f7cd45efef94cbc150add259">VDAC_OPA_CTRL_OUTSCALE_DEFAULT</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_OUTSCALE_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00925">efr32fg12p_vdac.h:925</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda62a4e8c2d7c4f472b5c8e5d46fe4087e"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda62a4e8c2d7c4f472b5c8e5d46fe4087e">opaNegSelAPORT2YCH20</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00121">em_opamp.h:121</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga0b54e852bbe4860b6925dbbf28c21486"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga0b54e852bbe4860b6925dbbf28c21486">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH24</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH24</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01500">efr32fg12p_vdac.h:1500</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gad94c80b4ad26ac68e934ddacd0a96784"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gad94c80b4ad26ac68e934ddacd0a96784">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH11</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH11</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01477">efr32fg12p_vdac.h:1477</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1d496c0680b9e5ac53341cce2245be65"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1d496c0680b9e5ac53341cce2245be65">VDAC_OPA_MUX_POSSEL_APORT2XCH29</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH29</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01111">efr32fg12p_vdac.h:1111</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga626921fe96827f04e54fab3b4cc4df85"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga626921fe96827f04e54fab3b4cc4df85">VDAC_OPA_MUX_POSSEL_APORT3XCH4</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH4</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01115">efr32fg12p_vdac.h:1115</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga45e7101f87b7d83b71a9cd3c136e388a"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga45e7101f87b7d83b71a9cd3c136e388a">VDAC_OPA_CTRL_PRSOUTMODE_WARM</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSOUTMODE_WARM</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00977">efr32fg12p_vdac.h:977</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3abac4ffb8897f66aaedf2b5bf72b1ec91"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3abac4ffb8897f66aaedf2b5bf72b1ec91">opaPrsSelCh11</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00402">em_opamp.h:402</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda146dca9a823d21c65a053603d9ae17bb"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda146dca9a823d21c65a053603d9ae17bb">opaNegSelAPORT1YCH5</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00097">em_opamp.h:97</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba51e80021252c89cdd5f5bbbc484e4b19"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba51e80021252c89cdd5f5bbbc484e4b19">opaOutModeAPORT4YCH24</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00321">em_opamp.h:321</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3abdc513f151e9caae8b88e25605492855"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3abdc513f151e9caae8b88e25605492855">opaPrsSelDefault</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00390">em_opamp.h:390</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba3a3ba658982262962e673fef28d35d2a"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba3a3ba658982262962e673fef28d35d2a">opaOutModeAPORT1YCH23</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00272">em_opamp.h:272</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a5a6754275c04524535d14ce03d74be54"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5a6754275c04524535d14ce03d74be54">opaPosSelPosPad</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00242">em_opamp.h:242</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga8ab8b812547585753acc6893f340e32cac3a183a98505fc44f7f6b3ca61878d62"><div class="ttname"><a href="group__OPAMP.html#gga8ab8b812547585753acc6893f340e32cac3a183a98505fc44f7f6b3ca61878d62">OPA1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00082">em_opamp.h:82</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3a12d7eb84771a5d14865fd3397e85c955"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a12d7eb84771a5d14865fd3397e85c955">opaPrsSelCh4</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00395">em_opamp.h:395</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_ac97896862d86d44dc7e44192fcc099f5"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#ac97896862d86d44dc7e44192fcc099f5">OPAMP_Init_TypeDef::settleTime</a></div><div class="ttdeci">uint32_t settleTime</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00509">em_opamp.h:509</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafed949fd03399bc8a8cd383a14f68fc8"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafed949fd03399bc8a8cd383a14f68fc8">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH30</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH30</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01471">efr32fg12p_vdac.h:1471</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda4d5a5946967e1e09f43da0f9de063480"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4d5a5946967e1e09f43da0f9de063480">opaNegSelUnityGain</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00160">em_opamp.h:160</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga3ab5de5e96f2a1e9d301a80b8c35461a"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga3ab5de5e96f2a1e9d301a80b8c35461a">VDAC_OPA_MUX_NEGSEL_APORT3YCH29</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH29</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01268">efr32fg12p_vdac.h:1268</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga3354963180bddf798861198c8d9bb80e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga3354963180bddf798861198c8d9bb80e">VDAC_OPA_MUX_POSSEL_POSPAD</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_POSPAD</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01148">efr32fg12p_vdac.h:1148</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga04e3987dd877a6ee97c374ca7485b3a8"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga04e3987dd877a6ee97c374ca7485b3a8">VDAC_OPA_MUX_POSSEL_APORT3XCH8</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH8</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01117">efr32fg12p_vdac.h:1117</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga4b8a5d38eded8b48a78a8971cec92580"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga4b8a5d38eded8b48a78a8971cec92580">VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH23</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT3YCH23</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01483">efr32fg12p_vdac.h:1483</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga9000459b134ea3f857960edd5ae2018a"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga9000459b134ea3f857960edd5ae2018a">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH29</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH29</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01454">efr32fg12p_vdac.h:1454</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba1a8f2bcbb79b410f03605aeacaee3f3c"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1a8f2bcbb79b410f03605aeacaee3f3c">opaOutModeAPORT2YCH26</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00290">em_opamp.h:290</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga17f337bfd3d0e641086d2543c456df12"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga17f337bfd3d0e641086d2543c456df12">VDAC_OPA_MUX_NEGSEL_OPATAP</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_OPATAP</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01289">efr32fg12p_vdac.h:1289</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3ad0c6c68352a4daf407f0f7fdc89ebd65"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ad0c6c68352a4daf407f0f7fdc89ebd65">opaPrsSelCh8</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00399">em_opamp.h:399</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae1812a33f6a200f36fbe494a2c392e0f"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae1812a33f6a200f36fbe494a2c392e0f">VDAC_OPA_MUX_POSSEL_APORT3XCH20</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH20</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01123">efr32fg12p_vdac.h:1123</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda83387606c7373e23fb4f6cd91e44c98a"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda83387606c7373e23fb4f6cd91e44c98a">opaNegSelAPORT3YCH13</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00133">em_opamp.h:133</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gab832935a89bcf0e0faec1bb5cf221ea9"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gab832935a89bcf0e0faec1bb5cf221ea9">VDAC_OPA_MUX_NEGSEL_APORT2YCH12</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH12</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01244">efr32fg12p_vdac.h:1244</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga24e4d3974fb915f4a218050c4c345489"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga24e4d3974fb915f4a218050c4c345489">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH9</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH9</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01444">efr32fg12p_vdac.h:1444</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga99cb37b7bbce0bdcac619006848a2317"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga99cb37b7bbce0bdcac619006848a2317">VDAC_OPA_MUX_RESSEL_DEFAULT</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01325">efr32fg12p_vdac.h:1325</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga161ed1432c5bb17e8af059395d09dde1"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga161ed1432c5bb17e8af059395d09dde1">VDAC_OPA_CTRL_PRSSEL_PRSCH0</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH0</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00958">efr32fg12p_vdac.h:958</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abab1c1d42c05399c6babfbae9de8be337e"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abab1c1d42c05399c6babfbae9de8be337e">opaOutModeAPORT4YCH4</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00311">em_opamp.h:311</a></div></div>
<div class="ttc" id="group__OPAMP_html_ga3f461d31c93fc98aebee4ba56b1274a3"><div class="ttname"><a href="group__OPAMP.html#ga3f461d31c93fc98aebee4ba56b1274a3">OPAMP_PrsSel_TypeDef</a></div><div class="ttdeci">OPAMP_PrsSel_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00388">em_opamp.h:388</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gadd01895189b03a551bba3b0fd6a8d895"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gadd01895189b03a551bba3b0fd6a8d895">VDAC_OPA_MUX_NEGSEL_APORT2YCH24</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT2YCH24</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01250">efr32fg12p_vdac.h:1250</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a1ce987e731b8f55ecfd363bda50eb54c"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a1ce987e731b8f55ecfd363bda50eb54c">opaPosSelAPORT2XCH29</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00206">em_opamp.h:206</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaa7cdb19065d6bf1580eb62778fdff314"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaa7cdb19065d6bf1580eb62778fdff314">VDAC_OPA_OUT_APORTOUTEN</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTEN</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01348">efr32fg12p_vdac.h:1348</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gab42dc9f0e5f2e083416aaf75f95dac59"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gab42dc9f0e5f2e083416aaf75f95dac59">VDAC_OPA_CTRL_PRSSEL_PRSCH3</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_PRSSEL_PRSCH3</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00961">efr32fg12p_vdac.h:961</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdaf5112e5560fa9c55240da73640792b3e"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdaf5112e5560fa9c55240da73640792b3e">opaNegSelAPORT3YCH3</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00128">em_opamp.h:128</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda41f4957557e9005d8356230f75f5a943"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda41f4957557e9005d8356230f75f5a943">opaNegSelAPORT4YCH12</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00149">em_opamp.h:149</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abab8bb41bb5d67305e7600cebe22bab8f7"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abab8bb41bb5d67305e7600cebe22bab8f7">opaOutModeAPORT4YCH12</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00315">em_opamp.h:315</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga4551d00f15541432a17a98ef486f161d"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga4551d00f15541432a17a98ef486f161d">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH4</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH4</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01458">efr32fg12p_vdac.h:1458</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga185c6251e35c16d9a7fcf66c94667e93a0c034102809f86ff5949eb8b4d03e84a"><div class="ttname"><a href="group__OPAMP.html#gga185c6251e35c16d9a7fcf66c94667e93a0c034102809f86ff5949eb8b4d03e84a">opaDrvStrDefault</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00421">em_opamp.h:421</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga5114a46f33f3fd97f4462d969c2ce584"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga5114a46f33f3fd97f4462d969c2ce584">VDAC_OPA_MUX_POSSEL_APORT1XCH28</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH28</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01095">efr32fg12p_vdac.h:1095</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae6cbc9fb5f333c3e86e73b65af2d30a5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae6cbc9fb5f333c3e86e73b65af2d30a5">VDAC_OPA_MUX_NEGSEL_APORT1YCH29</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH29</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01236">efr32fg12p_vdac.h:1236</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga2783fc133c6406ff0b5d8fa2d18c68c5"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga2783fc133c6406ff0b5d8fa2d18c68c5">VDAC_OPA_MUX_RESSEL_RES7</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_RES7</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01333">efr32fg12p_vdac.h:1333</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3a9f1e37b744667c2327b92321d92d3afc"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3a9f1e37b744667c2327b92321d92d3afc">opaPrsSelCh9</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00400">em_opamp.h:400</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga186fdc882bc780620eff9d535c4b2c6e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga186fdc882bc780620eff9d535c4b2c6e">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH6</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH6</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01459">efr32fg12p_vdac.h:1459</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bdac91ae4347c7e4a49f8bb34d2a4d03dcb"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bdac91ae4347c7e4a49f8bb34d2a4d03dcb">opaNegSelAPORT4YCH16</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00151">em_opamp.h:151</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga84f86de9c6bd4dec5c1b2362d5473abe"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga84f86de9c6bd4dec5c1b2362d5473abe">VDAC_OPA_MUX_POSSEL_APORT3XCH2</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH2</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01114">efr32fg12p_vdac.h:1114</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a520e0adcfd09a008bd498a8c34ffcd7a"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a520e0adcfd09a008bd498a8c34ffcd7a">opaPosSelAPORT4XCH5</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00226">em_opamp.h:226</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga8d292b069355008d8846a3fa8c71bd7c"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga8d292b069355008d8846a3fa8c71bd7c">VDAC_OPA_MUX_POSSEL_APORT2XCH13</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH13</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01103">efr32fg12p_vdac.h:1103</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a04bf4bd5e1eddf1f4dd7ded4f54de3d3"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a04bf4bd5e1eddf1f4dd7ded4f54de3d3">opaPosSelDac</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00241">em_opamp.h:241</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a6a3a0e52729c46b872057cc1c4201b73"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a6a3a0e52729c46b872057cc1c4201b73">opaPosSelAPORT1XCH24</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00188">em_opamp.h:188</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga79b545009e325093a84119f8e6ee0cce"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga79b545009e325093a84119f8e6ee0cce">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH3</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH3</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01441">efr32fg12p_vdac.h:1441</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba1469fd2b0342d489a9013aee4515d8fb"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1469fd2b0342d489a9013aee4515d8fb">opaOutModeAPORT3YCH27</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00306">em_opamp.h:306</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaaa3e2cbf66ac57761fa9659ba25f81d4"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaaa3e2cbf66ac57761fa9659ba25f81d4">VDAC_OPA_MUX_POSSEL_APORT1XCH22</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH22</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01092">efr32fg12p_vdac.h:1092</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba9e98c644323f1fb7b1b584c1877b742c"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba9e98c644323f1fb7b1b584c1877b742c">opaOutModeAPORT3YCH13</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00299">em_opamp.h:299</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafdc2ff2e8eab1c6e8192c716d0d4e7ef"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafdc2ff2e8eab1c6e8192c716d0d4e7ef">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH20</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH20</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01466">efr32fg12p_vdac.h:1466</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga689b9bf5e293741b6af60840ecd94b6e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga689b9bf5e293741b6af60840ecd94b6e">VDAC_OPA_CTRL_OUTSCALE_HALF</a></div><div class="ttdeci">#define VDAC_OPA_CTRL_OUTSCALE_HALF</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l00927">efr32fg12p_vdac.h:927</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaac6011380887fa26d77f9b07eb6775d9"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaac6011380887fa26d77f9b07eb6775d9">opaOutModeAPORT2YCH28</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00291">em_opamp.h:291</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ae9faa0360afb60d97b13b2485fca3b75"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ae9faa0360afb60d97b13b2485fca3b75">opaPosSelAPORT2XCH11</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00197">em_opamp.h:197</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga8a8a4e293a86b7f4c5bbe30f0367bff3"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga8a8a4e293a86b7f4c5bbe30f0367bff3">VDAC_OPA_MUX_RESSEL_RES6</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_RES6</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01332">efr32fg12p_vdac.h:1332</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga72d9b920fe7276afb4a966f96abd7f7d"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga72d9b920fe7276afb4a966f96abd7f7d">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH16</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH16</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01496">efr32fg12p_vdac.h:1496</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba57d8041e3f4ee6c1e98d97ae6a1cb000"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba57d8041e3f4ee6c1e98d97ae6a1cb000">opaOutModeAPORT4YCH16</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00317">em_opamp.h:317</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a72b712bb389e5b179bac21887b1fa37a"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a72b712bb389e5b179bac21887b1fa37a">opaPosSelAPORT3XCH30</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00223">em_opamp.h:223</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga96f5f734484ea6ef49bbb63347c43b31"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga96f5f734484ea6ef49bbb63347c43b31">VDAC_OPA_MUX_NEGSEL_APORT3YCH25</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT3YCH25</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01266">efr32fg12p_vdac.h:1266</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga16fb279c45abfc52eea6eb756b6e9c56"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga16fb279c45abfc52eea6eb756b6e9c56">VDAC_OPA_MUX_NEGSEL_APORT1YCH21</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT1YCH21</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01232">efr32fg12p_vdac.h:1232</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda077c933a3f34eed9591d38f0e7bf48f4"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda077c933a3f34eed9591d38f0e7bf48f4">opaNegSelAPORT3YCH15</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00134">em_opamp.h:134</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gafa608237d9a6e6f5fcfc99f5dee26bec"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gafa608237d9a6e6f5fcfc99f5dee26bec">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH20</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH20</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01498">efr32fg12p_vdac.h:1498</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga847c3ca2ddb170b44bc27816123b0ff6a12123837cbdf5d312e52a2b601f608cd"><div class="ttname"><a href="group__OPAMP.html#gga847c3ca2ddb170b44bc27816123b0ff6a12123837cbdf5d312e52a2b601f608cd">opaResInMuxOpaIn</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00365">em_opamp.h:365</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga546a997d6529ebdf3d40783ebd40f62b"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga546a997d6529ebdf3d40783ebd40f62b">VDAC_OPA_MUX_POSSEL_APORT3XCH16</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH16</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01121">efr32fg12p_vdac.h:1121</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda7392cf168fc099746067e83d7948f454"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda7392cf168fc099746067e83d7948f454">opaNegSelAPORT1YCH27</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00108">em_opamp.h:108</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda4bb524ef65be3f6420539b7ab51e50d1"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda4bb524ef65be3f6420539b7ab51e50d1">opaNegSelAPORT1YCH11</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00100">em_opamp.h:100</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba1e156d1c10632ae5774f6d01bcbed3c4"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba1e156d1c10632ae5774f6d01bcbed3c4">opaOutModeAPORT4YCH0</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00309">em_opamp.h:309</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42ababee12209a44e4204e21eb62d25908bd3"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42ababee12209a44e4204e21eb62d25908bd3">opaOutModeAPORT3YCH17</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00301">em_opamp.h:301</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a3fbbc3ad92db99686a5ddeffaec04dd1"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a3fbbc3ad92db99686a5ddeffaec04dd1">opaPosSelAPORT2XCH25</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00204">em_opamp.h:204</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaeaddd13e251f37a0eaf6f25b4f1f4c58"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaeaddd13e251f37a0eaf6f25b4f1f4c58">VDAC_OPA_MUX_POSSEL_APORT2XCH3</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH3</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01098">efr32fg12p_vdac.h:1098</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga3f461d31c93fc98aebee4ba56b1274a3ac8f83518ecbcd0b8107d25248bc4d3b9"><div class="ttname"><a href="group__OPAMP.html#gga3f461d31c93fc98aebee4ba56b1274a3ac8f83518ecbcd0b8107d25248bc4d3b9">opaPrsSelCh1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00392">em_opamp.h:392</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga9c35c0ecdbd1119ef7e5ec6ece260414"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga9c35c0ecdbd1119ef7e5ec6ece260414">VDAC_OPA_MUX_NEGSEL_APORT4YCH12</a></div><div class="ttdeci">#define VDAC_OPA_MUX_NEGSEL_APORT4YCH12</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01276">efr32fg12p_vdac.h:1276</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a136fa8fc945827736ca9e9d04dddaae5"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a136fa8fc945827736ca9e9d04dddaae5">OPAMP_Init_TypeDef::defaultOffsetN</a></div><div class="ttdeci">bool defaultOffsetN</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00512">em_opamp.h:512</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a0c8e06d384a4d02f85efc5fd6884420d"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a0c8e06d384a4d02f85efc5fd6884420d">OPAMP_Init_TypeDef::prsMode</a></div><div class="ttdeci">OPAMP_PrsMode_TypeDef prsMode</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00504">em_opamp.h:504</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga17fd79c9cb0cd2eb17d1c46e9f2c5973"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga17fd79c9cb0cd2eb17d1c46e9f2c5973">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH19</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH19</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01449">efr32fg12p_vdac.h:1449</a></div></div>
<div class="ttc" id="group__OPAMP_html_gaa3e5ca28a695563596b9554fec10f810"><div class="ttname"><a href="group__OPAMP.html#gaa3e5ca28a695563596b9554fec10f810">OPAMP_ResSel_TypeDef</a></div><div class="ttdeci">OPAMP_ResSel_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00329">em_opamp.h:329</a></div></div>
<div class="ttc" id="structOPAMP__Init__TypeDef_html_a348668e49c063b1393a62d74ca14fbf1"><div class="ttname"><a href="structOPAMP__Init__TypeDef.html#a348668e49c063b1393a62d74ca14fbf1">OPAMP_Init_TypeDef::outMode</a></div><div class="ttdeci">OPAMP_OutMode_TypeDef outMode</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00438">em_opamp.h:438</a></div></div>
<div class="ttc" id="group__OPAMP_html_gaa158f1109c96c14b9531b47a76df24bd"><div class="ttname"><a href="group__OPAMP.html#gaa158f1109c96c14b9531b47a76df24bd">OPAMP_NegSel_TypeDef</a></div><div class="ttdeci">OPAMP_NegSel_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00087">em_opamp.h:87</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810a80b6c5c50368eba5093ad2614360285c"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a80b6c5c50368eba5093ad2614360285c">opaResSelR2eq15R1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00350">em_opamp.h:350</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42ababb6df14c3b72cba9689a80c0d3034a6d"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42ababb6df14c3b72cba9689a80c0d3034a6d">opaOutModeAPORT3YCH31</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00308">em_opamp.h:308</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a7be397c1d157a5199bed0a87c04d3b80"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a7be397c1d157a5199bed0a87c04d3b80">opaPosSelAPORT1XCH20</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00186">em_opamp.h:186</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga0c5b9d7c80d35cac093fe97544ad99e7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga0c5b9d7c80d35cac093fe97544ad99e7">VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH27</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT1YCH27</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01453">efr32fg12p_vdac.h:1453</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gaeb54de9f6e479f5fa9fba01ce0776536"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gaeb54de9f6e479f5fa9fba01ce0776536">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH4</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH4</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01490">efr32fg12p_vdac.h:1490</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba8149eb0ce544c6c6bd97905cd17a59d9"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba8149eb0ce544c6c6bd97905cd17a59d9">opaOutModeAPORT1YCH31</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00276">em_opamp.h:276</a></div></div>
<div class="ttc" id="group__OPAMP_html_ga847c3ca2ddb170b44bc27816123b0ff6"><div class="ttname"><a href="group__OPAMP.html#ga847c3ca2ddb170b44bc27816123b0ff6">OPAMP_ResInMux_TypeDef</a></div><div class="ttdeci">OPAMP_ResInMux_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00355">em_opamp.h:355</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba5839f54fa301c70fd07a828890ad806a"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba5839f54fa301c70fd07a828890ad806a">opaOutModeAPORT2YCH12</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00283">em_opamp.h:283</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abafdb418bc5106571b5954cf96f458bce0"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abafdb418bc5106571b5954cf96f458bce0">opaOutModeAPORT4YCH28</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00323">em_opamp.h:323</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga1a5cb53816252243b48842f5635cdf7e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga1a5cb53816252243b48842f5635cdf7e">VDAC_OPA_MUX_RESSEL_RES3</a></div><div class="ttdeci">#define VDAC_OPA_MUX_RESSEL_RES3</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01329">efr32fg12p_vdac.h:1329</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga938fd2d58179ad4065e0ff68c2f74ca7"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga938fd2d58179ad4065e0ff68c2f74ca7">VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH18</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT4YCH18</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01497">efr32fg12p_vdac.h:1497</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda733fc5a5fa151eb5810486d494e75716"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda733fc5a5fa151eb5810486d494e75716">opaNegSelAPORT2YCH22</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00122">em_opamp.h:122</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa3e5ca28a695563596b9554fec10f810a543c14d464294e4b75ebbb7f5751bc9a"><div class="ttname"><a href="group__OPAMP.html#ggaa3e5ca28a695563596b9554fec10f810a543c14d464294e4b75ebbb7f5751bc9a">opaResSelR2eq3R1</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00347">em_opamp.h:347</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaf3bcacd88d16a58b5221f92c3431a442"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf3bcacd88d16a58b5221f92c3431a442">opaOutModeAPORT4YCH20</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00319">em_opamp.h:319</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga7989b24c5e2bf65c2c76b4760d0e876c"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga7989b24c5e2bf65c2c76b4760d0e876c">VDAC_OPA_MUX_POSSEL_APORT1XCH24</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH24</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01093">efr32fg12p_vdac.h:1093</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8ac92dbe3cce8e6ed781e6fcdba8ad5b72"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8ac92dbe3cce8e6ed781e6fcdba8ad5b72">opaPosSelAPORT1XCH0</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00176">em_opamp.h:176</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8addf4f9b33917ee44a664b3f85e3b5573"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8addf4f9b33917ee44a664b3f85e3b5573">opaPosSelAPORT4XCH23</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00235">em_opamp.h:235</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaf6b795e379a454e077a6e142b55d262e"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaf6b795e379a454e077a6e142b55d262e">opaOutModeAPORT2YCH16</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00285">em_opamp.h:285</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga03bde2dd559cb74d278a711c4aa4f6c1"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga03bde2dd559cb74d278a711c4aa4f6c1">VDAC_OPA_OUT_MAINOUTEN</a></div><div class="ttdeci">#define VDAC_OPA_OUT_MAINOUTEN</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01338">efr32fg12p_vdac.h:1338</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a5cf775fd7203791fb327603558aa4ed6"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a5cf775fd7203791fb327603558aa4ed6">opaPosSelAPORT3XCH24</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00220">em_opamp.h:220</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gac87b8193905c431d1138fc0edc8dd38e"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gac87b8193905c431d1138fc0edc8dd38e">VDAC_OPA_MUX_POSSEL_APORT2XCH31</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT2XCH31</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01112">efr32fg12p_vdac.h:1112</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8af50d0f3485e9b5a690acb0ac436aee30"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8af50d0f3485e9b5a690acb0ac436aee30">opaPosSelAPORT1XCH28</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00190">em_opamp.h:190</a></div></div>
<div class="ttc" id="group__OPAMP_html_gaaf167f9a2dc54ce09169e50d9905a1b6"><div class="ttname"><a href="group__OPAMP.html#gaaf167f9a2dc54ce09169e50d9905a1b6">OPAMP_PrsOut_TypeDef</a></div><div class="ttdeci">OPAMP_PrsOut_TypeDef</div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00405">em_opamp.h:405</a></div></div>
<div class="ttc" id="group__OPAMP_html_gaea88ea86258417479074326b3dcbcaa4"><div class="ttname"><a href="group__OPAMP.html#gaea88ea86258417479074326b3dcbcaa4">OPAMP_Enable</a></div><div class="ttdeci">void OPAMP_Enable(VDAC_TypeDef *dac, OPAMP_TypeDef opa, const OPAMP_Init_TypeDef *init)</div><div class="ttdoc">Configure and enable an Operational Amplifier. </div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8c_source.html#l00372">em_opamp.c:372</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga86b6a5aabb3d291193939940b9568ae9"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga86b6a5aabb3d291193939940b9568ae9">VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH12</a></div><div class="ttdeci">#define VDAC_OPA_OUT_APORTOUTSEL_APORT2YCH12</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01462">efr32fg12p_vdac.h:1462</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gade0e3379f35d3599895d3e3d5d6b4407"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gade0e3379f35d3599895d3e3d5d6b4407">VDAC_OPA_MUX_POSSEL_APORT1XCH0</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT1XCH0</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01081">efr32fg12p_vdac.h:1081</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda6056642e26d4b3e7f893f818c7fefbed"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda6056642e26d4b3e7f893f818c7fefbed">opaNegSelAPORT4YCH2</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00144">em_opamp.h:144</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_gae879f3224d172f09359e5f0087bc63d0"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#gae879f3224d172f09359e5f0087bc63d0">VDAC_OPA_MUX_POSSEL_APORT3XCH10</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT3XCH10</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01118">efr32fg12p_vdac.h:1118</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda268aa0656b3a70163dce3c259c11afe1"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda268aa0656b3a70163dce3c259c11afe1">opaNegSelAPORT3YCH29</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00141">em_opamp.h:141</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42abaad46dafaadcb2687c9962a70f9a91686"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42abaad46dafaadcb2687c9962a70f9a91686">opaOutModeAPORT2YCH22</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00288">em_opamp.h:288</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggaa158f1109c96c14b9531b47a76df24bda51766777b7c2522aeae7699f3c77384a"><div class="ttname"><a href="group__OPAMP.html#ggaa158f1109c96c14b9531b47a76df24bda51766777b7c2522aeae7699f3c77384a">opaNegSelAPORT1YCH25</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00107">em_opamp.h:107</a></div></div>
<div class="ttc" id="group__OPAMP_html_ggab82f68a27f2f50473502101e9b1f42aba41661676b18c283053dddb133a75c451"><div class="ttname"><a href="group__OPAMP.html#ggab82f68a27f2f50473502101e9b1f42aba41661676b18c283053dddb133a75c451">opaOutModeAlt</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00259">em_opamp.h:259</a></div></div>
<div class="ttc" id="group__OPAMP_html_gga2c5ecf4f85f9031861b4e81643cb4ff8a0ab706cd489f46d433aa3658417989c3"><div class="ttname"><a href="group__OPAMP.html#gga2c5ecf4f85f9031861b4e81643cb4ff8a0ab706cd489f46d433aa3658417989c3">opaPosSelAPORT1XCH8</a></div><div class="ttdef"><b>Definition:</b> <a href="em__opamp_8h_source.html#l00180">em_opamp.h:180</a></div></div>
<div class="ttc" id="group__EFR32FG12P__VDAC__BitFields_html_ga066e70d142c97fa0fbd9c43852bcf269"><div class="ttname"><a href="group__EFR32FG12P__VDAC__BitFields.html#ga066e70d142c97fa0fbd9c43852bcf269">VDAC_OPA_MUX_POSSEL_APORT4XCH17</a></div><div class="ttdeci">#define VDAC_OPA_MUX_POSSEL_APORT4XCH17</div><div class="ttdef"><b>Definition:</b> <a href="efr32fg12p__vdac_8h_source.html#l01137">efr32fg12p_vdac.h:1137</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_57c5670a54251515d5dc3137dddf203b.html">platform</a></li><li class="navelem"><a class="el" href="dir_74d47fbdcea7cda18072cc4be639af5a.html">emlib</a></li><li class="navelem"><a class="el" href="dir_bf479292f56c204ab5b202f2f7ed0583.html">inc</a></li><li class="navelem"><a class="el" href="em__opamp_8h.html">em_opamp.h</a></li>
    <li class="footer">Generated on Thu Mar 9 2017 20:42:17 for EFR32 Flex Gecko 12 Software Documentation by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
