Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=209.85.128.49
ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none;
	t=1793966343;
	b=eMI3va6WeO30beEvpRsWOGkVwc8+kIr0W5RLkGMIfSGgvDcYh+yxZae3yh6k9Nlvlhv6
	 gUZP9D1/7gDI2DB3uTbL0MdppF24VKbrzrdjrsmvGXuWRJ9UTzrgxDKJJ7OEAq2MScb7e
	 MRBq1Hjvwhy6MaSPsY8xlJgaybJT2lwBOnWJsIQ1n1D8yutiYw902Az3bzK8HIvqalACJ
	 /tCfcwoof+d72N37T1lkKaR2vA8U7vjhgML6PBrFN73Sw8KKM3eymRnIqEcCr/sDRCAtg
	 ChabfhDmE9Qrg9r70hxy2pQSu1d37JmHCnNo7VPTuQ1hfX6OJ4056jlGKXIR3x6qkEw==
ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1793966343;
	h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature:
	 X-Forwarded-Encrypted:X-Gm-Message-State:X-Gm-Gg:X-Received:Received:
	 From:To:Cc:Subject:Date:Message-ID:X-Mailer:MIME-Version:
	 Content-Transfer-Encoding;
	bh=PERZnCTf3Wubqy6fD9gw9rB48GlS6WpObwHFfIj5z2g=;
	b=Ux2wv4Nm3eC7HMnrIBQn6DULsGBbMPAYD8ChaQbr3RpGc8uGFuQmXaLaEui9OjSkHyqH
	 qVR8mh6zyG3EFbZTVT/us7as4GmYyXVMmuFTvsCiqSWzCNPDBPX+K2+6zEWYZF9Gey6SL
	 x5oF+1RbfG+oTEBqGVQiL5U1lRp9X/YWJn1Vwe0LEXwxoCGfRLEfwBmLwsaFYAXk38lUI
	 STtAbmBiMuQ12pqhbDILeYCK0bsSRVWejMOHz4eAIAFAVhbvC/HXRfDg5wSwOBDGH5P29
	 0vdcBf69apybXcG4+6Xy1WII2MN6a6wuZk3PYGmOVcUxjIGUKn9dq26KGConlhYTv2Q==
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; 
	dmarc=pass header.from=gmail.com;
	spf=pass smtp.mailfrom=gmail.com;
	dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=GCK3UEEe;
	arc=none smtp.remote-ip=209.85.128.49
Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49])
	(using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256)
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D2FB0606A326
	for <devicetree@vger.kernel.org>; Fri,  6 Nov 2026 11:59:02 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org D2FB0606A326
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key, unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=GCK3UEEe
Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-4a35db1f202so4344965e9.3
        for <devicetree@vger.kernel.org>; Fri, 06 Nov 2026 03:59:02 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20260707; t=1793966341; x=1794571141; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:message-id:date:subject:cc
         :to:from:from:to:cc:subject:date:message-id:reply-to:content-type;
        bh=PERZnCTf3Wubqy6fD9gw9rB48GlS6WpObwHFfIj5z2g=;
        b=GCK3UEEe/FYa/4rJTX21W6ULCaJr7nJyTCzMxvEnzbugtDfZ+uceqF4ozasO6cG1mK
         tEbDfrP/b9FfLVdlfl/FwYf+uo3XtVDqOypHbExWyX4wDs8y3OtIJTT8kfy72WBAgW+T
         jS8MbDwiSkfbhMMneD6AisdFkv7qN6DxESIEoo1KWVzBnG34B/OIa7R/5qVRngG9lDgn
         amFbx4Lwk7RzWj48FuYoGZ11vj9PAJ9Ib/0LnFJms1BqCR/wiH0+6tR2phIuYWv9om+i
         dPjSDinWFTOH4CFCN09lOBgoav+H/xtMy2cHUkVWguiFHX8GEH48ivJaWXjIUzVkKhxi
         AL4g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20260707; t=1793966341; x=1794571141;
        h=content-transfer-encoding:mime-version:message-id:date:subject:cc
         :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to:content-type;
        bh=PERZnCTf3Wubqy6fD9gw9rB48GlS6WpObwHFfIj5z2g=;
        b=orkiKfwjwhVAU7m1VdW7S4coHfWaVluMT3PUz92sdjc4RG34B1tnePXuzJ+HC/CKLs
         ZJDDMs0h/NzI6s42SsllmNMjqA1lvIqWqWjKeo/c3Weu2Dc3hsUOxWs7Q986Dlb4bGyc
         tkBg2UmMrlryglqYCfuxHrMfU9woT2PeBpQD/robNyAcxRz3PzRQJpQ9jvz40fc+jL2+
         N85wHoDyZFBg4Z1JbDFB8Du4gvyuFhGtamyFrGaGYQGLakx9MhVzKV1lWQELcyn1DGsE
         kE98HuNIA/yOq/Ix2+F3A3Q2BPvTh0OP+Gu7j8VG81Y6o+P5H5gnrifo37FHZGEA2AK2
         XXZg==
X-Forwarded-Encrypted: i=1; AKwUvBwSUZIEAy0V391ort0ev0p+tGZmaC9nRwwdMwk2ge3OSAfYguh4SFXw5aHn9T4TBDYpDRxSDfIKTQUd@vger.kernel.org
X-Gm-Message-State: APuU4Z8R4zdIuret+BpRHH/xUwR1DFqI722MxMJVLtTB6J4x3nqSiS+j
	GOj94XKDq/xNEPBXy5XmNWZ+7iQmnsSRb/VQWRlOSBQEL8DSjyF1EAfF
X-Gm-Gg: AYBFou0ppoBtyBor1wQDJFmu4TaSx+4u7kcdbwBEiNQJ6SEULoPC+0g+6zhHZfHT+x+
	0/CGD9yV1P/77V7QuLTWhr/GFebFFwtMf+JmotVULFwTNZ0IfMJ9xotpH0IBrPhSeKdq3zl/C5F
	pEinrqOAL1/Chm07hKkVan8mNNU/YXnhtaFjQ2X8N8AY0O3DcPU/vQ7k/XIs+QL24SqyAps6MH9
	XK8tGgir+M3lT7wi+9eg6tTe47cfWOG5vgGVGaTQezl5jZAt2J2JJYoQDbjXDCxgld8c+JoaIQt
	5vkLXpltdqJ3XAQ5Y9+nDQtCpIQwIkATD3fcZhIc7X5b0howEGl+uMRb2o+Nco9xCPnhyNadnNA
	MbgiXMUSkEbzyoOfzP6Nh1ccZDiidZt+9n/xep8QTpeb0Tw/00ZwFsCbF9zbcTe/9H9NgJCn+3J
	wxFisEO4vc+HIRHhUCfPpDZ0i7P+FhhEy+wxsIg27Gxi+aEgVABqKQpjjx16E/bp8HsaeTecKC0
	fsqVHhevUN/QGMX/XLurLtoRqIfYBrvS0q3L6rh0HkP9lDrwkYrB9+QsR72xd0S5nDDEUQI2VBK
	6Hu3Gb7vc/oQ0XDOdJ3tP1PUrCOcLqoPJS8B+mnPXAgheJ6n7izrnqIdaGp9rdCyoNz1J2quoMy
	ePsiBu0L2GFwvyxJorlM/hL+pfo8NukJnLjcPNXzYg9zkm/UJZB5ww7k=
X-Received: by 2002:a05:600c:6095:b0:4a2:167a:c93b with SMTP id 5b1f17b1804b1-4b6dfd98684mr32795175e9.30.1793966341140;
        Fri, 06 Nov 2026 03:59:01 -0800 (PST)
Received: from Ansuel-XPS24.localdomain (93-34-90-148.ip49.fastwebnet.it. [93.34.90.148])
        by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-4b76b5d52a7sm4849775e9.1.2026.11.06.03.59.00
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 06 Nov 2026 03:59:00 -0800 (PST)
From: Christian Marangi <ansuelsmth@gmail.com>
To: Stephen Boyd <sboyd@kernel.org>,
	Brian Masney <bmasney+clk@redhat.com>,
	Jerome Brunet <jbrunet+clk@baylibre.com>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Philipp Zabel <p.zabel@pengutronix.de>,
	Felix Fietkau <nbd@nbd.name>,
	linux-clk@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Cc: Christian Marangi <ansuelsmth@gmail.com>
Subject: [PATCH v11 0/5] clk: add support for Airoha AN7583 clock
Date: Fri,  6 Nov 2026 12:58:45 +0100
Message-ID: <20261106115852.189098-1-ansuelsmth@gmail.com>
X-Mailer: git-send-email 2.55.0
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Post: <mailto:devicetree@vger.kernel.org>
List-Help: <mailto:devicetree+help@vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
List-Owner: <mailto:devicetree+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

This small series introduce some cleanup and support for
clock and reset of Airoha AN7583.

The implementation is similar to EN7581 but AN7583 introduce
new reset and more clock divisor support.

Changes v11:
- Move to global spinlock
- Move pci ops to sleepable prepare/unprepare

Changes v10:
- Fix whitespace in include patch
- Add reset and phy cell as required
- Add additional patch for devm variant
- Add additional patch for lock for clock and reset access

Changes v9:
- Fix compilation error for priv (again) (this time fixed)

Changes v8:
- Add ACK tag by Connor
- Fix missing priv->base assign

Changes v7:
- Add further info for DT patch
- Add serdes selection support
- Rebase on top of linux-next
  Link: https://lore.kernel.org/all/20261009070725.13196-1-ansuelsmth@gmail.com/

Changes v6:
- Address bot suggestion for DT patch
- Add further information on chip-scu phandle
- Add dedicated PERSTOUT reset and PCIE_HB reset
  Link: https://lore.kernel.org/all/20260819221458.30040-1-ansuelsmth@gmail.com/

Changes v5:
- Rebase on top of linux-next
- Drop even more patch to reduce patch delta
- Make chip-scu specific to AN7583
  Link: https://lore.kernel.org/all/20260528190000.9164-1-ansuelsmth@gmail.com

Changes v4:
- Add review tag for DT patch
- Fix clock patch to use en7581-chip-scu compatible
- Drop PCIE SCU SSR write

Changes v3:
- Drop .set_rate patch (will be proposed later)
- Drop chip-scu binding and related patch
  Link: https://lore.kernel.org/all/20251106195935.1767696-1-ansuelsmth@gmail.com

Changes v2:
- Add .set_rate support
- Rework DT to EN7581 implementation (clock driver is parent)
- Add additional cleanup patch
- Merge binding with schema patch
- Add chip_scu phandle

Christian Marangi (5):
  dt-bindings: clock: airoha: Document support for AN7583 clock
  clk: en7523: use devm variant for clk_hw_register and fixed clock
  clk: en7523: protect concurrent access to reset and PCI register
  clk: en7523: generalize register clocks function
  clk: en7523: add support for Airoha AN7583 clock

 .../bindings/clock/airoha,en7523-scu.yaml     |  25 ++
 drivers/clk/clk-en7523.c                      | 352 +++++++++++++++++-
 include/dt-bindings/clock/en7523-clk.h        |   3 +
 .../dt-bindings/reset/airoha,an7583-reset.h   |  65 ++++
 4 files changed, 437 insertions(+), 8 deletions(-)
 create mode 100644 include/dt-bindings/reset/airoha,an7583-reset.h

-- 
2.55.0

