
lora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071e4  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  08007394  08007394  00008394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800774c  0800774c  00009168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800774c  0800774c  0000874c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007754  08007754  00009168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007754  08007754  00008754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007758  08007758  00008758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800775c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009168  2**0
                  CONTENTS
 10 .bss          00000338  20000168  20000168  00009168  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004a0  200004a0  00009168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009168  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001193a  00000000  00000000  00009198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000296a  00000000  00000000  0001aad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010f0  00000000  00000000  0001d440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d2f  00000000  00000000  0001e530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002514a  00000000  00000000  0001f25f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000136a8  00000000  00000000  000443a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df9ca  00000000  00000000  00057a51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013741b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005260  00000000  00000000  00137460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000049  00000000  00000000  0013c6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000168 	.word	0x20000168
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800737c 	.word	0x0800737c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000016c 	.word	0x2000016c
 80001ec:	0800737c 	.word	0x0800737c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_ldivmod>:
 8000290:	b97b      	cbnz	r3, 80002b2 <__aeabi_ldivmod+0x22>
 8000292:	b972      	cbnz	r2, 80002b2 <__aeabi_ldivmod+0x22>
 8000294:	2900      	cmp	r1, #0
 8000296:	bfbe      	ittt	lt
 8000298:	2000      	movlt	r0, #0
 800029a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800029e:	e006      	blt.n	80002ae <__aeabi_ldivmod+0x1e>
 80002a0:	bf08      	it	eq
 80002a2:	2800      	cmpeq	r0, #0
 80002a4:	bf1c      	itt	ne
 80002a6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80002aa:	f04f 30ff 	movne.w	r0, #4294967295
 80002ae:	f000 b9d3 	b.w	8000658 <__aeabi_idiv0>
 80002b2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ba:	2900      	cmp	r1, #0
 80002bc:	db09      	blt.n	80002d2 <__aeabi_ldivmod+0x42>
 80002be:	2b00      	cmp	r3, #0
 80002c0:	db1a      	blt.n	80002f8 <__aeabi_ldivmod+0x68>
 80002c2:	f000 f84d 	bl	8000360 <__udivmoddi4>
 80002c6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ce:	b004      	add	sp, #16
 80002d0:	4770      	bx	lr
 80002d2:	4240      	negs	r0, r0
 80002d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	db1b      	blt.n	8000314 <__aeabi_ldivmod+0x84>
 80002dc:	f000 f840 	bl	8000360 <__udivmoddi4>
 80002e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e8:	b004      	add	sp, #16
 80002ea:	4240      	negs	r0, r0
 80002ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f0:	4252      	negs	r2, r2
 80002f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002f6:	4770      	bx	lr
 80002f8:	4252      	negs	r2, r2
 80002fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fe:	f000 f82f 	bl	8000360 <__udivmoddi4>
 8000302:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030a:	b004      	add	sp, #16
 800030c:	4240      	negs	r0, r0
 800030e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000312:	4770      	bx	lr
 8000314:	4252      	negs	r2, r2
 8000316:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031a:	f000 f821 	bl	8000360 <__udivmoddi4>
 800031e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000322:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000326:	b004      	add	sp, #16
 8000328:	4252      	negs	r2, r2
 800032a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032e:	4770      	bx	lr

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295
 8000340:	f04f 30ff 	movne.w	r0, #4294967295
 8000344:	f000 b988 	b.w	8000658 <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9d08      	ldr	r5, [sp, #32]
 8000366:	468e      	mov	lr, r1
 8000368:	4604      	mov	r4, r0
 800036a:	4688      	mov	r8, r1
 800036c:	2b00      	cmp	r3, #0
 800036e:	d14a      	bne.n	8000406 <__udivmoddi4+0xa6>
 8000370:	428a      	cmp	r2, r1
 8000372:	4617      	mov	r7, r2
 8000374:	d962      	bls.n	800043c <__udivmoddi4+0xdc>
 8000376:	fab2 f682 	clz	r6, r2
 800037a:	b14e      	cbz	r6, 8000390 <__udivmoddi4+0x30>
 800037c:	f1c6 0320 	rsb	r3, r6, #32
 8000380:	fa01 f806 	lsl.w	r8, r1, r6
 8000384:	fa20 f303 	lsr.w	r3, r0, r3
 8000388:	40b7      	lsls	r7, r6
 800038a:	ea43 0808 	orr.w	r8, r3, r8
 800038e:	40b4      	lsls	r4, r6
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fbb8 f1fe 	udiv	r1, r8, lr
 800039c:	0c23      	lsrs	r3, r4, #16
 800039e:	fb0e 8811 	mls	r8, lr, r1, r8
 80003a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003a6:	fb01 f20c 	mul.w	r2, r1, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0x62>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003b4:	f080 80ea 	bcs.w	800058c <__udivmoddi4+0x22c>
 80003b8:	429a      	cmp	r2, r3
 80003ba:	f240 80e7 	bls.w	800058c <__udivmoddi4+0x22c>
 80003be:	3902      	subs	r1, #2
 80003c0:	443b      	add	r3, r7
 80003c2:	1a9a      	subs	r2, r3, r2
 80003c4:	b2a3      	uxth	r3, r4
 80003c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003d6:	459c      	cmp	ip, r3
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x8e>
 80003da:	18fb      	adds	r3, r7, r3
 80003dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e0:	f080 80d6 	bcs.w	8000590 <__udivmoddi4+0x230>
 80003e4:	459c      	cmp	ip, r3
 80003e6:	f240 80d3 	bls.w	8000590 <__udivmoddi4+0x230>
 80003ea:	443b      	add	r3, r7
 80003ec:	3802      	subs	r0, #2
 80003ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003f2:	eba3 030c 	sub.w	r3, r3, ip
 80003f6:	2100      	movs	r1, #0
 80003f8:	b11d      	cbz	r5, 8000402 <__udivmoddi4+0xa2>
 80003fa:	40f3      	lsrs	r3, r6
 80003fc:	2200      	movs	r2, #0
 80003fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000406:	428b      	cmp	r3, r1
 8000408:	d905      	bls.n	8000416 <__udivmoddi4+0xb6>
 800040a:	b10d      	cbz	r5, 8000410 <__udivmoddi4+0xb0>
 800040c:	e9c5 0100 	strd	r0, r1, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	4608      	mov	r0, r1
 8000414:	e7f5      	b.n	8000402 <__udivmoddi4+0xa2>
 8000416:	fab3 f183 	clz	r1, r3
 800041a:	2900      	cmp	r1, #0
 800041c:	d146      	bne.n	80004ac <__udivmoddi4+0x14c>
 800041e:	4573      	cmp	r3, lr
 8000420:	d302      	bcc.n	8000428 <__udivmoddi4+0xc8>
 8000422:	4282      	cmp	r2, r0
 8000424:	f200 8105 	bhi.w	8000632 <__udivmoddi4+0x2d2>
 8000428:	1a84      	subs	r4, r0, r2
 800042a:	eb6e 0203 	sbc.w	r2, lr, r3
 800042e:	2001      	movs	r0, #1
 8000430:	4690      	mov	r8, r2
 8000432:	2d00      	cmp	r5, #0
 8000434:	d0e5      	beq.n	8000402 <__udivmoddi4+0xa2>
 8000436:	e9c5 4800 	strd	r4, r8, [r5]
 800043a:	e7e2      	b.n	8000402 <__udivmoddi4+0xa2>
 800043c:	2a00      	cmp	r2, #0
 800043e:	f000 8090 	beq.w	8000562 <__udivmoddi4+0x202>
 8000442:	fab2 f682 	clz	r6, r2
 8000446:	2e00      	cmp	r6, #0
 8000448:	f040 80a4 	bne.w	8000594 <__udivmoddi4+0x234>
 800044c:	1a8a      	subs	r2, r1, r2
 800044e:	0c03      	lsrs	r3, r0, #16
 8000450:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000454:	b280      	uxth	r0, r0
 8000456:	b2bc      	uxth	r4, r7
 8000458:	2101      	movs	r1, #1
 800045a:	fbb2 fcfe 	udiv	ip, r2, lr
 800045e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000462:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000466:	fb04 f20c 	mul.w	r2, r4, ip
 800046a:	429a      	cmp	r2, r3
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x11e>
 800046e:	18fb      	adds	r3, r7, r3
 8000470:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000474:	d202      	bcs.n	800047c <__udivmoddi4+0x11c>
 8000476:	429a      	cmp	r2, r3
 8000478:	f200 80e0 	bhi.w	800063c <__udivmoddi4+0x2dc>
 800047c:	46c4      	mov	ip, r8
 800047e:	1a9b      	subs	r3, r3, r2
 8000480:	fbb3 f2fe 	udiv	r2, r3, lr
 8000484:	fb0e 3312 	mls	r3, lr, r2, r3
 8000488:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800048c:	fb02 f404 	mul.w	r4, r2, r4
 8000490:	429c      	cmp	r4, r3
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x144>
 8000494:	18fb      	adds	r3, r7, r3
 8000496:	f102 30ff 	add.w	r0, r2, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0x142>
 800049c:	429c      	cmp	r4, r3
 800049e:	f200 80ca 	bhi.w	8000636 <__udivmoddi4+0x2d6>
 80004a2:	4602      	mov	r2, r0
 80004a4:	1b1b      	subs	r3, r3, r4
 80004a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004aa:	e7a5      	b.n	80003f8 <__udivmoddi4+0x98>
 80004ac:	f1c1 0620 	rsb	r6, r1, #32
 80004b0:	408b      	lsls	r3, r1
 80004b2:	fa22 f706 	lsr.w	r7, r2, r6
 80004b6:	431f      	orrs	r7, r3
 80004b8:	fa0e f401 	lsl.w	r4, lr, r1
 80004bc:	fa20 f306 	lsr.w	r3, r0, r6
 80004c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004c8:	4323      	orrs	r3, r4
 80004ca:	fa00 f801 	lsl.w	r8, r0, r1
 80004ce:	fa1f fc87 	uxth.w	ip, r7
 80004d2:	fbbe f0f9 	udiv	r0, lr, r9
 80004d6:	0c1c      	lsrs	r4, r3, #16
 80004d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ea:	d909      	bls.n	8000500 <__udivmoddi4+0x1a0>
 80004ec:	193c      	adds	r4, r7, r4
 80004ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80004f2:	f080 809c 	bcs.w	800062e <__udivmoddi4+0x2ce>
 80004f6:	45a6      	cmp	lr, r4
 80004f8:	f240 8099 	bls.w	800062e <__udivmoddi4+0x2ce>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	eba4 040e 	sub.w	r4, r4, lr
 8000504:	fa1f fe83 	uxth.w	lr, r3
 8000508:	fbb4 f3f9 	udiv	r3, r4, r9
 800050c:	fb09 4413 	mls	r4, r9, r3, r4
 8000510:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000514:	fb03 fc0c 	mul.w	ip, r3, ip
 8000518:	45a4      	cmp	ip, r4
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x1ce>
 800051c:	193c      	adds	r4, r7, r4
 800051e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000522:	f080 8082 	bcs.w	800062a <__udivmoddi4+0x2ca>
 8000526:	45a4      	cmp	ip, r4
 8000528:	d97f      	bls.n	800062a <__udivmoddi4+0x2ca>
 800052a:	3b02      	subs	r3, #2
 800052c:	443c      	add	r4, r7
 800052e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000532:	eba4 040c 	sub.w	r4, r4, ip
 8000536:	fba0 ec02 	umull	lr, ip, r0, r2
 800053a:	4564      	cmp	r4, ip
 800053c:	4673      	mov	r3, lr
 800053e:	46e1      	mov	r9, ip
 8000540:	d362      	bcc.n	8000608 <__udivmoddi4+0x2a8>
 8000542:	d05f      	beq.n	8000604 <__udivmoddi4+0x2a4>
 8000544:	b15d      	cbz	r5, 800055e <__udivmoddi4+0x1fe>
 8000546:	ebb8 0203 	subs.w	r2, r8, r3
 800054a:	eb64 0409 	sbc.w	r4, r4, r9
 800054e:	fa04 f606 	lsl.w	r6, r4, r6
 8000552:	fa22 f301 	lsr.w	r3, r2, r1
 8000556:	431e      	orrs	r6, r3
 8000558:	40cc      	lsrs	r4, r1
 800055a:	e9c5 6400 	strd	r6, r4, [r5]
 800055e:	2100      	movs	r1, #0
 8000560:	e74f      	b.n	8000402 <__udivmoddi4+0xa2>
 8000562:	fbb1 fcf2 	udiv	ip, r1, r2
 8000566:	0c01      	lsrs	r1, r0, #16
 8000568:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800056c:	b280      	uxth	r0, r0
 800056e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000572:	463b      	mov	r3, r7
 8000574:	4638      	mov	r0, r7
 8000576:	463c      	mov	r4, r7
 8000578:	46b8      	mov	r8, r7
 800057a:	46be      	mov	lr, r7
 800057c:	2620      	movs	r6, #32
 800057e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000582:	eba2 0208 	sub.w	r2, r2, r8
 8000586:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800058a:	e766      	b.n	800045a <__udivmoddi4+0xfa>
 800058c:	4601      	mov	r1, r0
 800058e:	e718      	b.n	80003c2 <__udivmoddi4+0x62>
 8000590:	4610      	mov	r0, r2
 8000592:	e72c      	b.n	80003ee <__udivmoddi4+0x8e>
 8000594:	f1c6 0220 	rsb	r2, r6, #32
 8000598:	fa2e f302 	lsr.w	r3, lr, r2
 800059c:	40b7      	lsls	r7, r6
 800059e:	40b1      	lsls	r1, r6
 80005a0:	fa20 f202 	lsr.w	r2, r0, r2
 80005a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005a8:	430a      	orrs	r2, r1
 80005aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005ae:	b2bc      	uxth	r4, r7
 80005b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005b4:	0c11      	lsrs	r1, r2, #16
 80005b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005ba:	fb08 f904 	mul.w	r9, r8, r4
 80005be:	40b0      	lsls	r0, r6
 80005c0:	4589      	cmp	r9, r1
 80005c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005c6:	b280      	uxth	r0, r0
 80005c8:	d93e      	bls.n	8000648 <__udivmoddi4+0x2e8>
 80005ca:	1879      	adds	r1, r7, r1
 80005cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80005d0:	d201      	bcs.n	80005d6 <__udivmoddi4+0x276>
 80005d2:	4589      	cmp	r9, r1
 80005d4:	d81f      	bhi.n	8000616 <__udivmoddi4+0x2b6>
 80005d6:	eba1 0109 	sub.w	r1, r1, r9
 80005da:	fbb1 f9fe 	udiv	r9, r1, lr
 80005de:	fb09 f804 	mul.w	r8, r9, r4
 80005e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005e6:	b292      	uxth	r2, r2
 80005e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ec:	4542      	cmp	r2, r8
 80005ee:	d229      	bcs.n	8000644 <__udivmoddi4+0x2e4>
 80005f0:	18ba      	adds	r2, r7, r2
 80005f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005f6:	d2c4      	bcs.n	8000582 <__udivmoddi4+0x222>
 80005f8:	4542      	cmp	r2, r8
 80005fa:	d2c2      	bcs.n	8000582 <__udivmoddi4+0x222>
 80005fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000600:	443a      	add	r2, r7
 8000602:	e7be      	b.n	8000582 <__udivmoddi4+0x222>
 8000604:	45f0      	cmp	r8, lr
 8000606:	d29d      	bcs.n	8000544 <__udivmoddi4+0x1e4>
 8000608:	ebbe 0302 	subs.w	r3, lr, r2
 800060c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000610:	3801      	subs	r0, #1
 8000612:	46e1      	mov	r9, ip
 8000614:	e796      	b.n	8000544 <__udivmoddi4+0x1e4>
 8000616:	eba7 0909 	sub.w	r9, r7, r9
 800061a:	4449      	add	r1, r9
 800061c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000620:	fbb1 f9fe 	udiv	r9, r1, lr
 8000624:	fb09 f804 	mul.w	r8, r9, r4
 8000628:	e7db      	b.n	80005e2 <__udivmoddi4+0x282>
 800062a:	4673      	mov	r3, lr
 800062c:	e77f      	b.n	800052e <__udivmoddi4+0x1ce>
 800062e:	4650      	mov	r0, sl
 8000630:	e766      	b.n	8000500 <__udivmoddi4+0x1a0>
 8000632:	4608      	mov	r0, r1
 8000634:	e6fd      	b.n	8000432 <__udivmoddi4+0xd2>
 8000636:	443b      	add	r3, r7
 8000638:	3a02      	subs	r2, #2
 800063a:	e733      	b.n	80004a4 <__udivmoddi4+0x144>
 800063c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000640:	443b      	add	r3, r7
 8000642:	e71c      	b.n	800047e <__udivmoddi4+0x11e>
 8000644:	4649      	mov	r1, r9
 8000646:	e79c      	b.n	8000582 <__udivmoddi4+0x222>
 8000648:	eba1 0109 	sub.w	r1, r1, r9
 800064c:	46c4      	mov	ip, r8
 800064e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000652:	fb09 f804 	mul.w	r8, r9, r4
 8000656:	e7c4      	b.n	80005e2 <__udivmoddi4+0x282>

08000658 <__aeabi_idiv0>:
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop

0800065c <get_precision_tick>:
/* USER CODE BEGIN 0 */

/* USER CODE BEGIN 0 */

static uint32_t get_precision_tick(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
	return (uint32_t)__HAL_TIM_GET_COUNTER(&htim2);
 8000660:	4b03      	ldr	r3, [pc, #12]	@ (8000670 <get_precision_tick+0x14>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8000666:	4618      	mov	r0, r3
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr
 8000670:	200001ec 	.word	0x200001ec

08000674 <precision_sleep_until>:


static void precision_sleep_until(uint32_t target_ticks)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	while ((int32_t)(get_precision_tick() - (int32_t)target_ticks) < 0) {
 800067c:	e000      	b.n	8000680 <precision_sleep_until+0xc>
		__NOP();
 800067e:	bf00      	nop
	while ((int32_t)(get_precision_tick() - (int32_t)target_ticks) < 0) {
 8000680:	f7ff ffec 	bl	800065c <get_precision_tick>
 8000684:	4602      	mov	r2, r0
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	1ad3      	subs	r3, r2, r3
 800068a:	2b00      	cmp	r3, #0
 800068c:	dbf7      	blt.n	800067e <precision_sleep_until+0xa>
	}
}
 800068e:	bf00      	nop
 8000690:	bf00      	nop
 8000692:	3708      	adds	r7, #8
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}

08000698 <random_int>:


static uint8_t random_int(uint8_t max)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	71fb      	strb	r3, [r7, #7]
#ifdef USE_RNG
	uint32_t rnd;
	HAL_RNG_GenerateRandomNumber(&hrng, &rnd);
	return (uint8_t)(rnd % (max + 1));
#else
	return (uint8_t)(HAL_GetTick() % (max + 1));
 80006a2:	f000 feb7 	bl	8001414 <HAL_GetTick>
 80006a6:	4603      	mov	r3, r0
 80006a8:	79fa      	ldrb	r2, [r7, #7]
 80006aa:	3201      	adds	r2, #1
 80006ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80006b0:	fb01 f202 	mul.w	r2, r1, r2
 80006b4:	1a9b      	subs	r3, r3, r2
 80006b6:	b2db      	uxtb	r3, r3
#endif
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}

080006c0 <get_battery_level>:


static uint8_t get_battery_level(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
	return 0xFF;
 80006c4:	23ff      	movs	r3, #255	@ 0xff
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr

080006d0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80006d0:	b5b0      	push	{r4, r5, r7, lr}
 80006d2:	b0a2      	sub	sp, #136	@ 0x88
 80006d4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80006d6:	f000 fe37 	bl	8001348 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80006da:	f000 f93b 	bl	8000954 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80006de:	f000 fa65 	bl	8000bac <MX_GPIO_Init>
	MX_USART3_UART_Init();
 80006e2:	f000 fa39 	bl	8000b58 <MX_USART3_UART_Init>
	MX_SPI3_Init();
 80006e6:	f000 f9b3 	bl	8000a50 <MX_SPI3_Init>
	MX_TIM2_Init();
 80006ea:	f000 f9e7 	bl	8000abc <MX_TIM2_Init>
	MX_RNG_Init();
 80006ee:	f000 f99b 	bl	8000a28 <MX_RNG_Init>
	/* USER CODE BEGIN 2 */
	/* USER CODE BEGIN 2 */

	/* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start(&htim2);
 80006f2:	4887      	ldr	r0, [pc, #540]	@ (8000910 <main+0x240>)
 80006f4:	f002 fe04 	bl	8003300 <HAL_TIM_Base_Start>


	memset(&rfm95_handle, 0, sizeof(rfm95_handle));
 80006f8:	22b8      	movs	r2, #184	@ 0xb8
 80006fa:	2100      	movs	r1, #0
 80006fc:	4885      	ldr	r0, [pc, #532]	@ (8000914 <main+0x244>)
 80006fe:	f005 fe26 	bl	800634e <memset>
	rfm95_handle.spi_handle = &hspi3;
 8000702:	4b84      	ldr	r3, [pc, #528]	@ (8000914 <main+0x244>)
 8000704:	4a84      	ldr	r2, [pc, #528]	@ (8000918 <main+0x248>)
 8000706:	601a      	str	r2, [r3, #0]
	rfm95_handle.nss_port = RFM95_NSS_GPIO_Port;
 8000708:	4b82      	ldr	r3, [pc, #520]	@ (8000914 <main+0x244>)
 800070a:	4a84      	ldr	r2, [pc, #528]	@ (800091c <main+0x24c>)
 800070c:	605a      	str	r2, [r3, #4]
	rfm95_handle.nss_pin  = RFM95_NSS_Pin;
 800070e:	4b81      	ldr	r3, [pc, #516]	@ (8000914 <main+0x244>)
 8000710:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000714:	811a      	strh	r2, [r3, #8]
	rfm95_handle.nrst_port = NULL;
 8000716:	4b7f      	ldr	r3, [pc, #508]	@ (8000914 <main+0x244>)
 8000718:	2200      	movs	r2, #0
 800071a:	60da      	str	r2, [r3, #12]
	rfm95_handle.nrst_pin  = 0;
 800071c:	4b7d      	ldr	r3, [pc, #500]	@ (8000914 <main+0x244>)
 800071e:	2200      	movs	r2, #0
 8000720:	821a      	strh	r2, [r3, #16]


	uint8_t devaddr[4] = { 0x26, 0x0B, 0x04, 0x79 };
 8000722:	4b7f      	ldr	r3, [pc, #508]	@ (8000920 <main+0x250>)
 8000724:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t nwkSKey[16] = { 0x80, 0x70, 0x52, 0xDA, 0x22, 0x5F, 0x54, 0xC3, 0xB8,
 8000726:	4b7f      	ldr	r3, [pc, #508]	@ (8000924 <main+0x254>)
 8000728:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 800072c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800072e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0xDC, 0xAD, 0xA1, 0x8A, 0xF2, 0x85, 0x34 };
	uint8_t appSKey[16] = { 0x40, 0x0A, 0xE6, 0x65, 0x1A, 0xA8, 0x92, 0x92,
 8000732:	4b7d      	ldr	r3, [pc, #500]	@ (8000928 <main+0x258>)
 8000734:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000738:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800073a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x12, 0xC0, 0x08, 0xEC, 0xC2, 0xC1, 0x53, 0x72 };
	memcpy(rfm95_handle.device_address, devaddr, 4);
 800073e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000740:	4a74      	ldr	r2, [pc, #464]	@ (8000914 <main+0x244>)
 8000742:	f8c2 3012 	str.w	r3, [r2, #18]
	memcpy(rfm95_handle.network_session_key, nwkSKey, 16);
 8000746:	4b73      	ldr	r3, [pc, #460]	@ (8000914 <main+0x244>)
 8000748:	f103 0416 	add.w	r4, r3, #22
 800074c:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8000750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000752:	6020      	str	r0, [r4, #0]
 8000754:	6061      	str	r1, [r4, #4]
 8000756:	60a2      	str	r2, [r4, #8]
 8000758:	60e3      	str	r3, [r4, #12]
	memcpy(rfm95_handle.application_session_key, appSKey, 16);
 800075a:	4b6e      	ldr	r3, [pc, #440]	@ (8000914 <main+0x244>)
 800075c:	f103 0426 	add.w	r4, r3, #38	@ 0x26
 8000760:	f107 0540 	add.w	r5, r7, #64	@ 0x40
 8000764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000766:	6020      	str	r0, [r4, #0]
 8000768:	6061      	str	r1, [r4, #4]
 800076a:	60a2      	str	r2, [r4, #8]
 800076c:	60e3      	str	r3, [r4, #12]


	rfm95_handle.precision_tick_frequency = 20000;
 800076e:	4b69      	ldr	r3, [pc, #420]	@ (8000914 <main+0x244>)
 8000770:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000774:	639a      	str	r2, [r3, #56]	@ 0x38
	rfm95_handle.precision_tick_drift_ns_per_s = 5000;
 8000776:	4b67      	ldr	r3, [pc, #412]	@ (8000914 <main+0x244>)
 8000778:	f241 3288 	movw	r2, #5000	@ 0x1388
 800077c:	63da      	str	r2, [r3, #60]	@ 0x3c
	rfm95_handle.get_precision_tick = get_precision_tick;
 800077e:	4b65      	ldr	r3, [pc, #404]	@ (8000914 <main+0x244>)
 8000780:	4a6a      	ldr	r2, [pc, #424]	@ (800092c <main+0x25c>)
 8000782:	645a      	str	r2, [r3, #68]	@ 0x44
	rfm95_handle.precision_sleep_until = precision_sleep_until;
 8000784:	4b63      	ldr	r3, [pc, #396]	@ (8000914 <main+0x244>)
 8000786:	4a6a      	ldr	r2, [pc, #424]	@ (8000930 <main+0x260>)
 8000788:	649a      	str	r2, [r3, #72]	@ 0x48
	rfm95_handle.random_int = random_int;
 800078a:	4b62      	ldr	r3, [pc, #392]	@ (8000914 <main+0x244>)
 800078c:	4a69      	ldr	r2, [pc, #420]	@ (8000934 <main+0x264>)
 800078e:	64da      	str	r2, [r3, #76]	@ 0x4c
	rfm95_handle.get_battery_level = get_battery_level;
 8000790:	4b60      	ldr	r3, [pc, #384]	@ (8000914 <main+0x244>)
 8000792:	4a69      	ldr	r2, [pc, #420]	@ (8000938 <main+0x268>)
 8000794:	651a      	str	r2, [r3, #80]	@ 0x50


	if (!rfm95_init(&rfm95_handle)) {
 8000796:	485f      	ldr	r0, [pc, #380]	@ (8000914 <main+0x244>)
 8000798:	f004 fb2a 	bl	8004df0 <rfm95_init>
 800079c:	4603      	mov	r3, r0
 800079e:	f083 0301 	eor.w	r3, r3, #1
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d00a      	beq.n	80007be <main+0xee>

		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80007a8:	2201      	movs	r2, #1
 80007aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007ae:	4863      	ldr	r0, [pc, #396]	@ (800093c <main+0x26c>)
 80007b0:	f001 f958 	bl	8001a64 <HAL_GPIO_WritePin>
		while (1) { HAL_Delay(1000); }
 80007b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007b8:	f000 fe38 	bl	800142c <HAL_Delay>
 80007bc:	e7fa      	b.n	80007b4 <main+0xe4>

	/* USER CODE BEGIN 3 */
	/* USER CODE BEGIN WHILE */
	/* USER CODE BEGIN WHILE */
	char txbuf[64];
	uint32_t last_send_ms = HAL_GetTick();
 80007be:	f000 fe29 	bl	8001414 <HAL_GetTick>
 80007c2:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
	uint32_t counter = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

	uint32_t last_button_ms = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const uint32_t BUTTON_DEBOUNCE_MS = 200;
 80007d0:	23c8      	movs	r3, #200	@ 0xc8
 80007d2:	677b      	str	r3, [r7, #116]	@ 0x74

	while (1)
	{
		uint32_t now = HAL_GetTick();
 80007d4:	f000 fe1e 	bl	8001414 <HAL_GetTick>
 80007d8:	6738      	str	r0, [r7, #112]	@ 0x70

		/* Send every 30 seconds */
		if (!send_blocked && (now - last_send_ms >= 30000U)) {
 80007da:	4b59      	ldr	r3, [pc, #356]	@ (8000940 <main+0x270>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d14a      	bne.n	800087a <main+0x1aa>
 80007e4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80007e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80007ea:	1ad3      	subs	r3, r2, r3
 80007ec:	f247 522f 	movw	r2, #29999	@ 0x752f
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d942      	bls.n	800087a <main+0x1aa>
			last_send_ms = now;
 80007f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80007f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			counter++;
 80007fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80007fe:	3301      	adds	r3, #1
 8000800:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
			int len = snprintf(txbuf, sizeof(txbuf), "vutid;%lu", (unsigned long)counter);
 8000804:	4638      	mov	r0, r7
 8000806:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800080a:	4a4e      	ldr	r2, [pc, #312]	@ (8000944 <main+0x274>)
 800080c:	2140      	movs	r1, #64	@ 0x40
 800080e:	f005 fd15 	bl	800623c <sniprintf>
 8000812:	66f8      	str	r0, [r7, #108]	@ 0x6c

			/* Light LD2 during TX */
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000814:	2201      	movs	r2, #1
 8000816:	2180      	movs	r1, #128	@ 0x80
 8000818:	4848      	ldr	r0, [pc, #288]	@ (800093c <main+0x26c>)
 800081a:	f001 f923 	bl	8001a64 <HAL_GPIO_WritePin>
			bool ok = rfm95_send_receive_cycle(&rfm95_handle, (uint8_t*)txbuf, (uint8_t)len);
 800081e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000820:	b2db      	uxtb	r3, r3
 8000822:	461a      	mov	r2, r3
 8000824:	463b      	mov	r3, r7
 8000826:	4619      	mov	r1, r3
 8000828:	483a      	ldr	r0, [pc, #232]	@ (8000914 <main+0x244>)
 800082a:	f005 fb16 	bl	8005e5a <rfm95_send_receive_cycle>
 800082e:	4603      	mov	r3, r0
 8000830:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000834:	2200      	movs	r2, #0
 8000836:	2180      	movs	r1, #128	@ 0x80
 8000838:	4840      	ldr	r0, [pc, #256]	@ (800093c <main+0x26c>)
 800083a:	f001 f913 	bl	8001a64 <HAL_GPIO_WritePin>

			if (!ok) {
 800083e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8000842:	f083 0301 	eor.w	r3, r3, #1
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d016      	beq.n	800087a <main+0x1aa>
				/* blink LD3 to show failure */
				for (int i=0; i<3; ++i) {
 800084c:	2300      	movs	r3, #0
 800084e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000850:	e00a      	b.n	8000868 <main+0x198>
					HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000852:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000856:	4839      	ldr	r0, [pc, #228]	@ (800093c <main+0x26c>)
 8000858:	f001 f91d 	bl	8001a96 <HAL_GPIO_TogglePin>
					HAL_Delay(150);
 800085c:	2096      	movs	r0, #150	@ 0x96
 800085e:	f000 fde5 	bl	800142c <HAL_Delay>
				for (int i=0; i<3; ++i) {
 8000862:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000864:	3301      	adds	r3, #1
 8000866:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000868:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800086a:	2b02      	cmp	r3, #2
 800086c:	ddf1      	ble.n	8000852 <main+0x182>
				}
				HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000874:	4831      	ldr	r0, [pc, #196]	@ (800093c <main+0x26c>)
 8000876:	f001 f8f5 	bl	8001a64 <HAL_GPIO_WritePin>
			}
		}


		if (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_RESET) {
 800087a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800087e:	4832      	ldr	r0, [pc, #200]	@ (8000948 <main+0x278>)
 8000880:	f001 f8d8 	bl	8001a34 <HAL_GPIO_ReadPin>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d12e      	bne.n	80008e8 <main+0x218>


		    if (HAL_GetTick() - last_button_ms > BUTTON_DEBOUNCE_MS) {
 800088a:	f000 fdc3 	bl	8001414 <HAL_GetTick>
 800088e:	4602      	mov	r2, r0
 8000890:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000892:	1ad3      	subs	r3, r2, r3
 8000894:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8000896:	429a      	cmp	r2, r3
 8000898:	d226      	bcs.n	80008e8 <main+0x218>

		        last_button_ms = HAL_GetTick();
 800089a:	f000 fdbb 	bl	8001414 <HAL_GetTick>
 800089e:	67f8      	str	r0, [r7, #124]	@ 0x7c

		        int len = snprintf(txbuf, sizeof(txbuf), "vutid;press");
 80008a0:	463b      	mov	r3, r7
 80008a2:	4a2a      	ldr	r2, [pc, #168]	@ (800094c <main+0x27c>)
 80008a4:	2140      	movs	r1, #64	@ 0x40
 80008a6:	4618      	mov	r0, r3
 80008a8:	f005 fcc8 	bl	800623c <sniprintf>
 80008ac:	6678      	str	r0, [r7, #100]	@ 0x64

		        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80008ae:	2201      	movs	r2, #1
 80008b0:	2180      	movs	r1, #128	@ 0x80
 80008b2:	4822      	ldr	r0, [pc, #136]	@ (800093c <main+0x26c>)
 80008b4:	f001 f8d6 	bl	8001a64 <HAL_GPIO_WritePin>
		        rfm95_send_receive_cycle(&rfm95_handle, (uint8_t*)txbuf, (uint8_t)len);
 80008b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	461a      	mov	r2, r3
 80008be:	463b      	mov	r3, r7
 80008c0:	4619      	mov	r1, r3
 80008c2:	4814      	ldr	r0, [pc, #80]	@ (8000914 <main+0x244>)
 80008c4:	f005 fac9 	bl	8005e5a <rfm95_send_receive_cycle>
		        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008c8:	2200      	movs	r2, #0
 80008ca:	2180      	movs	r1, #128	@ 0x80
 80008cc:	481b      	ldr	r0, [pc, #108]	@ (800093c <main+0x26c>)
 80008ce:	f001 f8c9 	bl	8001a64 <HAL_GPIO_WritePin>

		        send_blocked = 1;
 80008d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000940 <main+0x270>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	701a      	strb	r2, [r3, #0]
		        send_blocked_until = HAL_GetTick() + 5000U;
 80008d8:	f000 fd9c 	bl	8001414 <HAL_GetTick>
 80008dc:	4603      	mov	r3, r0
 80008de:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 80008e2:	3308      	adds	r3, #8
 80008e4:	4a1a      	ldr	r2, [pc, #104]	@ (8000950 <main+0x280>)
 80008e6:	6013      	str	r3, [r2, #0]
		    }
		}

		if (send_blocked && HAL_GetTick() >= send_blocked_until) send_blocked = 0;
 80008e8:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <main+0x270>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d009      	beq.n	8000906 <main+0x236>
 80008f2:	f000 fd8f 	bl	8001414 <HAL_GetTick>
 80008f6:	4602      	mov	r2, r0
 80008f8:	4b15      	ldr	r3, [pc, #84]	@ (8000950 <main+0x280>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d302      	bcc.n	8000906 <main+0x236>
 8000900:	4b0f      	ldr	r3, [pc, #60]	@ (8000940 <main+0x270>)
 8000902:	2200      	movs	r2, #0
 8000904:	701a      	strb	r2, [r3, #0]

		HAL_Delay(10);
 8000906:	200a      	movs	r0, #10
 8000908:	f000 fd90 	bl	800142c <HAL_Delay>
	{
 800090c:	e762      	b.n	80007d4 <main+0x104>
 800090e:	bf00      	nop
 8000910:	200001ec 	.word	0x200001ec
 8000914:	2000027c 	.word	0x2000027c
 8000918:	20000194 	.word	0x20000194
 800091c:	40020000 	.word	0x40020000
 8000920:	79040b26 	.word	0x79040b26
 8000924:	080073ac 	.word	0x080073ac
 8000928:	080073bc 	.word	0x080073bc
 800092c:	0800065d 	.word	0x0800065d
 8000930:	08000675 	.word	0x08000675
 8000934:	08000699 	.word	0x08000699
 8000938:	080006c1 	.word	0x080006c1
 800093c:	40020400 	.word	0x40020400
 8000940:	20000334 	.word	0x20000334
 8000944:	08007394 	.word	0x08007394
 8000948:	40020800 	.word	0x40020800
 800094c:	080073a0 	.word	0x080073a0
 8000950:	20000338 	.word	0x20000338

08000954 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b094      	sub	sp, #80	@ 0x50
 8000958:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095a:	f107 0320 	add.w	r3, r7, #32
 800095e:	2230      	movs	r2, #48	@ 0x30
 8000960:	2100      	movs	r1, #0
 8000962:	4618      	mov	r0, r3
 8000964:	f005 fcf3 	bl	800634e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000968:	f107 030c 	add.w	r3, r7, #12
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000978:	2300      	movs	r3, #0
 800097a:	60bb      	str	r3, [r7, #8]
 800097c:	4b28      	ldr	r3, [pc, #160]	@ (8000a20 <SystemClock_Config+0xcc>)
 800097e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000980:	4a27      	ldr	r2, [pc, #156]	@ (8000a20 <SystemClock_Config+0xcc>)
 8000982:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000986:	6413      	str	r3, [r2, #64]	@ 0x40
 8000988:	4b25      	ldr	r3, [pc, #148]	@ (8000a20 <SystemClock_Config+0xcc>)
 800098a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000994:	2300      	movs	r3, #0
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	4b22      	ldr	r3, [pc, #136]	@ (8000a24 <SystemClock_Config+0xd0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a21      	ldr	r2, [pc, #132]	@ (8000a24 <SystemClock_Config+0xd0>)
 800099e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009a2:	6013      	str	r3, [r2, #0]
 80009a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a24 <SystemClock_Config+0xd0>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009b0:	2301      	movs	r3, #1
 80009b2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009b4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ba:	2302      	movs	r3, #2
 80009bc:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80009c4:	2304      	movs	r3, #4
 80009c6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80009c8:	23a8      	movs	r3, #168	@ 0xa8
 80009ca:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009cc:	2302      	movs	r3, #2
 80009ce:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80009d0:	2307      	movs	r3, #7
 80009d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009d4:	f107 0320 	add.w	r3, r7, #32
 80009d8:	4618      	mov	r0, r3
 80009da:	f001 f88f 	bl	8001afc <HAL_RCC_OscConfig>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <SystemClock_Config+0x94>
	{
		Error_Handler();
 80009e4:	f000 fa56 	bl	8000e94 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009e8:	230f      	movs	r3, #15
 80009ea:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ec:	2302      	movs	r3, #2
 80009ee:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f0:	2300      	movs	r3, #0
 80009f2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009f4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009f8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009fe:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a00:	f107 030c 	add.w	r3, r7, #12
 8000a04:	2105      	movs	r1, #5
 8000a06:	4618      	mov	r0, r3
 8000a08:	f001 faf0 	bl	8001fec <HAL_RCC_ClockConfig>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8000a12:	f000 fa3f 	bl	8000e94 <Error_Handler>
	}
}
 8000a16:	bf00      	nop
 8000a18:	3750      	adds	r7, #80	@ 0x50
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40007000 	.word	0x40007000

08000a28 <MX_RNG_Init>:
 * @brief RNG Initialization Function
 * @param None
 * @retval None
 */
static void MX_RNG_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
	/* USER CODE END RNG_Init 0 */

	/* USER CODE BEGIN RNG_Init 1 */

	/* USER CODE END RNG_Init 1 */
	hrng.Instance = RNG;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <MX_RNG_Init+0x20>)
 8000a2e:	4a07      	ldr	r2, [pc, #28]	@ (8000a4c <MX_RNG_Init+0x24>)
 8000a30:	601a      	str	r2, [r3, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000a32:	4805      	ldr	r0, [pc, #20]	@ (8000a48 <MX_RNG_Init+0x20>)
 8000a34:	f001 fcfa 	bl	800242c <HAL_RNG_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_RNG_Init+0x1a>
	{
		Error_Handler();
 8000a3e:	f000 fa29 	bl	8000e94 <Error_Handler>
	}
	/* USER CODE BEGIN RNG_Init 2 */

	/* USER CODE END RNG_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000184 	.word	0x20000184
 8000a4c:	50060800 	.word	0x50060800

08000a50 <MX_SPI3_Init>:
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 8000a54:	4b17      	ldr	r3, [pc, #92]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a56:	4a18      	ldr	r2, [pc, #96]	@ (8000ab8 <MX_SPI3_Init+0x68>)
 8000a58:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a5a:	4b16      	ldr	r3, [pc, #88]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a5c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a60:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a62:	4b14      	ldr	r3, [pc, #80]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a68:	4b12      	ldr	r3, [pc, #72]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a6e:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a80:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a82:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a88:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a8e:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a94:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi3.Init.CRCPolynomial = 10;
 8000a9a:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000a9c:	220a      	movs	r2, #10
 8000a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000aa0:	4804      	ldr	r0, [pc, #16]	@ (8000ab4 <MX_SPI3_Init+0x64>)
 8000aa2:	f001 fced 	bl	8002480 <HAL_SPI_Init>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_SPI3_Init+0x60>
	{
		Error_Handler();
 8000aac:	f000 f9f2 	bl	8000e94 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000194 	.word	0x20000194
 8000ab8:	40003c00 	.word	0x40003c00

08000abc <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]
 8000aca:	605a      	str	r2, [r3, #4]
 8000acc:	609a      	str	r2, [r3, #8]
 8000ace:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad0:	463b      	mov	r3, r7
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000ada:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ade:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4199;
 8000ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000ae2:	f241 0267 	movw	r2, #4199	@ 0x1067
 8000ae6:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8000aee:	4b19      	ldr	r3, [pc, #100]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000af0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000af4:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af6:	4b17      	ldr	r3, [pc, #92]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afc:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b02:	4814      	ldr	r0, [pc, #80]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000b04:	f002 fbac 	bl	8003260 <HAL_TIM_Base_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 8000b0e:	f000 f9c1 	bl	8000e94 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b16:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b18:	f107 0308 	add.w	r3, r7, #8
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480d      	ldr	r0, [pc, #52]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000b20:	f002 fc56 	bl	80033d0 <HAL_TIM_ConfigClockSource>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 8000b2a:	f000 f9b3 	bl	8000e94 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b32:	2300      	movs	r3, #0
 8000b34:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b36:	463b      	mov	r3, r7
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	@ (8000b54 <MX_TIM2_Init+0x98>)
 8000b3c:	f002 fe50 	bl	80037e0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 8000b46:	f000 f9a5 	bl	8000e94 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	3718      	adds	r7, #24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	200001ec 	.word	0x200001ec

08000b58 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000b5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ba8 <MX_USART3_UART_Init+0x50>)
 8000b60:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000b62:	4b10      	ldr	r3, [pc, #64]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b68:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000b70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000b76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000b7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b7e:	220c      	movs	r2, #12
 8000b80:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b82:	4b08      	ldr	r3, [pc, #32]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b88:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b8e:	4805      	ldr	r0, [pc, #20]	@ (8000ba4 <MX_USART3_UART_Init+0x4c>)
 8000b90:	f002 fea2 	bl	80038d8 <HAL_UART_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8000b9a:	f000 f97b 	bl	8000e94 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000b9e:	bf00      	nop
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20000234 	.word	0x20000234
 8000ba8:	40004800 	.word	0x40004800

08000bac <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08c      	sub	sp, #48	@ 0x30
 8000bb0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb2:	f107 031c 	add.w	r3, r7, #28
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	605a      	str	r2, [r3, #4]
 8000bbc:	609a      	str	r2, [r3, #8]
 8000bbe:	60da      	str	r2, [r3, #12]
 8000bc0:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61bb      	str	r3, [r7, #24]
 8000bc6:	4b9c      	ldr	r3, [pc, #624]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a9b      	ldr	r2, [pc, #620]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000bcc:	f043 0304 	orr.w	r3, r3, #4
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b99      	ldr	r3, [pc, #612]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0304 	and.w	r3, r3, #4
 8000bda:	61bb      	str	r3, [r7, #24]
 8000bdc:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
 8000be2:	4b95      	ldr	r3, [pc, #596]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	4a94      	ldr	r2, [pc, #592]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000be8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bee:	4b92      	ldr	r3, [pc, #584]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
 8000bfe:	4b8e      	ldr	r3, [pc, #568]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	4a8d      	ldr	r2, [pc, #564]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c04:	f043 0301 	orr.w	r3, r3, #1
 8000c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0a:	4b8b      	ldr	r3, [pc, #556]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	4b87      	ldr	r3, [pc, #540]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	4a86      	ldr	r2, [pc, #536]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c20:	f043 0302 	orr.w	r3, r3, #2
 8000c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c26:	4b84      	ldr	r3, [pc, #528]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	f003 0302 	and.w	r3, r3, #2
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	4b80      	ldr	r3, [pc, #512]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a7f      	ldr	r2, [pc, #508]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c3c:	f043 0308 	orr.w	r3, r3, #8
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b7d      	ldr	r3, [pc, #500]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0308 	and.w	r3, r3, #8
 8000c4a:	60bb      	str	r3, [r7, #8]
 8000c4c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	4b79      	ldr	r3, [pc, #484]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a78      	ldr	r2, [pc, #480]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b76      	ldr	r3, [pc, #472]	@ (8000e38 <MX_GPIO_Init+0x28c>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000c70:	4872      	ldr	r0, [pc, #456]	@ (8000e3c <MX_GPIO_Init+0x290>)
 8000c72:	f000 fef7 	bl	8001a64 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	2140      	movs	r1, #64	@ 0x40
 8000c7a:	4871      	ldr	r0, [pc, #452]	@ (8000e40 <MX_GPIO_Init+0x294>)
 8000c7c:	f000 fef2 	bl	8001a64 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(RFM95_NSS_GPIO_Port, RFM95_NSS_Pin, GPIO_PIN_RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c86:	486f      	ldr	r0, [pc, #444]	@ (8000e44 <MX_GPIO_Init+0x298>)
 8000c88:	f000 feec 	bl	8001a64 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000c8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c90:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c96:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000c9c:	f107 031c 	add.w	r3, r7, #28
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4869      	ldr	r0, [pc, #420]	@ (8000e48 <MX_GPIO_Init+0x29c>)
 8000ca4:	f000 fd1a 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ca8:	2332      	movs	r3, #50	@ 0x32
 8000caa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cac:	2302      	movs	r3, #2
 8000cae:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cb8:	230b      	movs	r3, #11
 8000cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cbc:	f107 031c 	add.w	r3, r7, #28
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4861      	ldr	r0, [pc, #388]	@ (8000e48 <MX_GPIO_Init+0x29c>)
 8000cc4:	f000 fd0a 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
	GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000cc8:	2386      	movs	r3, #134	@ 0x86
 8000cca:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cd8:	230b      	movs	r3, #11
 8000cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4858      	ldr	r0, [pc, #352]	@ (8000e44 <MX_GPIO_Init+0x298>)
 8000ce4:	f000 fcfa 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ce8:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000cec:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	4619      	mov	r1, r3
 8000d00:	484e      	ldr	r0, [pc, #312]	@ (8000e3c <MX_GPIO_Init+0x290>)
 8000d02:	f000 fceb 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pins : RFM95_DIO0_Pin RFM95_DIO5_Pin */
	GPIO_InitStruct.Pin = RFM95_DIO0_Pin|RFM95_DIO5_Pin;
 8000d06:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8000d0a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d0c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d10:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d16:	f107 031c 	add.w	r3, r7, #28
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4847      	ldr	r0, [pc, #284]	@ (8000e3c <MX_GPIO_Init+0x290>)
 8000d1e:	f000 fcdd 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pin : RMII_TXD1_Pin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000d22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d26:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d30:	2303      	movs	r3, #3
 8000d32:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d34:	230b      	movs	r3, #11
 8000d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d38:	f107 031c 	add.w	r3, r7, #28
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	483f      	ldr	r0, [pc, #252]	@ (8000e3c <MX_GPIO_Init+0x290>)
 8000d40:	f000 fccc 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pin : RFM95_DIO1_Pin */
	GPIO_InitStruct.Pin = RFM95_DIO1_Pin;
 8000d44:	2308      	movs	r3, #8
 8000d46:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d48:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d4c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(RFM95_DIO1_GPIO_Port, &GPIO_InitStruct);
 8000d52:	f107 031c 	add.w	r3, r7, #28
 8000d56:	4619      	mov	r1, r3
 8000d58:	4839      	ldr	r0, [pc, #228]	@ (8000e40 <MX_GPIO_Init+0x294>)
 8000d5a:	f000 fcbf 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d5e:	2340      	movs	r3, #64	@ 0x40
 8000d60:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d62:	2301      	movs	r3, #1
 8000d64:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d6e:	f107 031c 	add.w	r3, r7, #28
 8000d72:	4619      	mov	r1, r3
 8000d74:	4832      	ldr	r0, [pc, #200]	@ (8000e40 <MX_GPIO_Init+0x294>)
 8000d76:	f000 fcb1 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d7a:	2380      	movs	r3, #128	@ 0x80
 8000d7c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d86:	f107 031c 	add.w	r3, r7, #28
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	482c      	ldr	r0, [pc, #176]	@ (8000e40 <MX_GPIO_Init+0x294>)
 8000d8e:	f000 fca5 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
	GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d92:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000d96:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da0:	2303      	movs	r3, #3
 8000da2:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000da4:	230a      	movs	r3, #10
 8000da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da8:	f107 031c 	add.w	r3, r7, #28
 8000dac:	4619      	mov	r1, r3
 8000dae:	4825      	ldr	r0, [pc, #148]	@ (8000e44 <MX_GPIO_Init+0x298>)
 8000db0:	f000 fc94 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_VBUS_Pin */
	GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000db4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000db8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000dc2:	f107 031c 	add.w	r3, r7, #28
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	481e      	ldr	r0, [pc, #120]	@ (8000e44 <MX_GPIO_Init+0x298>)
 8000dca:	f000 fc87 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pin : RFM95_NSS_Pin */
	GPIO_InitStruct.Pin = RFM95_NSS_Pin;
 8000dce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000dd2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(RFM95_NSS_GPIO_Port, &GPIO_InitStruct);
 8000de0:	f107 031c 	add.w	r3, r7, #28
 8000de4:	4619      	mov	r1, r3
 8000de6:	4817      	ldr	r0, [pc, #92]	@ (8000e44 <MX_GPIO_Init+0x298>)
 8000de8:	f000 fc78 	bl	80016dc <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
	GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000dec:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000df0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dfe:	230b      	movs	r3, #11
 8000e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e02:	f107 031c 	add.w	r3, r7, #28
 8000e06:	4619      	mov	r1, r3
 8000e08:	480d      	ldr	r0, [pc, #52]	@ (8000e40 <MX_GPIO_Init+0x294>)
 8000e0a:	f000 fc67 	bl	80016dc <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2100      	movs	r1, #0
 8000e12:	2009      	movs	r0, #9
 8000e14:	f000 fc09 	bl	800162a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000e18:	2009      	movs	r0, #9
 8000e1a:	f000 fc22 	bl	8001662 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2100      	movs	r1, #0
 8000e22:	2028      	movs	r0, #40	@ 0x28
 8000e24:	f000 fc01 	bl	800162a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e28:	2028      	movs	r0, #40	@ 0x28
 8000e2a:	f000 fc1a 	bl	8001662 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000e2e:	bf00      	nop
 8000e30:	3730      	adds	r7, #48	@ 0x30
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	40020400 	.word	0x40020400
 8000e40:	40021800 	.word	0x40021800
 8000e44:	40020000 	.word	0x40020000
 8000e48:	40020800 	.word	0x40020800

08000e4c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == RFM95_DIO0_Pin) {
 8000e56:	88fb      	ldrh	r3, [r7, #6]
 8000e58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000e5c:	d104      	bne.n	8000e68 <HAL_GPIO_EXTI_Callback+0x1c>
		rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO0);
 8000e5e:	2100      	movs	r1, #0
 8000e60:	480b      	ldr	r0, [pc, #44]	@ (8000e90 <HAL_GPIO_EXTI_Callback+0x44>)
 8000e62:	f005 f8e3 	bl	800602c <rfm95_on_interrupt>
	} else if (GPIO_Pin == RFM95_DIO1_Pin) {
		rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
	} else if (GPIO_Pin == RFM95_DIO5_Pin) {
		rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
	}
}
 8000e66:	e00f      	b.n	8000e88 <HAL_GPIO_EXTI_Callback+0x3c>
	} else if (GPIO_Pin == RFM95_DIO1_Pin) {
 8000e68:	88fb      	ldrh	r3, [r7, #6]
 8000e6a:	2b08      	cmp	r3, #8
 8000e6c:	d104      	bne.n	8000e78 <HAL_GPIO_EXTI_Callback+0x2c>
		rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
 8000e6e:	2101      	movs	r1, #1
 8000e70:	4807      	ldr	r0, [pc, #28]	@ (8000e90 <HAL_GPIO_EXTI_Callback+0x44>)
 8000e72:	f005 f8db 	bl	800602c <rfm95_on_interrupt>
}
 8000e76:	e007      	b.n	8000e88 <HAL_GPIO_EXTI_Callback+0x3c>
	} else if (GPIO_Pin == RFM95_DIO5_Pin) {
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000e7e:	d103      	bne.n	8000e88 <HAL_GPIO_EXTI_Callback+0x3c>
		rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
 8000e80:	2102      	movs	r1, #2
 8000e82:	4803      	ldr	r0, [pc, #12]	@ (8000e90 <HAL_GPIO_EXTI_Callback+0x44>)
 8000e84:	f005 f8d2 	bl	800602c <rfm95_on_interrupt>
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	2000027c 	.word	0x2000027c

08000e94 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e98:	b672      	cpsid	i
}
 8000e9a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <Error_Handler+0x8>

08000ea0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	607b      	str	r3, [r7, #4]
 8000eaa:	4b10      	ldr	r3, [pc, #64]	@ (8000eec <HAL_MspInit+0x4c>)
 8000eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eae:	4a0f      	ldr	r2, [pc, #60]	@ (8000eec <HAL_MspInit+0x4c>)
 8000eb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8000eec <HAL_MspInit+0x4c>)
 8000eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ebe:	607b      	str	r3, [r7, #4]
 8000ec0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	603b      	str	r3, [r7, #0]
 8000ec6:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <HAL_MspInit+0x4c>)
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eca:	4a08      	ldr	r2, [pc, #32]	@ (8000eec <HAL_MspInit+0x4c>)
 8000ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ed2:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <HAL_MspInit+0x4c>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800

08000ef0 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0b      	ldr	r2, [pc, #44]	@ (8000f2c <HAL_RNG_MspInit+0x3c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d10d      	bne.n	8000f1e <HAL_RNG_MspInit+0x2e>
  {
    /* USER CODE BEGIN RNG_MspInit 0 */

    /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <HAL_RNG_MspInit+0x40>)
 8000f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f0a:	4a09      	ldr	r2, [pc, #36]	@ (8000f30 <HAL_RNG_MspInit+0x40>)
 8000f0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f10:	6353      	str	r3, [r2, #52]	@ 0x34
 8000f12:	4b07      	ldr	r3, [pc, #28]	@ (8000f30 <HAL_RNG_MspInit+0x40>)
 8000f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8000f1e:	bf00      	nop
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	50060800 	.word	0x50060800
 8000f30:	40023800 	.word	0x40023800

08000f34 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08a      	sub	sp, #40	@ 0x28
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
 8000f4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc8 <HAL_SPI_MspInit+0x94>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d133      	bne.n	8000fbe <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
 8000f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fcc <HAL_SPI_MspInit+0x98>)
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5e:	4a1b      	ldr	r2, [pc, #108]	@ (8000fcc <HAL_SPI_MspInit+0x98>)
 8000f60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f66:	4b19      	ldr	r3, [pc, #100]	@ (8000fcc <HAL_SPI_MspInit+0x98>)
 8000f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	4b15      	ldr	r3, [pc, #84]	@ (8000fcc <HAL_SPI_MspInit+0x98>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	4a14      	ldr	r2, [pc, #80]	@ (8000fcc <HAL_SPI_MspInit+0x98>)
 8000f7c:	f043 0302 	orr.w	r3, r3, #2
 8000f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f82:	4b12      	ldr	r3, [pc, #72]	@ (8000fcc <HAL_SPI_MspInit+0x98>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	60fb      	str	r3, [r7, #12]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000f8e:	2338      	movs	r3, #56	@ 0x38
 8000f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f92:	2302      	movs	r3, #2
 8000f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f9a:	2303      	movs	r3, #3
 8000f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f9e:	2306      	movs	r3, #6
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa2:	f107 0314 	add.w	r3, r7, #20
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4809      	ldr	r0, [pc, #36]	@ (8000fd0 <HAL_SPI_MspInit+0x9c>)
 8000faa:	f000 fb97 	bl	80016dc <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	2033      	movs	r0, #51	@ 0x33
 8000fb4:	f000 fb39 	bl	800162a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000fb8:	2033      	movs	r0, #51	@ 0x33
 8000fba:	f000 fb52 	bl	8001662 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000fbe:	bf00      	nop
 8000fc0:	3728      	adds	r7, #40	@ 0x28
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40003c00 	.word	0x40003c00
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40020400 	.word	0x40020400

08000fd4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fe4:	d10d      	bne.n	8001002 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b09      	ldr	r3, [pc, #36]	@ (8001010 <HAL_TIM_Base_MspInit+0x3c>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	4a08      	ldr	r2, [pc, #32]	@ (8001010 <HAL_TIM_Base_MspInit+0x3c>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff6:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <HAL_TIM_Base_MspInit+0x3c>)
 8000ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001002:	bf00      	nop
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	40023800 	.word	0x40023800

08001014 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08a      	sub	sp, #40	@ 0x28
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 0314 	add.w	r3, r7, #20
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a19      	ldr	r2, [pc, #100]	@ (8001098 <HAL_UART_MspInit+0x84>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d12c      	bne.n	8001090 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]
 800103a:	4b18      	ldr	r3, [pc, #96]	@ (800109c <HAL_UART_MspInit+0x88>)
 800103c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103e:	4a17      	ldr	r2, [pc, #92]	@ (800109c <HAL_UART_MspInit+0x88>)
 8001040:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001044:	6413      	str	r3, [r2, #64]	@ 0x40
 8001046:	4b15      	ldr	r3, [pc, #84]	@ (800109c <HAL_UART_MspInit+0x88>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800104e:	613b      	str	r3, [r7, #16]
 8001050:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	4b11      	ldr	r3, [pc, #68]	@ (800109c <HAL_UART_MspInit+0x88>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a10      	ldr	r2, [pc, #64]	@ (800109c <HAL_UART_MspInit+0x88>)
 800105c:	f043 0308 	orr.w	r3, r3, #8
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <HAL_UART_MspInit+0x88>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f003 0308 	and.w	r3, r3, #8
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800106e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001072:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001074:	2302      	movs	r3, #2
 8001076:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107c:	2303      	movs	r3, #3
 800107e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001080:	2307      	movs	r3, #7
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4619      	mov	r1, r3
 800108a:	4805      	ldr	r0, [pc, #20]	@ (80010a0 <HAL_UART_MspInit+0x8c>)
 800108c:	f000 fb26 	bl	80016dc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001090:	bf00      	nop
 8001092:	3728      	adds	r7, #40	@ 0x28
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40004800 	.word	0x40004800
 800109c:	40023800 	.word	0x40023800
 80010a0:	40020c00 	.word	0x40020c00

080010a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <NMI_Handler+0x4>

080010ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b0:	bf00      	nop
 80010b2:	e7fd      	b.n	80010b0 <HardFault_Handler+0x4>

080010b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b8:	bf00      	nop
 80010ba:	e7fd      	b.n	80010b8 <MemManage_Handler+0x4>

080010bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c0:	bf00      	nop
 80010c2:	e7fd      	b.n	80010c0 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <UsageFault_Handler+0x4>

080010cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fa:	f000 f977 	bl	80013ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}

08001102 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO1_Pin);
 8001106:	2008      	movs	r0, #8
 8001108:	f000 fce0 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}

08001110 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO0_Pin);
 8001114:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001118:	f000 fcd8 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 800111c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001120:	f000 fcd4 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO5_Pin);
 8001124:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001128:	f000 fcd0 	bl	8001acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}

08001130 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <SPI3_IRQHandler+0x10>)
 8001136:	f001 fe33 	bl	8002da0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000194 	.word	0x20000194

08001144 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return 1;
 8001148:	2301      	movs	r3, #1
}
 800114a:	4618      	mov	r0, r3
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <_kill>:

int _kill(int pid, int sig)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800115e:	f005 f945 	bl	80063ec <__errno>
 8001162:	4603      	mov	r3, r0
 8001164:	2216      	movs	r2, #22
 8001166:	601a      	str	r2, [r3, #0]
  return -1;
 8001168:	f04f 33ff 	mov.w	r3, #4294967295
}
 800116c:	4618      	mov	r0, r3
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <_exit>:

void _exit (int status)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800117c:	f04f 31ff 	mov.w	r1, #4294967295
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f7ff ffe7 	bl	8001154 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001186:	bf00      	nop
 8001188:	e7fd      	b.n	8001186 <_exit+0x12>

0800118a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b086      	sub	sp, #24
 800118e:	af00      	add	r7, sp, #0
 8001190:	60f8      	str	r0, [r7, #12]
 8001192:	60b9      	str	r1, [r7, #8]
 8001194:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001196:	2300      	movs	r3, #0
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	e00a      	b.n	80011b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800119c:	f3af 8000 	nop.w
 80011a0:	4601      	mov	r1, r0
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	1c5a      	adds	r2, r3, #1
 80011a6:	60ba      	str	r2, [r7, #8]
 80011a8:	b2ca      	uxtb	r2, r1
 80011aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	3301      	adds	r3, #1
 80011b0:	617b      	str	r3, [r7, #20]
 80011b2:	697a      	ldr	r2, [r7, #20]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	dbf0      	blt.n	800119c <_read+0x12>
  }

  return len;
 80011ba:	687b      	ldr	r3, [r7, #4]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3718      	adds	r7, #24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
 80011d4:	e009      	b.n	80011ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	1c5a      	adds	r2, r3, #1
 80011da:	60ba      	str	r2, [r7, #8]
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	4618      	mov	r0, r3
 80011e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	3301      	adds	r3, #1
 80011e8:	617b      	str	r3, [r7, #20]
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	dbf1      	blt.n	80011d6 <_write+0x12>
  }
  return len;
 80011f2:	687b      	ldr	r3, [r7, #4]
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3718      	adds	r7, #24
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <_close>:

int _close(int file)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001204:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001208:	4618      	mov	r0, r3
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001224:	605a      	str	r2, [r3, #4]
  return 0;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <_isatty>:

int _isatty(int file)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800123c:	2301      	movs	r3, #1
}
 800123e:	4618      	mov	r0, r3
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr

0800124a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800124a:	b480      	push	{r7}
 800124c:	b085      	sub	sp, #20
 800124e:	af00      	add	r7, sp, #0
 8001250:	60f8      	str	r0, [r7, #12]
 8001252:	60b9      	str	r1, [r7, #8]
 8001254:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001256:	2300      	movs	r3, #0
}
 8001258:	4618      	mov	r0, r3
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr

08001264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800126c:	4a14      	ldr	r2, [pc, #80]	@ (80012c0 <_sbrk+0x5c>)
 800126e:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <_sbrk+0x60>)
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001278:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <_sbrk+0x64>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d102      	bne.n	8001286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001280:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <_sbrk+0x64>)
 8001282:	4a12      	ldr	r2, [pc, #72]	@ (80012cc <_sbrk+0x68>)
 8001284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001286:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <_sbrk+0x64>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4413      	add	r3, r2
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	429a      	cmp	r2, r3
 8001292:	d207      	bcs.n	80012a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001294:	f005 f8aa 	bl	80063ec <__errno>
 8001298:	4603      	mov	r3, r0
 800129a:	220c      	movs	r2, #12
 800129c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800129e:	f04f 33ff 	mov.w	r3, #4294967295
 80012a2:	e009      	b.n	80012b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a4:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <_sbrk+0x64>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012aa:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <_sbrk+0x64>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	4a05      	ldr	r2, [pc, #20]	@ (80012c8 <_sbrk+0x64>)
 80012b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012b6:	68fb      	ldr	r3, [r7, #12]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20030000 	.word	0x20030000
 80012c4:	00000400 	.word	0x00000400
 80012c8:	2000033c 	.word	0x2000033c
 80012cc:	200004a0 	.word	0x200004a0

080012d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <SystemInit+0x20>)
 80012d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012da:	4a05      	ldr	r2, [pc, #20]	@ (80012f0 <SystemInit+0x20>)
 80012dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	e000ed00 	.word	0xe000ed00

080012f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80012f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800132c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012f8:	f7ff ffea 	bl	80012d0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012fc:	480c      	ldr	r0, [pc, #48]	@ (8001330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012fe:	490d      	ldr	r1, [pc, #52]	@ (8001334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001300:	4a0d      	ldr	r2, [pc, #52]	@ (8001338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001304:	e002      	b.n	800130c <LoopCopyDataInit>

08001306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130a:	3304      	adds	r3, #4

0800130c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800130c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800130e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001310:	d3f9      	bcc.n	8001306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001312:	4a0a      	ldr	r2, [pc, #40]	@ (800133c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001314:	4c0a      	ldr	r4, [pc, #40]	@ (8001340 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001318:	e001      	b.n	800131e <LoopFillZerobss>

0800131a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800131c:	3204      	adds	r2, #4

0800131e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800131e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001320:	d3fb      	bcc.n	800131a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001322:	f005 f869 	bl	80063f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001326:	f7ff f9d3 	bl	80006d0 <main>
  bx  lr    
 800132a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800132c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001334:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8001338:	0800775c 	.word	0x0800775c
  ldr r2, =_sbss
 800133c:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8001340:	200004a0 	.word	0x200004a0

08001344 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001344:	e7fe      	b.n	8001344 <ADC_IRQHandler>
	...

08001348 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800134c:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <HAL_Init+0x40>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a0d      	ldr	r2, [pc, #52]	@ (8001388 <HAL_Init+0x40>)
 8001352:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001356:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001358:	4b0b      	ldr	r3, [pc, #44]	@ (8001388 <HAL_Init+0x40>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a0a      	ldr	r2, [pc, #40]	@ (8001388 <HAL_Init+0x40>)
 800135e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001362:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001364:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <HAL_Init+0x40>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a07      	ldr	r2, [pc, #28]	@ (8001388 <HAL_Init+0x40>)
 800136a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800136e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001370:	2003      	movs	r0, #3
 8001372:	f000 f94f 	bl	8001614 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001376:	2000      	movs	r0, #0
 8001378:	f000 f808 	bl	800138c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800137c:	f7ff fd90 	bl	8000ea0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023c00 	.word	0x40023c00

0800138c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001394:	4b12      	ldr	r3, [pc, #72]	@ (80013e0 <HAL_InitTick+0x54>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <HAL_InitTick+0x58>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4619      	mov	r1, r3
 800139e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80013a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 f967 	bl	800167e <HAL_SYSTICK_Config>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e00e      	b.n	80013d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b0f      	cmp	r3, #15
 80013be:	d80a      	bhi.n	80013d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c0:	2200      	movs	r2, #0
 80013c2:	6879      	ldr	r1, [r7, #4]
 80013c4:	f04f 30ff 	mov.w	r0, #4294967295
 80013c8:	f000 f92f 	bl	800162a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013cc:	4a06      	ldr	r2, [pc, #24]	@ (80013e8 <HAL_InitTick+0x5c>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	e000      	b.n	80013d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	20000000 	.word	0x20000000
 80013e4:	20000008 	.word	0x20000008
 80013e8:	20000004 	.word	0x20000004

080013ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <HAL_IncTick+0x20>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <HAL_IncTick+0x24>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4413      	add	r3, r2
 80013fc:	4a04      	ldr	r2, [pc, #16]	@ (8001410 <HAL_IncTick+0x24>)
 80013fe:	6013      	str	r3, [r2, #0]
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	20000008 	.word	0x20000008
 8001410:	20000340 	.word	0x20000340

08001414 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  return uwTick;
 8001418:	4b03      	ldr	r3, [pc, #12]	@ (8001428 <HAL_GetTick+0x14>)
 800141a:	681b      	ldr	r3, [r3, #0]
}
 800141c:	4618      	mov	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000340 	.word	0x20000340

0800142c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001434:	f7ff ffee 	bl	8001414 <HAL_GetTick>
 8001438:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001444:	d005      	beq.n	8001452 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001446:	4b0a      	ldr	r3, [pc, #40]	@ (8001470 <HAL_Delay+0x44>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	461a      	mov	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	4413      	add	r3, r2
 8001450:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001452:	bf00      	nop
 8001454:	f7ff ffde 	bl	8001414 <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	68fa      	ldr	r2, [r7, #12]
 8001460:	429a      	cmp	r2, r3
 8001462:	d8f7      	bhi.n	8001454 <HAL_Delay+0x28>
  {
  }
}
 8001464:	bf00      	nop
 8001466:	bf00      	nop
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000008 	.word	0x20000008

08001474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001484:	4b0c      	ldr	r3, [pc, #48]	@ (80014b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800148a:	68ba      	ldr	r2, [r7, #8]
 800148c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001490:	4013      	ands	r3, r2
 8001492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800149c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014a6:	4a04      	ldr	r2, [pc, #16]	@ (80014b8 <__NVIC_SetPriorityGrouping+0x44>)
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	60d3      	str	r3, [r2, #12]
}
 80014ac:	bf00      	nop
 80014ae:	3714      	adds	r7, #20
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014c0:	4b04      	ldr	r3, [pc, #16]	@ (80014d4 <__NVIC_GetPriorityGrouping+0x18>)
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	0a1b      	lsrs	r3, r3, #8
 80014c6:	f003 0307 	and.w	r3, r3, #7
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	db0b      	blt.n	8001502 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	f003 021f 	and.w	r2, r3, #31
 80014f0:	4907      	ldr	r1, [pc, #28]	@ (8001510 <__NVIC_EnableIRQ+0x38>)
 80014f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f6:	095b      	lsrs	r3, r3, #5
 80014f8:	2001      	movs	r0, #1
 80014fa:	fa00 f202 	lsl.w	r2, r0, r2
 80014fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	e000e100 	.word	0xe000e100

08001514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	6039      	str	r1, [r7, #0]
 800151e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001520:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001524:	2b00      	cmp	r3, #0
 8001526:	db0a      	blt.n	800153e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	b2da      	uxtb	r2, r3
 800152c:	490c      	ldr	r1, [pc, #48]	@ (8001560 <__NVIC_SetPriority+0x4c>)
 800152e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001532:	0112      	lsls	r2, r2, #4
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	440b      	add	r3, r1
 8001538:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800153c:	e00a      	b.n	8001554 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	b2da      	uxtb	r2, r3
 8001542:	4908      	ldr	r1, [pc, #32]	@ (8001564 <__NVIC_SetPriority+0x50>)
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	f003 030f 	and.w	r3, r3, #15
 800154a:	3b04      	subs	r3, #4
 800154c:	0112      	lsls	r2, r2, #4
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	440b      	add	r3, r1
 8001552:	761a      	strb	r2, [r3, #24]
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	e000e100 	.word	0xe000e100
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001568:	b480      	push	{r7}
 800156a:	b089      	sub	sp, #36	@ 0x24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	f1c3 0307 	rsb	r3, r3, #7
 8001582:	2b04      	cmp	r3, #4
 8001584:	bf28      	it	cs
 8001586:	2304      	movcs	r3, #4
 8001588:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	3304      	adds	r3, #4
 800158e:	2b06      	cmp	r3, #6
 8001590:	d902      	bls.n	8001598 <NVIC_EncodePriority+0x30>
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3b03      	subs	r3, #3
 8001596:	e000      	b.n	800159a <NVIC_EncodePriority+0x32>
 8001598:	2300      	movs	r3, #0
 800159a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800159c:	f04f 32ff 	mov.w	r2, #4294967295
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43da      	mvns	r2, r3
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	401a      	ands	r2, r3
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b0:	f04f 31ff 	mov.w	r1, #4294967295
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ba:	43d9      	mvns	r1, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c0:	4313      	orrs	r3, r2
         );
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3724      	adds	r7, #36	@ 0x24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
	...

080015d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3b01      	subs	r3, #1
 80015dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015e0:	d301      	bcc.n	80015e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015e2:	2301      	movs	r3, #1
 80015e4:	e00f      	b.n	8001606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001610 <SysTick_Config+0x40>)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ee:	210f      	movs	r1, #15
 80015f0:	f04f 30ff 	mov.w	r0, #4294967295
 80015f4:	f7ff ff8e 	bl	8001514 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f8:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <SysTick_Config+0x40>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015fe:	4b04      	ldr	r3, [pc, #16]	@ (8001610 <SysTick_Config+0x40>)
 8001600:	2207      	movs	r2, #7
 8001602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	e000e010 	.word	0xe000e010

08001614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff ff29 	bl	8001474 <__NVIC_SetPriorityGrouping>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800162a:	b580      	push	{r7, lr}
 800162c:	b086      	sub	sp, #24
 800162e:	af00      	add	r7, sp, #0
 8001630:	4603      	mov	r3, r0
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
 8001636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800163c:	f7ff ff3e 	bl	80014bc <__NVIC_GetPriorityGrouping>
 8001640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	6978      	ldr	r0, [r7, #20]
 8001648:	f7ff ff8e 	bl	8001568 <NVIC_EncodePriority>
 800164c:	4602      	mov	r2, r0
 800164e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ff5d 	bl	8001514 <__NVIC_SetPriority>
}
 800165a:	bf00      	nop
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b082      	sub	sp, #8
 8001666:	af00      	add	r7, sp, #0
 8001668:	4603      	mov	r3, r0
 800166a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff ff31 	bl	80014d8 <__NVIC_EnableIRQ>
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b082      	sub	sp, #8
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7ff ffa2 	bl	80015d0 <SysTick_Config>
 800168c:	4603      	mov	r3, r0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d004      	beq.n	80016b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2280      	movs	r2, #128	@ 0x80
 80016ae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e00c      	b.n	80016ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2205      	movs	r2, #5
 80016b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f022 0201 	bic.w	r2, r2, #1
 80016ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016dc:	b480      	push	{r7}
 80016de:	b089      	sub	sp, #36	@ 0x24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016ea:	2300      	movs	r3, #0
 80016ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]
 80016f6:	e177      	b.n	80019e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016f8:	2201      	movs	r2, #1
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	697a      	ldr	r2, [r7, #20]
 8001708:	4013      	ands	r3, r2
 800170a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800170c:	693a      	ldr	r2, [r7, #16]
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	429a      	cmp	r2, r3
 8001712:	f040 8166 	bne.w	80019e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f003 0303 	and.w	r3, r3, #3
 800171e:	2b01      	cmp	r3, #1
 8001720:	d005      	beq.n	800172e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800172a:	2b02      	cmp	r3, #2
 800172c:	d130      	bne.n	8001790 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	2203      	movs	r2, #3
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43db      	mvns	r3, r3
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	4013      	ands	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	68da      	ldr	r2, [r3, #12]
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	fa02 f303 	lsl.w	r3, r2, r3
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	4313      	orrs	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001764:	2201      	movs	r2, #1
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4013      	ands	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	091b      	lsrs	r3, r3, #4
 800177a:	f003 0201 	and.w	r2, r3, #1
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	4313      	orrs	r3, r2
 8001788:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f003 0303 	and.w	r3, r3, #3
 8001798:	2b03      	cmp	r3, #3
 800179a:	d017      	beq.n	80017cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	2203      	movs	r2, #3
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	43db      	mvns	r3, r3
 80017ae:	69ba      	ldr	r2, [r7, #24]
 80017b0:	4013      	ands	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	689a      	ldr	r2, [r3, #8]
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 0303 	and.w	r3, r3, #3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d123      	bne.n	8001820 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	08da      	lsrs	r2, r3, #3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3208      	adds	r2, #8
 80017e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	220f      	movs	r2, #15
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	43db      	mvns	r3, r3
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	4013      	ands	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	691a      	ldr	r2, [r3, #16]
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	4313      	orrs	r3, r2
 8001810:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	08da      	lsrs	r2, r3, #3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	3208      	adds	r2, #8
 800181a:	69b9      	ldr	r1, [r7, #24]
 800181c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	2203      	movs	r2, #3
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	4013      	ands	r3, r2
 8001836:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f003 0203 	and.w	r2, r3, #3
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	4313      	orrs	r3, r2
 800184c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800185c:	2b00      	cmp	r3, #0
 800185e:	f000 80c0 	beq.w	80019e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	4b66      	ldr	r3, [pc, #408]	@ (8001a00 <HAL_GPIO_Init+0x324>)
 8001868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186a:	4a65      	ldr	r2, [pc, #404]	@ (8001a00 <HAL_GPIO_Init+0x324>)
 800186c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001870:	6453      	str	r3, [r2, #68]	@ 0x44
 8001872:	4b63      	ldr	r3, [pc, #396]	@ (8001a00 <HAL_GPIO_Init+0x324>)
 8001874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001876:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800187e:	4a61      	ldr	r2, [pc, #388]	@ (8001a04 <HAL_GPIO_Init+0x328>)
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	089b      	lsrs	r3, r3, #2
 8001884:	3302      	adds	r3, #2
 8001886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	f003 0303 	and.w	r3, r3, #3
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	220f      	movs	r2, #15
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43db      	mvns	r3, r3
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	4013      	ands	r3, r2
 80018a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a58      	ldr	r2, [pc, #352]	@ (8001a08 <HAL_GPIO_Init+0x32c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d037      	beq.n	800191a <HAL_GPIO_Init+0x23e>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a57      	ldr	r2, [pc, #348]	@ (8001a0c <HAL_GPIO_Init+0x330>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d031      	beq.n	8001916 <HAL_GPIO_Init+0x23a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a56      	ldr	r2, [pc, #344]	@ (8001a10 <HAL_GPIO_Init+0x334>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d02b      	beq.n	8001912 <HAL_GPIO_Init+0x236>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a55      	ldr	r2, [pc, #340]	@ (8001a14 <HAL_GPIO_Init+0x338>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d025      	beq.n	800190e <HAL_GPIO_Init+0x232>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a54      	ldr	r2, [pc, #336]	@ (8001a18 <HAL_GPIO_Init+0x33c>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d01f      	beq.n	800190a <HAL_GPIO_Init+0x22e>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a53      	ldr	r2, [pc, #332]	@ (8001a1c <HAL_GPIO_Init+0x340>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d019      	beq.n	8001906 <HAL_GPIO_Init+0x22a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a52      	ldr	r2, [pc, #328]	@ (8001a20 <HAL_GPIO_Init+0x344>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d013      	beq.n	8001902 <HAL_GPIO_Init+0x226>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a51      	ldr	r2, [pc, #324]	@ (8001a24 <HAL_GPIO_Init+0x348>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d00d      	beq.n	80018fe <HAL_GPIO_Init+0x222>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a50      	ldr	r2, [pc, #320]	@ (8001a28 <HAL_GPIO_Init+0x34c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d007      	beq.n	80018fa <HAL_GPIO_Init+0x21e>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a4f      	ldr	r2, [pc, #316]	@ (8001a2c <HAL_GPIO_Init+0x350>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d101      	bne.n	80018f6 <HAL_GPIO_Init+0x21a>
 80018f2:	2309      	movs	r3, #9
 80018f4:	e012      	b.n	800191c <HAL_GPIO_Init+0x240>
 80018f6:	230a      	movs	r3, #10
 80018f8:	e010      	b.n	800191c <HAL_GPIO_Init+0x240>
 80018fa:	2308      	movs	r3, #8
 80018fc:	e00e      	b.n	800191c <HAL_GPIO_Init+0x240>
 80018fe:	2307      	movs	r3, #7
 8001900:	e00c      	b.n	800191c <HAL_GPIO_Init+0x240>
 8001902:	2306      	movs	r3, #6
 8001904:	e00a      	b.n	800191c <HAL_GPIO_Init+0x240>
 8001906:	2305      	movs	r3, #5
 8001908:	e008      	b.n	800191c <HAL_GPIO_Init+0x240>
 800190a:	2304      	movs	r3, #4
 800190c:	e006      	b.n	800191c <HAL_GPIO_Init+0x240>
 800190e:	2303      	movs	r3, #3
 8001910:	e004      	b.n	800191c <HAL_GPIO_Init+0x240>
 8001912:	2302      	movs	r3, #2
 8001914:	e002      	b.n	800191c <HAL_GPIO_Init+0x240>
 8001916:	2301      	movs	r3, #1
 8001918:	e000      	b.n	800191c <HAL_GPIO_Init+0x240>
 800191a:	2300      	movs	r3, #0
 800191c:	69fa      	ldr	r2, [r7, #28]
 800191e:	f002 0203 	and.w	r2, r2, #3
 8001922:	0092      	lsls	r2, r2, #2
 8001924:	4093      	lsls	r3, r2
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800192c:	4935      	ldr	r1, [pc, #212]	@ (8001a04 <HAL_GPIO_Init+0x328>)
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	089b      	lsrs	r3, r3, #2
 8001932:	3302      	adds	r3, #2
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800193a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a30 <HAL_GPIO_Init+0x354>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	43db      	mvns	r3, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4013      	ands	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800195e:	4a34      	ldr	r2, [pc, #208]	@ (8001a30 <HAL_GPIO_Init+0x354>)
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001964:	4b32      	ldr	r3, [pc, #200]	@ (8001a30 <HAL_GPIO_Init+0x354>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	43db      	mvns	r3, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d003      	beq.n	8001988 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	4313      	orrs	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001988:	4a29      	ldr	r2, [pc, #164]	@ (8001a30 <HAL_GPIO_Init+0x354>)
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800198e:	4b28      	ldr	r3, [pc, #160]	@ (8001a30 <HAL_GPIO_Init+0x354>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	43db      	mvns	r3, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4013      	ands	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d003      	beq.n	80019b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019b2:	4a1f      	ldr	r2, [pc, #124]	@ (8001a30 <HAL_GPIO_Init+0x354>)
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a30 <HAL_GPIO_Init+0x354>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d003      	beq.n	80019dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	4313      	orrs	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019dc:	4a14      	ldr	r2, [pc, #80]	@ (8001a30 <HAL_GPIO_Init+0x354>)
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3301      	adds	r3, #1
 80019e6:	61fb      	str	r3, [r7, #28]
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	2b0f      	cmp	r3, #15
 80019ec:	f67f ae84 	bls.w	80016f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019f0:	bf00      	nop
 80019f2:	bf00      	nop
 80019f4:	3724      	adds	r7, #36	@ 0x24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40013800 	.word	0x40013800
 8001a08:	40020000 	.word	0x40020000
 8001a0c:	40020400 	.word	0x40020400
 8001a10:	40020800 	.word	0x40020800
 8001a14:	40020c00 	.word	0x40020c00
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40021400 	.word	0x40021400
 8001a20:	40021800 	.word	0x40021800
 8001a24:	40021c00 	.word	0x40021c00
 8001a28:	40022000 	.word	0x40022000
 8001a2c:	40022400 	.word	0x40022400
 8001a30:	40013c00 	.word	0x40013c00

08001a34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	691a      	ldr	r2, [r3, #16]
 8001a44:	887b      	ldrh	r3, [r7, #2]
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d002      	beq.n	8001a52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	73fb      	strb	r3, [r7, #15]
 8001a50:	e001      	b.n	8001a56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a52:	2300      	movs	r3, #0
 8001a54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3714      	adds	r7, #20
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	807b      	strh	r3, [r7, #2]
 8001a70:	4613      	mov	r3, r2
 8001a72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a74:	787b      	ldrb	r3, [r7, #1]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a7a:	887a      	ldrh	r2, [r7, #2]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a80:	e003      	b.n	8001a8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a82:	887b      	ldrh	r3, [r7, #2]
 8001a84:	041a      	lsls	r2, r3, #16
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	619a      	str	r2, [r3, #24]
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b085      	sub	sp, #20
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001aa8:	887a      	ldrh	r2, [r7, #2]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	4013      	ands	r3, r2
 8001aae:	041a      	lsls	r2, r3, #16
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	43d9      	mvns	r1, r3
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	400b      	ands	r3, r1
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	619a      	str	r2, [r3, #24]
}
 8001abe:	bf00      	nop
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
	...

08001acc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001ad6:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ad8:	695a      	ldr	r2, [r3, #20]
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	4013      	ands	r3, r2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d006      	beq.n	8001af0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ae2:	4a05      	ldr	r2, [pc, #20]	@ (8001af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ae4:	88fb      	ldrh	r3, [r7, #6]
 8001ae6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff f9ae 	bl	8000e4c <HAL_GPIO_EXTI_Callback>
  }
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40013c00 	.word	0x40013c00

08001afc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e267      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d075      	beq.n	8001c06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b1a:	4b88      	ldr	r3, [pc, #544]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 030c 	and.w	r3, r3, #12
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d00c      	beq.n	8001b40 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b26:	4b85      	ldr	r3, [pc, #532]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d112      	bne.n	8001b58 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b32:	4b82      	ldr	r3, [pc, #520]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b3e:	d10b      	bne.n	8001b58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b40:	4b7e      	ldr	r3, [pc, #504]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d05b      	beq.n	8001c04 <HAL_RCC_OscConfig+0x108>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d157      	bne.n	8001c04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e242      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b60:	d106      	bne.n	8001b70 <HAL_RCC_OscConfig+0x74>
 8001b62:	4b76      	ldr	r3, [pc, #472]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a75      	ldr	r2, [pc, #468]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b6c:	6013      	str	r3, [r2, #0]
 8001b6e:	e01d      	b.n	8001bac <HAL_RCC_OscConfig+0xb0>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b78:	d10c      	bne.n	8001b94 <HAL_RCC_OscConfig+0x98>
 8001b7a:	4b70      	ldr	r3, [pc, #448]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a6f      	ldr	r2, [pc, #444]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	4b6d      	ldr	r3, [pc, #436]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a6c      	ldr	r2, [pc, #432]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	e00b      	b.n	8001bac <HAL_RCC_OscConfig+0xb0>
 8001b94:	4b69      	ldr	r3, [pc, #420]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a68      	ldr	r2, [pc, #416]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	4b66      	ldr	r3, [pc, #408]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a65      	ldr	r2, [pc, #404]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001ba6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001baa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d013      	beq.n	8001bdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fc2e 	bl	8001414 <HAL_GetTick>
 8001bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bbc:	f7ff fc2a 	bl	8001414 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b64      	cmp	r3, #100	@ 0x64
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e207      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bce:	4b5b      	ldr	r3, [pc, #364]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0f0      	beq.n	8001bbc <HAL_RCC_OscConfig+0xc0>
 8001bda:	e014      	b.n	8001c06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fc1a 	bl	8001414 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001be4:	f7ff fc16 	bl	8001414 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b64      	cmp	r3, #100	@ 0x64
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e1f3      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf6:	4b51      	ldr	r3, [pc, #324]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f0      	bne.n	8001be4 <HAL_RCC_OscConfig+0xe8>
 8001c02:	e000      	b.n	8001c06 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d063      	beq.n	8001cda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c12:	4b4a      	ldr	r3, [pc, #296]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00b      	beq.n	8001c36 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c1e:	4b47      	ldr	r3, [pc, #284]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c26:	2b08      	cmp	r3, #8
 8001c28:	d11c      	bne.n	8001c64 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c2a:	4b44      	ldr	r3, [pc, #272]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d116      	bne.n	8001c64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c36:	4b41      	ldr	r3, [pc, #260]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d005      	beq.n	8001c4e <HAL_RCC_OscConfig+0x152>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d001      	beq.n	8001c4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e1c7      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c4e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	4937      	ldr	r1, [pc, #220]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c62:	e03a      	b.n	8001cda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d020      	beq.n	8001cae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c6c:	4b34      	ldr	r3, [pc, #208]	@ (8001d40 <HAL_RCC_OscConfig+0x244>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c72:	f7ff fbcf 	bl	8001414 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c7a:	f7ff fbcb 	bl	8001414 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e1a8      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0f0      	beq.n	8001c7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c98:	4b28      	ldr	r3, [pc, #160]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	4925      	ldr	r1, [pc, #148]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	600b      	str	r3, [r1, #0]
 8001cac:	e015      	b.n	8001cda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cae:	4b24      	ldr	r3, [pc, #144]	@ (8001d40 <HAL_RCC_OscConfig+0x244>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb4:	f7ff fbae 	bl	8001414 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cbc:	f7ff fbaa 	bl	8001414 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e187      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cce:	4b1b      	ldr	r3, [pc, #108]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f0      	bne.n	8001cbc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d036      	beq.n	8001d54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d016      	beq.n	8001d1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cee:	4b15      	ldr	r3, [pc, #84]	@ (8001d44 <HAL_RCC_OscConfig+0x248>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cf4:	f7ff fb8e 	bl	8001414 <HAL_GetTick>
 8001cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cfa:	e008      	b.n	8001d0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cfc:	f7ff fb8a 	bl	8001414 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	2b02      	cmp	r3, #2
 8001d08:	d901      	bls.n	8001d0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	e167      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <HAL_RCC_OscConfig+0x240>)
 8001d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f0      	beq.n	8001cfc <HAL_RCC_OscConfig+0x200>
 8001d1a:	e01b      	b.n	8001d54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d1c:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <HAL_RCC_OscConfig+0x248>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d22:	f7ff fb77 	bl	8001414 <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d28:	e00e      	b.n	8001d48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d2a:	f7ff fb73 	bl	8001414 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d907      	bls.n	8001d48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e150      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	42470000 	.word	0x42470000
 8001d44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d48:	4b88      	ldr	r3, [pc, #544]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1ea      	bne.n	8001d2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 8097 	beq.w	8001e90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d62:	2300      	movs	r3, #0
 8001d64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d66:	4b81      	ldr	r3, [pc, #516]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10f      	bne.n	8001d92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	4b7d      	ldr	r3, [pc, #500]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	4a7c      	ldr	r2, [pc, #496]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d82:	4b7a      	ldr	r3, [pc, #488]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d92:	4b77      	ldr	r3, [pc, #476]	@ (8001f70 <HAL_RCC_OscConfig+0x474>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d118      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d9e:	4b74      	ldr	r3, [pc, #464]	@ (8001f70 <HAL_RCC_OscConfig+0x474>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a73      	ldr	r2, [pc, #460]	@ (8001f70 <HAL_RCC_OscConfig+0x474>)
 8001da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001daa:	f7ff fb33 	bl	8001414 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001db2:	f7ff fb2f 	bl	8001414 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e10c      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc4:	4b6a      	ldr	r3, [pc, #424]	@ (8001f70 <HAL_RCC_OscConfig+0x474>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0f0      	beq.n	8001db2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d106      	bne.n	8001de6 <HAL_RCC_OscConfig+0x2ea>
 8001dd8:	4b64      	ldr	r3, [pc, #400]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001dda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ddc:	4a63      	ldr	r2, [pc, #396]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001de4:	e01c      	b.n	8001e20 <HAL_RCC_OscConfig+0x324>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	2b05      	cmp	r3, #5
 8001dec:	d10c      	bne.n	8001e08 <HAL_RCC_OscConfig+0x30c>
 8001dee:	4b5f      	ldr	r3, [pc, #380]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001df2:	4a5e      	ldr	r2, [pc, #376]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001df4:	f043 0304 	orr.w	r3, r3, #4
 8001df8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001dfa:	4b5c      	ldr	r3, [pc, #368]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e06:	e00b      	b.n	8001e20 <HAL_RCC_OscConfig+0x324>
 8001e08:	4b58      	ldr	r3, [pc, #352]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e0c:	4a57      	ldr	r2, [pc, #348]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e0e:	f023 0301 	bic.w	r3, r3, #1
 8001e12:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e14:	4b55      	ldr	r3, [pc, #340]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e18:	4a54      	ldr	r2, [pc, #336]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e1a:	f023 0304 	bic.w	r3, r3, #4
 8001e1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d015      	beq.n	8001e54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e28:	f7ff faf4 	bl	8001414 <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2e:	e00a      	b.n	8001e46 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e30:	f7ff faf0 	bl	8001414 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e0cb      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e46:	4b49      	ldr	r3, [pc, #292]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d0ee      	beq.n	8001e30 <HAL_RCC_OscConfig+0x334>
 8001e52:	e014      	b.n	8001e7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e54:	f7ff fade 	bl	8001414 <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e5a:	e00a      	b.n	8001e72 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e5c:	f7ff fada 	bl	8001414 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e0b5      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e72:	4b3e      	ldr	r3, [pc, #248]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1ee      	bne.n	8001e5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e7e:	7dfb      	ldrb	r3, [r7, #23]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d105      	bne.n	8001e90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e84:	4b39      	ldr	r3, [pc, #228]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e88:	4a38      	ldr	r2, [pc, #224]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f000 80a1 	beq.w	8001fdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e9a:	4b34      	ldr	r3, [pc, #208]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f003 030c 	and.w	r3, r3, #12
 8001ea2:	2b08      	cmp	r3, #8
 8001ea4:	d05c      	beq.n	8001f60 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d141      	bne.n	8001f32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eae:	4b31      	ldr	r3, [pc, #196]	@ (8001f74 <HAL_RCC_OscConfig+0x478>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7ff faae 	bl	8001414 <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ebc:	f7ff faaa 	bl	8001414 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e087      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ece:	4b27      	ldr	r3, [pc, #156]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69da      	ldr	r2, [r3, #28]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a1b      	ldr	r3, [r3, #32]
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee8:	019b      	lsls	r3, r3, #6
 8001eea:	431a      	orrs	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef0:	085b      	lsrs	r3, r3, #1
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	041b      	lsls	r3, r3, #16
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efc:	061b      	lsls	r3, r3, #24
 8001efe:	491b      	ldr	r1, [pc, #108]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f04:	4b1b      	ldr	r3, [pc, #108]	@ (8001f74 <HAL_RCC_OscConfig+0x478>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0a:	f7ff fa83 	bl	8001414 <HAL_GetTick>
 8001f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f12:	f7ff fa7f 	bl	8001414 <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e05c      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f24:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d0f0      	beq.n	8001f12 <HAL_RCC_OscConfig+0x416>
 8001f30:	e054      	b.n	8001fdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f32:	4b10      	ldr	r3, [pc, #64]	@ (8001f74 <HAL_RCC_OscConfig+0x478>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f38:	f7ff fa6c 	bl	8001414 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f40:	f7ff fa68 	bl	8001414 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e045      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_RCC_OscConfig+0x470>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f0      	bne.n	8001f40 <HAL_RCC_OscConfig+0x444>
 8001f5e:	e03d      	b.n	8001fdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d107      	bne.n	8001f78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e038      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
 8001f6c:	40023800 	.word	0x40023800
 8001f70:	40007000 	.word	0x40007000
 8001f74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f78:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe8 <HAL_RCC_OscConfig+0x4ec>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d028      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d121      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d11a      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001fa8:	4013      	ands	r3, r2
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001fae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d111      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fbe:	085b      	lsrs	r3, r3, #1
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d107      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d001      	beq.n	8001fdc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40023800 	.word	0x40023800

08001fec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e0cc      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002000:	4b68      	ldr	r3, [pc, #416]	@ (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 030f 	and.w	r3, r3, #15
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d90c      	bls.n	8002028 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200e:	4b65      	ldr	r3, [pc, #404]	@ (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002016:	4b63      	ldr	r3, [pc, #396]	@ (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 030f 	and.w	r3, r3, #15
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	429a      	cmp	r2, r3
 8002022:	d001      	beq.n	8002028 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e0b8      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d020      	beq.n	8002076 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002040:	4b59      	ldr	r3, [pc, #356]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	4a58      	ldr	r2, [pc, #352]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002046:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800204a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0308 	and.w	r3, r3, #8
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002058:	4b53      	ldr	r3, [pc, #332]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	4a52      	ldr	r2, [pc, #328]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800205e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002062:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002064:	4b50      	ldr	r3, [pc, #320]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	494d      	ldr	r1, [pc, #308]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	4313      	orrs	r3, r2
 8002074:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b00      	cmp	r3, #0
 8002080:	d044      	beq.n	800210c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d107      	bne.n	800209a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208a:	4b47      	ldr	r3, [pc, #284]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d119      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e07f      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d003      	beq.n	80020aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020a6:	2b03      	cmp	r3, #3
 80020a8:	d107      	bne.n	80020ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020aa:	4b3f      	ldr	r3, [pc, #252]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d109      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e06f      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ba:	4b3b      	ldr	r3, [pc, #236]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e067      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ca:	4b37      	ldr	r3, [pc, #220]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f023 0203 	bic.w	r2, r3, #3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4934      	ldr	r1, [pc, #208]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020dc:	f7ff f99a 	bl	8001414 <HAL_GetTick>
 80020e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e2:	e00a      	b.n	80020fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e4:	f7ff f996 	bl	8001414 <HAL_GetTick>
 80020e8:	4602      	mov	r2, r0
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e04f      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fa:	4b2b      	ldr	r3, [pc, #172]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f003 020c 	and.w	r2, r3, #12
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	429a      	cmp	r2, r3
 800210a:	d1eb      	bne.n	80020e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800210c:	4b25      	ldr	r3, [pc, #148]	@ (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 030f 	and.w	r3, r3, #15
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d20c      	bcs.n	8002134 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211a:	4b22      	ldr	r3, [pc, #136]	@ (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002122:	4b20      	ldr	r3, [pc, #128]	@ (80021a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	429a      	cmp	r2, r3
 800212e:	d001      	beq.n	8002134 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e032      	b.n	800219a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	d008      	beq.n	8002152 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	4916      	ldr	r1, [pc, #88]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	4313      	orrs	r3, r2
 8002150:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0308 	and.w	r3, r3, #8
 800215a:	2b00      	cmp	r3, #0
 800215c:	d009      	beq.n	8002172 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800215e:	4b12      	ldr	r3, [pc, #72]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	490e      	ldr	r1, [pc, #56]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800216e:	4313      	orrs	r3, r2
 8002170:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002172:	f000 f821 	bl	80021b8 <HAL_RCC_GetSysClockFreq>
 8002176:	4602      	mov	r2, r0
 8002178:	4b0b      	ldr	r3, [pc, #44]	@ (80021a8 <HAL_RCC_ClockConfig+0x1bc>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	091b      	lsrs	r3, r3, #4
 800217e:	f003 030f 	and.w	r3, r3, #15
 8002182:	490a      	ldr	r1, [pc, #40]	@ (80021ac <HAL_RCC_ClockConfig+0x1c0>)
 8002184:	5ccb      	ldrb	r3, [r1, r3]
 8002186:	fa22 f303 	lsr.w	r3, r2, r3
 800218a:	4a09      	ldr	r2, [pc, #36]	@ (80021b0 <HAL_RCC_ClockConfig+0x1c4>)
 800218c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800218e:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff f8fa 	bl	800138c <HAL_InitTick>

  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40023c00 	.word	0x40023c00
 80021a8:	40023800 	.word	0x40023800
 80021ac:	0800765c 	.word	0x0800765c
 80021b0:	20000000 	.word	0x20000000
 80021b4:	20000004 	.word	0x20000004

080021b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021bc:	b094      	sub	sp, #80	@ 0x50
 80021be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80021c4:	2300      	movs	r3, #0
 80021c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021d0:	4b79      	ldr	r3, [pc, #484]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f003 030c 	and.w	r3, r3, #12
 80021d8:	2b08      	cmp	r3, #8
 80021da:	d00d      	beq.n	80021f8 <HAL_RCC_GetSysClockFreq+0x40>
 80021dc:	2b08      	cmp	r3, #8
 80021de:	f200 80e1 	bhi.w	80023a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d002      	beq.n	80021ec <HAL_RCC_GetSysClockFreq+0x34>
 80021e6:	2b04      	cmp	r3, #4
 80021e8:	d003      	beq.n	80021f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80021ea:	e0db      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80021ec:	4b73      	ldr	r3, [pc, #460]	@ (80023bc <HAL_RCC_GetSysClockFreq+0x204>)
 80021ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80021f0:	e0db      	b.n	80023aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80021f2:	4b73      	ldr	r3, [pc, #460]	@ (80023c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80021f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80021f6:	e0d8      	b.n	80023aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80021f8:	4b6f      	ldr	r3, [pc, #444]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002200:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002202:	4b6d      	ldr	r3, [pc, #436]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d063      	beq.n	80022d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800220e:	4b6a      	ldr	r3, [pc, #424]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	099b      	lsrs	r3, r3, #6
 8002214:	2200      	movs	r2, #0
 8002216:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002218:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800221a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800221c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002220:	633b      	str	r3, [r7, #48]	@ 0x30
 8002222:	2300      	movs	r3, #0
 8002224:	637b      	str	r3, [r7, #52]	@ 0x34
 8002226:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800222a:	4622      	mov	r2, r4
 800222c:	462b      	mov	r3, r5
 800222e:	f04f 0000 	mov.w	r0, #0
 8002232:	f04f 0100 	mov.w	r1, #0
 8002236:	0159      	lsls	r1, r3, #5
 8002238:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800223c:	0150      	lsls	r0, r2, #5
 800223e:	4602      	mov	r2, r0
 8002240:	460b      	mov	r3, r1
 8002242:	4621      	mov	r1, r4
 8002244:	1a51      	subs	r1, r2, r1
 8002246:	6139      	str	r1, [r7, #16]
 8002248:	4629      	mov	r1, r5
 800224a:	eb63 0301 	sbc.w	r3, r3, r1
 800224e:	617b      	str	r3, [r7, #20]
 8002250:	f04f 0200 	mov.w	r2, #0
 8002254:	f04f 0300 	mov.w	r3, #0
 8002258:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800225c:	4659      	mov	r1, fp
 800225e:	018b      	lsls	r3, r1, #6
 8002260:	4651      	mov	r1, sl
 8002262:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002266:	4651      	mov	r1, sl
 8002268:	018a      	lsls	r2, r1, #6
 800226a:	4651      	mov	r1, sl
 800226c:	ebb2 0801 	subs.w	r8, r2, r1
 8002270:	4659      	mov	r1, fp
 8002272:	eb63 0901 	sbc.w	r9, r3, r1
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	f04f 0300 	mov.w	r3, #0
 800227e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002282:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002286:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800228a:	4690      	mov	r8, r2
 800228c:	4699      	mov	r9, r3
 800228e:	4623      	mov	r3, r4
 8002290:	eb18 0303 	adds.w	r3, r8, r3
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	462b      	mov	r3, r5
 8002298:	eb49 0303 	adc.w	r3, r9, r3
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	f04f 0200 	mov.w	r2, #0
 80022a2:	f04f 0300 	mov.w	r3, #0
 80022a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80022aa:	4629      	mov	r1, r5
 80022ac:	024b      	lsls	r3, r1, #9
 80022ae:	4621      	mov	r1, r4
 80022b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022b4:	4621      	mov	r1, r4
 80022b6:	024a      	lsls	r2, r1, #9
 80022b8:	4610      	mov	r0, r2
 80022ba:	4619      	mov	r1, r3
 80022bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022be:	2200      	movs	r2, #0
 80022c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80022c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80022c8:	f7fe f832 	bl	8000330 <__aeabi_uldivmod>
 80022cc:	4602      	mov	r2, r0
 80022ce:	460b      	mov	r3, r1
 80022d0:	4613      	mov	r3, r2
 80022d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80022d4:	e058      	b.n	8002388 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022d6:	4b38      	ldr	r3, [pc, #224]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	099b      	lsrs	r3, r3, #6
 80022dc:	2200      	movs	r2, #0
 80022de:	4618      	mov	r0, r3
 80022e0:	4611      	mov	r1, r2
 80022e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80022e6:	623b      	str	r3, [r7, #32]
 80022e8:	2300      	movs	r3, #0
 80022ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80022ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80022f0:	4642      	mov	r2, r8
 80022f2:	464b      	mov	r3, r9
 80022f4:	f04f 0000 	mov.w	r0, #0
 80022f8:	f04f 0100 	mov.w	r1, #0
 80022fc:	0159      	lsls	r1, r3, #5
 80022fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002302:	0150      	lsls	r0, r2, #5
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4641      	mov	r1, r8
 800230a:	ebb2 0a01 	subs.w	sl, r2, r1
 800230e:	4649      	mov	r1, r9
 8002310:	eb63 0b01 	sbc.w	fp, r3, r1
 8002314:	f04f 0200 	mov.w	r2, #0
 8002318:	f04f 0300 	mov.w	r3, #0
 800231c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002320:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002324:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002328:	ebb2 040a 	subs.w	r4, r2, sl
 800232c:	eb63 050b 	sbc.w	r5, r3, fp
 8002330:	f04f 0200 	mov.w	r2, #0
 8002334:	f04f 0300 	mov.w	r3, #0
 8002338:	00eb      	lsls	r3, r5, #3
 800233a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800233e:	00e2      	lsls	r2, r4, #3
 8002340:	4614      	mov	r4, r2
 8002342:	461d      	mov	r5, r3
 8002344:	4643      	mov	r3, r8
 8002346:	18e3      	adds	r3, r4, r3
 8002348:	603b      	str	r3, [r7, #0]
 800234a:	464b      	mov	r3, r9
 800234c:	eb45 0303 	adc.w	r3, r5, r3
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	f04f 0200 	mov.w	r2, #0
 8002356:	f04f 0300 	mov.w	r3, #0
 800235a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800235e:	4629      	mov	r1, r5
 8002360:	028b      	lsls	r3, r1, #10
 8002362:	4621      	mov	r1, r4
 8002364:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002368:	4621      	mov	r1, r4
 800236a:	028a      	lsls	r2, r1, #10
 800236c:	4610      	mov	r0, r2
 800236e:	4619      	mov	r1, r3
 8002370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002372:	2200      	movs	r2, #0
 8002374:	61bb      	str	r3, [r7, #24]
 8002376:	61fa      	str	r2, [r7, #28]
 8002378:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800237c:	f7fd ffd8 	bl	8000330 <__aeabi_uldivmod>
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4613      	mov	r3, r2
 8002386:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002388:	4b0b      	ldr	r3, [pc, #44]	@ (80023b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	0c1b      	lsrs	r3, r3, #16
 800238e:	f003 0303 	and.w	r3, r3, #3
 8002392:	3301      	adds	r3, #1
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002398:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800239a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800239c:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023a2:	e002      	b.n	80023aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023a4:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <HAL_RCC_GetSysClockFreq+0x204>)
 80023a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3750      	adds	r7, #80	@ 0x50
 80023b0:	46bd      	mov	sp, r7
 80023b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023b6:	bf00      	nop
 80023b8:	40023800 	.word	0x40023800
 80023bc:	00f42400 	.word	0x00f42400
 80023c0:	007a1200 	.word	0x007a1200

080023c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023c8:	4b03      	ldr	r3, [pc, #12]	@ (80023d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80023ca:	681b      	ldr	r3, [r3, #0]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	20000000 	.word	0x20000000

080023dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023e0:	f7ff fff0 	bl	80023c4 <HAL_RCC_GetHCLKFreq>
 80023e4:	4602      	mov	r2, r0
 80023e6:	4b05      	ldr	r3, [pc, #20]	@ (80023fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	0a9b      	lsrs	r3, r3, #10
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	4903      	ldr	r1, [pc, #12]	@ (8002400 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023f2:	5ccb      	ldrb	r3, [r1, r3]
 80023f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40023800 	.word	0x40023800
 8002400:	0800766c 	.word	0x0800766c

08002404 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002408:	f7ff ffdc 	bl	80023c4 <HAL_RCC_GetHCLKFreq>
 800240c:	4602      	mov	r2, r0
 800240e:	4b05      	ldr	r3, [pc, #20]	@ (8002424 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	0b5b      	lsrs	r3, r3, #13
 8002414:	f003 0307 	and.w	r3, r3, #7
 8002418:	4903      	ldr	r1, [pc, #12]	@ (8002428 <HAL_RCC_GetPCLK2Freq+0x24>)
 800241a:	5ccb      	ldrb	r3, [r1, r3]
 800241c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002420:	4618      	mov	r0, r3
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40023800 	.word	0x40023800
 8002428:	0800766c 	.word	0x0800766c

0800242c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e01c      	b.n	8002478 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	795b      	ldrb	r3, [r3, #5]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	d105      	bne.n	8002454 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7fe fd4e 	bl	8000ef0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2202      	movs	r2, #2
 8002458:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f042 0204 	orr.w	r2, r2, #4
 8002468:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2201      	movs	r2, #1
 800246e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e07b      	b.n	800258a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002496:	2b00      	cmp	r3, #0
 8002498:	d108      	bne.n	80024ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80024a2:	d009      	beq.n	80024b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	61da      	str	r2, [r3, #28]
 80024aa:	e005      	b.n	80024b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d106      	bne.n	80024d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7fe fd2e 	bl	8000f34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2202      	movs	r2, #2
 80024dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002500:	431a      	orrs	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800250a:	431a      	orrs	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	431a      	orrs	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	431a      	orrs	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002528:	431a      	orrs	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002532:	431a      	orrs	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800253c:	ea42 0103 	orr.w	r1, r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002544:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	699b      	ldr	r3, [r3, #24]
 8002554:	0c1b      	lsrs	r3, r3, #16
 8002556:	f003 0104 	and.w	r1, r3, #4
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255e:	f003 0210 	and.w	r2, r3, #16
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	69da      	ldr	r2, [r3, #28]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002578:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b088      	sub	sp, #32
 8002596:	af00      	add	r7, sp, #0
 8002598:	60f8      	str	r0, [r7, #12]
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	603b      	str	r3, [r7, #0]
 800259e:	4613      	mov	r3, r2
 80025a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80025a2:	f7fe ff37 	bl	8001414 <HAL_GetTick>
 80025a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80025a8:	88fb      	ldrh	r3, [r7, #6]
 80025aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d001      	beq.n	80025bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80025b8:	2302      	movs	r3, #2
 80025ba:	e12a      	b.n	8002812 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <HAL_SPI_Transmit+0x36>
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e122      	b.n	8002812 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d101      	bne.n	80025da <HAL_SPI_Transmit+0x48>
 80025d6:	2302      	movs	r3, #2
 80025d8:	e11b      	b.n	8002812 <HAL_SPI_Transmit+0x280>
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2201      	movs	r2, #1
 80025de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2203      	movs	r2, #3
 80025e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2200      	movs	r2, #0
 80025ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	88fa      	ldrh	r2, [r7, #6]
 80025fa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	88fa      	ldrh	r2, [r7, #6]
 8002600:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002628:	d10f      	bne.n	800264a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002638:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002648:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002654:	2b40      	cmp	r3, #64	@ 0x40
 8002656:	d007      	beq.n	8002668 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002666:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002670:	d152      	bne.n	8002718 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d002      	beq.n	8002680 <HAL_SPI_Transmit+0xee>
 800267a:	8b7b      	ldrh	r3, [r7, #26]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d145      	bne.n	800270c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002684:	881a      	ldrh	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002690:	1c9a      	adds	r2, r3, #2
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800269a:	b29b      	uxth	r3, r3
 800269c:	3b01      	subs	r3, #1
 800269e:	b29a      	uxth	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80026a4:	e032      	b.n	800270c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f003 0302 	and.w	r3, r3, #2
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d112      	bne.n	80026da <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b8:	881a      	ldrh	r2, [r3, #0]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c4:	1c9a      	adds	r2, r3, #2
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	3b01      	subs	r3, #1
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80026d8:	e018      	b.n	800270c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026da:	f7fe fe9b 	bl	8001414 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d803      	bhi.n	80026f2 <HAL_SPI_Transmit+0x160>
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f0:	d102      	bne.n	80026f8 <HAL_SPI_Transmit+0x166>
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d109      	bne.n	800270c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e082      	b.n	8002812 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002710:	b29b      	uxth	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1c7      	bne.n	80026a6 <HAL_SPI_Transmit+0x114>
 8002716:	e053      	b.n	80027c0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d002      	beq.n	8002726 <HAL_SPI_Transmit+0x194>
 8002720:	8b7b      	ldrh	r3, [r7, #26]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d147      	bne.n	80027b6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	330c      	adds	r3, #12
 8002730:	7812      	ldrb	r2, [r2, #0]
 8002732:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002738:	1c5a      	adds	r2, r3, #1
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002742:	b29b      	uxth	r3, r3
 8002744:	3b01      	subs	r3, #1
 8002746:	b29a      	uxth	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800274c:	e033      	b.n	80027b6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b02      	cmp	r3, #2
 800275a:	d113      	bne.n	8002784 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	330c      	adds	r3, #12
 8002766:	7812      	ldrb	r2, [r2, #0]
 8002768:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	1c5a      	adds	r2, r3, #1
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002778:	b29b      	uxth	r3, r3
 800277a:	3b01      	subs	r3, #1
 800277c:	b29a      	uxth	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002782:	e018      	b.n	80027b6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002784:	f7fe fe46 	bl	8001414 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	d803      	bhi.n	800279c <HAL_SPI_Transmit+0x20a>
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279a:	d102      	bne.n	80027a2 <HAL_SPI_Transmit+0x210>
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d109      	bne.n	80027b6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e02d      	b.n	8002812 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d1c6      	bne.n	800274e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027c0:	69fa      	ldr	r2, [r7, #28]
 80027c2:	6839      	ldr	r1, [r7, #0]
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f000 fcf7 	bl	80031b8 <SPI_EndRxTxTransaction>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d002      	beq.n	80027d6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2220      	movs	r2, #32
 80027d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10a      	bne.n	80027f4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e000      	b.n	8002812 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002810:	2300      	movs	r3, #0
  }
}
 8002812:	4618      	mov	r0, r3
 8002814:	3720      	adds	r7, #32
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b088      	sub	sp, #32
 800281e:	af02      	add	r7, sp, #8
 8002820:	60f8      	str	r0, [r7, #12]
 8002822:	60b9      	str	r1, [r7, #8]
 8002824:	603b      	str	r3, [r7, #0]
 8002826:	4613      	mov	r3, r2
 8002828:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b01      	cmp	r3, #1
 8002834:	d001      	beq.n	800283a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002836:	2302      	movs	r3, #2
 8002838:	e104      	b.n	8002a44 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d002      	beq.n	8002846 <HAL_SPI_Receive+0x2c>
 8002840:	88fb      	ldrh	r3, [r7, #6]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e0fc      	b.n	8002a44 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002852:	d112      	bne.n	800287a <HAL_SPI_Receive+0x60>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d10e      	bne.n	800287a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2204      	movs	r2, #4
 8002860:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002864:	88fa      	ldrh	r2, [r7, #6]
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	4613      	mov	r3, r2
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	68b9      	ldr	r1, [r7, #8]
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 f8eb 	bl	8002a4c <HAL_SPI_TransmitReceive>
 8002876:	4603      	mov	r3, r0
 8002878:	e0e4      	b.n	8002a44 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800287a:	f7fe fdcb 	bl	8001414 <HAL_GetTick>
 800287e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_SPI_Receive+0x74>
 800288a:	2302      	movs	r3, #2
 800288c:	e0da      	b.n	8002a44 <HAL_SPI_Receive+0x22a>
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2204      	movs	r2, #4
 800289a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	88fa      	ldrh	r2, [r7, #6]
 80028ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	88fa      	ldrh	r2, [r7, #6]
 80028b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2200      	movs	r2, #0
 80028ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028dc:	d10f      	bne.n	80028fe <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80028fc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002908:	2b40      	cmp	r3, #64	@ 0x40
 800290a:	d007      	beq.n	800291c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800291a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d170      	bne.n	8002a06 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002924:	e035      	b.n	8002992 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b01      	cmp	r3, #1
 8002932:	d115      	bne.n	8002960 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f103 020c 	add.w	r2, r3, #12
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002940:	7812      	ldrb	r2, [r2, #0]
 8002942:	b2d2      	uxtb	r2, r2
 8002944:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800294a:	1c5a      	adds	r2, r3, #1
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002954:	b29b      	uxth	r3, r3
 8002956:	3b01      	subs	r3, #1
 8002958:	b29a      	uxth	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800295e:	e018      	b.n	8002992 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002960:	f7fe fd58 	bl	8001414 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	429a      	cmp	r2, r3
 800296e:	d803      	bhi.n	8002978 <HAL_SPI_Receive+0x15e>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002976:	d102      	bne.n	800297e <HAL_SPI_Receive+0x164>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d109      	bne.n	8002992 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e058      	b.n	8002a44 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002996:	b29b      	uxth	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1c4      	bne.n	8002926 <HAL_SPI_Receive+0x10c>
 800299c:	e038      	b.n	8002a10 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d113      	bne.n	80029d4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68da      	ldr	r2, [r3, #12]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029b6:	b292      	uxth	r2, r2
 80029b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029be:	1c9a      	adds	r2, r3, #2
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	3b01      	subs	r3, #1
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80029d2:	e018      	b.n	8002a06 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029d4:	f7fe fd1e 	bl	8001414 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d803      	bhi.n	80029ec <HAL_SPI_Receive+0x1d2>
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ea:	d102      	bne.n	80029f2 <HAL_SPI_Receive+0x1d8>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d109      	bne.n	8002a06 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e01e      	b.n	8002a44 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1c6      	bne.n	800299e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	6839      	ldr	r1, [r7, #0]
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 fb69 	bl	80030ec <SPI_EndRxTransaction>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d002      	beq.n	8002a26 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2220      	movs	r2, #32
 8002a24:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002a42:	2300      	movs	r3, #0
  }
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08a      	sub	sp, #40	@ 0x28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
 8002a58:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a5e:	f7fe fcd9 	bl	8001414 <HAL_GetTick>
 8002a62:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a6a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002a72:	887b      	ldrh	r3, [r7, #2]
 8002a74:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a76:	7ffb      	ldrb	r3, [r7, #31]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d00c      	beq.n	8002a96 <HAL_SPI_TransmitReceive+0x4a>
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a82:	d106      	bne.n	8002a92 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d102      	bne.n	8002a92 <HAL_SPI_TransmitReceive+0x46>
 8002a8c:	7ffb      	ldrb	r3, [r7, #31]
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d001      	beq.n	8002a96 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002a92:	2302      	movs	r3, #2
 8002a94:	e17f      	b.n	8002d96 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_SPI_TransmitReceive+0x5c>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d002      	beq.n	8002aa8 <HAL_SPI_TransmitReceive+0x5c>
 8002aa2:	887b      	ldrh	r3, [r7, #2]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e174      	b.n	8002d96 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d101      	bne.n	8002aba <HAL_SPI_TransmitReceive+0x6e>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e16d      	b.n	8002d96 <HAL_SPI_TransmitReceive+0x34a>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d003      	beq.n	8002ad6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2205      	movs	r2, #5
 8002ad2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	887a      	ldrh	r2, [r7, #2]
 8002ae6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	887a      	ldrh	r2, [r7, #2]
 8002aec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	887a      	ldrh	r2, [r7, #2]
 8002af8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	887a      	ldrh	r2, [r7, #2]
 8002afe:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b16:	2b40      	cmp	r3, #64	@ 0x40
 8002b18:	d007      	beq.n	8002b2a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b32:	d17e      	bne.n	8002c32 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d002      	beq.n	8002b42 <HAL_SPI_TransmitReceive+0xf6>
 8002b3c:	8afb      	ldrh	r3, [r7, #22]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d16c      	bne.n	8002c1c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b46:	881a      	ldrh	r2, [r3, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	1c9a      	adds	r2, r3, #2
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	b29a      	uxth	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b66:	e059      	b.n	8002c1c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d11b      	bne.n	8002bae <HAL_SPI_TransmitReceive+0x162>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d016      	beq.n	8002bae <HAL_SPI_TransmitReceive+0x162>
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d113      	bne.n	8002bae <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	881a      	ldrh	r2, [r3, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b96:	1c9a      	adds	r2, r3, #2
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002baa:	2300      	movs	r3, #0
 8002bac:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d119      	bne.n	8002bf0 <HAL_SPI_TransmitReceive+0x1a4>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d014      	beq.n	8002bf0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68da      	ldr	r2, [r3, #12]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd0:	b292      	uxth	r2, r2
 8002bd2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd8:	1c9a      	adds	r2, r3, #2
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	3b01      	subs	r3, #1
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002bec:	2301      	movs	r3, #1
 8002bee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002bf0:	f7fe fc10 	bl	8001414 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d80d      	bhi.n	8002c1c <HAL_SPI_TransmitReceive+0x1d0>
 8002c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c06:	d009      	beq.n	8002c1c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e0bc      	b.n	8002d96 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1a0      	bne.n	8002b68 <HAL_SPI_TransmitReceive+0x11c>
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d19b      	bne.n	8002b68 <HAL_SPI_TransmitReceive+0x11c>
 8002c30:	e082      	b.n	8002d38 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d002      	beq.n	8002c40 <HAL_SPI_TransmitReceive+0x1f4>
 8002c3a:	8afb      	ldrh	r3, [r7, #22]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d171      	bne.n	8002d24 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	330c      	adds	r3, #12
 8002c4a:	7812      	ldrb	r2, [r2, #0]
 8002c4c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c52:	1c5a      	adds	r2, r3, #1
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c66:	e05d      	b.n	8002d24 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d11c      	bne.n	8002cb0 <HAL_SPI_TransmitReceive+0x264>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d017      	beq.n	8002cb0 <HAL_SPI_TransmitReceive+0x264>
 8002c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d114      	bne.n	8002cb0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	330c      	adds	r3, #12
 8002c90:	7812      	ldrb	r2, [r2, #0]
 8002c92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c98:	1c5a      	adds	r2, r3, #1
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d119      	bne.n	8002cf2 <HAL_SPI_TransmitReceive+0x2a6>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d014      	beq.n	8002cf2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002cf2:	f7fe fb8f 	bl	8001414 <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	6a3b      	ldr	r3, [r7, #32]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d803      	bhi.n	8002d0a <HAL_SPI_TransmitReceive+0x2be>
 8002d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d08:	d102      	bne.n	8002d10 <HAL_SPI_TransmitReceive+0x2c4>
 8002d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d109      	bne.n	8002d24 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e038      	b.n	8002d96 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d19c      	bne.n	8002c68 <HAL_SPI_TransmitReceive+0x21c>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d197      	bne.n	8002c68 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d38:	6a3a      	ldr	r2, [r7, #32]
 8002d3a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 fa3b 	bl	80031b8 <SPI_EndRxTxTransaction>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d008      	beq.n	8002d5a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e01d      	b.n	8002d96 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10a      	bne.n	8002d78 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d62:	2300      	movs	r3, #0
 8002d64:	613b      	str	r3, [r7, #16]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	613b      	str	r3, [r7, #16]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	613b      	str	r3, [r7, #16]
 8002d76:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e000      	b.n	8002d96 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002d94:	2300      	movs	r3, #0
  }
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3728      	adds	r7, #40	@ 0x28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b088      	sub	sp, #32
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	099b      	lsrs	r3, r3, #6
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d10f      	bne.n	8002de4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00a      	beq.n	8002de4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	099b      	lsrs	r3, r3, #6
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d004      	beq.n	8002de4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	4798      	blx	r3
    return;
 8002de2:	e0d7      	b.n	8002f94 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	085b      	lsrs	r3, r3, #1
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00a      	beq.n	8002e06 <HAL_SPI_IRQHandler+0x66>
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	09db      	lsrs	r3, r3, #7
 8002df4:	f003 0301 	and.w	r3, r3, #1
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d004      	beq.n	8002e06 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	4798      	blx	r3
    return;
 8002e04:	e0c6      	b.n	8002f94 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	095b      	lsrs	r3, r3, #5
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <HAL_SPI_IRQHandler+0x8c>
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	099b      	lsrs	r3, r3, #6
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d106      	bne.n	8002e2c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	0a1b      	lsrs	r3, r3, #8
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 80b4 	beq.w	8002f94 <HAL_SPI_IRQHandler+0x1f4>
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	095b      	lsrs	r3, r3, #5
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 80ad 	beq.w	8002f94 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	099b      	lsrs	r3, r3, #6
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d023      	beq.n	8002e8e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d011      	beq.n	8002e76 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e56:	f043 0204 	orr.w	r2, r3, #4
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e5e:	2300      	movs	r3, #0
 8002e60:	617b      	str	r3, [r7, #20]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	617b      	str	r3, [r7, #20]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	e00b      	b.n	8002e8e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	613b      	str	r3, [r7, #16]
 8002e8a:	693b      	ldr	r3, [r7, #16]
        return;
 8002e8c:	e082      	b.n	8002f94 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	095b      	lsrs	r3, r3, #5
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d014      	beq.n	8002ec4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e9e:	f043 0201 	orr.w	r2, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	60fb      	str	r3, [r7, #12]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	0a1b      	lsrs	r3, r3, #8
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00c      	beq.n	8002eea <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed4:	f043 0208 	orr.w	r2, r3, #8
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002edc:	2300      	movs	r3, #0
 8002ede:	60bb      	str	r3, [r7, #8]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d04f      	beq.n	8002f92 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f00:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	f003 0302 	and.w	r3, r3, #2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d104      	bne.n	8002f1e <HAL_SPI_IRQHandler+0x17e>
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d034      	beq.n	8002f88 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f022 0203 	bic.w	r2, r2, #3
 8002f2c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d011      	beq.n	8002f5a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f3a:	4a18      	ldr	r2, [pc, #96]	@ (8002f9c <HAL_SPI_IRQHandler+0x1fc>)
 8002f3c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7fe fba7 	bl	8001696 <HAL_DMA_Abort_IT>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d005      	beq.n	8002f5a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d016      	beq.n	8002f90 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f66:	4a0d      	ldr	r2, [pc, #52]	@ (8002f9c <HAL_SPI_IRQHandler+0x1fc>)
 8002f68:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe fb91 	bl	8001696 <HAL_DMA_Abort_IT>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00a      	beq.n	8002f90 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8002f86:	e003      	b.n	8002f90 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 f809 	bl	8002fa0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002f8e:	e000      	b.n	8002f92 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8002f90:	bf00      	nop
    return;
 8002f92:	bf00      	nop
  }
}
 8002f94:	3720      	adds	r7, #32
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	08002fb5 	.word	0x08002fb5

08002fa0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fc0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f7ff ffe6 	bl	8002fa0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002fd4:	bf00      	nop
 8002fd6:	3710      	adds	r7, #16
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b088      	sub	sp, #32
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	603b      	str	r3, [r7, #0]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002fec:	f7fe fa12 	bl	8001414 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff4:	1a9b      	subs	r3, r3, r2
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002ffc:	f7fe fa0a 	bl	8001414 <HAL_GetTick>
 8003000:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003002:	4b39      	ldr	r3, [pc, #228]	@ (80030e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	015b      	lsls	r3, r3, #5
 8003008:	0d1b      	lsrs	r3, r3, #20
 800300a:	69fa      	ldr	r2, [r7, #28]
 800300c:	fb02 f303 	mul.w	r3, r2, r3
 8003010:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003012:	e055      	b.n	80030c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800301a:	d051      	beq.n	80030c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800301c:	f7fe f9fa 	bl	8001414 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	69fa      	ldr	r2, [r7, #28]
 8003028:	429a      	cmp	r2, r3
 800302a:	d902      	bls.n	8003032 <SPI_WaitFlagStateUntilTimeout+0x56>
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d13d      	bne.n	80030ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003040:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800304a:	d111      	bne.n	8003070 <SPI_WaitFlagStateUntilTimeout+0x94>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003054:	d004      	beq.n	8003060 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800305e:	d107      	bne.n	8003070 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800306e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003074:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003078:	d10f      	bne.n	800309a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003098:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e018      	b.n	80030e0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d102      	bne.n	80030ba <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	61fb      	str	r3, [r7, #28]
 80030b8:	e002      	b.n	80030c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	3b01      	subs	r3, #1
 80030be:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	4013      	ands	r3, r2
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	bf0c      	ite	eq
 80030d0:	2301      	moveq	r3, #1
 80030d2:	2300      	movne	r3, #0
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	461a      	mov	r2, r3
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d19a      	bne.n	8003014 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3720      	adds	r7, #32
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	20000000 	.word	0x20000000

080030ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af02      	add	r7, sp, #8
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003100:	d111      	bne.n	8003126 <SPI_EndRxTransaction+0x3a>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800310a:	d004      	beq.n	8003116 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003114:	d107      	bne.n	8003126 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003124:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800312e:	d12a      	bne.n	8003186 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003138:	d012      	beq.n	8003160 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	9300      	str	r3, [sp, #0]
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	2200      	movs	r2, #0
 8003142:	2180      	movs	r1, #128	@ 0x80
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f7ff ff49 	bl	8002fdc <SPI_WaitFlagStateUntilTimeout>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d02d      	beq.n	80031ac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003154:	f043 0220 	orr.w	r2, r3, #32
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e026      	b.n	80031ae <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	9300      	str	r3, [sp, #0]
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2200      	movs	r2, #0
 8003168:	2101      	movs	r1, #1
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f7ff ff36 	bl	8002fdc <SPI_WaitFlagStateUntilTimeout>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d01a      	beq.n	80031ac <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800317a:	f043 0220 	orr.w	r2, r3, #32
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e013      	b.n	80031ae <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	9300      	str	r3, [sp, #0]
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	2200      	movs	r2, #0
 800318e:	2101      	movs	r1, #1
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7ff ff23 	bl	8002fdc <SPI_WaitFlagStateUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d007      	beq.n	80031ac <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a0:	f043 0220 	orr.w	r2, r3, #32
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e000      	b.n	80031ae <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
	...

080031b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b088      	sub	sp, #32
 80031bc:	af02      	add	r7, sp, #8
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	9300      	str	r3, [sp, #0]
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	2201      	movs	r2, #1
 80031cc:	2102      	movs	r1, #2
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f7ff ff04 	bl	8002fdc <SPI_WaitFlagStateUntilTimeout>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d007      	beq.n	80031ea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031de:	f043 0220 	orr.w	r2, r3, #32
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e032      	b.n	8003250 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80031ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003258 <SPI_EndRxTxTransaction+0xa0>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a1b      	ldr	r2, [pc, #108]	@ (800325c <SPI_EndRxTxTransaction+0xa4>)
 80031f0:	fba2 2303 	umull	r2, r3, r2, r3
 80031f4:	0d5b      	lsrs	r3, r3, #21
 80031f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031fa:	fb02 f303 	mul.w	r3, r2, r3
 80031fe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003208:	d112      	bne.n	8003230 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2200      	movs	r2, #0
 8003212:	2180      	movs	r1, #128	@ 0x80
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f7ff fee1 	bl	8002fdc <SPI_WaitFlagStateUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d016      	beq.n	800324e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003224:	f043 0220 	orr.w	r2, r3, #32
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e00f      	b.n	8003250 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00a      	beq.n	800324c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003236:	697b      	ldr	r3, [r7, #20]
 8003238:	3b01      	subs	r3, #1
 800323a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003246:	2b80      	cmp	r3, #128	@ 0x80
 8003248:	d0f2      	beq.n	8003230 <SPI_EndRxTxTransaction+0x78>
 800324a:	e000      	b.n	800324e <SPI_EndRxTxTransaction+0x96>
        break;
 800324c:	bf00      	nop
  }

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3718      	adds	r7, #24
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20000000 	.word	0x20000000
 800325c:	165e9f81 	.word	0x165e9f81

08003260 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e041      	b.n	80032f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d106      	bne.n	800328c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7fd fea4 	bl	8000fd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2202      	movs	r2, #2
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3304      	adds	r3, #4
 800329c:	4619      	mov	r1, r3
 800329e:	4610      	mov	r0, r2
 80032a0:	f000 f95e 	bl	8003560 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b01      	cmp	r3, #1
 8003312:	d001      	beq.n	8003318 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e046      	b.n	80033a6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a23      	ldr	r2, [pc, #140]	@ (80033b4 <HAL_TIM_Base_Start+0xb4>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d022      	beq.n	8003370 <HAL_TIM_Base_Start+0x70>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003332:	d01d      	beq.n	8003370 <HAL_TIM_Base_Start+0x70>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a1f      	ldr	r2, [pc, #124]	@ (80033b8 <HAL_TIM_Base_Start+0xb8>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d018      	beq.n	8003370 <HAL_TIM_Base_Start+0x70>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a1e      	ldr	r2, [pc, #120]	@ (80033bc <HAL_TIM_Base_Start+0xbc>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d013      	beq.n	8003370 <HAL_TIM_Base_Start+0x70>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a1c      	ldr	r2, [pc, #112]	@ (80033c0 <HAL_TIM_Base_Start+0xc0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d00e      	beq.n	8003370 <HAL_TIM_Base_Start+0x70>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a1b      	ldr	r2, [pc, #108]	@ (80033c4 <HAL_TIM_Base_Start+0xc4>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d009      	beq.n	8003370 <HAL_TIM_Base_Start+0x70>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a19      	ldr	r2, [pc, #100]	@ (80033c8 <HAL_TIM_Base_Start+0xc8>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d004      	beq.n	8003370 <HAL_TIM_Base_Start+0x70>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a18      	ldr	r2, [pc, #96]	@ (80033cc <HAL_TIM_Base_Start+0xcc>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d111      	bne.n	8003394 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 0307 	and.w	r3, r3, #7
 800337a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2b06      	cmp	r3, #6
 8003380:	d010      	beq.n	80033a4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f042 0201 	orr.w	r2, r2, #1
 8003390:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003392:	e007      	b.n	80033a4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f042 0201 	orr.w	r2, r2, #1
 80033a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3714      	adds	r7, #20
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	40010000 	.word	0x40010000
 80033b8:	40000400 	.word	0x40000400
 80033bc:	40000800 	.word	0x40000800
 80033c0:	40000c00 	.word	0x40000c00
 80033c4:	40010400 	.word	0x40010400
 80033c8:	40014000 	.word	0x40014000
 80033cc:	40001800 	.word	0x40001800

080033d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033da:	2300      	movs	r3, #0
 80033dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d101      	bne.n	80033ec <HAL_TIM_ConfigClockSource+0x1c>
 80033e8:	2302      	movs	r3, #2
 80033ea:	e0b4      	b.n	8003556 <HAL_TIM_ConfigClockSource+0x186>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2202      	movs	r2, #2
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800340a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003412:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003424:	d03e      	beq.n	80034a4 <HAL_TIM_ConfigClockSource+0xd4>
 8003426:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800342a:	f200 8087 	bhi.w	800353c <HAL_TIM_ConfigClockSource+0x16c>
 800342e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003432:	f000 8086 	beq.w	8003542 <HAL_TIM_ConfigClockSource+0x172>
 8003436:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800343a:	d87f      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x16c>
 800343c:	2b70      	cmp	r3, #112	@ 0x70
 800343e:	d01a      	beq.n	8003476 <HAL_TIM_ConfigClockSource+0xa6>
 8003440:	2b70      	cmp	r3, #112	@ 0x70
 8003442:	d87b      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x16c>
 8003444:	2b60      	cmp	r3, #96	@ 0x60
 8003446:	d050      	beq.n	80034ea <HAL_TIM_ConfigClockSource+0x11a>
 8003448:	2b60      	cmp	r3, #96	@ 0x60
 800344a:	d877      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x16c>
 800344c:	2b50      	cmp	r3, #80	@ 0x50
 800344e:	d03c      	beq.n	80034ca <HAL_TIM_ConfigClockSource+0xfa>
 8003450:	2b50      	cmp	r3, #80	@ 0x50
 8003452:	d873      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x16c>
 8003454:	2b40      	cmp	r3, #64	@ 0x40
 8003456:	d058      	beq.n	800350a <HAL_TIM_ConfigClockSource+0x13a>
 8003458:	2b40      	cmp	r3, #64	@ 0x40
 800345a:	d86f      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x16c>
 800345c:	2b30      	cmp	r3, #48	@ 0x30
 800345e:	d064      	beq.n	800352a <HAL_TIM_ConfigClockSource+0x15a>
 8003460:	2b30      	cmp	r3, #48	@ 0x30
 8003462:	d86b      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x16c>
 8003464:	2b20      	cmp	r3, #32
 8003466:	d060      	beq.n	800352a <HAL_TIM_ConfigClockSource+0x15a>
 8003468:	2b20      	cmp	r3, #32
 800346a:	d867      	bhi.n	800353c <HAL_TIM_ConfigClockSource+0x16c>
 800346c:	2b00      	cmp	r3, #0
 800346e:	d05c      	beq.n	800352a <HAL_TIM_ConfigClockSource+0x15a>
 8003470:	2b10      	cmp	r3, #16
 8003472:	d05a      	beq.n	800352a <HAL_TIM_ConfigClockSource+0x15a>
 8003474:	e062      	b.n	800353c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003486:	f000 f98b 	bl	80037a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003498:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	609a      	str	r2, [r3, #8]
      break;
 80034a2:	e04f      	b.n	8003544 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034b4:	f000 f974 	bl	80037a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689a      	ldr	r2, [r3, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034c6:	609a      	str	r2, [r3, #8]
      break;
 80034c8:	e03c      	b.n	8003544 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034d6:	461a      	mov	r2, r3
 80034d8:	f000 f8e8 	bl	80036ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2150      	movs	r1, #80	@ 0x50
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 f941 	bl	800376a <TIM_ITRx_SetConfig>
      break;
 80034e8:	e02c      	b.n	8003544 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80034f6:	461a      	mov	r2, r3
 80034f8:	f000 f907 	bl	800370a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2160      	movs	r1, #96	@ 0x60
 8003502:	4618      	mov	r0, r3
 8003504:	f000 f931 	bl	800376a <TIM_ITRx_SetConfig>
      break;
 8003508:	e01c      	b.n	8003544 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003516:	461a      	mov	r2, r3
 8003518:	f000 f8c8 	bl	80036ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2140      	movs	r1, #64	@ 0x40
 8003522:	4618      	mov	r0, r3
 8003524:	f000 f921 	bl	800376a <TIM_ITRx_SetConfig>
      break;
 8003528:	e00c      	b.n	8003544 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4619      	mov	r1, r3
 8003534:	4610      	mov	r0, r2
 8003536:	f000 f918 	bl	800376a <TIM_ITRx_SetConfig>
      break;
 800353a:	e003      	b.n	8003544 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	73fb      	strb	r3, [r7, #15]
      break;
 8003540:	e000      	b.n	8003544 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003542:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003554:	7bfb      	ldrb	r3, [r7, #15]
}
 8003556:	4618      	mov	r0, r3
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
	...

08003560 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003560:	b480      	push	{r7}
 8003562:	b085      	sub	sp, #20
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a43      	ldr	r2, [pc, #268]	@ (8003680 <TIM_Base_SetConfig+0x120>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d013      	beq.n	80035a0 <TIM_Base_SetConfig+0x40>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800357e:	d00f      	beq.n	80035a0 <TIM_Base_SetConfig+0x40>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a40      	ldr	r2, [pc, #256]	@ (8003684 <TIM_Base_SetConfig+0x124>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d00b      	beq.n	80035a0 <TIM_Base_SetConfig+0x40>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a3f      	ldr	r2, [pc, #252]	@ (8003688 <TIM_Base_SetConfig+0x128>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d007      	beq.n	80035a0 <TIM_Base_SetConfig+0x40>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a3e      	ldr	r2, [pc, #248]	@ (800368c <TIM_Base_SetConfig+0x12c>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d003      	beq.n	80035a0 <TIM_Base_SetConfig+0x40>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a3d      	ldr	r2, [pc, #244]	@ (8003690 <TIM_Base_SetConfig+0x130>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d108      	bne.n	80035b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	68fa      	ldr	r2, [r7, #12]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a32      	ldr	r2, [pc, #200]	@ (8003680 <TIM_Base_SetConfig+0x120>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d02b      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035c0:	d027      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a2f      	ldr	r2, [pc, #188]	@ (8003684 <TIM_Base_SetConfig+0x124>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d023      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a2e      	ldr	r2, [pc, #184]	@ (8003688 <TIM_Base_SetConfig+0x128>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d01f      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a2d      	ldr	r2, [pc, #180]	@ (800368c <TIM_Base_SetConfig+0x12c>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d01b      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a2c      	ldr	r2, [pc, #176]	@ (8003690 <TIM_Base_SetConfig+0x130>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d017      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a2b      	ldr	r2, [pc, #172]	@ (8003694 <TIM_Base_SetConfig+0x134>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d013      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003698 <TIM_Base_SetConfig+0x138>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d00f      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a29      	ldr	r2, [pc, #164]	@ (800369c <TIM_Base_SetConfig+0x13c>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d00b      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a28      	ldr	r2, [pc, #160]	@ (80036a0 <TIM_Base_SetConfig+0x140>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d007      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a27      	ldr	r2, [pc, #156]	@ (80036a4 <TIM_Base_SetConfig+0x144>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d003      	beq.n	8003612 <TIM_Base_SetConfig+0xb2>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a26      	ldr	r2, [pc, #152]	@ (80036a8 <TIM_Base_SetConfig+0x148>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d108      	bne.n	8003624 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003618:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	4313      	orrs	r3, r2
 8003622:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	4313      	orrs	r3, r2
 8003630:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a0e      	ldr	r2, [pc, #56]	@ (8003680 <TIM_Base_SetConfig+0x120>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d003      	beq.n	8003652 <TIM_Base_SetConfig+0xf2>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a10      	ldr	r2, [pc, #64]	@ (8003690 <TIM_Base_SetConfig+0x130>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d103      	bne.n	800365a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	691a      	ldr	r2, [r3, #16]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f043 0204 	orr.w	r2, r3, #4
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	601a      	str	r2, [r3, #0]
}
 8003672:	bf00      	nop
 8003674:	3714      	adds	r7, #20
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	40010000 	.word	0x40010000
 8003684:	40000400 	.word	0x40000400
 8003688:	40000800 	.word	0x40000800
 800368c:	40000c00 	.word	0x40000c00
 8003690:	40010400 	.word	0x40010400
 8003694:	40014000 	.word	0x40014000
 8003698:	40014400 	.word	0x40014400
 800369c:	40014800 	.word	0x40014800
 80036a0:	40001800 	.word	0x40001800
 80036a4:	40001c00 	.word	0x40001c00
 80036a8:	40002000 	.word	0x40002000

080036ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	f023 0201 	bic.w	r2, r3, #1
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	011b      	lsls	r3, r3, #4
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f023 030a 	bic.w	r3, r3, #10
 80036e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	621a      	str	r2, [r3, #32]
}
 80036fe:	bf00      	nop
 8003700:	371c      	adds	r7, #28
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800370a:	b480      	push	{r7}
 800370c:	b087      	sub	sp, #28
 800370e:	af00      	add	r7, sp, #0
 8003710:	60f8      	str	r0, [r7, #12]
 8003712:	60b9      	str	r1, [r7, #8]
 8003714:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	f023 0210 	bic.w	r2, r3, #16
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003734:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	031b      	lsls	r3, r3, #12
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003746:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	011b      	lsls	r3, r3, #4
 800374c:	697a      	ldr	r2, [r7, #20]
 800374e:	4313      	orrs	r3, r2
 8003750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	621a      	str	r2, [r3, #32]
}
 800375e:	bf00      	nop
 8003760:	371c      	adds	r7, #28
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800376a:	b480      	push	{r7}
 800376c:	b085      	sub	sp, #20
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
 8003772:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003780:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	4313      	orrs	r3, r2
 8003788:	f043 0307 	orr.w	r3, r3, #7
 800378c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	609a      	str	r2, [r3, #8]
}
 8003794:	bf00      	nop
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b087      	sub	sp, #28
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	021a      	lsls	r2, r3, #8
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	609a      	str	r2, [r3, #8]
}
 80037d4:	bf00      	nop
 80037d6:	371c      	adds	r7, #28
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d101      	bne.n	80037f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037f4:	2302      	movs	r3, #2
 80037f6:	e05a      	b.n	80038ae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2202      	movs	r2, #2
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800381e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	4313      	orrs	r3, r2
 8003828:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a21      	ldr	r2, [pc, #132]	@ (80038bc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d022      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003844:	d01d      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a1d      	ldr	r2, [pc, #116]	@ (80038c0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d018      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a1b      	ldr	r2, [pc, #108]	@ (80038c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d013      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a1a      	ldr	r2, [pc, #104]	@ (80038c8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d00e      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a18      	ldr	r2, [pc, #96]	@ (80038cc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d009      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a17      	ldr	r2, [pc, #92]	@ (80038d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d004      	beq.n	8003882 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a15      	ldr	r2, [pc, #84]	@ (80038d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d10c      	bne.n	800389c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003888:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	4313      	orrs	r3, r2
 8003892:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	40010000 	.word	0x40010000
 80038c0:	40000400 	.word	0x40000400
 80038c4:	40000800 	.word	0x40000800
 80038c8:	40000c00 	.word	0x40000c00
 80038cc:	40010400 	.word	0x40010400
 80038d0:	40014000 	.word	0x40014000
 80038d4:	40001800 	.word	0x40001800

080038d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e042      	b.n	8003970 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d106      	bne.n	8003904 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7fd fb88 	bl	8001014 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2224      	movs	r2, #36	@ 0x24
 8003908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68da      	ldr	r2, [r3, #12]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800391a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f82b 	bl	8003978 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	691a      	ldr	r2, [r3, #16]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003930:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	695a      	ldr	r2, [r3, #20]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003940:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68da      	ldr	r2, [r3, #12]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003950:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2220      	movs	r2, #32
 8003964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3708      	adds	r7, #8
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003978:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800397c:	b0c0      	sub	sp, #256	@ 0x100
 800397e:	af00      	add	r7, sp, #0
 8003980:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	691b      	ldr	r3, [r3, #16]
 800398c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003994:	68d9      	ldr	r1, [r3, #12]
 8003996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	ea40 0301 	orr.w	r3, r0, r1
 80039a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a6:	689a      	ldr	r2, [r3, #8]
 80039a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	431a      	orrs	r2, r3
 80039b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	431a      	orrs	r2, r3
 80039b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039bc:	69db      	ldr	r3, [r3, #28]
 80039be:	4313      	orrs	r3, r2
 80039c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80039c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80039d0:	f021 010c 	bic.w	r1, r1, #12
 80039d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80039de:	430b      	orrs	r3, r1
 80039e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80039ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f2:	6999      	ldr	r1, [r3, #24]
 80039f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	ea40 0301 	orr.w	r3, r0, r1
 80039fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	4b8f      	ldr	r3, [pc, #572]	@ (8003c44 <UART_SetConfig+0x2cc>)
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d005      	beq.n	8003a18 <UART_SetConfig+0xa0>
 8003a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	4b8d      	ldr	r3, [pc, #564]	@ (8003c48 <UART_SetConfig+0x2d0>)
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d104      	bne.n	8003a22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a18:	f7fe fcf4 	bl	8002404 <HAL_RCC_GetPCLK2Freq>
 8003a1c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003a20:	e003      	b.n	8003a2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a22:	f7fe fcdb 	bl	80023dc <HAL_RCC_GetPCLK1Freq>
 8003a26:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a2e:	69db      	ldr	r3, [r3, #28]
 8003a30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a34:	f040 810c 	bne.w	8003c50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a42:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a4a:	4622      	mov	r2, r4
 8003a4c:	462b      	mov	r3, r5
 8003a4e:	1891      	adds	r1, r2, r2
 8003a50:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a52:	415b      	adcs	r3, r3
 8003a54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a5a:	4621      	mov	r1, r4
 8003a5c:	eb12 0801 	adds.w	r8, r2, r1
 8003a60:	4629      	mov	r1, r5
 8003a62:	eb43 0901 	adc.w	r9, r3, r1
 8003a66:	f04f 0200 	mov.w	r2, #0
 8003a6a:	f04f 0300 	mov.w	r3, #0
 8003a6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a7a:	4690      	mov	r8, r2
 8003a7c:	4699      	mov	r9, r3
 8003a7e:	4623      	mov	r3, r4
 8003a80:	eb18 0303 	adds.w	r3, r8, r3
 8003a84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a88:	462b      	mov	r3, r5
 8003a8a:	eb49 0303 	adc.w	r3, r9, r3
 8003a8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a9e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003aa2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	18db      	adds	r3, r3, r3
 8003aaa:	653b      	str	r3, [r7, #80]	@ 0x50
 8003aac:	4613      	mov	r3, r2
 8003aae:	eb42 0303 	adc.w	r3, r2, r3
 8003ab2:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ab4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ab8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003abc:	f7fc fc38 	bl	8000330 <__aeabi_uldivmod>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4b61      	ldr	r3, [pc, #388]	@ (8003c4c <UART_SetConfig+0x2d4>)
 8003ac6:	fba3 2302 	umull	r2, r3, r3, r2
 8003aca:	095b      	lsrs	r3, r3, #5
 8003acc:	011c      	lsls	r4, r3, #4
 8003ace:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ad8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003adc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003ae0:	4642      	mov	r2, r8
 8003ae2:	464b      	mov	r3, r9
 8003ae4:	1891      	adds	r1, r2, r2
 8003ae6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003ae8:	415b      	adcs	r3, r3
 8003aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003aec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003af0:	4641      	mov	r1, r8
 8003af2:	eb12 0a01 	adds.w	sl, r2, r1
 8003af6:	4649      	mov	r1, r9
 8003af8:	eb43 0b01 	adc.w	fp, r3, r1
 8003afc:	f04f 0200 	mov.w	r2, #0
 8003b00:	f04f 0300 	mov.w	r3, #0
 8003b04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b10:	4692      	mov	sl, r2
 8003b12:	469b      	mov	fp, r3
 8003b14:	4643      	mov	r3, r8
 8003b16:	eb1a 0303 	adds.w	r3, sl, r3
 8003b1a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b1e:	464b      	mov	r3, r9
 8003b20:	eb4b 0303 	adc.w	r3, fp, r3
 8003b24:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b34:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003b38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	18db      	adds	r3, r3, r3
 8003b40:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b42:	4613      	mov	r3, r2
 8003b44:	eb42 0303 	adc.w	r3, r2, r3
 8003b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b52:	f7fc fbed 	bl	8000330 <__aeabi_uldivmod>
 8003b56:	4602      	mov	r2, r0
 8003b58:	460b      	mov	r3, r1
 8003b5a:	4611      	mov	r1, r2
 8003b5c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c4c <UART_SetConfig+0x2d4>)
 8003b5e:	fba3 2301 	umull	r2, r3, r3, r1
 8003b62:	095b      	lsrs	r3, r3, #5
 8003b64:	2264      	movs	r2, #100	@ 0x64
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	1acb      	subs	r3, r1, r3
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003b72:	4b36      	ldr	r3, [pc, #216]	@ (8003c4c <UART_SetConfig+0x2d4>)
 8003b74:	fba3 2302 	umull	r2, r3, r3, r2
 8003b78:	095b      	lsrs	r3, r3, #5
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003b80:	441c      	add	r4, r3
 8003b82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b86:	2200      	movs	r2, #0
 8003b88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b8c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003b90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003b94:	4642      	mov	r2, r8
 8003b96:	464b      	mov	r3, r9
 8003b98:	1891      	adds	r1, r2, r2
 8003b9a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b9c:	415b      	adcs	r3, r3
 8003b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ba0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003ba4:	4641      	mov	r1, r8
 8003ba6:	1851      	adds	r1, r2, r1
 8003ba8:	6339      	str	r1, [r7, #48]	@ 0x30
 8003baa:	4649      	mov	r1, r9
 8003bac:	414b      	adcs	r3, r1
 8003bae:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bb0:	f04f 0200 	mov.w	r2, #0
 8003bb4:	f04f 0300 	mov.w	r3, #0
 8003bb8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003bbc:	4659      	mov	r1, fp
 8003bbe:	00cb      	lsls	r3, r1, #3
 8003bc0:	4651      	mov	r1, sl
 8003bc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bc6:	4651      	mov	r1, sl
 8003bc8:	00ca      	lsls	r2, r1, #3
 8003bca:	4610      	mov	r0, r2
 8003bcc:	4619      	mov	r1, r3
 8003bce:	4603      	mov	r3, r0
 8003bd0:	4642      	mov	r2, r8
 8003bd2:	189b      	adds	r3, r3, r2
 8003bd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003bd8:	464b      	mov	r3, r9
 8003bda:	460a      	mov	r2, r1
 8003bdc:	eb42 0303 	adc.w	r3, r2, r3
 8003be0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003bf0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003bf4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	18db      	adds	r3, r3, r3
 8003bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bfe:	4613      	mov	r3, r2
 8003c00:	eb42 0303 	adc.w	r3, r2, r3
 8003c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003c0e:	f7fc fb8f 	bl	8000330 <__aeabi_uldivmod>
 8003c12:	4602      	mov	r2, r0
 8003c14:	460b      	mov	r3, r1
 8003c16:	4b0d      	ldr	r3, [pc, #52]	@ (8003c4c <UART_SetConfig+0x2d4>)
 8003c18:	fba3 1302 	umull	r1, r3, r3, r2
 8003c1c:	095b      	lsrs	r3, r3, #5
 8003c1e:	2164      	movs	r1, #100	@ 0x64
 8003c20:	fb01 f303 	mul.w	r3, r1, r3
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	3332      	adds	r3, #50	@ 0x32
 8003c2a:	4a08      	ldr	r2, [pc, #32]	@ (8003c4c <UART_SetConfig+0x2d4>)
 8003c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c30:	095b      	lsrs	r3, r3, #5
 8003c32:	f003 0207 	and.w	r2, r3, #7
 8003c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4422      	add	r2, r4
 8003c3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c40:	e106      	b.n	8003e50 <UART_SetConfig+0x4d8>
 8003c42:	bf00      	nop
 8003c44:	40011000 	.word	0x40011000
 8003c48:	40011400 	.word	0x40011400
 8003c4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c54:	2200      	movs	r2, #0
 8003c56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c5a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c62:	4642      	mov	r2, r8
 8003c64:	464b      	mov	r3, r9
 8003c66:	1891      	adds	r1, r2, r2
 8003c68:	6239      	str	r1, [r7, #32]
 8003c6a:	415b      	adcs	r3, r3
 8003c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c72:	4641      	mov	r1, r8
 8003c74:	1854      	adds	r4, r2, r1
 8003c76:	4649      	mov	r1, r9
 8003c78:	eb43 0501 	adc.w	r5, r3, r1
 8003c7c:	f04f 0200 	mov.w	r2, #0
 8003c80:	f04f 0300 	mov.w	r3, #0
 8003c84:	00eb      	lsls	r3, r5, #3
 8003c86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c8a:	00e2      	lsls	r2, r4, #3
 8003c8c:	4614      	mov	r4, r2
 8003c8e:	461d      	mov	r5, r3
 8003c90:	4643      	mov	r3, r8
 8003c92:	18e3      	adds	r3, r4, r3
 8003c94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c98:	464b      	mov	r3, r9
 8003c9a:	eb45 0303 	adc.w	r3, r5, r3
 8003c9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003cae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003cb2:	f04f 0200 	mov.w	r2, #0
 8003cb6:	f04f 0300 	mov.w	r3, #0
 8003cba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003cbe:	4629      	mov	r1, r5
 8003cc0:	008b      	lsls	r3, r1, #2
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003cc8:	4621      	mov	r1, r4
 8003cca:	008a      	lsls	r2, r1, #2
 8003ccc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003cd0:	f7fc fb2e 	bl	8000330 <__aeabi_uldivmod>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	4b60      	ldr	r3, [pc, #384]	@ (8003e5c <UART_SetConfig+0x4e4>)
 8003cda:	fba3 2302 	umull	r2, r3, r3, r2
 8003cde:	095b      	lsrs	r3, r3, #5
 8003ce0:	011c      	lsls	r4, r3, #4
 8003ce2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003cec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003cf0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003cf4:	4642      	mov	r2, r8
 8003cf6:	464b      	mov	r3, r9
 8003cf8:	1891      	adds	r1, r2, r2
 8003cfa:	61b9      	str	r1, [r7, #24]
 8003cfc:	415b      	adcs	r3, r3
 8003cfe:	61fb      	str	r3, [r7, #28]
 8003d00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d04:	4641      	mov	r1, r8
 8003d06:	1851      	adds	r1, r2, r1
 8003d08:	6139      	str	r1, [r7, #16]
 8003d0a:	4649      	mov	r1, r9
 8003d0c:	414b      	adcs	r3, r1
 8003d0e:	617b      	str	r3, [r7, #20]
 8003d10:	f04f 0200 	mov.w	r2, #0
 8003d14:	f04f 0300 	mov.w	r3, #0
 8003d18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d1c:	4659      	mov	r1, fp
 8003d1e:	00cb      	lsls	r3, r1, #3
 8003d20:	4651      	mov	r1, sl
 8003d22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d26:	4651      	mov	r1, sl
 8003d28:	00ca      	lsls	r2, r1, #3
 8003d2a:	4610      	mov	r0, r2
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4603      	mov	r3, r0
 8003d30:	4642      	mov	r2, r8
 8003d32:	189b      	adds	r3, r3, r2
 8003d34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d38:	464b      	mov	r3, r9
 8003d3a:	460a      	mov	r2, r1
 8003d3c:	eb42 0303 	adc.w	r3, r2, r3
 8003d40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d4e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d50:	f04f 0200 	mov.w	r2, #0
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d5c:	4649      	mov	r1, r9
 8003d5e:	008b      	lsls	r3, r1, #2
 8003d60:	4641      	mov	r1, r8
 8003d62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d66:	4641      	mov	r1, r8
 8003d68:	008a      	lsls	r2, r1, #2
 8003d6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003d6e:	f7fc fadf 	bl	8000330 <__aeabi_uldivmod>
 8003d72:	4602      	mov	r2, r0
 8003d74:	460b      	mov	r3, r1
 8003d76:	4611      	mov	r1, r2
 8003d78:	4b38      	ldr	r3, [pc, #224]	@ (8003e5c <UART_SetConfig+0x4e4>)
 8003d7a:	fba3 2301 	umull	r2, r3, r3, r1
 8003d7e:	095b      	lsrs	r3, r3, #5
 8003d80:	2264      	movs	r2, #100	@ 0x64
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	1acb      	subs	r3, r1, r3
 8003d88:	011b      	lsls	r3, r3, #4
 8003d8a:	3332      	adds	r3, #50	@ 0x32
 8003d8c:	4a33      	ldr	r2, [pc, #204]	@ (8003e5c <UART_SetConfig+0x4e4>)
 8003d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d92:	095b      	lsrs	r3, r3, #5
 8003d94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d98:	441c      	add	r4, r3
 8003d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d9e:	2200      	movs	r2, #0
 8003da0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003da2:	677a      	str	r2, [r7, #116]	@ 0x74
 8003da4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003da8:	4642      	mov	r2, r8
 8003daa:	464b      	mov	r3, r9
 8003dac:	1891      	adds	r1, r2, r2
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	415b      	adcs	r3, r3
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003db8:	4641      	mov	r1, r8
 8003dba:	1851      	adds	r1, r2, r1
 8003dbc:	6039      	str	r1, [r7, #0]
 8003dbe:	4649      	mov	r1, r9
 8003dc0:	414b      	adcs	r3, r1
 8003dc2:	607b      	str	r3, [r7, #4]
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003dd0:	4659      	mov	r1, fp
 8003dd2:	00cb      	lsls	r3, r1, #3
 8003dd4:	4651      	mov	r1, sl
 8003dd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dda:	4651      	mov	r1, sl
 8003ddc:	00ca      	lsls	r2, r1, #3
 8003dde:	4610      	mov	r0, r2
 8003de0:	4619      	mov	r1, r3
 8003de2:	4603      	mov	r3, r0
 8003de4:	4642      	mov	r2, r8
 8003de6:	189b      	adds	r3, r3, r2
 8003de8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003dea:	464b      	mov	r3, r9
 8003dec:	460a      	mov	r2, r1
 8003dee:	eb42 0303 	adc.w	r3, r2, r3
 8003df2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	663b      	str	r3, [r7, #96]	@ 0x60
 8003dfe:	667a      	str	r2, [r7, #100]	@ 0x64
 8003e00:	f04f 0200 	mov.w	r2, #0
 8003e04:	f04f 0300 	mov.w	r3, #0
 8003e08:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003e0c:	4649      	mov	r1, r9
 8003e0e:	008b      	lsls	r3, r1, #2
 8003e10:	4641      	mov	r1, r8
 8003e12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e16:	4641      	mov	r1, r8
 8003e18:	008a      	lsls	r2, r1, #2
 8003e1a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003e1e:	f7fc fa87 	bl	8000330 <__aeabi_uldivmod>
 8003e22:	4602      	mov	r2, r0
 8003e24:	460b      	mov	r3, r1
 8003e26:	4b0d      	ldr	r3, [pc, #52]	@ (8003e5c <UART_SetConfig+0x4e4>)
 8003e28:	fba3 1302 	umull	r1, r3, r3, r2
 8003e2c:	095b      	lsrs	r3, r3, #5
 8003e2e:	2164      	movs	r1, #100	@ 0x64
 8003e30:	fb01 f303 	mul.w	r3, r1, r3
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	3332      	adds	r3, #50	@ 0x32
 8003e3a:	4a08      	ldr	r2, [pc, #32]	@ (8003e5c <UART_SetConfig+0x4e4>)
 8003e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e40:	095b      	lsrs	r3, r3, #5
 8003e42:	f003 020f 	and.w	r2, r3, #15
 8003e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4422      	add	r2, r4
 8003e4e:	609a      	str	r2, [r3, #8]
}
 8003e50:	bf00      	nop
 8003e52:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e56:	46bd      	mov	sp, r7
 8003e58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e5c:	51eb851f 	.word	0x51eb851f

08003e60 <AES_Encrypt>:
* Arguments   : *Data   Data to encrypt is a 16 byte long arry
*               *Key    Key to encrypt data with is a 16 byte long arry
*****************************************************************************************
*/
void AES_Encrypt(unsigned char *Data, unsigned char *Key)
{
 8003e60:	b5b0      	push	{r4, r5, r7, lr}
 8003e62:	b088      	sub	sp, #32
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
	unsigned char i;
	unsigned char Row,Collum;
	unsigned char Round = 0x00;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	773b      	strb	r3, [r7, #28]
	unsigned char Round_Key[16];

	//Copy input to State arry
	for(Collum = 0; Collum < 4; Collum++)
 8003e6e:	2300      	movs	r3, #0
 8003e70:	777b      	strb	r3, [r7, #29]
 8003e72:	e01b      	b.n	8003eac <AES_Encrypt+0x4c>
	{
		for(Row = 0; Row < 4; Row++)
 8003e74:	2300      	movs	r3, #0
 8003e76:	77bb      	strb	r3, [r7, #30]
 8003e78:	e012      	b.n	8003ea0 <AES_Encrypt+0x40>
		{
			State[Row][Collum] = Data[Row + (4*Collum)];
 8003e7a:	7fba      	ldrb	r2, [r7, #30]
 8003e7c:	7f7b      	ldrb	r3, [r7, #29]
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	4413      	add	r3, r2
 8003e82:	461a      	mov	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	1899      	adds	r1, r3, r2
 8003e88:	7fba      	ldrb	r2, [r7, #30]
 8003e8a:	7f7b      	ldrb	r3, [r7, #29]
 8003e8c:	7808      	ldrb	r0, [r1, #0]
 8003e8e:	4961      	ldr	r1, [pc, #388]	@ (8004014 <AES_Encrypt+0x1b4>)
 8003e90:	0092      	lsls	r2, r2, #2
 8003e92:	440a      	add	r2, r1
 8003e94:	4413      	add	r3, r2
 8003e96:	4602      	mov	r2, r0
 8003e98:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003e9a:	7fbb      	ldrb	r3, [r7, #30]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	77bb      	strb	r3, [r7, #30]
 8003ea0:	7fbb      	ldrb	r3, [r7, #30]
 8003ea2:	2b03      	cmp	r3, #3
 8003ea4:	d9e9      	bls.n	8003e7a <AES_Encrypt+0x1a>
	for(Collum = 0; Collum < 4; Collum++)
 8003ea6:	7f7b      	ldrb	r3, [r7, #29]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	777b      	strb	r3, [r7, #29]
 8003eac:	7f7b      	ldrb	r3, [r7, #29]
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d9e0      	bls.n	8003e74 <AES_Encrypt+0x14>
		}
	}

	//Copy key to round key
	for(i = 0; i < 16; i++)
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	77fb      	strb	r3, [r7, #31]
 8003eb6:	e00b      	b.n	8003ed0 <AES_Encrypt+0x70>
	{
		Round_Key[i] = Key[i];
 8003eb8:	7ffb      	ldrb	r3, [r7, #31]
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	441a      	add	r2, r3
 8003ebe:	7ffb      	ldrb	r3, [r7, #31]
 8003ec0:	7812      	ldrb	r2, [r2, #0]
 8003ec2:	3320      	adds	r3, #32
 8003ec4:	443b      	add	r3, r7
 8003ec6:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < 16; i++)
 8003eca:	7ffb      	ldrb	r3, [r7, #31]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	77fb      	strb	r3, [r7, #31]
 8003ed0:	7ffb      	ldrb	r3, [r7, #31]
 8003ed2:	2b0f      	cmp	r3, #15
 8003ed4:	d9f0      	bls.n	8003eb8 <AES_Encrypt+0x58>
	}

	//Add round key
	AES_Add_Round_Key(Round_Key);
 8003ed6:	f107 030c 	add.w	r3, r7, #12
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 f89c 	bl	8004018 <AES_Add_Round_Key>

	//Preform 9 full rounds
	for(Round = 1; Round < 10; Round++)
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	773b      	strb	r3, [r7, #28]
 8003ee4:	e038      	b.n	8003f58 <AES_Encrypt+0xf8>
	{
		//Preform Byte substitution with S table
		for(Collum = 0; Collum < 4; Collum++)
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	777b      	strb	r3, [r7, #29]
 8003eea:	e01f      	b.n	8003f2c <AES_Encrypt+0xcc>
		{
			for(Row = 0; Row < 4; Row++)
 8003eec:	2300      	movs	r3, #0
 8003eee:	77bb      	strb	r3, [r7, #30]
 8003ef0:	e016      	b.n	8003f20 <AES_Encrypt+0xc0>
			{
				State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 8003ef2:	7fba      	ldrb	r2, [r7, #30]
 8003ef4:	7f7b      	ldrb	r3, [r7, #29]
 8003ef6:	4947      	ldr	r1, [pc, #284]	@ (8004014 <AES_Encrypt+0x1b4>)
 8003ef8:	0092      	lsls	r2, r2, #2
 8003efa:	440a      	add	r2, r1
 8003efc:	4413      	add	r3, r2
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	7fbd      	ldrb	r5, [r7, #30]
 8003f02:	7f7c      	ldrb	r4, [r7, #29]
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 f8bf 	bl	8004088 <AES_Sub_Byte>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	4a41      	ldr	r2, [pc, #260]	@ (8004014 <AES_Encrypt+0x1b4>)
 8003f10:	00ab      	lsls	r3, r5, #2
 8003f12:	4413      	add	r3, r2
 8003f14:	4423      	add	r3, r4
 8003f16:	460a      	mov	r2, r1
 8003f18:	701a      	strb	r2, [r3, #0]
			for(Row = 0; Row < 4; Row++)
 8003f1a:	7fbb      	ldrb	r3, [r7, #30]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	77bb      	strb	r3, [r7, #30]
 8003f20:	7fbb      	ldrb	r3, [r7, #30]
 8003f22:	2b03      	cmp	r3, #3
 8003f24:	d9e5      	bls.n	8003ef2 <AES_Encrypt+0x92>
		for(Collum = 0; Collum < 4; Collum++)
 8003f26:	7f7b      	ldrb	r3, [r7, #29]
 8003f28:	3301      	adds	r3, #1
 8003f2a:	777b      	strb	r3, [r7, #29]
 8003f2c:	7f7b      	ldrb	r3, [r7, #29]
 8003f2e:	2b03      	cmp	r3, #3
 8003f30:	d9dc      	bls.n	8003eec <AES_Encrypt+0x8c>
			}
		}

		//Preform Row Shift
		AES_Shift_Rows();
 8003f32:	f000 f8c7 	bl	80040c4 <AES_Shift_Rows>

		//Mix Collums
		AES_Mix_Collums();
 8003f36:	f000 f909 	bl	800414c <AES_Mix_Collums>

		//Calculate new round key
		AES_Calculate_Round_Key(Round,Round_Key);
 8003f3a:	f107 020c 	add.w	r2, r7, #12
 8003f3e:	7f3b      	ldrb	r3, [r7, #28]
 8003f40:	4611      	mov	r1, r2
 8003f42:	4618      	mov	r0, r3
 8003f44:	f000 f998 	bl	8004278 <AES_Calculate_Round_Key>

		//Add round key
		AES_Add_Round_Key(Round_Key);
 8003f48:	f107 030c 	add.w	r3, r7, #12
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f000 f863 	bl	8004018 <AES_Add_Round_Key>
	for(Round = 1; Round < 10; Round++)
 8003f52:	7f3b      	ldrb	r3, [r7, #28]
 8003f54:	3301      	adds	r3, #1
 8003f56:	773b      	strb	r3, [r7, #28]
 8003f58:	7f3b      	ldrb	r3, [r7, #28]
 8003f5a:	2b09      	cmp	r3, #9
 8003f5c:	d9c3      	bls.n	8003ee6 <AES_Encrypt+0x86>
	}

	//Last round whitout mix collums
	//Preform Byte substitution with S table
	for(Collum = 0; Collum < 4; Collum++)
 8003f5e:	2300      	movs	r3, #0
 8003f60:	777b      	strb	r3, [r7, #29]
 8003f62:	e01f      	b.n	8003fa4 <AES_Encrypt+0x144>
	{
		for(Row = 0; Row < 4; Row++)
 8003f64:	2300      	movs	r3, #0
 8003f66:	77bb      	strb	r3, [r7, #30]
 8003f68:	e016      	b.n	8003f98 <AES_Encrypt+0x138>
		{
			State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 8003f6a:	7fba      	ldrb	r2, [r7, #30]
 8003f6c:	7f7b      	ldrb	r3, [r7, #29]
 8003f6e:	4929      	ldr	r1, [pc, #164]	@ (8004014 <AES_Encrypt+0x1b4>)
 8003f70:	0092      	lsls	r2, r2, #2
 8003f72:	440a      	add	r2, r1
 8003f74:	4413      	add	r3, r2
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	7fbd      	ldrb	r5, [r7, #30]
 8003f7a:	7f7c      	ldrb	r4, [r7, #29]
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f000 f883 	bl	8004088 <AES_Sub_Byte>
 8003f82:	4603      	mov	r3, r0
 8003f84:	4619      	mov	r1, r3
 8003f86:	4a23      	ldr	r2, [pc, #140]	@ (8004014 <AES_Encrypt+0x1b4>)
 8003f88:	00ab      	lsls	r3, r5, #2
 8003f8a:	4413      	add	r3, r2
 8003f8c:	4423      	add	r3, r4
 8003f8e:	460a      	mov	r2, r1
 8003f90:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003f92:	7fbb      	ldrb	r3, [r7, #30]
 8003f94:	3301      	adds	r3, #1
 8003f96:	77bb      	strb	r3, [r7, #30]
 8003f98:	7fbb      	ldrb	r3, [r7, #30]
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d9e5      	bls.n	8003f6a <AES_Encrypt+0x10a>
	for(Collum = 0; Collum < 4; Collum++)
 8003f9e:	7f7b      	ldrb	r3, [r7, #29]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	777b      	strb	r3, [r7, #29]
 8003fa4:	7f7b      	ldrb	r3, [r7, #29]
 8003fa6:	2b03      	cmp	r3, #3
 8003fa8:	d9dc      	bls.n	8003f64 <AES_Encrypt+0x104>
		}
	}

	//Shift rows
	AES_Shift_Rows();
 8003faa:	f000 f88b 	bl	80040c4 <AES_Shift_Rows>

	//Calculate new round key
	AES_Calculate_Round_Key(Round,Round_Key);
 8003fae:	f107 020c 	add.w	r2, r7, #12
 8003fb2:	7f3b      	ldrb	r3, [r7, #28]
 8003fb4:	4611      	mov	r1, r2
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 f95e 	bl	8004278 <AES_Calculate_Round_Key>

	//Add round Key
	AES_Add_Round_Key(Round_Key);
 8003fbc:	f107 030c 	add.w	r3, r7, #12
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 f829 	bl	8004018 <AES_Add_Round_Key>

	//Copy the State into the data array
	for(Collum = 0; Collum < 4; Collum++)
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	777b      	strb	r3, [r7, #29]
 8003fca:	e01a      	b.n	8004002 <AES_Encrypt+0x1a2>
	{
		for(Row = 0; Row < 4; Row++)
 8003fcc:	2300      	movs	r3, #0
 8003fce:	77bb      	strb	r3, [r7, #30]
 8003fd0:	e011      	b.n	8003ff6 <AES_Encrypt+0x196>
		{
			Data[Row + (4*Collum)] = State[Row][Collum];
 8003fd2:	7fb9      	ldrb	r1, [r7, #30]
 8003fd4:	7f7a      	ldrb	r2, [r7, #29]
 8003fd6:	7fb8      	ldrb	r0, [r7, #30]
 8003fd8:	7f7b      	ldrb	r3, [r7, #29]
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4403      	add	r3, r0
 8003fde:	4618      	mov	r0, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4403      	add	r3, r0
 8003fe4:	480b      	ldr	r0, [pc, #44]	@ (8004014 <AES_Encrypt+0x1b4>)
 8003fe6:	0089      	lsls	r1, r1, #2
 8003fe8:	4401      	add	r1, r0
 8003fea:	440a      	add	r2, r1
 8003fec:	7812      	ldrb	r2, [r2, #0]
 8003fee:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003ff0:	7fbb      	ldrb	r3, [r7, #30]
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	77bb      	strb	r3, [r7, #30]
 8003ff6:	7fbb      	ldrb	r3, [r7, #30]
 8003ff8:	2b03      	cmp	r3, #3
 8003ffa:	d9ea      	bls.n	8003fd2 <AES_Encrypt+0x172>
	for(Collum = 0; Collum < 4; Collum++)
 8003ffc:	7f7b      	ldrb	r3, [r7, #29]
 8003ffe:	3301      	adds	r3, #1
 8004000:	777b      	strb	r3, [r7, #29]
 8004002:	7f7b      	ldrb	r3, [r7, #29]
 8004004:	2b03      	cmp	r3, #3
 8004006:	d9e1      	bls.n	8003fcc <AES_Encrypt+0x16c>
		}
	}

}
 8004008:	bf00      	nop
 800400a:	bf00      	nop
 800400c:	3720      	adds	r7, #32
 800400e:	46bd      	mov	sp, r7
 8004010:	bdb0      	pop	{r4, r5, r7, pc}
 8004012:	bf00      	nop
 8004014:	20000344 	.word	0x20000344

08004018 <AES_Add_Round_Key>:
*
* Arguments   : *Round_Key    16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Add_Round_Key(unsigned char *Round_Key)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
	unsigned char Row,Collum;

	for(Collum = 0; Collum < 4; Collum++)
 8004020:	2300      	movs	r3, #0
 8004022:	73bb      	strb	r3, [r7, #14]
 8004024:	e024      	b.n	8004070 <AES_Add_Round_Key+0x58>
	{
		for(Row = 0; Row < 4; Row++)
 8004026:	2300      	movs	r3, #0
 8004028:	73fb      	strb	r3, [r7, #15]
 800402a:	e01b      	b.n	8004064 <AES_Add_Round_Key+0x4c>
		{
			State[Row][Collum] = State[Row][Collum] ^ Round_Key[Row + (4*Collum)];
 800402c:	7bfa      	ldrb	r2, [r7, #15]
 800402e:	7bbb      	ldrb	r3, [r7, #14]
 8004030:	4914      	ldr	r1, [pc, #80]	@ (8004084 <AES_Add_Round_Key+0x6c>)
 8004032:	0092      	lsls	r2, r2, #2
 8004034:	440a      	add	r2, r1
 8004036:	4413      	add	r3, r2
 8004038:	7818      	ldrb	r0, [r3, #0]
 800403a:	7bfa      	ldrb	r2, [r7, #15]
 800403c:	7bbb      	ldrb	r3, [r7, #14]
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	461a      	mov	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4413      	add	r3, r2
 8004048:	7819      	ldrb	r1, [r3, #0]
 800404a:	7bfa      	ldrb	r2, [r7, #15]
 800404c:	7bbb      	ldrb	r3, [r7, #14]
 800404e:	4041      	eors	r1, r0
 8004050:	b2c8      	uxtb	r0, r1
 8004052:	490c      	ldr	r1, [pc, #48]	@ (8004084 <AES_Add_Round_Key+0x6c>)
 8004054:	0092      	lsls	r2, r2, #2
 8004056:	440a      	add	r2, r1
 8004058:	4413      	add	r3, r2
 800405a:	4602      	mov	r2, r0
 800405c:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 800405e:	7bfb      	ldrb	r3, [r7, #15]
 8004060:	3301      	adds	r3, #1
 8004062:	73fb      	strb	r3, [r7, #15]
 8004064:	7bfb      	ldrb	r3, [r7, #15]
 8004066:	2b03      	cmp	r3, #3
 8004068:	d9e0      	bls.n	800402c <AES_Add_Round_Key+0x14>
	for(Collum = 0; Collum < 4; Collum++)
 800406a:	7bbb      	ldrb	r3, [r7, #14]
 800406c:	3301      	adds	r3, #1
 800406e:	73bb      	strb	r3, [r7, #14]
 8004070:	7bbb      	ldrb	r3, [r7, #14]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d9d7      	bls.n	8004026 <AES_Add_Round_Key+0xe>
		}
	}
}
 8004076:	bf00      	nop
 8004078:	bf00      	nop
 800407a:	3714      	adds	r7, #20
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr
 8004084:	20000344 	.word	0x20000344

08004088 <AES_Sub_Byte>:
*
* Return      : The return is the found byte in the S_Table
*****************************************************************************************
*/
unsigned char AES_Sub_Byte(unsigned char Byte)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	4603      	mov	r3, r0
 8004090:	71fb      	strb	r3, [r7, #7]
	unsigned char S_Row,S_Collum;
	unsigned char S_Byte;

	//Split byte up in Row and Collum
	S_Row = ((Byte >> 4) & 0x0F);
 8004092:	79fb      	ldrb	r3, [r7, #7]
 8004094:	091b      	lsrs	r3, r3, #4
 8004096:	73fb      	strb	r3, [r7, #15]
	S_Collum = (Byte & 0x0F);
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	73bb      	strb	r3, [r7, #14]

	//Find the correct byte in the S_Table
	S_Byte = S_Table[S_Row][S_Collum];
 80040a0:	7bfa      	ldrb	r2, [r7, #15]
 80040a2:	7bbb      	ldrb	r3, [r7, #14]
 80040a4:	4906      	ldr	r1, [pc, #24]	@ (80040c0 <AES_Sub_Byte+0x38>)
 80040a6:	0112      	lsls	r2, r2, #4
 80040a8:	440a      	add	r2, r1
 80040aa:	4413      	add	r3, r2
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	737b      	strb	r3, [r7, #13]

	return S_Byte;
 80040b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	2000000c 	.word	0x2000000c

080040c4 <AES_Shift_Rows>:
*****************************************************************************************
* Description : Function that preforms the shift row operation described in the AES standard
*****************************************************************************************
*/
void AES_Shift_Rows()
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0

	//Row 0 doesn't change

	//Shift Row 1 one left
	//Store firt byte in buffer
	Buffer = State[1][0];
 80040ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040cc:	791b      	ldrb	r3, [r3, #4]
 80040ce:	71fb      	strb	r3, [r7, #7]
	//Shift all bytes
	State[1][0] = State[1][1];
 80040d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040d2:	795a      	ldrb	r2, [r3, #5]
 80040d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040d6:	711a      	strb	r2, [r3, #4]
	State[1][1] = State[1][2];
 80040d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040da:	799a      	ldrb	r2, [r3, #6]
 80040dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040de:	715a      	strb	r2, [r3, #5]
	State[1][2] = State[1][3];
 80040e0:	4b19      	ldr	r3, [pc, #100]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040e2:	79da      	ldrb	r2, [r3, #7]
 80040e4:	4b18      	ldr	r3, [pc, #96]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040e6:	719a      	strb	r2, [r3, #6]
	State[1][3] = Buffer;
 80040e8:	4a17      	ldr	r2, [pc, #92]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040ea:	79fb      	ldrb	r3, [r7, #7]
 80040ec:	71d3      	strb	r3, [r2, #7]

	//Shift row 2 two left
	Buffer = State[2][0];
 80040ee:	4b16      	ldr	r3, [pc, #88]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040f0:	7a1b      	ldrb	r3, [r3, #8]
 80040f2:	71fb      	strb	r3, [r7, #7]
	State[2][0] = State[2][2];
 80040f4:	4b14      	ldr	r3, [pc, #80]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040f6:	7a9a      	ldrb	r2, [r3, #10]
 80040f8:	4b13      	ldr	r3, [pc, #76]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040fa:	721a      	strb	r2, [r3, #8]
	State[2][2] = Buffer;
 80040fc:	4a12      	ldr	r2, [pc, #72]	@ (8004148 <AES_Shift_Rows+0x84>)
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	7293      	strb	r3, [r2, #10]
	Buffer = State[2][1];
 8004102:	4b11      	ldr	r3, [pc, #68]	@ (8004148 <AES_Shift_Rows+0x84>)
 8004104:	7a5b      	ldrb	r3, [r3, #9]
 8004106:	71fb      	strb	r3, [r7, #7]
	State[2][1] = State[2][3];
 8004108:	4b0f      	ldr	r3, [pc, #60]	@ (8004148 <AES_Shift_Rows+0x84>)
 800410a:	7ada      	ldrb	r2, [r3, #11]
 800410c:	4b0e      	ldr	r3, [pc, #56]	@ (8004148 <AES_Shift_Rows+0x84>)
 800410e:	725a      	strb	r2, [r3, #9]
	State[2][3] = Buffer;
 8004110:	4a0d      	ldr	r2, [pc, #52]	@ (8004148 <AES_Shift_Rows+0x84>)
 8004112:	79fb      	ldrb	r3, [r7, #7]
 8004114:	72d3      	strb	r3, [r2, #11]

	//Shift row 3 three left
	Buffer = State[3][3];
 8004116:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <AES_Shift_Rows+0x84>)
 8004118:	7bdb      	ldrb	r3, [r3, #15]
 800411a:	71fb      	strb	r3, [r7, #7]
	State[3][3] = State[3][2];
 800411c:	4b0a      	ldr	r3, [pc, #40]	@ (8004148 <AES_Shift_Rows+0x84>)
 800411e:	7b9a      	ldrb	r2, [r3, #14]
 8004120:	4b09      	ldr	r3, [pc, #36]	@ (8004148 <AES_Shift_Rows+0x84>)
 8004122:	73da      	strb	r2, [r3, #15]
	State[3][2] = State[3][1];
 8004124:	4b08      	ldr	r3, [pc, #32]	@ (8004148 <AES_Shift_Rows+0x84>)
 8004126:	7b5a      	ldrb	r2, [r3, #13]
 8004128:	4b07      	ldr	r3, [pc, #28]	@ (8004148 <AES_Shift_Rows+0x84>)
 800412a:	739a      	strb	r2, [r3, #14]
	State[3][1] = State[3][0];
 800412c:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <AES_Shift_Rows+0x84>)
 800412e:	7b1a      	ldrb	r2, [r3, #12]
 8004130:	4b05      	ldr	r3, [pc, #20]	@ (8004148 <AES_Shift_Rows+0x84>)
 8004132:	735a      	strb	r2, [r3, #13]
	State[3][0] = Buffer;
 8004134:	4a04      	ldr	r2, [pc, #16]	@ (8004148 <AES_Shift_Rows+0x84>)
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	7313      	strb	r3, [r2, #12]
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	20000344 	.word	0x20000344

0800414c <AES_Mix_Collums>:
*****************************************************************************************
* Description : Function that preforms the Mix Collums operation described in the AES standard
*****************************************************************************************
*/
void AES_Mix_Collums()
{
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
	unsigned char Row,Collum;
	unsigned char a[4], b[4];
	for(Collum = 0; Collum < 4; Collum++)
 8004152:	2300      	movs	r3, #0
 8004154:	73bb      	strb	r3, [r7, #14]
 8004156:	e082      	b.n	800425e <AES_Mix_Collums+0x112>
	{
		for(Row = 0; Row < 4; Row++)
 8004158:	2300      	movs	r3, #0
 800415a:	73fb      	strb	r3, [r7, #15]
 800415c:	e033      	b.n	80041c6 <AES_Mix_Collums+0x7a>
		{
			a[Row] = State[Row][Collum];
 800415e:	7bf9      	ldrb	r1, [r7, #15]
 8004160:	7bba      	ldrb	r2, [r7, #14]
 8004162:	7bfb      	ldrb	r3, [r7, #15]
 8004164:	4843      	ldr	r0, [pc, #268]	@ (8004274 <AES_Mix_Collums+0x128>)
 8004166:	0089      	lsls	r1, r1, #2
 8004168:	4401      	add	r1, r0
 800416a:	440a      	add	r2, r1
 800416c:	7812      	ldrb	r2, [r2, #0]
 800416e:	3310      	adds	r3, #16
 8004170:	443b      	add	r3, r7
 8004172:	f803 2c08 	strb.w	r2, [r3, #-8]
			b[Row] = (State[Row][Collum] << 1);
 8004176:	7bfa      	ldrb	r2, [r7, #15]
 8004178:	7bbb      	ldrb	r3, [r7, #14]
 800417a:	493e      	ldr	r1, [pc, #248]	@ (8004274 <AES_Mix_Collums+0x128>)
 800417c:	0092      	lsls	r2, r2, #2
 800417e:	440a      	add	r2, r1
 8004180:	4413      	add	r3, r2
 8004182:	781a      	ldrb	r2, [r3, #0]
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	0052      	lsls	r2, r2, #1
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	3310      	adds	r3, #16
 800418c:	443b      	add	r3, r7
 800418e:	f803 2c0c 	strb.w	r2, [r3, #-12]

			if((State[Row][Collum] & 0x80) == 0x80)
 8004192:	7bfa      	ldrb	r2, [r7, #15]
 8004194:	7bbb      	ldrb	r3, [r7, #14]
 8004196:	4937      	ldr	r1, [pc, #220]	@ (8004274 <AES_Mix_Collums+0x128>)
 8004198:	0092      	lsls	r2, r2, #2
 800419a:	440a      	add	r2, r1
 800419c:	4413      	add	r3, r2
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	b25b      	sxtb	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	da0c      	bge.n	80041c0 <AES_Mix_Collums+0x74>
			{
				b[Row] = b[Row] ^ 0x1B;
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
 80041a8:	3310      	adds	r3, #16
 80041aa:	443b      	add	r3, r7
 80041ac:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
 80041b2:	f082 021b 	eor.w	r2, r2, #27
 80041b6:	b2d2      	uxtb	r2, r2
 80041b8:	3310      	adds	r3, #16
 80041ba:	443b      	add	r3, r7
 80041bc:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(Row = 0; Row < 4; Row++)
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
 80041c2:	3301      	adds	r3, #1
 80041c4:	73fb      	strb	r3, [r7, #15]
 80041c6:	7bfb      	ldrb	r3, [r7, #15]
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d9c8      	bls.n	800415e <AES_Mix_Collums+0x12>
			}
		}
		State[0][Collum] = b[0] ^ a[1] ^ b[1] ^ a[2] ^ a[3];
 80041cc:	793a      	ldrb	r2, [r7, #4]
 80041ce:	7a7b      	ldrb	r3, [r7, #9]
 80041d0:	4053      	eors	r3, r2
 80041d2:	b2da      	uxtb	r2, r3
 80041d4:	797b      	ldrb	r3, [r7, #5]
 80041d6:	4053      	eors	r3, r2
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	7abb      	ldrb	r3, [r7, #10]
 80041dc:	4053      	eors	r3, r2
 80041de:	b2d9      	uxtb	r1, r3
 80041e0:	7afa      	ldrb	r2, [r7, #11]
 80041e2:	7bbb      	ldrb	r3, [r7, #14]
 80041e4:	404a      	eors	r2, r1
 80041e6:	b2d1      	uxtb	r1, r2
 80041e8:	4a22      	ldr	r2, [pc, #136]	@ (8004274 <AES_Mix_Collums+0x128>)
 80041ea:	54d1      	strb	r1, [r2, r3]
		State[1][Collum] = a[0] ^ b[1] ^ a[2] ^ b[2] ^ a[3];
 80041ec:	7a3a      	ldrb	r2, [r7, #8]
 80041ee:	797b      	ldrb	r3, [r7, #5]
 80041f0:	4053      	eors	r3, r2
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	7abb      	ldrb	r3, [r7, #10]
 80041f6:	4053      	eors	r3, r2
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	79bb      	ldrb	r3, [r7, #6]
 80041fc:	4053      	eors	r3, r2
 80041fe:	b2d9      	uxtb	r1, r3
 8004200:	7afa      	ldrb	r2, [r7, #11]
 8004202:	7bbb      	ldrb	r3, [r7, #14]
 8004204:	404a      	eors	r2, r1
 8004206:	b2d1      	uxtb	r1, r2
 8004208:	4a1a      	ldr	r2, [pc, #104]	@ (8004274 <AES_Mix_Collums+0x128>)
 800420a:	4413      	add	r3, r2
 800420c:	460a      	mov	r2, r1
 800420e:	711a      	strb	r2, [r3, #4]
		State[2][Collum] = a[0] ^ a[1] ^ b[2] ^ a[3] ^ b[3];
 8004210:	7a3a      	ldrb	r2, [r7, #8]
 8004212:	7a7b      	ldrb	r3, [r7, #9]
 8004214:	4053      	eors	r3, r2
 8004216:	b2da      	uxtb	r2, r3
 8004218:	79bb      	ldrb	r3, [r7, #6]
 800421a:	4053      	eors	r3, r2
 800421c:	b2da      	uxtb	r2, r3
 800421e:	7afb      	ldrb	r3, [r7, #11]
 8004220:	4053      	eors	r3, r2
 8004222:	b2d9      	uxtb	r1, r3
 8004224:	79fa      	ldrb	r2, [r7, #7]
 8004226:	7bbb      	ldrb	r3, [r7, #14]
 8004228:	404a      	eors	r2, r1
 800422a:	b2d1      	uxtb	r1, r2
 800422c:	4a11      	ldr	r2, [pc, #68]	@ (8004274 <AES_Mix_Collums+0x128>)
 800422e:	4413      	add	r3, r2
 8004230:	460a      	mov	r2, r1
 8004232:	721a      	strb	r2, [r3, #8]
		State[3][Collum] = a[0] ^ b[0] ^ a[1] ^ a[2] ^ b[3];
 8004234:	7a3a      	ldrb	r2, [r7, #8]
 8004236:	793b      	ldrb	r3, [r7, #4]
 8004238:	4053      	eors	r3, r2
 800423a:	b2da      	uxtb	r2, r3
 800423c:	7a7b      	ldrb	r3, [r7, #9]
 800423e:	4053      	eors	r3, r2
 8004240:	b2da      	uxtb	r2, r3
 8004242:	7abb      	ldrb	r3, [r7, #10]
 8004244:	4053      	eors	r3, r2
 8004246:	b2d9      	uxtb	r1, r3
 8004248:	79fa      	ldrb	r2, [r7, #7]
 800424a:	7bbb      	ldrb	r3, [r7, #14]
 800424c:	404a      	eors	r2, r1
 800424e:	b2d1      	uxtb	r1, r2
 8004250:	4a08      	ldr	r2, [pc, #32]	@ (8004274 <AES_Mix_Collums+0x128>)
 8004252:	4413      	add	r3, r2
 8004254:	460a      	mov	r2, r1
 8004256:	731a      	strb	r2, [r3, #12]
	for(Collum = 0; Collum < 4; Collum++)
 8004258:	7bbb      	ldrb	r3, [r7, #14]
 800425a:	3301      	adds	r3, #1
 800425c:	73bb      	strb	r3, [r7, #14]
 800425e:	7bbb      	ldrb	r3, [r7, #14]
 8004260:	2b03      	cmp	r3, #3
 8004262:	f67f af79 	bls.w	8004158 <AES_Mix_Collums+0xc>
	}
}
 8004266:	bf00      	nop
 8004268:	bf00      	nop
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr
 8004274:	20000344 	.word	0x20000344

08004278 <AES_Calculate_Round_Key>:
* Arguments   :   Round         Number of current Round
*                *Round_Key     16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Calculate_Round_Key(unsigned char Round, unsigned char *Round_Key)
{
 8004278:	b590      	push	{r4, r7, lr}
 800427a:	b087      	sub	sp, #28
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	6039      	str	r1, [r7, #0]
 8004282:	71fb      	strb	r3, [r7, #7]
	unsigned char Buffer;
	unsigned char Rcon;

	//Calculate first Temp
	//Copy laste byte from previous key
	for(i = 0; i < 4; i++)
 8004284:	2300      	movs	r3, #0
 8004286:	75fb      	strb	r3, [r7, #23]
 8004288:	e00c      	b.n	80042a4 <AES_Calculate_Round_Key+0x2c>
	{
		Temp[i] = Round_Key[i+12];
 800428a:	7dfb      	ldrb	r3, [r7, #23]
 800428c:	330c      	adds	r3, #12
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	441a      	add	r2, r3
 8004292:	7dfb      	ldrb	r3, [r7, #23]
 8004294:	7812      	ldrb	r2, [r2, #0]
 8004296:	3318      	adds	r3, #24
 8004298:	443b      	add	r3, r7
 800429a:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 800429e:	7dfb      	ldrb	r3, [r7, #23]
 80042a0:	3301      	adds	r3, #1
 80042a2:	75fb      	strb	r3, [r7, #23]
 80042a4:	7dfb      	ldrb	r3, [r7, #23]
 80042a6:	2b03      	cmp	r3, #3
 80042a8:	d9ef      	bls.n	800428a <AES_Calculate_Round_Key+0x12>
	}

	//Rotate Temp
	Buffer = Temp[0];
 80042aa:	7b3b      	ldrb	r3, [r7, #12]
 80042ac:	753b      	strb	r3, [r7, #20]
	Temp[0] = Temp[1];
 80042ae:	7b7b      	ldrb	r3, [r7, #13]
 80042b0:	733b      	strb	r3, [r7, #12]
	Temp[1] = Temp[2];
 80042b2:	7bbb      	ldrb	r3, [r7, #14]
 80042b4:	737b      	strb	r3, [r7, #13]
	Temp[2] = Temp[3];
 80042b6:	7bfb      	ldrb	r3, [r7, #15]
 80042b8:	73bb      	strb	r3, [r7, #14]
	Temp[3] = Buffer;
 80042ba:	7d3b      	ldrb	r3, [r7, #20]
 80042bc:	73fb      	strb	r3, [r7, #15]

	//Substitute Temp
	for(i = 0; i < 4; i++)
 80042be:	2300      	movs	r3, #0
 80042c0:	75fb      	strb	r3, [r7, #23]
 80042c2:	e012      	b.n	80042ea <AES_Calculate_Round_Key+0x72>
	{
		Temp[i] = AES_Sub_Byte(Temp[i]);
 80042c4:	7dfb      	ldrb	r3, [r7, #23]
 80042c6:	3318      	adds	r3, #24
 80042c8:	443b      	add	r3, r7
 80042ca:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80042ce:	7dfc      	ldrb	r4, [r7, #23]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff fed9 	bl	8004088 <AES_Sub_Byte>
 80042d6:	4603      	mov	r3, r0
 80042d8:	461a      	mov	r2, r3
 80042da:	f104 0318 	add.w	r3, r4, #24
 80042de:	443b      	add	r3, r7
 80042e0:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 80042e4:	7dfb      	ldrb	r3, [r7, #23]
 80042e6:	3301      	adds	r3, #1
 80042e8:	75fb      	strb	r3, [r7, #23]
 80042ea:	7dfb      	ldrb	r3, [r7, #23]
 80042ec:	2b03      	cmp	r3, #3
 80042ee:	d9e9      	bls.n	80042c4 <AES_Calculate_Round_Key+0x4c>
	}

	//Calculate Rcon
	Rcon = 0x01;
 80042f0:	2301      	movs	r3, #1
 80042f2:	757b      	strb	r3, [r7, #21]
	while(Round != 1)
 80042f4:	e010      	b.n	8004318 <AES_Calculate_Round_Key+0xa0>
	{
		b = Rcon & 0x80;
 80042f6:	7d7b      	ldrb	r3, [r7, #21]
 80042f8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80042fc:	74fb      	strb	r3, [r7, #19]
		Rcon = Rcon << 1;
 80042fe:	7d7b      	ldrb	r3, [r7, #21]
 8004300:	005b      	lsls	r3, r3, #1
 8004302:	757b      	strb	r3, [r7, #21]
		if(b == 0x80)
 8004304:	7cfb      	ldrb	r3, [r7, #19]
 8004306:	2b80      	cmp	r3, #128	@ 0x80
 8004308:	d103      	bne.n	8004312 <AES_Calculate_Round_Key+0x9a>
		{
			Rcon = Rcon ^ 0x1b;
 800430a:	7d7b      	ldrb	r3, [r7, #21]
 800430c:	f083 031b 	eor.w	r3, r3, #27
 8004310:	757b      	strb	r3, [r7, #21]
		}
		Round--;
 8004312:	79fb      	ldrb	r3, [r7, #7]
 8004314:	3b01      	subs	r3, #1
 8004316:	71fb      	strb	r3, [r7, #7]
	while(Round != 1)
 8004318:	79fb      	ldrb	r3, [r7, #7]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d1eb      	bne.n	80042f6 <AES_Calculate_Round_Key+0x7e>
	}

	//XOR Rcon
	Temp[0] = Temp[0] ^ Rcon;
 800431e:	7b3a      	ldrb	r2, [r7, #12]
 8004320:	7d7b      	ldrb	r3, [r7, #21]
 8004322:	4053      	eors	r3, r2
 8004324:	b2db      	uxtb	r3, r3
 8004326:	733b      	strb	r3, [r7, #12]

	//Calculate new key
	for(i = 0; i < 4; i++)
 8004328:	2300      	movs	r3, #0
 800432a:	75fb      	strb	r3, [r7, #23]
 800432c:	e02f      	b.n	800438e <AES_Calculate_Round_Key+0x116>
	{
		for(j = 0; j < 4; j++)
 800432e:	2300      	movs	r3, #0
 8004330:	75bb      	strb	r3, [r7, #22]
 8004332:	e026      	b.n	8004382 <AES_Calculate_Round_Key+0x10a>
		{
			Round_Key[j + (4*i)] = Round_Key[j + (4*i)] ^ Temp[j];
 8004334:	7dba      	ldrb	r2, [r7, #22]
 8004336:	7dfb      	ldrb	r3, [r7, #23]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	461a      	mov	r2, r3
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	4413      	add	r3, r2
 8004342:	7819      	ldrb	r1, [r3, #0]
 8004344:	7dbb      	ldrb	r3, [r7, #22]
 8004346:	3318      	adds	r3, #24
 8004348:	443b      	add	r3, r7
 800434a:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800434e:	7db8      	ldrb	r0, [r7, #22]
 8004350:	7dfb      	ldrb	r3, [r7, #23]
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4403      	add	r3, r0
 8004356:	4618      	mov	r0, r3
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	4403      	add	r3, r0
 800435c:	404a      	eors	r2, r1
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	701a      	strb	r2, [r3, #0]
			Temp[j] = Round_Key[j + (4*i)];
 8004362:	7dba      	ldrb	r2, [r7, #22]
 8004364:	7dfb      	ldrb	r3, [r7, #23]
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	4413      	add	r3, r2
 800436a:	461a      	mov	r2, r3
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	441a      	add	r2, r3
 8004370:	7dbb      	ldrb	r3, [r7, #22]
 8004372:	7812      	ldrb	r2, [r2, #0]
 8004374:	3318      	adds	r3, #24
 8004376:	443b      	add	r3, r7
 8004378:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(j = 0; j < 4; j++)
 800437c:	7dbb      	ldrb	r3, [r7, #22]
 800437e:	3301      	adds	r3, #1
 8004380:	75bb      	strb	r3, [r7, #22]
 8004382:	7dbb      	ldrb	r3, [r7, #22]
 8004384:	2b03      	cmp	r3, #3
 8004386:	d9d5      	bls.n	8004334 <AES_Calculate_Round_Key+0xbc>
	for(i = 0; i < 4; i++)
 8004388:	7dfb      	ldrb	r3, [r7, #23]
 800438a:	3301      	adds	r3, #1
 800438c:	75fb      	strb	r3, [r7, #23]
 800438e:	7dfb      	ldrb	r3, [r7, #23]
 8004390:	2b03      	cmp	r3, #3
 8004392:	d9cc      	bls.n	800432e <AES_Calculate_Round_Key+0xb6>
		}
	}
}
 8004394:	bf00      	nop
 8004396:	bf00      	nop
 8004398:	371c      	adds	r7, #28
 800439a:	46bd      	mov	sp, r7
 800439c:	bd90      	pop	{r4, r7, pc}

0800439e <Encrypt_Payload>:
#include "Encrypt_V31.h"
#include "AES-128_V10.h"

void Encrypt_Payload(unsigned char *Data, unsigned char Data_Length, unsigned int Frame_Counter,
                     unsigned char Direction, unsigned char Key[16], unsigned char DevAddr[4])
{
 800439e:	b580      	push	{r7, lr}
 80043a0:	b08a      	sub	sp, #40	@ 0x28
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	60f8      	str	r0, [r7, #12]
 80043a6:	607a      	str	r2, [r7, #4]
 80043a8:	461a      	mov	r2, r3
 80043aa:	460b      	mov	r3, r1
 80043ac:	72fb      	strb	r3, [r7, #11]
 80043ae:	4613      	mov	r3, r2
 80043b0:	72bb      	strb	r3, [r7, #10]
	unsigned char i = 0x00;
 80043b2:	2300      	movs	r3, #0
 80043b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	unsigned char j;
	unsigned char Number_of_Blocks = 0x00;
 80043b8:	2300      	movs	r3, #0
 80043ba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	unsigned char Incomplete_Block_Size = 0x00;
 80043be:	2300      	movs	r3, #0
 80043c0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	unsigned char Block_A[16];

	//Calculate number of blocks
	Number_of_Blocks = Data_Length / 16;
 80043c4:	7afb      	ldrb	r3, [r7, #11]
 80043c6:	091b      	lsrs	r3, r3, #4
 80043c8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	Incomplete_Block_Size = Data_Length % 16;
 80043cc:	7afb      	ldrb	r3, [r7, #11]
 80043ce:	f003 030f 	and.w	r3, r3, #15
 80043d2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	if(Incomplete_Block_Size != 0)
 80043d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d004      	beq.n	80043e8 <Encrypt_Payload+0x4a>
	{
		Number_of_Blocks++;
 80043de:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80043e2:	3301      	adds	r3, #1
 80043e4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	}

	for(i = 1; i <= Number_of_Blocks; i++)
 80043e8:	2301      	movs	r3, #1
 80043ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80043ee:	e07e      	b.n	80044ee <Encrypt_Payload+0x150>
	{
		Block_A[0] = 0x01;
 80043f0:	2301      	movs	r3, #1
 80043f2:	753b      	strb	r3, [r7, #20]
		Block_A[1] = 0x00;
 80043f4:	2300      	movs	r3, #0
 80043f6:	757b      	strb	r3, [r7, #21]
		Block_A[2] = 0x00;
 80043f8:	2300      	movs	r3, #0
 80043fa:	75bb      	strb	r3, [r7, #22]
		Block_A[3] = 0x00;
 80043fc:	2300      	movs	r3, #0
 80043fe:	75fb      	strb	r3, [r7, #23]
		Block_A[4] = 0x00;
 8004400:	2300      	movs	r3, #0
 8004402:	763b      	strb	r3, [r7, #24]

		Block_A[5] = Direction;
 8004404:	7abb      	ldrb	r3, [r7, #10]
 8004406:	767b      	strb	r3, [r7, #25]

		Block_A[6] = DevAddr[3];
 8004408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800440a:	78db      	ldrb	r3, [r3, #3]
 800440c:	76bb      	strb	r3, [r7, #26]
		Block_A[7] = DevAddr[2];
 800440e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004410:	789b      	ldrb	r3, [r3, #2]
 8004412:	76fb      	strb	r3, [r7, #27]
		Block_A[8] = DevAddr[1];
 8004414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004416:	785b      	ldrb	r3, [r3, #1]
 8004418:	773b      	strb	r3, [r7, #28]
		Block_A[9] = DevAddr[0];
 800441a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	777b      	strb	r3, [r7, #29]

		Block_A[10] = (Frame_Counter & 0x00FF);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	b2db      	uxtb	r3, r3
 8004424:	77bb      	strb	r3, [r7, #30]
		Block_A[11] = ((Frame_Counter >> 8) & 0x00FF);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	0a1b      	lsrs	r3, r3, #8
 800442a:	b2db      	uxtb	r3, r3
 800442c:	77fb      	strb	r3, [r7, #31]

		Block_A[12] = 0x00; //Frame counter upper Bytes
 800442e:	2300      	movs	r3, #0
 8004430:	f887 3020 	strb.w	r3, [r7, #32]
		Block_A[13] = 0x00;
 8004434:	2300      	movs	r3, #0
 8004436:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

		Block_A[14] = 0x00;
 800443a:	2300      	movs	r3, #0
 800443c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		Block_A[15] = i;
 8004440:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004444:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

		//Calculate S
		AES_Encrypt(Block_A, Key);
 8004448:	f107 0314 	add.w	r3, r7, #20
 800444c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800444e:	4618      	mov	r0, r3
 8004450:	f7ff fd06 	bl	8003e60 <AES_Encrypt>

		//Check for last block
		if(i != Number_of_Blocks)
 8004454:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004458:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800445c:	429a      	cmp	r2, r3
 800445e:	d01c      	beq.n	800449a <Encrypt_Payload+0xfc>
		{
			for(j = 0; j < 16; j++)
 8004460:	2300      	movs	r3, #0
 8004462:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004466:	e013      	b.n	8004490 <Encrypt_Payload+0xf2>
			{
				*Data = *Data ^ Block_A[j];
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	781a      	ldrb	r2, [r3, #0]
 800446c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004470:	3328      	adds	r3, #40	@ 0x28
 8004472:	443b      	add	r3, r7
 8004474:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8004478:	4053      	eors	r3, r2
 800447a:	b2da      	uxtb	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	701a      	strb	r2, [r3, #0]
				Data++;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	3301      	adds	r3, #1
 8004484:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < 16; j++)
 8004486:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800448a:	3301      	adds	r3, #1
 800448c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004490:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004494:	2b0f      	cmp	r3, #15
 8004496:	d9e7      	bls.n	8004468 <Encrypt_Payload+0xca>
 8004498:	e024      	b.n	80044e4 <Encrypt_Payload+0x146>
			}
		}
		else
		{
			if(Incomplete_Block_Size == 0)
 800449a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d102      	bne.n	80044a8 <Encrypt_Payload+0x10a>
			{
				Incomplete_Block_Size = 16;
 80044a2:	2310      	movs	r3, #16
 80044a4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
			}
			for(j = 0; j < Incomplete_Block_Size; j++)
 80044a8:	2300      	movs	r3, #0
 80044aa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80044ae:	e013      	b.n	80044d8 <Encrypt_Payload+0x13a>
			{
				*Data = *Data ^ Block_A[j];
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	781a      	ldrb	r2, [r3, #0]
 80044b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80044b8:	3328      	adds	r3, #40	@ 0x28
 80044ba:	443b      	add	r3, r7
 80044bc:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80044c0:	4053      	eors	r3, r2
 80044c2:	b2da      	uxtb	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	701a      	strb	r2, [r3, #0]
				Data++;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	3301      	adds	r3, #1
 80044cc:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < Incomplete_Block_Size; j++)
 80044ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80044d2:	3301      	adds	r3, #1
 80044d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80044d8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80044dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d3e5      	bcc.n	80044b0 <Encrypt_Payload+0x112>
	for(i = 1; i <= Number_of_Blocks; i++)
 80044e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044e8:	3301      	adds	r3, #1
 80044ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80044ee:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80044f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80044f6:	429a      	cmp	r2, r3
 80044f8:	f67f af7a 	bls.w	80043f0 <Encrypt_Payload+0x52>
			}
		}
	}
}
 80044fc:	bf00      	nop
 80044fe:	bf00      	nop
 8004500:	3728      	adds	r7, #40	@ 0x28
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <Calculate_MIC>:

void Calculate_MIC(unsigned char *Data, unsigned char *Final_MIC, unsigned char Data_Length, unsigned int Frame_Counter,
                   unsigned char Direction, unsigned char NwkSkey[16], unsigned char DevAddr[4])
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b09a      	sub	sp, #104	@ 0x68
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	603b      	str	r3, [r7, #0]
 8004512:	4613      	mov	r3, r2
 8004514:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char Block_B[16];
	unsigned char Key_K1[16] = {
 8004516:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]
 800451e:	605a      	str	r2, [r3, #4]
 8004520:	609a      	str	r2, [r3, #8]
 8004522:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char Key_K2[16] = {
 8004524:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]
 800452c:	605a      	str	r2, [r3, #4]
 800452e:	609a      	str	r2, [r3, #8]
 8004530:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	//unsigned char Data_Copy[16];

	unsigned char Old_Data[16] = {
 8004532:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004536:	2200      	movs	r2, #0
 8004538:	601a      	str	r2, [r3, #0]
 800453a:	605a      	str	r2, [r3, #4]
 800453c:	609a      	str	r2, [r3, #8]
 800453e:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char New_Data[16] = {
 8004540:	f107 0314 	add.w	r3, r7, #20
 8004544:	2200      	movs	r2, #0
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	605a      	str	r2, [r3, #4]
 800454a:	609a      	str	r2, [r3, #8]
 800454c:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	unsigned char Number_of_Blocks = 0x00;
 800454e:	2300      	movs	r3, #0
 8004550:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	unsigned char Incomplete_Block_Size = 0x00;
 8004554:	2300      	movs	r3, #0
 8004556:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	unsigned char Block_Counter = 0x01;
 800455a:	2301      	movs	r3, #1
 800455c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

	//Create Block_B
	Block_B[0] = 0x49;
 8004560:	2349      	movs	r3, #73	@ 0x49
 8004562:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
	Block_B[1] = 0x00;
 8004566:	2300      	movs	r3, #0
 8004568:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	Block_B[2] = 0x00;
 800456c:	2300      	movs	r3, #0
 800456e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	Block_B[3] = 0x00;
 8004572:	2300      	movs	r3, #0
 8004574:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Block_B[4] = 0x00;
 8004578:	2300      	movs	r3, #0
 800457a:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

	Block_B[5] = Direction;
 800457e:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8004582:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59

	Block_B[6] = DevAddr[3];
 8004586:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004588:	78db      	ldrb	r3, [r3, #3]
 800458a:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
	Block_B[7] = DevAddr[2];
 800458e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004590:	789b      	ldrb	r3, [r3, #2]
 8004592:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	Block_B[8] = DevAddr[1];
 8004596:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004598:	785b      	ldrb	r3, [r3, #1]
 800459a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
	Block_B[9] = DevAddr[0];
 800459e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

	Block_B[10] = (Frame_Counter & 0x00FF);
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	Block_B[11] = ((Frame_Counter >> 8) & 0x00FF);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	0a1b      	lsrs	r3, r3, #8
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	Block_B[12] = 0x00; //Frame counter upper bytes
 80045b8:	2300      	movs	r3, #0
 80045ba:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
	Block_B[13] = 0x00;
 80045be:	2300      	movs	r3, #0
 80045c0:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61

	Block_B[14] = 0x00;
 80045c4:	2300      	movs	r3, #0
 80045c6:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
	Block_B[15] = Data_Length;
 80045ca:	79fb      	ldrb	r3, [r7, #7]
 80045cc:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

	//Calculate number of Blocks and blocksize of last block
	Number_of_Blocks = Data_Length / 16;
 80045d0:	79fb      	ldrb	r3, [r7, #7]
 80045d2:	091b      	lsrs	r3, r3, #4
 80045d4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	Incomplete_Block_Size = Data_Length % 16;
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

	if(Incomplete_Block_Size != 0)
 80045e2:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d004      	beq.n	80045f4 <Calculate_MIC+0xee>
	{
		Number_of_Blocks++;
 80045ea:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80045ee:	3301      	adds	r3, #1
 80045f0:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	}

	Generate_Keys(Key_K1, Key_K2, NwkSkey);
 80045f4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80045f8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80045fc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 f8fe 	bl	8004800 <Generate_Keys>

	//Preform Calculation on Block B0

	//Preform AES encryption
	AES_Encrypt(Block_B, NwkSkey);
 8004604:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004608:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800460a:	4618      	mov	r0, r3
 800460c:	f7ff fc28 	bl	8003e60 <AES_Encrypt>

	//Copy Block_B to Old_Data
	for(i = 0; i < 16; i++)
 8004610:	2300      	movs	r3, #0
 8004612:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004616:	e010      	b.n	800463a <Calculate_MIC+0x134>
	{
		Old_Data[i] = Block_B[i];
 8004618:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800461c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004620:	3268      	adds	r2, #104	@ 0x68
 8004622:	443a      	add	r2, r7
 8004624:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8004628:	3368      	adds	r3, #104	@ 0x68
 800462a:	443b      	add	r3, r7
 800462c:	f803 2c44 	strb.w	r2, [r3, #-68]
	for(i = 0; i < 16; i++)
 8004630:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004634:	3301      	adds	r3, #1
 8004636:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800463a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800463e:	2b0f      	cmp	r3, #15
 8004640:	d9ea      	bls.n	8004618 <Calculate_MIC+0x112>
	}

	//Preform full calculating until n-1 messsage blocks
	while(Block_Counter < Number_of_Blocks)
 8004642:	e043      	b.n	80046cc <Calculate_MIC+0x1c6>
	{
		//Copy data into array
		for(i = 0; i < 16; i++)
 8004644:	2300      	movs	r3, #0
 8004646:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800464a:	e00f      	b.n	800466c <Calculate_MIC+0x166>
		{
			New_Data[i] = *Data;
 800464c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	7812      	ldrb	r2, [r2, #0]
 8004654:	3368      	adds	r3, #104	@ 0x68
 8004656:	443b      	add	r3, r7
 8004658:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	3301      	adds	r3, #1
 8004660:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 8004662:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004666:	3301      	adds	r3, #1
 8004668:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800466c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004670:	2b0f      	cmp	r3, #15
 8004672:	d9eb      	bls.n	800464c <Calculate_MIC+0x146>
		}

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 8004674:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8004678:	f107 0314 	add.w	r3, r7, #20
 800467c:	4611      	mov	r1, r2
 800467e:	4618      	mov	r0, r3
 8004680:	f000 f947 	bl	8004912 <XOR>

		//Preform AES encryption
		AES_Encrypt(New_Data, NwkSkey);
 8004684:	f107 0314 	add.w	r3, r7, #20
 8004688:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff fbe8 	bl	8003e60 <AES_Encrypt>

		//Copy New_Data to Old_Data
		for(i = 0; i < 16; i++)
 8004690:	2300      	movs	r3, #0
 8004692:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004696:	e010      	b.n	80046ba <Calculate_MIC+0x1b4>
		{
			Old_Data[i] = New_Data[i];
 8004698:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800469c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80046a0:	3268      	adds	r2, #104	@ 0x68
 80046a2:	443a      	add	r2, r7
 80046a4:	f812 2c54 	ldrb.w	r2, [r2, #-84]
 80046a8:	3368      	adds	r3, #104	@ 0x68
 80046aa:	443b      	add	r3, r7
 80046ac:	f803 2c44 	strb.w	r2, [r3, #-68]
		for(i = 0; i < 16; i++)
 80046b0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80046b4:	3301      	adds	r3, #1
 80046b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80046ba:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80046be:	2b0f      	cmp	r3, #15
 80046c0:	d9ea      	bls.n	8004698 <Calculate_MIC+0x192>
		}

		//Raise Block counter
		Block_Counter++;
 80046c2:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 80046c6:	3301      	adds	r3, #1
 80046c8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	while(Block_Counter < Number_of_Blocks)
 80046cc:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 80046d0:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d3b5      	bcc.n	8004644 <Calculate_MIC+0x13e>
	}

	//Perform calculation on last block
	//Check if Datalength is a multiple of 16
	if(Incomplete_Block_Size == 0)
 80046d8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d12e      	bne.n	800473e <Calculate_MIC+0x238>
	{
		//Copy last data into array
		for(i = 0; i < 16; i++)
 80046e0:	2300      	movs	r3, #0
 80046e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80046e6:	e00f      	b.n	8004708 <Calculate_MIC+0x202>
		{
			New_Data[i] = *Data;
 80046e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	7812      	ldrb	r2, [r2, #0]
 80046f0:	3368      	adds	r3, #104	@ 0x68
 80046f2:	443b      	add	r3, r7
 80046f4:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	3301      	adds	r3, #1
 80046fc:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 80046fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004702:	3301      	adds	r3, #1
 8004704:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004708:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800470c:	2b0f      	cmp	r3, #15
 800470e:	d9eb      	bls.n	80046e8 <Calculate_MIC+0x1e2>
		}

		//Preform XOR with Key 1
		XOR(New_Data,Key_K1);
 8004710:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8004714:	f107 0314 	add.w	r3, r7, #20
 8004718:	4611      	mov	r1, r2
 800471a:	4618      	mov	r0, r3
 800471c:	f000 f8f9 	bl	8004912 <XOR>

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 8004720:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8004724:	f107 0314 	add.w	r3, r7, #20
 8004728:	4611      	mov	r1, r2
 800472a:	4618      	mov	r0, r3
 800472c:	f000 f8f1 	bl	8004912 <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 8004730:	f107 0314 	add.w	r3, r7, #20
 8004734:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004736:	4618      	mov	r0, r3
 8004738:	f7ff fb92 	bl	8003e60 <AES_Encrypt>
 800473c:	e04d      	b.n	80047da <Calculate_MIC+0x2d4>
	}
	else
	{
		//Copy the remaining data and fill the rest
		for(i =  0; i < 16; i++)
 800473e:	2300      	movs	r3, #0
 8004740:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004744:	e02f      	b.n	80047a6 <Calculate_MIC+0x2a0>
		{
			if(i < Incomplete_Block_Size)
 8004746:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800474a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800474e:	429a      	cmp	r2, r3
 8004750:	d20a      	bcs.n	8004768 <Calculate_MIC+0x262>
			{
				New_Data[i] = *Data;
 8004752:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	7812      	ldrb	r2, [r2, #0]
 800475a:	3368      	adds	r3, #104	@ 0x68
 800475c:	443b      	add	r3, r7
 800475e:	f803 2c54 	strb.w	r2, [r3, #-84]
				Data++;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	3301      	adds	r3, #1
 8004766:	60fb      	str	r3, [r7, #12]
			}
			if(i == Incomplete_Block_Size)
 8004768:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800476c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8004770:	429a      	cmp	r2, r3
 8004772:	d106      	bne.n	8004782 <Calculate_MIC+0x27c>
			{
				New_Data[i] = 0x80;
 8004774:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004778:	3368      	adds	r3, #104	@ 0x68
 800477a:	443b      	add	r3, r7
 800477c:	2280      	movs	r2, #128	@ 0x80
 800477e:	f803 2c54 	strb.w	r2, [r3, #-84]
			}
			if(i > Incomplete_Block_Size)
 8004782:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8004786:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800478a:	429a      	cmp	r2, r3
 800478c:	d906      	bls.n	800479c <Calculate_MIC+0x296>
			{
				New_Data[i] = 0x00;
 800478e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004792:	3368      	adds	r3, #104	@ 0x68
 8004794:	443b      	add	r3, r7
 8004796:	2200      	movs	r2, #0
 8004798:	f803 2c54 	strb.w	r2, [r3, #-84]
		for(i =  0; i < 16; i++)
 800479c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80047a0:	3301      	adds	r3, #1
 80047a2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80047a6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80047aa:	2b0f      	cmp	r3, #15
 80047ac:	d9cb      	bls.n	8004746 <Calculate_MIC+0x240>
			}
		}

		//Preform XOR with Key 2
		XOR(New_Data,Key_K2);
 80047ae:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80047b2:	f107 0314 	add.w	r3, r7, #20
 80047b6:	4611      	mov	r1, r2
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 f8aa 	bl	8004912 <XOR>

		//Preform XOR with Old data
		XOR(New_Data,Old_Data);
 80047be:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80047c2:	f107 0314 	add.w	r3, r7, #20
 80047c6:	4611      	mov	r1, r2
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 f8a2 	bl	8004912 <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 80047ce:	f107 0314 	add.w	r3, r7, #20
 80047d2:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7ff fb43 	bl	8003e60 <AES_Encrypt>
	}

	Final_MIC[0] = New_Data[0];
 80047da:	7d3a      	ldrb	r2, [r7, #20]
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	701a      	strb	r2, [r3, #0]
	Final_MIC[1] = New_Data[1];
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	3301      	adds	r3, #1
 80047e4:	7d7a      	ldrb	r2, [r7, #21]
 80047e6:	701a      	strb	r2, [r3, #0]
	Final_MIC[2] = New_Data[2];
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	3302      	adds	r3, #2
 80047ec:	7dba      	ldrb	r2, [r7, #22]
 80047ee:	701a      	strb	r2, [r3, #0]
	Final_MIC[3] = New_Data[3];
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	3303      	adds	r3, #3
 80047f4:	7dfa      	ldrb	r2, [r7, #23]
 80047f6:	701a      	strb	r2, [r3, #0]
}
 80047f8:	bf00      	nop
 80047fa:	3768      	adds	r7, #104	@ 0x68
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <Generate_Keys>:

void Generate_Keys(unsigned char *K1, unsigned char *K2, unsigned char NwkSkey[16])
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
	unsigned char i;
	unsigned char MSB_Key;

	//Encrypt the zeros in K1 with the NwkSkey
	AES_Encrypt(K1, NwkSkey);
 800480c:	6879      	ldr	r1, [r7, #4]
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f7ff fb26 	bl	8003e60 <AES_Encrypt>

	//Create K1
	//Check if MSB is 1
	if((K1[0] & 0x80) == 0x80)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	b25b      	sxtb	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	da02      	bge.n	8004824 <Generate_Keys+0x24>
	{
		MSB_Key = 1;
 800481e:	2301      	movs	r3, #1
 8004820:	75bb      	strb	r3, [r7, #22]
 8004822:	e001      	b.n	8004828 <Generate_Keys+0x28>
	}
	else
	{
		MSB_Key = 0;
 8004824:	2300      	movs	r3, #0
 8004826:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K1 one bit left
	Shift_Left(K1);
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f000 f83c 	bl	80048a6 <Shift_Left>

	//if MSB was 1
	if(MSB_Key == 1)
 800482e:	7dbb      	ldrb	r3, [r7, #22]
 8004830:	2b01      	cmp	r3, #1
 8004832:	d109      	bne.n	8004848 <Generate_Keys+0x48>
	{
		K1[15] = K1[15] ^ 0x87;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	330f      	adds	r3, #15
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	320f      	adds	r2, #15
 800483e:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 8004842:	43db      	mvns	r3, r3
 8004844:	b2db      	uxtb	r3, r3
 8004846:	7013      	strb	r3, [r2, #0]
	}

	//Copy K1 to K2
	for( i = 0; i < 16; i++)
 8004848:	2300      	movs	r3, #0
 800484a:	75fb      	strb	r3, [r7, #23]
 800484c:	e00a      	b.n	8004864 <Generate_Keys+0x64>
	{
		K2[i] = K1[i];
 800484e:	7dfb      	ldrb	r3, [r7, #23]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	441a      	add	r2, r3
 8004854:	7dfb      	ldrb	r3, [r7, #23]
 8004856:	68b9      	ldr	r1, [r7, #8]
 8004858:	440b      	add	r3, r1
 800485a:	7812      	ldrb	r2, [r2, #0]
 800485c:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < 16; i++)
 800485e:	7dfb      	ldrb	r3, [r7, #23]
 8004860:	3301      	adds	r3, #1
 8004862:	75fb      	strb	r3, [r7, #23]
 8004864:	7dfb      	ldrb	r3, [r7, #23]
 8004866:	2b0f      	cmp	r3, #15
 8004868:	d9f1      	bls.n	800484e <Generate_Keys+0x4e>
	}

	//Check if MSB is 1
	if((K2[0] & 0x80) == 0x80)
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	b25b      	sxtb	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	da02      	bge.n	800487a <Generate_Keys+0x7a>
	{
		MSB_Key = 1;
 8004874:	2301      	movs	r3, #1
 8004876:	75bb      	strb	r3, [r7, #22]
 8004878:	e001      	b.n	800487e <Generate_Keys+0x7e>
	}
	else
	{
		MSB_Key = 0;
 800487a:	2300      	movs	r3, #0
 800487c:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K2 one bit left
	Shift_Left(K2);
 800487e:	68b8      	ldr	r0, [r7, #8]
 8004880:	f000 f811 	bl	80048a6 <Shift_Left>

	//Check if MSB was 1
	if(MSB_Key == 1)
 8004884:	7dbb      	ldrb	r3, [r7, #22]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d109      	bne.n	800489e <Generate_Keys+0x9e>
	{
		K2[15] = K2[15] ^ 0x87;
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	330f      	adds	r3, #15
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	320f      	adds	r2, #15
 8004894:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 8004898:	43db      	mvns	r3, r3
 800489a:	b2db      	uxtb	r3, r3
 800489c:	7013      	strb	r3, [r2, #0]
	}
}
 800489e:	bf00      	nop
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}

080048a6 <Shift_Left>:

void Shift_Left(unsigned char *Data)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b085      	sub	sp, #20
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
	unsigned char i;
	unsigned char Overflow = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	73bb      	strb	r3, [r7, #14]
	//unsigned char High_Byte, Low_Byte;

	for(i = 0; i < 16; i++)
 80048b2:	2300      	movs	r3, #0
 80048b4:	73fb      	strb	r3, [r7, #15]
 80048b6:	e022      	b.n	80048fe <Shift_Left+0x58>
	{
		//Check for overflow on next byte except for the last byte
		if(i < 15)
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
 80048ba:	2b0e      	cmp	r3, #14
 80048bc:	d80d      	bhi.n	80048da <Shift_Left+0x34>
		{
			//Check if upper bit is one
			if((Data[i+1] & 0x80) == 0x80)
 80048be:	7bfb      	ldrb	r3, [r7, #15]
 80048c0:	3301      	adds	r3, #1
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	4413      	add	r3, r2
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	b25b      	sxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	da02      	bge.n	80048d4 <Shift_Left+0x2e>
			{
				Overflow = 1;
 80048ce:	2301      	movs	r3, #1
 80048d0:	73bb      	strb	r3, [r7, #14]
 80048d2:	e004      	b.n	80048de <Shift_Left+0x38>
			}
			else
			{
				Overflow = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	73bb      	strb	r3, [r7, #14]
 80048d8:	e001      	b.n	80048de <Shift_Left+0x38>
			}
		}
		else
		{
			Overflow = 0;
 80048da:	2300      	movs	r3, #0
 80048dc:	73bb      	strb	r3, [r7, #14]
		}

		//Shift one left
		Data[i] = (Data[i] << 1) + Overflow;
 80048de:	7bfb      	ldrb	r3, [r7, #15]
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	4413      	add	r3, r2
 80048e4:	781b      	ldrb	r3, [r3, #0]
 80048e6:	005b      	lsls	r3, r3, #1
 80048e8:	b2d9      	uxtb	r1, r3
 80048ea:	7bfb      	ldrb	r3, [r7, #15]
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	4413      	add	r3, r2
 80048f0:	7bba      	ldrb	r2, [r7, #14]
 80048f2:	440a      	add	r2, r1
 80048f4:	b2d2      	uxtb	r2, r2
 80048f6:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 80048f8:	7bfb      	ldrb	r3, [r7, #15]
 80048fa:	3301      	adds	r3, #1
 80048fc:	73fb      	strb	r3, [r7, #15]
 80048fe:	7bfb      	ldrb	r3, [r7, #15]
 8004900:	2b0f      	cmp	r3, #15
 8004902:	d9d9      	bls.n	80048b8 <Shift_Left+0x12>
	}
}
 8004904:	bf00      	nop
 8004906:	bf00      	nop
 8004908:	3714      	adds	r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr

08004912 <XOR>:

void XOR(unsigned char *New_Data,unsigned char *Old_Data)
{
 8004912:	b480      	push	{r7}
 8004914:	b085      	sub	sp, #20
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
 800491a:	6039      	str	r1, [r7, #0]
	unsigned char i;

	for(i = 0; i < 16; i++)
 800491c:	2300      	movs	r3, #0
 800491e:	73fb      	strb	r3, [r7, #15]
 8004920:	e010      	b.n	8004944 <XOR+0x32>
	{
		New_Data[i] = New_Data[i] ^ Old_Data[i];
 8004922:	7bfb      	ldrb	r3, [r7, #15]
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	4413      	add	r3, r2
 8004928:	7819      	ldrb	r1, [r3, #0]
 800492a:	7bfb      	ldrb	r3, [r7, #15]
 800492c:	683a      	ldr	r2, [r7, #0]
 800492e:	4413      	add	r3, r2
 8004930:	781a      	ldrb	r2, [r3, #0]
 8004932:	7bfb      	ldrb	r3, [r7, #15]
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	4403      	add	r3, r0
 8004938:	404a      	eors	r2, r1
 800493a:	b2d2      	uxtb	r2, r2
 800493c:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 800493e:	7bfb      	ldrb	r3, [r7, #15]
 8004940:	3301      	adds	r3, #1
 8004942:	73fb      	strb	r3, [r7, #15]
 8004944:	7bfb      	ldrb	r3, [r7, #15]
 8004946:	2b0f      	cmp	r3, #15
 8004948:	d9eb      	bls.n	8004922 <XOR+0x10>
	}
}
 800494a:	bf00      	nop
 800494c:	bf00      	nop
 800494e:	3714      	adds	r7, #20
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <read_register>:

#define RFM95_REGISTER_INVERT_IQ_1_RX                    		0x67
#define RFM95_REGISTER_INVERT_IQ_2_RX							0x19

static bool read_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t *buffer, size_t length)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b086      	sub	sp, #24
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	607a      	str	r2, [r7, #4]
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	460b      	mov	r3, r1
 8004966:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6858      	ldr	r0, [r3, #4]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	891b      	ldrh	r3, [r3, #8]
 8004970:	2200      	movs	r2, #0
 8004972:	4619      	mov	r1, r3
 8004974:	f7fd f876 	bl	8001a64 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer = (uint8_t)reg & 0x7fu;
 8004978:	7afb      	ldrb	r3, [r7, #11]
 800497a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800497e:	b2db      	uxtb	r3, r3
 8004980:	75fb      	strb	r3, [r7, #23]

	if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6818      	ldr	r0, [r3, #0]
 8004986:	f107 0117 	add.w	r1, r7, #23
 800498a:	2364      	movs	r3, #100	@ 0x64
 800498c:	2201      	movs	r2, #1
 800498e:	f7fd fe00 	bl	8002592 <HAL_SPI_Transmit>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d001      	beq.n	800499c <read_register+0x44>
		return false;
 8004998:	2300      	movs	r3, #0
 800499a:	e015      	b.n	80049c8 <read_register+0x70>
	}

	if (HAL_SPI_Receive(handle->spi_handle, buffer, length, RFM95_SPI_TIMEOUT) != HAL_OK) {
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6818      	ldr	r0, [r3, #0]
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	2364      	movs	r3, #100	@ 0x64
 80049a6:	6879      	ldr	r1, [r7, #4]
 80049a8:	f7fd ff37 	bl	800281a <HAL_SPI_Receive>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <read_register+0x5e>
		return false;
 80049b2:	2300      	movs	r3, #0
 80049b4:	e008      	b.n	80049c8 <read_register+0x70>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6858      	ldr	r0, [r3, #4]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	891b      	ldrh	r3, [r3, #8]
 80049be:	2201      	movs	r2, #1
 80049c0:	4619      	mov	r1, r3
 80049c2:	f7fd f84f 	bl	8001a64 <HAL_GPIO_WritePin>

	return true;
 80049c6:	2301      	movs	r3, #1
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3718      	adds	r7, #24
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <write_register>:

static bool write_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t value)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	70fb      	strb	r3, [r7, #3]
 80049dc:	4613      	mov	r3, r2
 80049de:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6858      	ldr	r0, [r3, #4]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	891b      	ldrh	r3, [r3, #8]
 80049e8:	2200      	movs	r2, #0
 80049ea:	4619      	mov	r1, r3
 80049ec:	f7fd f83a 	bl	8001a64 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer[2] = {((uint8_t)reg | 0x80u), value};
 80049f0:	78fb      	ldrb	r3, [r7, #3]
 80049f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	733b      	strb	r3, [r7, #12]
 80049fa:	78bb      	ldrb	r3, [r7, #2]
 80049fc:	737b      	strb	r3, [r7, #13]

	if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6818      	ldr	r0, [r3, #0]
 8004a02:	f107 010c 	add.w	r1, r7, #12
 8004a06:	2364      	movs	r3, #100	@ 0x64
 8004a08:	2202      	movs	r2, #2
 8004a0a:	f7fd fdc2 	bl	8002592 <HAL_SPI_Transmit>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <write_register+0x48>
		return false;
 8004a14:	2300      	movs	r3, #0
 8004a16:	e008      	b.n	8004a2a <write_register+0x5a>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6858      	ldr	r0, [r3, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	891b      	ldrh	r3, [r3, #8]
 8004a20:	2201      	movs	r2, #1
 8004a22:	4619      	mov	r1, r3
 8004a24:	f7fd f81e 	bl	8001a64 <HAL_GPIO_WritePin>

	return true;
 8004a28:	2301      	movs	r3, #1
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <config_set_channel>:

static void config_set_channel(rfm95_handle_t *handle, uint8_t channel_index, uint32_t frequency)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	607a      	str	r2, [r7, #4]
 8004a40:	72fb      	strb	r3, [r7, #11]
	assert(channel_index < 16);
 8004a42:	7afb      	ldrb	r3, [r7, #11]
 8004a44:	2b0f      	cmp	r3, #15
 8004a46:	d905      	bls.n	8004a54 <config_set_channel+0x20>
 8004a48:	4b0f      	ldr	r3, [pc, #60]	@ (8004a88 <config_set_channel+0x54>)
 8004a4a:	4a10      	ldr	r2, [pc, #64]	@ (8004a8c <config_set_channel+0x58>)
 8004a4c:	216d      	movs	r1, #109	@ 0x6d
 8004a4e:	4810      	ldr	r0, [pc, #64]	@ (8004a90 <config_set_channel+0x5c>)
 8004a50:	f001 fb02 	bl	8006058 <__assert_func>
	handle->config.channels[channel_index].frequency = frequency;
 8004a54:	7afa      	ldrb	r2, [r7, #11]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	321a      	adds	r2, #26
 8004a5a:	6879      	ldr	r1, [r7, #4]
 8004a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	handle->config.channel_mask |= (1 << channel_index);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8004a66:	b21a      	sxth	r2, r3
 8004a68:	7afb      	ldrb	r3, [r7, #11]
 8004a6a:	2101      	movs	r1, #1
 8004a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a70:	b21b      	sxth	r3, r3
 8004a72:	4313      	orrs	r3, r2
 8004a74:	b21b      	sxth	r3, r3
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
}
 8004a7e:	bf00      	nop
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	080073cc 	.word	0x080073cc
 8004a8c:	08007674 	.word	0x08007674
 8004a90:	080073e0 	.word	0x080073e0

08004a94 <config_load_default>:

static void config_load_default(rfm95_handle_t *handle)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
	handle->config.magic = RFM95_EEPROM_CONFIG_MAGIC;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f64a 3267 	movw	r2, #43879	@ 0xab67
 8004aa2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
	handle->config.tx_frame_count = 0;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	handle->config.rx_frame_count = 0;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
	handle->config.rx1_delay = 1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	handle->config.channel_mask = 0;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
	config_set_channel(handle, 0, 868100000);
 8004ac6:	4a09      	ldr	r2, [pc, #36]	@ (8004aec <config_load_default+0x58>)
 8004ac8:	2100      	movs	r1, #0
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7ff ffb2 	bl	8004a34 <config_set_channel>
	config_set_channel(handle, 1, 868300000);
 8004ad0:	4a07      	ldr	r2, [pc, #28]	@ (8004af0 <config_load_default+0x5c>)
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f7ff ffad 	bl	8004a34 <config_set_channel>
	config_set_channel(handle, 2, 868500000);
 8004ada:	4a06      	ldr	r2, [pc, #24]	@ (8004af4 <config_load_default+0x60>)
 8004adc:	2102      	movs	r1, #2
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7ff ffa8 	bl	8004a34 <config_set_channel>
}
 8004ae4:	bf00      	nop
 8004ae6:	3708      	adds	r7, #8
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	33be27a0 	.word	0x33be27a0
 8004af0:	33c134e0 	.word	0x33c134e0
 8004af4:	33c44220 	.word	0x33c44220

08004af8 <reset>:

static void reset(rfm95_handle_t *handle)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68d8      	ldr	r0, [r3, #12]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	8a1b      	ldrh	r3, [r3, #16]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	f7fc ffaa 	bl	8001a64 <HAL_GPIO_WritePin>
	HAL_Delay(1); // 0.1ms would theoretically be enough
 8004b10:	2001      	movs	r0, #1
 8004b12:	f7fc fc8b 	bl	800142c <HAL_Delay>
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68d8      	ldr	r0, [r3, #12]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	8a1b      	ldrh	r3, [r3, #16]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	4619      	mov	r1, r3
 8004b22:	f7fc ff9f 	bl	8001a64 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8004b26:	2005      	movs	r0, #5
 8004b28:	f7fc fc80 	bl	800142c <HAL_Delay>
}
 8004b2c:	bf00      	nop
 8004b2e:	3708      	adds	r7, #8
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <configure_frequency>:

static bool configure_frequency(rfm95_handle_t *handle, uint32_t frequency)
{
 8004b34:	b5b0      	push	{r4, r5, r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
	// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8004b3e:	6839      	ldr	r1, [r7, #0]
 8004b40:	2000      	movs	r0, #0
 8004b42:	460a      	mov	r2, r1
 8004b44:	4603      	mov	r3, r0
 8004b46:	0b55      	lsrs	r5, r2, #13
 8004b48:	04d4      	lsls	r4, r2, #19
 8004b4a:	4a27      	ldr	r2, [pc, #156]	@ (8004be8 <configure_frequency+0xb4>)
 8004b4c:	f04f 0300 	mov.w	r3, #0
 8004b50:	4620      	mov	r0, r4
 8004b52:	4629      	mov	r1, r5
 8004b54:	f7fb fbec 	bl	8000330 <__aeabi_uldivmod>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 8004b60:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	0c02      	lsrs	r2, r0, #16
 8004b6e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004b72:	0c0b      	lsrs	r3, r1, #16
 8004b74:	b2d3      	uxtb	r3, r2
 8004b76:	461a      	mov	r2, r3
 8004b78:	2106      	movs	r1, #6
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7ff ff28 	bl	80049d0 <write_register>
 8004b80:	4603      	mov	r3, r0
 8004b82:	f083 0301 	eor.w	r3, r3, #1
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <configure_frequency+0x5c>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	e026      	b.n	8004bde <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 8004b90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b94:	f04f 0200 	mov.w	r2, #0
 8004b98:	f04f 0300 	mov.w	r3, #0
 8004b9c:	0a02      	lsrs	r2, r0, #8
 8004b9e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004ba2:	0a0b      	lsrs	r3, r1, #8
 8004ba4:	b2d3      	uxtb	r3, r2
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	2107      	movs	r1, #7
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7ff ff10 	bl	80049d0 <write_register>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	f083 0301 	eor.w	r3, r3, #1
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d001      	beq.n	8004bc0 <configure_frequency+0x8c>
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	e00e      	b.n	8004bde <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 8004bc0:	7a3b      	ldrb	r3, [r7, #8]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	2108      	movs	r1, #8
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f7ff ff02 	bl	80049d0 <write_register>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	f083 0301 	eor.w	r3, r3, #1
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d001      	beq.n	8004bdc <configure_frequency+0xa8>
 8004bd8:	2300      	movs	r3, #0
 8004bda:	e000      	b.n	8004bde <configure_frequency+0xaa>

	return true;
 8004bdc:	2301      	movs	r3, #1
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bdb0      	pop	{r4, r5, r7, pc}
 8004be6:	bf00      	nop
 8004be8:	01e84800 	.word	0x01e84800

08004bec <configure_channel>:

static bool configure_channel(rfm95_handle_t *handle, size_t channel_index)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
	assert(handle->config.channel_mask & (1 << channel_index));
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	fa42 f303 	asr.w	r3, r2, r3
 8004c04:	f003 0301 	and.w	r3, r3, #1
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d105      	bne.n	8004c18 <configure_channel+0x2c>
 8004c0c:	4b09      	ldr	r3, [pc, #36]	@ (8004c34 <configure_channel+0x48>)
 8004c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8004c38 <configure_channel+0x4c>)
 8004c10:	2194      	movs	r1, #148	@ 0x94
 8004c12:	480a      	ldr	r0, [pc, #40]	@ (8004c3c <configure_channel+0x50>)
 8004c14:	f001 fa20 	bl	8006058 <__assert_func>
	return configure_frequency(handle, handle->config.channels[channel_index].frequency);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	683a      	ldr	r2, [r7, #0]
 8004c1c:	321a      	adds	r2, #26
 8004c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c22:	4619      	mov	r1, r3
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7ff ff85 	bl	8004b34 <configure_frequency>
 8004c2a:	4603      	mov	r3, r0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3708      	adds	r7, #8
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	0800740c 	.word	0x0800740c
 8004c38:	08007688 	.word	0x08007688
 8004c3c:	080073e0 	.word	0x080073e0

08004c40 <wait_for_irq>:

static bool wait_for_irq(rfm95_handle_t *handle, rfm95_interrupt_t interrupt, uint32_t timeout_ms)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	460b      	mov	r3, r1
 8004c4a:	607a      	str	r2, [r7, #4]
 8004c4c:	72fb      	strb	r3, [r7, #11]
	uint32_t timeout_tick = handle->get_precision_tick() + timeout_ms * handle->precision_tick_frequency / 1000;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c52:	4798      	blx	r3
 8004c54:	4601      	mov	r1, r0
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	fb02 f303 	mul.w	r3, r2, r3
 8004c60:	4a0e      	ldr	r2, [pc, #56]	@ (8004c9c <wait_for_irq+0x5c>)
 8004c62:	fba2 2303 	umull	r2, r3, r2, r3
 8004c66:	099b      	lsrs	r3, r3, #6
 8004c68:	440b      	add	r3, r1
 8004c6a:	617b      	str	r3, [r7, #20]

	while (handle->interrupt_times[interrupt] == 0) {
 8004c6c:	e008      	b.n	8004c80 <wait_for_irq+0x40>
		if (handle->get_precision_tick() >= timeout_tick) {
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c72:	4798      	blx	r3
 8004c74:	4602      	mov	r2, r0
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d801      	bhi.n	8004c80 <wait_for_irq+0x40>
			return false;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	e008      	b.n	8004c92 <wait_for_irq+0x52>
	while (handle->interrupt_times[interrupt] == 0) {
 8004c80:	7afb      	ldrb	r3, [r7, #11]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	332a      	adds	r3, #42	@ 0x2a
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4413      	add	r3, r2
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0ee      	beq.n	8004c6e <wait_for_irq+0x2e>
		}
	}

	return true;
 8004c90:	2301      	movs	r3, #1
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3718      	adds	r7, #24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	10624dd3 	.word	0x10624dd3

08004ca0 <wait_for_rx_irqs>:

static bool wait_for_rx_irqs(rfm95_handle_t *handle)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
	uint32_t timeout_tick = handle->get_precision_tick() +
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cac:	4798      	blx	r3
 8004cae:	4602      	mov	r2, r0
	                        RFM95_RECEIVE_TIMEOUT * handle->precision_tick_frequency / 1000;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004cb8:	fb01 f303 	mul.w	r3, r1, r3
 8004cbc:	4912      	ldr	r1, [pc, #72]	@ (8004d08 <wait_for_rx_irqs+0x68>)
 8004cbe:	fba1 1303 	umull	r1, r3, r1, r3
 8004cc2:	099b      	lsrs	r3, r3, #6
	uint32_t timeout_tick = handle->get_precision_tick() +
 8004cc4:	4413      	add	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]

	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 8004cc8:	e008      	b.n	8004cdc <wait_for_rx_irqs+0x3c>
		if (handle->get_precision_tick() >= timeout_tick) {
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cce:	4798      	blx	r3
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d801      	bhi.n	8004cdc <wait_for_rx_irqs+0x3c>
			return false;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	e011      	b.n	8004d00 <wait_for_rx_irqs+0x60>
	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d104      	bne.n	8004cf0 <wait_for_rx_irqs+0x50>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0ec      	beq.n	8004cca <wait_for_rx_irqs+0x2a>
		}
	}

	return handle->interrupt_times[RFM95_INTERRUPT_DIO0] != 0;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	bf14      	ite	ne
 8004cfa:	2301      	movne	r3, #1
 8004cfc:	2300      	moveq	r3, #0
 8004cfe:	b2db      	uxtb	r3, r3
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	10624dd3 	.word	0x10624dd3

08004d0c <rfm95_set_power>:

bool rfm95_set_power(rfm95_handle_t *handle, int8_t power)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	460b      	mov	r3, r1
 8004d16:	70fb      	strb	r3, [r7, #3]
	assert((power >= 2 && power <= 17) || power == 20);
 8004d18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	dd03      	ble.n	8004d28 <rfm95_set_power+0x1c>
 8004d20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d24:	2b11      	cmp	r3, #17
 8004d26:	dd09      	ble.n	8004d3c <rfm95_set_power+0x30>
 8004d28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d2c:	2b14      	cmp	r3, #20
 8004d2e:	d005      	beq.n	8004d3c <rfm95_set_power+0x30>
 8004d30:	4b2c      	ldr	r3, [pc, #176]	@ (8004de4 <rfm95_set_power+0xd8>)
 8004d32:	4a2d      	ldr	r2, [pc, #180]	@ (8004de8 <rfm95_set_power+0xdc>)
 8004d34:	21b5      	movs	r1, #181	@ 0xb5
 8004d36:	482d      	ldr	r0, [pc, #180]	@ (8004dec <rfm95_set_power+0xe0>)
 8004d38:	f001 f98e 	bl	8006058 <__assert_func>

	rfm95_register_pa_config_t pa_config = {0};
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	733b      	strb	r3, [r7, #12]
	uint8_t pa_dac_config = 0;
 8004d40:	2300      	movs	r3, #0
 8004d42:	73fb      	strb	r3, [r7, #15]

	if (power >= 2 && power <= 17) {
 8004d44:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	dd18      	ble.n	8004d7e <rfm95_set_power+0x72>
 8004d4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d50:	2b11      	cmp	r3, #17
 8004d52:	dc14      	bgt.n	8004d7e <rfm95_set_power+0x72>
		pa_config.max_power = 7;
 8004d54:	7b3b      	ldrb	r3, [r7, #12]
 8004d56:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8004d5a:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 8004d5c:	7b3b      	ldrb	r3, [r7, #12]
 8004d5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d62:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = (power - 2);
 8004d64:	78fb      	ldrb	r3, [r7, #3]
 8004d66:	3b02      	subs	r3, #2
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	f003 030f 	and.w	r3, r3, #15
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	7b3b      	ldrb	r3, [r7, #12]
 8004d72:	f362 0303 	bfi	r3, r2, #0, #4
 8004d76:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_LOW_POWER;
 8004d78:	2384      	movs	r3, #132	@ 0x84
 8004d7a:	73fb      	strb	r3, [r7, #15]
 8004d7c:	e011      	b.n	8004da2 <rfm95_set_power+0x96>

	} else if (power == 20) {
 8004d7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d82:	2b14      	cmp	r3, #20
 8004d84:	d10d      	bne.n	8004da2 <rfm95_set_power+0x96>
		pa_config.max_power = 7;
 8004d86:	7b3b      	ldrb	r3, [r7, #12]
 8004d88:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8004d8c:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 8004d8e:	7b3b      	ldrb	r3, [r7, #12]
 8004d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d94:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = 15;
 8004d96:	7b3b      	ldrb	r3, [r7, #12]
 8004d98:	f043 030f 	orr.w	r3, r3, #15
 8004d9c:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_HIGH_POWER;
 8004d9e:	2387      	movs	r3, #135	@ 0x87
 8004da0:	73fb      	strb	r3, [r7, #15]
	}

	if (!write_register(handle, RFM95_REGISTER_PA_CONFIG, pa_config.buffer)) return false;
 8004da2:	7b3b      	ldrb	r3, [r7, #12]
 8004da4:	461a      	mov	r2, r3
 8004da6:	2109      	movs	r1, #9
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f7ff fe11 	bl	80049d0 <write_register>
 8004dae:	4603      	mov	r3, r0
 8004db0:	f083 0301 	eor.w	r3, r3, #1
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <rfm95_set_power+0xb2>
 8004dba:	2300      	movs	r3, #0
 8004dbc:	e00e      	b.n	8004ddc <rfm95_set_power+0xd0>
	if (!write_register(handle, RFM95_REGISTER_PA_DAC, pa_dac_config)) return false;
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	214d      	movs	r1, #77	@ 0x4d
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f7ff fe03 	bl	80049d0 <write_register>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	f083 0301 	eor.w	r3, r3, #1
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <rfm95_set_power+0xce>
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	e000      	b.n	8004ddc <rfm95_set_power+0xd0>

	return true;
 8004dda:	2301      	movs	r3, #1
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	08007440 	.word	0x08007440
 8004de8:	0800769c 	.word	0x0800769c
 8004dec:	080073e0 	.word	0x080073e0

08004df0 <rfm95_init>:

bool rfm95_init(rfm95_handle_t *handle)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
	assert(handle->spi_handle->Init.Mode == SPI_MODE_MASTER);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e02:	d005      	beq.n	8004e10 <rfm95_init+0x20>
 8004e04:	4b99      	ldr	r3, [pc, #612]	@ (800506c <rfm95_init+0x27c>)
 8004e06:	4a9a      	ldr	r2, [pc, #616]	@ (8005070 <rfm95_init+0x280>)
 8004e08:	21cf      	movs	r1, #207	@ 0xcf
 8004e0a:	489a      	ldr	r0, [pc, #616]	@ (8005074 <rfm95_init+0x284>)
 8004e0c:	f001 f924 	bl	8006058 <__assert_func>
	assert(handle->spi_handle->Init.Direction == SPI_DIRECTION_2LINES);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d005      	beq.n	8004e26 <rfm95_init+0x36>
 8004e1a:	4b97      	ldr	r3, [pc, #604]	@ (8005078 <rfm95_init+0x288>)
 8004e1c:	4a94      	ldr	r2, [pc, #592]	@ (8005070 <rfm95_init+0x280>)
 8004e1e:	21d0      	movs	r1, #208	@ 0xd0
 8004e20:	4894      	ldr	r0, [pc, #592]	@ (8005074 <rfm95_init+0x284>)
 8004e22:	f001 f919 	bl	8006058 <__assert_func>
	assert(handle->spi_handle->Init.DataSize == SPI_DATASIZE_8BIT);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68db      	ldr	r3, [r3, #12]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d005      	beq.n	8004e3c <rfm95_init+0x4c>
 8004e30:	4b92      	ldr	r3, [pc, #584]	@ (800507c <rfm95_init+0x28c>)
 8004e32:	4a8f      	ldr	r2, [pc, #572]	@ (8005070 <rfm95_init+0x280>)
 8004e34:	21d1      	movs	r1, #209	@ 0xd1
 8004e36:	488f      	ldr	r0, [pc, #572]	@ (8005074 <rfm95_init+0x284>)
 8004e38:	f001 f90e 	bl	8006058 <__assert_func>
	assert(handle->spi_handle->Init.CLKPolarity == SPI_POLARITY_LOW);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d005      	beq.n	8004e52 <rfm95_init+0x62>
 8004e46:	4b8e      	ldr	r3, [pc, #568]	@ (8005080 <rfm95_init+0x290>)
 8004e48:	4a89      	ldr	r2, [pc, #548]	@ (8005070 <rfm95_init+0x280>)
 8004e4a:	21d2      	movs	r1, #210	@ 0xd2
 8004e4c:	4889      	ldr	r0, [pc, #548]	@ (8005074 <rfm95_init+0x284>)
 8004e4e:	f001 f903 	bl	8006058 <__assert_func>
	assert(handle->spi_handle->Init.CLKPhase == SPI_PHASE_1EDGE);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <rfm95_init+0x78>
 8004e5c:	4b89      	ldr	r3, [pc, #548]	@ (8005084 <rfm95_init+0x294>)
 8004e5e:	4a84      	ldr	r2, [pc, #528]	@ (8005070 <rfm95_init+0x280>)
 8004e60:	21d3      	movs	r1, #211	@ 0xd3
 8004e62:	4884      	ldr	r0, [pc, #528]	@ (8005074 <rfm95_init+0x284>)
 8004e64:	f001 f8f8 	bl	8006058 <__assert_func>
	assert(handle->get_precision_tick != NULL);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d105      	bne.n	8004e7c <rfm95_init+0x8c>
 8004e70:	4b85      	ldr	r3, [pc, #532]	@ (8005088 <rfm95_init+0x298>)
 8004e72:	4a7f      	ldr	r2, [pc, #508]	@ (8005070 <rfm95_init+0x280>)
 8004e74:	21d4      	movs	r1, #212	@ 0xd4
 8004e76:	487f      	ldr	r0, [pc, #508]	@ (8005074 <rfm95_init+0x284>)
 8004e78:	f001 f8ee 	bl	8006058 <__assert_func>
	assert(handle->random_int != NULL);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d105      	bne.n	8004e90 <rfm95_init+0xa0>
 8004e84:	4b81      	ldr	r3, [pc, #516]	@ (800508c <rfm95_init+0x29c>)
 8004e86:	4a7a      	ldr	r2, [pc, #488]	@ (8005070 <rfm95_init+0x280>)
 8004e88:	21d5      	movs	r1, #213	@ 0xd5
 8004e8a:	487a      	ldr	r0, [pc, #488]	@ (8005074 <rfm95_init+0x284>)
 8004e8c:	f001 f8e4 	bl	8006058 <__assert_func>
	assert(handle->precision_sleep_until != NULL);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d105      	bne.n	8004ea4 <rfm95_init+0xb4>
 8004e98:	4b7d      	ldr	r3, [pc, #500]	@ (8005090 <rfm95_init+0x2a0>)
 8004e9a:	4a75      	ldr	r2, [pc, #468]	@ (8005070 <rfm95_init+0x280>)
 8004e9c:	21d6      	movs	r1, #214	@ 0xd6
 8004e9e:	4875      	ldr	r0, [pc, #468]	@ (8005074 <rfm95_init+0x284>)
 8004ea0:	f001 f8da 	bl	8006058 <__assert_func>
	assert(handle->precision_tick_frequency > 10000);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea8:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d805      	bhi.n	8004ebc <rfm95_init+0xcc>
 8004eb0:	4b78      	ldr	r3, [pc, #480]	@ (8005094 <rfm95_init+0x2a4>)
 8004eb2:	4a6f      	ldr	r2, [pc, #444]	@ (8005070 <rfm95_init+0x280>)
 8004eb4:	21d7      	movs	r1, #215	@ 0xd7
 8004eb6:	486f      	ldr	r0, [pc, #444]	@ (8005074 <rfm95_init+0x284>)
 8004eb8:	f001 f8ce 	bl	8006058 <__assert_func>

	reset(handle);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f7ff fe1b 	bl	8004af8 <reset>

	// If there is reload function or the reload was unsuccessful or the magic does not match restore default.
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d012      	beq.n	8004ef0 <rfm95_init+0x100>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	3260      	adds	r2, #96	@ 0x60
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	4798      	blx	r3
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	f083 0301 	eor.w	r3, r3, #1
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d106      	bne.n	8004ef0 <rfm95_init+0x100>
	    handle->config.magic != RFM95_EEPROM_CONFIG_MAGIC) {
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 8004ee8:	f64a 3267 	movw	r2, #43879	@ 0xab67
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d002      	beq.n	8004ef6 <rfm95_init+0x106>
		config_load_default(handle);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f7ff fdcf 	bl	8004a94 <config_load_default>
	}

	// Check for correct version.
	uint8_t version;
	if (!read_register(handle, RFM95_REGISTER_VERSION, &version, 1)) return false;
 8004ef6:	f107 020f 	add.w	r2, r7, #15
 8004efa:	2301      	movs	r3, #1
 8004efc:	2142      	movs	r1, #66	@ 0x42
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f7ff fd2a 	bl	8004958 <read_register>
 8004f04:	4603      	mov	r3, r0
 8004f06:	f083 0301 	eor.w	r3, r3, #1
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <rfm95_init+0x124>
 8004f10:	2300      	movs	r3, #0
 8004f12:	e0a7      	b.n	8005064 <rfm95_init+0x274>
	if (version != RFM9x_VER) return false;
 8004f14:	7bfb      	ldrb	r3, [r7, #15]
 8004f16:	2b12      	cmp	r3, #18
 8004f18:	d001      	beq.n	8004f1e <rfm95_init+0x12e>
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	e0a2      	b.n	8005064 <rfm95_init+0x274>

	// Module must be placed in sleep mode before switching to lora.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_SLEEP)) return false;
 8004f1e:	2200      	movs	r2, #0
 8004f20:	2101      	movs	r1, #1
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f7ff fd54 	bl	80049d0 <write_register>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	f083 0301 	eor.w	r3, r3, #1
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <rfm95_init+0x148>
 8004f34:	2300      	movs	r3, #0
 8004f36:	e095      	b.n	8005064 <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8004f38:	2280      	movs	r2, #128	@ 0x80
 8004f3a:	2101      	movs	r1, #1
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f7ff fd47 	bl	80049d0 <write_register>
 8004f42:	4603      	mov	r3, r0
 8004f44:	f083 0301 	eor.w	r3, r3, #1
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d001      	beq.n	8004f52 <rfm95_init+0x162>
 8004f4e:	2300      	movs	r3, #0
 8004f50:	e088      	b.n	8005064 <rfm95_init+0x274>

	// Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 8004f52:	2200      	movs	r2, #0
 8004f54:	2140      	movs	r1, #64	@ 0x40
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7ff fd3a 	bl	80049d0 <write_register>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	f083 0301 	eor.w	r3, r3, #1
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <rfm95_init+0x17c>
 8004f68:	2300      	movs	r3, #0
 8004f6a:	e07b      	b.n	8005064 <rfm95_init+0x274>

	if (handle->on_after_interrupts_configured != NULL) {
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d002      	beq.n	8004f7a <rfm95_init+0x18a>
		handle->on_after_interrupts_configured();
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f78:	4798      	blx	r3
	}

	// Set module power to 17dbm.
	if (!rfm95_set_power(handle, 17)) return false;
 8004f7a:	2111      	movs	r1, #17
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f7ff fec5 	bl	8004d0c <rfm95_set_power>
 8004f82:	4603      	mov	r3, r0
 8004f84:	f083 0301 	eor.w	r3, r3, #1
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <rfm95_init+0x1a2>
 8004f8e:	2300      	movs	r3, #0
 8004f90:	e068      	b.n	8005064 <rfm95_init+0x274>

	// Set LNA to the highest gain with 150% boost.
	if (!write_register(handle, RFM95_REGISTER_LNA, 0x23)) return false;
 8004f92:	2223      	movs	r2, #35	@ 0x23
 8004f94:	210c      	movs	r1, #12
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7ff fd1a 	bl	80049d0 <write_register>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	f083 0301 	eor.w	r3, r3, #1
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d001      	beq.n	8004fac <rfm95_init+0x1bc>
 8004fa8:	2300      	movs	r3, #0
 8004faa:	e05b      	b.n	8005064 <rfm95_init+0x274>

	// Preamble set to 8 + 4.25 = 12.25 symbols.
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_MSB, 0x00)) return false;
 8004fac:	2200      	movs	r2, #0
 8004fae:	2120      	movs	r1, #32
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f7ff fd0d 	bl	80049d0 <write_register>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	f083 0301 	eor.w	r3, r3, #1
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <rfm95_init+0x1d6>
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	e04e      	b.n	8005064 <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_LSB, 0x08)) return false;
 8004fc6:	2208      	movs	r2, #8
 8004fc8:	2121      	movs	r1, #33	@ 0x21
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7ff fd00 	bl	80049d0 <write_register>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	f083 0301 	eor.w	r3, r3, #1
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <rfm95_init+0x1f0>
 8004fdc:	2300      	movs	r3, #0
 8004fde:	e041      	b.n	8005064 <rfm95_init+0x274>

	// Set TTN sync word 0x34.
	if (!write_register(handle, RFM95_REGISTER_SYNC_WORD, 0x34)) return false;
 8004fe0:	2234      	movs	r2, #52	@ 0x34
 8004fe2:	2139      	movs	r1, #57	@ 0x39
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f7ff fcf3 	bl	80049d0 <write_register>
 8004fea:	4603      	mov	r3, r0
 8004fec:	f083 0301 	eor.w	r3, r3, #1
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <rfm95_init+0x20a>
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	e034      	b.n	8005064 <rfm95_init+0x274>

	// Set up TX and RX FIFO base addresses.
	if (!write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, 0x80)) return false;
 8004ffa:	2280      	movs	r2, #128	@ 0x80
 8004ffc:	210e      	movs	r1, #14
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7ff fce6 	bl	80049d0 <write_register>
 8005004:	4603      	mov	r3, r0
 8005006:	f083 0301 	eor.w	r3, r3, #1
 800500a:	b2db      	uxtb	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	d001      	beq.n	8005014 <rfm95_init+0x224>
 8005010:	2300      	movs	r3, #0
 8005012:	e027      	b.n	8005064 <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, 0x00)) return false;
 8005014:	2200      	movs	r2, #0
 8005016:	210f      	movs	r1, #15
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f7ff fcd9 	bl	80049d0 <write_register>
 800501e:	4603      	mov	r3, r0
 8005020:	f083 0301 	eor.w	r3, r3, #1
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <rfm95_init+0x23e>
 800502a:	2300      	movs	r3, #0
 800502c:	e01a      	b.n	8005064 <rfm95_init+0x274>

	// Maximum payload length of the RFM95 is 64.
	if (!write_register(handle, RFM95_REGISTER_MAX_PAYLOAD_LENGTH, 64)) return false;
 800502e:	2240      	movs	r2, #64	@ 0x40
 8005030:	2123      	movs	r1, #35	@ 0x23
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f7ff fccc 	bl	80049d0 <write_register>
 8005038:	4603      	mov	r3, r0
 800503a:	f083 0301 	eor.w	r3, r3, #1
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d001      	beq.n	8005048 <rfm95_init+0x258>
 8005044:	2300      	movs	r3, #0
 8005046:	e00d      	b.n	8005064 <rfm95_init+0x274>

	// Let module sleep after initialisation.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8005048:	2280      	movs	r2, #128	@ 0x80
 800504a:	2101      	movs	r1, #1
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f7ff fcbf 	bl	80049d0 <write_register>
 8005052:	4603      	mov	r3, r0
 8005054:	f083 0301 	eor.w	r3, r3, #1
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <rfm95_init+0x272>
 800505e:	2300      	movs	r3, #0
 8005060:	e000      	b.n	8005064 <rfm95_init+0x274>

	return true;
 8005062:	2301      	movs	r3, #1
}
 8005064:	4618      	mov	r0, r3
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	0800746c 	.word	0x0800746c
 8005070:	080076ac 	.word	0x080076ac
 8005074:	080073e0 	.word	0x080073e0
 8005078:	080074a0 	.word	0x080074a0
 800507c:	080074dc 	.word	0x080074dc
 8005080:	08007514 	.word	0x08007514
 8005084:	08007550 	.word	0x08007550
 8005088:	08007588 	.word	0x08007588
 800508c:	080075ac 	.word	0x080075ac
 8005090:	080075c8 	.word	0x080075c8
 8005094:	080075f0 	.word	0x080075f0

08005098 <process_mac_commands>:

static bool process_mac_commands(rfm95_handle_t *handle, const uint8_t *frame_payload,
                                 size_t frame_payload_length, uint8_t answer_buffer[51], uint8_t *answer_buffer_length,
                                 int8_t snr)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b08c      	sub	sp, #48	@ 0x30
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	603b      	str	r3, [r7, #0]
	uint8_t index = 0;
 80050a6:	2300      	movs	r3, #0
 80050a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t answer_index = 0;
 80050ac:	2300      	movs	r3, #0
 80050ae:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	while (index < frame_payload_length) {
 80050b2:	e1dd      	b.n	8005470 <process_mac_commands+0x3d8>
		switch (frame_payload[index++])
 80050b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80050be:	461a      	mov	r2, r3
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	4413      	add	r3, r2
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	3b01      	subs	r3, #1
 80050c8:	2b0c      	cmp	r3, #12
 80050ca:	f200 81d1 	bhi.w	8005470 <process_mac_commands+0x3d8>
 80050ce:	a201      	add	r2, pc, #4	@ (adr r2, 80050d4 <process_mac_commands+0x3c>)
 80050d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d4:	08005109 	.word	0x08005109
 80050d8:	08005123 	.word	0x08005123
 80050dc:	08005141 	.word	0x08005141
 80050e0:	0800515f 	.word	0x0800515f
 80050e4:	08005179 	.word	0x08005179
 80050e8:	08005227 	.word	0x08005227
 80050ec:	08005295 	.word	0x08005295
 80050f0:	080053c7 	.word	0x080053c7
 80050f4:	08005427 	.word	0x08005427
 80050f8:	08005435 	.word	0x08005435
 80050fc:	08005447 	.word	0x08005447
 8005100:	08005455 	.word	0x08005455
 8005104:	08005471 	.word	0x08005471
		{
			case 0x01: // ResetConf
			{
				if (index >= frame_payload_length) return false;
 8005108:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	429a      	cmp	r2, r3
 8005110:	d801      	bhi.n	8005116 <process_mac_commands+0x7e>
 8005112:	2300      	movs	r3, #0
 8005114:	e1b7      	b.n	8005486 <process_mac_commands+0x3ee>

				index += 1;
 8005116:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800511a:	3301      	adds	r3, #1
 800511c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8005120:	e1a6      	b.n	8005470 <process_mac_commands+0x3d8>
			}
			case 0x02: // LinkCheckReq
			{
				if ((index + 1) >= frame_payload_length) return false;
 8005122:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005126:	3301      	adds	r3, #1
 8005128:	461a      	mov	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4293      	cmp	r3, r2
 800512e:	d801      	bhi.n	8005134 <process_mac_commands+0x9c>
 8005130:	2300      	movs	r3, #0
 8005132:	e1a8      	b.n	8005486 <process_mac_commands+0x3ee>

				index += 2;
 8005134:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005138:	3302      	adds	r3, #2
 800513a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800513e:	e197      	b.n	8005470 <process_mac_commands+0x3d8>
			}
			case 0x03: // LinkADRReq
			{
				if ((index + 3) >= frame_payload_length) return false;
 8005140:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005144:	3303      	adds	r3, #3
 8005146:	461a      	mov	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4293      	cmp	r3, r2
 800514c:	d801      	bhi.n	8005152 <process_mac_commands+0xba>
 800514e:	2300      	movs	r3, #0
 8005150:	e199      	b.n	8005486 <process_mac_commands+0x3ee>

				index += 4;
 8005152:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005156:	3304      	adds	r3, #4
 8005158:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800515c:	e188      	b.n	8005470 <process_mac_commands+0x3d8>
			}
			case 0x04: // DutyCycleReq
			{
				if (index >= frame_payload_length) return false;
 800515e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	429a      	cmp	r2, r3
 8005166:	d801      	bhi.n	800516c <process_mac_commands+0xd4>
 8005168:	2300      	movs	r3, #0
 800516a:	e18c      	b.n	8005486 <process_mac_commands+0x3ee>

				index += 1;
 800516c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005170:	3301      	adds	r3, #1
 8005172:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8005176:	e17b      	b.n	8005470 <process_mac_commands+0x3d8>
			}
			case 0x05: // RXParamSetupReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8005178:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800517c:	3304      	adds	r3, #4
 800517e:	461a      	mov	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4293      	cmp	r3, r2
 8005184:	d801      	bhi.n	800518a <process_mac_commands+0xf2>
 8005186:	2300      	movs	r3, #0
 8005188:	e17d      	b.n	8005486 <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 800518a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800518e:	2b30      	cmp	r3, #48	@ 0x30
 8005190:	d901      	bls.n	8005196 <process_mac_commands+0xfe>
 8005192:	2300      	movs	r3, #0
 8005194:	e177      	b.n	8005486 <process_mac_commands+0x3ee>

				uint8_t dl_settings = frame_payload[index++];
 8005196:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800519a:	1c5a      	adds	r2, r3, #1
 800519c:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80051a0:	461a      	mov	r2, r3
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	4413      	add	r3, r2
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	77bb      	strb	r3, [r7, #30]
				uint8_t frequency_lsb = frame_payload[index++];
 80051aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051ae:	1c5a      	adds	r2, r3, #1
 80051b0:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80051b4:	461a      	mov	r2, r3
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	4413      	add	r3, r2
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	777b      	strb	r3, [r7, #29]
				uint8_t frequency_msb = frame_payload[index++];
 80051be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80051c8:	461a      	mov	r2, r3
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	4413      	add	r3, r2
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	773b      	strb	r3, [r7, #28]
				uint8_t frequency_hsb = frame_payload[index++];
 80051d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80051dc:	461a      	mov	r2, r3
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	4413      	add	r3, r2
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	76fb      	strb	r3, [r7, #27]
				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 80051e6:	7f7a      	ldrb	r2, [r7, #29]
 80051e8:	7f3b      	ldrb	r3, [r7, #28]
 80051ea:	021b      	lsls	r3, r3, #8
 80051ec:	431a      	orrs	r2, r3
 80051ee:	7efb      	ldrb	r3, [r7, #27]
 80051f0:	041b      	lsls	r3, r3, #16
 80051f2:	4313      	orrs	r3, r2
 80051f4:	2264      	movs	r2, #100	@ 0x64
 80051f6:	fb02 f303 	mul.w	r3, r2, r3
 80051fa:	617b      	str	r3, [r7, #20]

				answer_buffer[answer_index++] = 0x05;
 80051fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005206:	461a      	mov	r2, r3
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	4413      	add	r3, r2
 800520c:	2205      	movs	r2, #5
 800520e:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0b0000111;
 8005210:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005214:	1c5a      	adds	r2, r3, #1
 8005216:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800521a:	461a      	mov	r2, r3
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	4413      	add	r3, r2
 8005220:	2207      	movs	r2, #7
 8005222:	701a      	strb	r2, [r3, #0]
				break;
 8005224:	e124      	b.n	8005470 <process_mac_commands+0x3d8>
			}
			case 0x06: // DevStatusReq
			{
				if ((answer_index + 3) >= 51) return false;
 8005226:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800522a:	2b2f      	cmp	r3, #47	@ 0x2f
 800522c:	d901      	bls.n	8005232 <process_mac_commands+0x19a>
 800522e:	2300      	movs	r3, #0
 8005230:	e129      	b.n	8005486 <process_mac_commands+0x3ee>

				uint8_t margin = (uint8_t)(snr & 0x1f);
 8005232:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8005236:	f003 031f 	and.w	r3, r3, #31
 800523a:	f887 3020 	strb.w	r3, [r7, #32]
				uint8_t battery_level = handle->get_battery_level == NULL ? 0xff : handle->get_battery_level();
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005242:	2b00      	cmp	r3, #0
 8005244:	d004      	beq.n	8005250 <process_mac_commands+0x1b8>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800524a:	4798      	blx	r3
 800524c:	4603      	mov	r3, r0
 800524e:	e000      	b.n	8005252 <process_mac_commands+0x1ba>
 8005250:	23ff      	movs	r3, #255	@ 0xff
 8005252:	77fb      	strb	r3, [r7, #31]

				answer_buffer[answer_index++] = 0x06;
 8005254:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800525e:	461a      	mov	r2, r3
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	4413      	add	r3, r2
 8005264:	2206      	movs	r2, #6
 8005266:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = battery_level;
 8005268:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800526c:	1c5a      	adds	r2, r3, #1
 800526e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005272:	461a      	mov	r2, r3
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	4413      	add	r3, r2
 8005278:	7ffa      	ldrb	r2, [r7, #31]
 800527a:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = margin;
 800527c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005280:	1c5a      	adds	r2, r3, #1
 8005282:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005286:	461a      	mov	r2, r3
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	4413      	add	r3, r2
 800528c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005290:	701a      	strb	r2, [r3, #0]
				break;
 8005292:	e0ed      	b.n	8005470 <process_mac_commands+0x3d8>
			}
			case 0x07: // NewChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8005294:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005298:	3304      	adds	r3, #4
 800529a:	461a      	mov	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4293      	cmp	r3, r2
 80052a0:	d801      	bhi.n	80052a6 <process_mac_commands+0x20e>
 80052a2:	2300      	movs	r3, #0
 80052a4:	e0ef      	b.n	8005486 <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 80052a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052aa:	2b30      	cmp	r3, #48	@ 0x30
 80052ac:	d901      	bls.n	80052b2 <process_mac_commands+0x21a>
 80052ae:	2300      	movs	r3, #0
 80052b0:	e0e9      	b.n	8005486 <process_mac_commands+0x3ee>

				uint8_t channel_index = frame_payload[index++];
 80052b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80052bc:	461a      	mov	r2, r3
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	4413      	add	r3, r2
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
				uint8_t frequency_lsb = frame_payload[index++];
 80052c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052cc:	1c5a      	adds	r2, r3, #1
 80052ce:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80052d2:	461a      	mov	r2, r3
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	4413      	add	r3, r2
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
				uint8_t frequency_msb = frame_payload[index++];
 80052de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052e2:	1c5a      	adds	r2, r3, #1
 80052e4:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80052e8:	461a      	mov	r2, r3
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	4413      	add	r3, r2
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
				uint8_t frequency_hsb = frame_payload[index++];
 80052f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80052fe:	461a      	mov	r2, r3
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	4413      	add	r3, r2
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
				uint8_t min_max_dr = frame_payload[index++];
 800530a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8005314:	461a      	mov	r2, r3
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	4413      	add	r3, r2
 800531a:	781b      	ldrb	r3, [r3, #0]
 800531c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 8005320:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8005324:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005328:	021b      	lsls	r3, r3, #8
 800532a:	431a      	orrs	r2, r3
 800532c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005330:	041b      	lsls	r3, r3, #16
 8005332:	4313      	orrs	r3, r2
 8005334:	2264      	movs	r2, #100	@ 0x64
 8005336:	fb02 f303 	mul.w	r3, r2, r3
 800533a:	627b      	str	r3, [r7, #36]	@ 0x24
				uint8_t min_dr = min_max_dr & 0x0f;
 800533c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005340:	f003 030f 	and.w	r3, r3, #15
 8005344:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				uint8_t max_dr = (min_max_dr >> 4) & 0x0f;
 8005348:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800534c:	091b      	lsrs	r3, r3, #4
 800534e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

				if (channel_index >= 3) {
 8005352:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005356:	2b02      	cmp	r3, #2
 8005358:	d906      	bls.n	8005368 <process_mac_commands+0x2d0>
					config_set_channel(handle, channel_index, frequency);
 800535a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800535e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005360:	4619      	mov	r1, r3
 8005362:	68f8      	ldr	r0, [r7, #12]
 8005364:	f7ff fb66 	bl	8004a34 <config_set_channel>
				}

				bool dr_supports_125kHz_SF7 = min_dr <= 5 || max_dr >= 5;
 8005368:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800536c:	2b05      	cmp	r3, #5
 800536e:	d903      	bls.n	8005378 <process_mac_commands+0x2e0>
 8005370:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005374:	2b04      	cmp	r3, #4
 8005376:	d901      	bls.n	800537c <process_mac_commands+0x2e4>
 8005378:	2301      	movs	r3, #1
 800537a:	e000      	b.n	800537e <process_mac_commands+0x2e6>
 800537c:	2300      	movs	r3, #0
 800537e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8005382:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

				answer_buffer[answer_index++] = 0x07;
 800538e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8005398:	461a      	mov	r2, r3
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	4413      	add	r3, r2
 800539e:	2207      	movs	r2, #7
 80053a0:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0x01 | (dr_supports_125kHz_SF7 << 1);
 80053a2:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80053a6:	005b      	lsls	r3, r3, #1
 80053a8:	b25b      	sxtb	r3, r3
 80053aa:	f043 0301 	orr.w	r3, r3, #1
 80053ae:	b25a      	sxtb	r2, r3
 80053b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80053b4:	1c59      	adds	r1, r3, #1
 80053b6:	f887 102e 	strb.w	r1, [r7, #46]	@ 0x2e
 80053ba:	4619      	mov	r1, r3
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	440b      	add	r3, r1
 80053c0:	b2d2      	uxtb	r2, r2
 80053c2:	701a      	strb	r2, [r3, #0]
				break;
 80053c4:	e054      	b.n	8005470 <process_mac_commands+0x3d8>
			}
			case 0x08: // RXTimingSetupReq
			{
				if (index >= frame_payload_length) return false;
 80053c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d801      	bhi.n	80053d4 <process_mac_commands+0x33c>
 80053d0:	2300      	movs	r3, #0
 80053d2:	e058      	b.n	8005486 <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 80053d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80053d8:	2b30      	cmp	r3, #48	@ 0x30
 80053da:	d901      	bls.n	80053e0 <process_mac_commands+0x348>
 80053dc:	2300      	movs	r3, #0
 80053de:	e052      	b.n	8005486 <process_mac_commands+0x3ee>

				handle->config.rx1_delay = frame_payload[index++] & 0xf;
 80053e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80053ea:	461a      	mov	r2, r3
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	4413      	add	r3, r2
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	f003 030f 	and.w	r3, r3, #15
 80053f6:	b2da      	uxtb	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				if (handle->config.rx1_delay == 0) {
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8005404:	2b00      	cmp	r3, #0
 8005406:	d103      	bne.n	8005410 <process_mac_commands+0x378>
					handle->config.rx1_delay = 1;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				}

				answer_buffer[answer_index++] = 0x08;
 8005410:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005414:	1c5a      	adds	r2, r3, #1
 8005416:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800541a:	461a      	mov	r2, r3
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	4413      	add	r3, r2
 8005420:	2208      	movs	r2, #8
 8005422:	701a      	strb	r2, [r3, #0]
				break;
 8005424:	e024      	b.n	8005470 <process_mac_commands+0x3d8>
			}
			case 0x09: // TxParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 8005426:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	429a      	cmp	r2, r3
 800542e:	d818      	bhi.n	8005462 <process_mac_commands+0x3ca>
 8005430:	2300      	movs	r3, #0
 8005432:	e028      	b.n	8005486 <process_mac_commands+0x3ee>

				break;
			}
			case 0x0a: // DlChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8005434:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005438:	3304      	adds	r3, #4
 800543a:	461a      	mov	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4293      	cmp	r3, r2
 8005440:	d811      	bhi.n	8005466 <process_mac_commands+0x3ce>
 8005442:	2300      	movs	r3, #0
 8005444:	e01f      	b.n	8005486 <process_mac_commands+0x3ee>

				break;
			}
			case 0x0b: // RekeyConf
			{
				if (index >= frame_payload_length) return false;
 8005446:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	429a      	cmp	r2, r3
 800544e:	d80c      	bhi.n	800546a <process_mac_commands+0x3d2>
 8005450:	2300      	movs	r3, #0
 8005452:	e018      	b.n	8005486 <process_mac_commands+0x3ee>

				break;
			}
			case 0x0c: // ADRParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 8005454:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	429a      	cmp	r2, r3
 800545c:	d807      	bhi.n	800546e <process_mac_commands+0x3d6>
 800545e:	2300      	movs	r3, #0
 8005460:	e011      	b.n	8005486 <process_mac_commands+0x3ee>
				break;
 8005462:	bf00      	nop
 8005464:	e004      	b.n	8005470 <process_mac_commands+0x3d8>
				break;
 8005466:	bf00      	nop
 8005468:	e002      	b.n	8005470 <process_mac_commands+0x3d8>
				break;
 800546a:	bf00      	nop
 800546c:	e000      	b.n	8005470 <process_mac_commands+0x3d8>

				break;
 800546e:	bf00      	nop
	while (index < frame_payload_length) {
 8005470:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	429a      	cmp	r2, r3
 8005478:	f63f ae1c 	bhi.w	80050b4 <process_mac_commands+0x1c>
				break;
			}
		}
	}

	*answer_buffer_length = answer_index;
 800547c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800547e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005482:	701a      	strb	r2, [r3, #0]
	return true;
 8005484:	2301      	movs	r3, #1
}
 8005486:	4618      	mov	r0, r3
 8005488:	3730      	adds	r7, #48	@ 0x30
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop

08005490 <receive_at_scheduled_time>:

static bool receive_at_scheduled_time(rfm95_handle_t *handle, uint32_t scheduled_time)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b082      	sub	sp, #8
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
	// Sleep until 1ms before the scheduled time.
	handle->precision_sleep_until(scheduled_time - handle->precision_tick_frequency / 1000);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80054a2:	492b      	ldr	r1, [pc, #172]	@ (8005550 <receive_at_scheduled_time+0xc0>)
 80054a4:	fba1 1202 	umull	r1, r2, r1, r2
 80054a8:	0992      	lsrs	r2, r2, #6
 80054aa:	6839      	ldr	r1, [r7, #0]
 80054ac:	1a8a      	subs	r2, r1, r2
 80054ae:	4610      	mov	r0, r2
 80054b0:	4798      	blx	r3

	// Clear flags and previous interrupt time, configure mapping for RX done.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 80054b2:	2200      	movs	r2, #0
 80054b4:	2140      	movs	r1, #64	@ 0x40
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7ff fa8a 	bl	80049d0 <write_register>
 80054bc:	4603      	mov	r3, r0
 80054be:	f083 0301 	eor.w	r3, r3, #1
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d001      	beq.n	80054cc <receive_at_scheduled_time+0x3c>
 80054c8:	2300      	movs	r3, #0
 80054ca:	e03c      	b.n	8005546 <receive_at_scheduled_time+0xb6>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80054cc:	22ff      	movs	r2, #255	@ 0xff
 80054ce:	2112      	movs	r1, #18
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f7ff fa7d 	bl	80049d0 <write_register>
 80054d6:	4603      	mov	r3, r0
 80054d8:	f083 0301 	eor.w	r3, r3, #1
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d001      	beq.n	80054e6 <receive_at_scheduled_time+0x56>
 80054e2:	2300      	movs	r3, #0
 80054e4:	e02f      	b.n	8005546 <receive_at_scheduled_time+0xb6>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 80054fe:	2281      	movs	r2, #129	@ 0x81
 8005500:	2101      	movs	r1, #1
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f7ff fa64 	bl	80049d0 <write_register>
 8005508:	4603      	mov	r3, r0
 800550a:	f083 0301 	eor.w	r3, r3, #1
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b00      	cmp	r3, #0
 8005512:	d001      	beq.n	8005518 <receive_at_scheduled_time+0x88>
 8005514:	2300      	movs	r3, #0
 8005516:	e016      	b.n	8005546 <receive_at_scheduled_time+0xb6>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 8005518:	220a      	movs	r2, #10
 800551a:	2102      	movs	r1, #2
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7ff fb8f 	bl	8004c40 <wait_for_irq>

	// Now sleep until the real scheduled time.
	handle->precision_sleep_until(scheduled_time);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005526:	6838      	ldr	r0, [r7, #0]
 8005528:	4798      	blx	r3

	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_RX_SINGLE)) return false;
 800552a:	2286      	movs	r2, #134	@ 0x86
 800552c:	2101      	movs	r1, #1
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f7ff fa4e 	bl	80049d0 <write_register>
 8005534:	4603      	mov	r3, r0
 8005536:	f083 0301 	eor.w	r3, r3, #1
 800553a:	b2db      	uxtb	r3, r3
 800553c:	2b00      	cmp	r3, #0
 800553e:	d001      	beq.n	8005544 <receive_at_scheduled_time+0xb4>
 8005540:	2300      	movs	r3, #0
 8005542:	e000      	b.n	8005546 <receive_at_scheduled_time+0xb6>

	return true;
 8005544:	2301      	movs	r3, #1
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	10624dd3 	.word	0x10624dd3

08005554 <calculate_rx_timings>:

static void calculate_rx_timings(rfm95_handle_t *handle, uint32_t bw, uint8_t sf, uint32_t tx_ticks,
                                 uint32_t *rx_target, uint32_t *rx_window_symbols)
{
 8005554:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005558:	b08a      	sub	sp, #40	@ 0x28
 800555a:	af00      	add	r7, sp, #0
 800555c:	60f8      	str	r0, [r7, #12]
 800555e:	60b9      	str	r1, [r7, #8]
 8005560:	603b      	str	r3, [r7, #0]
 8005562:	4613      	mov	r3, r2
 8005564:	71fb      	strb	r3, [r7, #7]
	volatile int32_t symbol_rate_ns = (int32_t)(((2 << (sf - 1)) * 1000000) / bw);
 8005566:	79fb      	ldrb	r3, [r7, #7]
 8005568:	3b01      	subs	r3, #1
 800556a:	2202      	movs	r2, #2
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	4a29      	ldr	r2, [pc, #164]	@ (8005618 <calculate_rx_timings+0xc4>)
 8005572:	fb02 f303 	mul.w	r3, r2, r3
 8005576:	461a      	mov	r2, r3
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	fbb2 f3f3 	udiv	r3, r2, r3
 800557e:	627b      	str	r3, [r7, #36]	@ 0x24

	volatile int32_t rx_timing_error_ns = (int32_t)(handle->precision_tick_drift_ns_per_s * handle->config.rx1_delay);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 800558a:	fb02 f303 	mul.w	r3, r2, r3
 800558e:	623b      	str	r3, [r7, #32]
	volatile int32_t rx_window_ns = 2 * symbol_rate_ns + 2 * rx_timing_error_ns;
 8005590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005592:	6a3b      	ldr	r3, [r7, #32]
 8005594:	4413      	add	r3, r2
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	61fb      	str	r3, [r7, #28]
	volatile int32_t rx_offset_ns = 4 * symbol_rate_ns - (rx_timing_error_ns / 2);
 800559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559c:	009a      	lsls	r2, r3, #2
 800559e:	6a3b      	ldr	r3, [r7, #32]
 80055a0:	0fd9      	lsrs	r1, r3, #31
 80055a2:	440b      	add	r3, r1
 80055a4:	105b      	asrs	r3, r3, #1
 80055a6:	425b      	negs	r3, r3
 80055a8:	4413      	add	r3, r2
 80055aa:	61bb      	str	r3, [r7, #24]
	volatile int32_t rx_offset_ticks = (int32_t)(((int64_t)rx_offset_ns * (int64_t)handle->precision_tick_frequency) / 1000000);
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	17da      	asrs	r2, r3, #31
 80055b0:	469a      	mov	sl, r3
 80055b2:	4693      	mov	fp, r2
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b8:	2200      	movs	r2, #0
 80055ba:	4698      	mov	r8, r3
 80055bc:	4691      	mov	r9, r2
 80055be:	fb08 f20b 	mul.w	r2, r8, fp
 80055c2:	fb0a f309 	mul.w	r3, sl, r9
 80055c6:	4413      	add	r3, r2
 80055c8:	fbaa 4508 	umull	r4, r5, sl, r8
 80055cc:	442b      	add	r3, r5
 80055ce:	461d      	mov	r5, r3
 80055d0:	4a11      	ldr	r2, [pc, #68]	@ (8005618 <calculate_rx_timings+0xc4>)
 80055d2:	f04f 0300 	mov.w	r3, #0
 80055d6:	4620      	mov	r0, r4
 80055d8:	4629      	mov	r1, r5
 80055da:	f7fa fe59 	bl	8000290 <__aeabi_ldivmod>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4613      	mov	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]
	*rx_target = tx_ticks + handle->precision_tick_frequency * handle->config.rx1_delay + rx_offset_ticks;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 80055f0:	fb03 f202 	mul.w	r2, r3, r2
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	4413      	add	r3, r2
 80055f8:	697a      	ldr	r2, [r7, #20]
 80055fa:	441a      	add	r2, r3
 80055fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055fe:	601a      	str	r2, [r3, #0]
	*rx_window_symbols = rx_window_ns / symbol_rate_ns;
 8005600:	69fa      	ldr	r2, [r7, #28]
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	fb92 f3f3 	sdiv	r3, r2, r3
 8005608:	461a      	mov	r2, r3
 800560a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800560c:	601a      	str	r2, [r3, #0]
}
 800560e:	bf00      	nop
 8005610:	3728      	adds	r7, #40	@ 0x28
 8005612:	46bd      	mov	sp, r7
 8005614:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005618:	000f4240 	.word	0x000f4240

0800561c <receive_package>:

static bool receive_package(rfm95_handle_t *handle, uint32_t tx_ticks, uint8_t *payload_buf, size_t *payload_len,
                            int8_t *snr)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b08c      	sub	sp, #48	@ 0x30
 8005620:	af02      	add	r7, sp, #8
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
 8005628:	603b      	str	r3, [r7, #0]
	*payload_len = 0;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	2200      	movs	r2, #0
 800562e:	601a      	str	r2, [r3, #0]

	uint32_t rx1_target, rx1_window_symbols;
	calculate_rx_timings(handle, 125000, 7, tx_ticks, &rx1_target, &rx1_window_symbols);
 8005630:	f107 0320 	add.w	r3, r7, #32
 8005634:	9301      	str	r3, [sp, #4]
 8005636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	2207      	movs	r2, #7
 8005640:	49ab      	ldr	r1, [pc, #684]	@ (80058f0 <receive_package+0x2d4>)
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f7ff ff86 	bl	8005554 <calculate_rx_timings>

	assert(rx1_window_symbols <= 0x3ff);
 8005648:	6a3b      	ldr	r3, [r7, #32]
 800564a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800564e:	d306      	bcc.n	800565e <receive_package+0x42>
 8005650:	4ba8      	ldr	r3, [pc, #672]	@ (80058f4 <receive_package+0x2d8>)
 8005652:	4aa9      	ldr	r2, [pc, #676]	@ (80058f8 <receive_package+0x2dc>)
 8005654:	f44f 71e2 	mov.w	r1, #452	@ 0x1c4
 8005658:	48a8      	ldr	r0, [pc, #672]	@ (80058fc <receive_package+0x2e0>)
 800565a:	f000 fcfd 	bl	8006058 <__assert_func>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 800565e:	2272      	movs	r2, #114	@ 0x72
 8005660:	211d      	movs	r1, #29
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f7ff f9b4 	bl	80049d0 <write_register>
 8005668:	4603      	mov	r3, r0
 800566a:	f083 0301 	eor.w	r3, r3, #1
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <receive_package+0x5c>
 8005674:	2300      	movs	r3, #0
 8005676:	e136      	b.n	80058e6 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx1_window_symbols >> 8) & 0x3))) return false;
 8005678:	6a3b      	ldr	r3, [r7, #32]
 800567a:	0a1b      	lsrs	r3, r3, #8
 800567c:	b2db      	uxtb	r3, r3
 800567e:	f003 0303 	and.w	r3, r3, #3
 8005682:	b2db      	uxtb	r3, r3
 8005684:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 8005688:	b2db      	uxtb	r3, r3
 800568a:	461a      	mov	r2, r3
 800568c:	211e      	movs	r1, #30
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f7ff f99e 	bl	80049d0 <write_register>
 8005694:	4603      	mov	r3, r0
 8005696:	f083 0301 	eor.w	r3, r3, #1
 800569a:	b2db      	uxtb	r3, r3
 800569c:	2b00      	cmp	r3, #0
 800569e:	d001      	beq.n	80056a4 <receive_package+0x88>
 80056a0:	2300      	movs	r3, #0
 80056a2:	e120      	b.n	80058e6 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 80056a4:	2204      	movs	r2, #4
 80056a6:	2126      	movs	r1, #38	@ 0x26
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f7ff f991 	bl	80049d0 <write_register>
 80056ae:	4603      	mov	r3, r0
 80056b0:	f083 0301 	eor.w	r3, r3, #1
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <receive_package+0xa2>
 80056ba:	2300      	movs	r3, #0
 80056bc:	e113      	b.n	80058e6 <receive_package+0x2ca>

	// Set maximum symbol timeout.
	if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx1_window_symbols)) return false;
 80056be:	6a3b      	ldr	r3, [r7, #32]
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	461a      	mov	r2, r3
 80056c4:	211f      	movs	r1, #31
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f7ff f982 	bl	80049d0 <write_register>
 80056cc:	4603      	mov	r3, r0
 80056ce:	f083 0301 	eor.w	r3, r3, #1
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d001      	beq.n	80056dc <receive_package+0xc0>
 80056d8:	2300      	movs	r3, #0
 80056da:	e104      	b.n	80058e6 <receive_package+0x2ca>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_RX)) return false;
 80056dc:	2267      	movs	r2, #103	@ 0x67
 80056de:	2133      	movs	r1, #51	@ 0x33
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f7ff f975 	bl	80049d0 <write_register>
 80056e6:	4603      	mov	r3, r0
 80056e8:	f083 0301 	eor.w	r3, r3, #1
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <receive_package+0xda>
 80056f2:	2300      	movs	r3, #0
 80056f4:	e0f7      	b.n	80058e6 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_RX)) return false;
 80056f6:	2219      	movs	r2, #25
 80056f8:	213b      	movs	r1, #59	@ 0x3b
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f7ff f968 	bl	80049d0 <write_register>
 8005700:	4603      	mov	r3, r0
 8005702:	f083 0301 	eor.w	r3, r3, #1
 8005706:	b2db      	uxtb	r3, r3
 8005708:	2b00      	cmp	r3, #0
 800570a:	d001      	beq.n	8005710 <receive_package+0xf4>
 800570c:	2300      	movs	r3, #0
 800570e:	e0ea      	b.n	80058e6 <receive_package+0x2ca>

	receive_at_scheduled_time(handle, rx1_target);
 8005710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005712:	4619      	mov	r1, r3
 8005714:	68f8      	ldr	r0, [r7, #12]
 8005716:	f7ff febb 	bl	8005490 <receive_at_scheduled_time>

	// If there was nothing received during RX1, try RX2.
	if (!wait_for_rx_irqs(handle)) {
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f7ff fac0 	bl	8004ca0 <wait_for_rx_irqs>
 8005720:	4603      	mov	r3, r0
 8005722:	f083 0301 	eor.w	r3, r3, #1
 8005726:	b2db      	uxtb	r3, r3
 8005728:	2b00      	cmp	r3, #0
 800572a:	d07a      	beq.n	8005822 <receive_package+0x206>

		// Return modem to sleep.
		if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 800572c:	2280      	movs	r2, #128	@ 0x80
 800572e:	2101      	movs	r1, #1
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f7ff f94d 	bl	80049d0 <write_register>
 8005736:	4603      	mov	r3, r0
 8005738:	f083 0301 	eor.w	r3, r3, #1
 800573c:	b2db      	uxtb	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d001      	beq.n	8005746 <receive_package+0x12a>
 8005742:	2300      	movs	r3, #0
 8005744:	e0cf      	b.n	80058e6 <receive_package+0x2ca>

		if (handle->receive_mode == RFM95_RECEIVE_MODE_RX12) {
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800574c:	2b02      	cmp	r3, #2
 800574e:	d166      	bne.n	800581e <receive_package+0x202>

			uint32_t rx2_target, rx2_window_symbols;
			calculate_rx_timings(handle, 125000, 12, tx_ticks, &rx2_target, &rx2_window_symbols);
 8005750:	f107 0314 	add.w	r3, r7, #20
 8005754:	9301      	str	r3, [sp, #4]
 8005756:	f107 0318 	add.w	r3, r7, #24
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	220c      	movs	r2, #12
 8005760:	4963      	ldr	r1, [pc, #396]	@ (80058f0 <receive_package+0x2d4>)
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f7ff fef6 	bl	8005554 <calculate_rx_timings>

			// Configure 869.525 MHz
			if (!configure_frequency(handle, 869525000)) return false;
 8005768:	4965      	ldr	r1, [pc, #404]	@ (8005900 <receive_package+0x2e4>)
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f7ff f9e2 	bl	8004b34 <configure_frequency>
 8005770:	4603      	mov	r3, r0
 8005772:	f083 0301 	eor.w	r3, r3, #1
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b00      	cmp	r3, #0
 800577a:	d001      	beq.n	8005780 <receive_package+0x164>
 800577c:	2300      	movs	r3, #0
 800577e:	e0b2      	b.n	80058e6 <receive_package+0x2ca>

			// Configure modem SF12
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0xc2)) return false;
 8005780:	22c2      	movs	r2, #194	@ 0xc2
 8005782:	211d      	movs	r1, #29
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f7ff f923 	bl	80049d0 <write_register>
 800578a:	4603      	mov	r3, r0
 800578c:	f083 0301 	eor.w	r3, r3, #1
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <receive_package+0x17e>
 8005796:	2300      	movs	r3, #0
 8005798:	e0a5      	b.n	80058e6 <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx2_window_symbols >> 8) & 0x3))) return false;
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	0a1b      	lsrs	r3, r3, #8
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	f003 0303 	and.w	r3, r3, #3
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	461a      	mov	r2, r3
 80057ae:	211e      	movs	r1, #30
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f7ff f90d 	bl	80049d0 <write_register>
 80057b6:	4603      	mov	r3, r0
 80057b8:	f083 0301 	eor.w	r3, r3, #1
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <receive_package+0x1aa>
 80057c2:	2300      	movs	r3, #0
 80057c4:	e08f      	b.n	80058e6 <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 80057c6:	2204      	movs	r2, #4
 80057c8:	2126      	movs	r1, #38	@ 0x26
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f7ff f900 	bl	80049d0 <write_register>
 80057d0:	4603      	mov	r3, r0
 80057d2:	f083 0301 	eor.w	r3, r3, #1
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d001      	beq.n	80057e0 <receive_package+0x1c4>
 80057dc:	2300      	movs	r3, #0
 80057de:	e082      	b.n	80058e6 <receive_package+0x2ca>

			// Set maximum symbol timeout.
			if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx2_window_symbols)) return false;
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	461a      	mov	r2, r3
 80057e6:	211f      	movs	r1, #31
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f7ff f8f1 	bl	80049d0 <write_register>
 80057ee:	4603      	mov	r3, r0
 80057f0:	f083 0301 	eor.w	r3, r3, #1
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d001      	beq.n	80057fe <receive_package+0x1e2>
 80057fa:	2300      	movs	r3, #0
 80057fc:	e073      	b.n	80058e6 <receive_package+0x2ca>

			receive_at_scheduled_time(handle, rx2_target);
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	4619      	mov	r1, r3
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f7ff fe44 	bl	8005490 <receive_at_scheduled_time>

			if (!wait_for_rx_irqs(handle)) {
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f7ff fa49 	bl	8004ca0 <wait_for_rx_irqs>
 800580e:	4603      	mov	r3, r0
 8005810:	f083 0301 	eor.w	r3, r3, #1
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d001      	beq.n	800581e <receive_package+0x202>
				// No payload during in RX1 and RX2
				return true;
 800581a:	2301      	movs	r3, #1
 800581c:	e063      	b.n	80058e6 <receive_package+0x2ca>
			}
		}

		return true;
 800581e:	2301      	movs	r3, #1
 8005820:	e061      	b.n	80058e6 <receive_package+0x2ca>
	}

	uint8_t irq_flags;
	read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irq_flags, 1);
 8005822:	f107 021f 	add.w	r2, r7, #31
 8005826:	2301      	movs	r3, #1
 8005828:	2112      	movs	r1, #18
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f7ff f894 	bl	8004958 <read_register>

	// Check if there was a CRC error.
	if (irq_flags & 0x20) {
 8005830:	7ffb      	ldrb	r3, [r7, #31]
 8005832:	f003 0320 	and.w	r3, r3, #32
 8005836:	2b00      	cmp	r3, #0
 8005838:	d001      	beq.n	800583e <receive_package+0x222>
		return true;
 800583a:	2301      	movs	r3, #1
 800583c:	e053      	b.n	80058e6 <receive_package+0x2ca>
	}

	int8_t packet_snr;
	if (!read_register(handle, RFM95_REGISTER_PACKET_SNR, (uint8_t *)&packet_snr, 1)) return false;
 800583e:	f107 021e 	add.w	r2, r7, #30
 8005842:	2301      	movs	r3, #1
 8005844:	2119      	movs	r1, #25
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f7ff f886 	bl	8004958 <read_register>
 800584c:	4603      	mov	r3, r0
 800584e:	f083 0301 	eor.w	r3, r3, #1
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <receive_package+0x240>
 8005858:	2300      	movs	r3, #0
 800585a:	e044      	b.n	80058e6 <receive_package+0x2ca>
	*snr = (int8_t)(packet_snr / 4);
 800585c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005860:	2b00      	cmp	r3, #0
 8005862:	da00      	bge.n	8005866 <receive_package+0x24a>
 8005864:	3303      	adds	r3, #3
 8005866:	109b      	asrs	r3, r3, #2
 8005868:	b25a      	sxtb	r2, r3
 800586a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586c:	701a      	strb	r2, [r3, #0]

	// Read received payload length.
	uint8_t payload_len_internal;
	if (!read_register(handle, RFM95_REGISTER_FIFO_RX_BYTES_NB, &payload_len_internal, 1)) return false;
 800586e:	f107 021d 	add.w	r2, r7, #29
 8005872:	2301      	movs	r3, #1
 8005874:	2113      	movs	r1, #19
 8005876:	68f8      	ldr	r0, [r7, #12]
 8005878:	f7ff f86e 	bl	8004958 <read_register>
 800587c:	4603      	mov	r3, r0
 800587e:	f083 0301 	eor.w	r3, r3, #1
 8005882:	b2db      	uxtb	r3, r3
 8005884:	2b00      	cmp	r3, #0
 8005886:	d001      	beq.n	800588c <receive_package+0x270>
 8005888:	2300      	movs	r3, #0
 800588a:	e02c      	b.n	80058e6 <receive_package+0x2ca>

	// Read received payload itself.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0)) return false;
 800588c:	2200      	movs	r2, #0
 800588e:	210d      	movs	r1, #13
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f7ff f89d 	bl	80049d0 <write_register>
 8005896:	4603      	mov	r3, r0
 8005898:	f083 0301 	eor.w	r3, r3, #1
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <receive_package+0x28a>
 80058a2:	2300      	movs	r3, #0
 80058a4:	e01f      	b.n	80058e6 <receive_package+0x2ca>
	if (!read_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf, payload_len_internal)) return false;
 80058a6:	7f7b      	ldrb	r3, [r7, #29]
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	2100      	movs	r1, #0
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	f7ff f853 	bl	8004958 <read_register>
 80058b2:	4603      	mov	r3, r0
 80058b4:	f083 0301 	eor.w	r3, r3, #1
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <receive_package+0x2a6>
 80058be:	2300      	movs	r3, #0
 80058c0:	e011      	b.n	80058e6 <receive_package+0x2ca>

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80058c2:	2280      	movs	r2, #128	@ 0x80
 80058c4:	2101      	movs	r1, #1
 80058c6:	68f8      	ldr	r0, [r7, #12]
 80058c8:	f7ff f882 	bl	80049d0 <write_register>
 80058cc:	4603      	mov	r3, r0
 80058ce:	f083 0301 	eor.w	r3, r3, #1
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <receive_package+0x2c0>
 80058d8:	2300      	movs	r3, #0
 80058da:	e004      	b.n	80058e6 <receive_package+0x2ca>

	// Successful payload receive, set payload length to tell caller.
	*payload_len = payload_len_internal;
 80058dc:	7f7b      	ldrb	r3, [r7, #29]
 80058de:	461a      	mov	r2, r3
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	601a      	str	r2, [r3, #0]
	return true;
 80058e4:	2301      	movs	r3, #1
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3728      	adds	r7, #40	@ 0x28
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	0001e848 	.word	0x0001e848
 80058f4:	0800761c 	.word	0x0800761c
 80058f8:	080076b8 	.word	0x080076b8
 80058fc:	080073e0 	.word	0x080073e0
 8005900:	33d3e608 	.word	0x33d3e608

08005904 <send_package>:

static bool send_package(rfm95_handle_t *handle, uint8_t *payload_buf, size_t payload_len, uint8_t channel,
                         uint32_t *tx_ticks)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
 8005910:	70fb      	strb	r3, [r7, #3]
	// Configure channel for transmission.
	if (!configure_channel(handle, channel)) return false;
 8005912:	78fb      	ldrb	r3, [r7, #3]
 8005914:	4619      	mov	r1, r3
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f7ff f968 	bl	8004bec <configure_channel>
 800591c:	4603      	mov	r3, r0
 800591e:	f083 0301 	eor.w	r3, r3, #1
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	d001      	beq.n	800592c <send_package+0x28>
 8005928:	2300      	movs	r3, #0
 800592a:	e0d8      	b.n	8005ade <send_package+0x1da>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 800592c:	2272      	movs	r2, #114	@ 0x72
 800592e:	211d      	movs	r1, #29
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f7ff f84d 	bl	80049d0 <write_register>
 8005936:	4603      	mov	r3, r0
 8005938:	f083 0301 	eor.w	r3, r3, #1
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d001      	beq.n	8005946 <send_package+0x42>
 8005942:	2300      	movs	r3, #0
 8005944:	e0cb      	b.n	8005ade <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74)) return false;
 8005946:	2274      	movs	r2, #116	@ 0x74
 8005948:	211e      	movs	r1, #30
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f7ff f840 	bl	80049d0 <write_register>
 8005950:	4603      	mov	r3, r0
 8005952:	f083 0301 	eor.w	r3, r3, #1
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b00      	cmp	r3, #0
 800595a:	d001      	beq.n	8005960 <send_package+0x5c>
 800595c:	2300      	movs	r3, #0
 800595e:	e0be      	b.n	8005ade <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8005960:	2204      	movs	r2, #4
 8005962:	2126      	movs	r1, #38	@ 0x26
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f7ff f833 	bl	80049d0 <write_register>
 800596a:	4603      	mov	r3, r0
 800596c:	f083 0301 	eor.w	r3, r3, #1
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <send_package+0x76>
 8005976:	2300      	movs	r3, #0
 8005978:	e0b1      	b.n	8005ade <send_package+0x1da>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_TX)) return false;
 800597a:	2227      	movs	r2, #39	@ 0x27
 800597c:	2133      	movs	r1, #51	@ 0x33
 800597e:	68f8      	ldr	r0, [r7, #12]
 8005980:	f7ff f826 	bl	80049d0 <write_register>
 8005984:	4603      	mov	r3, r0
 8005986:	f083 0301 	eor.w	r3, r3, #1
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d001      	beq.n	8005994 <send_package+0x90>
 8005990:	2300      	movs	r3, #0
 8005992:	e0a4      	b.n	8005ade <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_TX)) return false;
 8005994:	221d      	movs	r2, #29
 8005996:	213b      	movs	r1, #59	@ 0x3b
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f7ff f819 	bl	80049d0 <write_register>
 800599e:	4603      	mov	r3, r0
 80059a0:	f083 0301 	eor.w	r3, r3, #1
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <send_package+0xaa>
 80059aa:	2300      	movs	r3, #0
 80059ac:	e097      	b.n	8005ade <send_package+0x1da>

	// Set the payload length.
	if (!write_register(handle, RFM95_REGISTER_PAYLOAD_LENGTH, payload_len)) return false;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	461a      	mov	r2, r3
 80059b4:	2122      	movs	r1, #34	@ 0x22
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f7ff f80a 	bl	80049d0 <write_register>
 80059bc:	4603      	mov	r3, r0
 80059be:	f083 0301 	eor.w	r3, r3, #1
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <send_package+0xc8>
 80059c8:	2300      	movs	r3, #0
 80059ca:	e088      	b.n	8005ade <send_package+0x1da>

	// Enable tx-done interrupt, clear flags and previous interrupt time.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 80059cc:	2240      	movs	r2, #64	@ 0x40
 80059ce:	2140      	movs	r1, #64	@ 0x40
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f7fe fffd 	bl	80049d0 <write_register>
 80059d6:	4603      	mov	r3, r0
 80059d8:	f083 0301 	eor.w	r3, r3, #1
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d001      	beq.n	80059e6 <send_package+0xe2>
 80059e2:	2300      	movs	r3, #0
 80059e4:	e07b      	b.n	8005ade <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80059e6:	22ff      	movs	r2, #255	@ 0xff
 80059e8:	2112      	movs	r1, #18
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f7fe fff0 	bl	80049d0 <write_register>
 80059f0:	4603      	mov	r3, r0
 80059f2:	f083 0301 	eor.w	r3, r3, #1
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d001      	beq.n	8005a00 <send_package+0xfc>
 80059fc:	2300      	movs	r3, #0
 80059fe:	e06e      	b.n	8005ade <send_package+0x1da>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8005a10:	2281      	movs	r2, #129	@ 0x81
 8005a12:	2101      	movs	r1, #1
 8005a14:	68f8      	ldr	r0, [r7, #12]
 8005a16:	f7fe ffdb 	bl	80049d0 <write_register>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	f083 0301 	eor.w	r3, r3, #1
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <send_package+0x126>
 8005a26:	2300      	movs	r3, #0
 8005a28:	e059      	b.n	8005ade <send_package+0x1da>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 8005a2a:	220a      	movs	r2, #10
 8005a2c:	2102      	movs	r1, #2
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f7ff f906 	bl	8004c40 <wait_for_irq>

	// Set pointer to start of TX section in FIFO.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0x80)) return false;
 8005a34:	2280      	movs	r2, #128	@ 0x80
 8005a36:	210d      	movs	r1, #13
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f7fe ffc9 	bl	80049d0 <write_register>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	f083 0301 	eor.w	r3, r3, #1
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <send_package+0x14a>
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	e047      	b.n	8005ade <send_package+0x1da>

	// Write payload to FIFO.
	for (size_t i = 0; i < payload_len; i++) {
 8005a4e:	2300      	movs	r3, #0
 8005a50:	617b      	str	r3, [r7, #20]
 8005a52:	e00b      	b.n	8005a6c <send_package+0x168>
		write_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf[i]);
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	4413      	add	r3, r2
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	2100      	movs	r1, #0
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f7fe ffb5 	bl	80049d0 <write_register>
	for (size_t i = 0; i < payload_len; i++) {
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	617b      	str	r3, [r7, #20]
 8005a6c:	697a      	ldr	r2, [r7, #20]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d3ef      	bcc.n	8005a54 <send_package+0x150>
	}

	// Set modem to tx mode.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_TX)) return false;
 8005a74:	2283      	movs	r2, #131	@ 0x83
 8005a76:	2101      	movs	r1, #1
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f7fe ffa9 	bl	80049d0 <write_register>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	f083 0301 	eor.w	r3, r3, #1
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <send_package+0x18a>
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	e027      	b.n	8005ade <send_package+0x1da>

	// Wait for the transfer complete interrupt.
	if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO0, RFM95_SEND_TIMEOUT)) return false;
 8005a8e:	2264      	movs	r2, #100	@ 0x64
 8005a90:	2100      	movs	r1, #0
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f7ff f8d4 	bl	8004c40 <wait_for_irq>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	f083 0301 	eor.w	r3, r3, #1
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d001      	beq.n	8005aa8 <send_package+0x1a4>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	e01a      	b.n	8005ade <send_package+0x1da>

	// Set real tx time in ticks.
	*tx_ticks = handle->interrupt_times[RFM95_INTERRUPT_DIO0];
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005aae:	6a3b      	ldr	r3, [r7, #32]
 8005ab0:	601a      	str	r2, [r3, #0]

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8005ab2:	2280      	movs	r2, #128	@ 0x80
 8005ab4:	2101      	movs	r1, #1
 8005ab6:	68f8      	ldr	r0, [r7, #12]
 8005ab8:	f7fe ff8a 	bl	80049d0 <write_register>
 8005abc:	4603      	mov	r3, r0
 8005abe:	f083 0301 	eor.w	r3, r3, #1
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d001      	beq.n	8005acc <send_package+0x1c8>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	e008      	b.n	8005ade <send_package+0x1da>

	// Increment tx frame counter.
	handle->config.tx_frame_count++;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	b29a      	uxth	r2, r3
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64

	return true;
 8005adc:	2301      	movs	r3, #1
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3718      	adds	r7, #24
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
	...

08005ae8 <encode_phy_payload>:

static size_t encode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], const uint8_t *frame_payload,
                                 size_t frame_payload_length, uint8_t port)
{
 8005ae8:	b590      	push	{r4, r7, lr}
 8005aea:	b08d      	sub	sp, #52	@ 0x34
 8005aec:	af04      	add	r7, sp, #16
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
 8005af4:	603b      	str	r3, [r7, #0]
	size_t payload_len = 0;
 8005af6:	2300      	movs	r3, #0
 8005af8:	61bb      	str	r3, [r7, #24]

	// 64 bytes is maximum size of FIFO
	assert(frame_payload_length + 4 + 9 <= 64);
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	330d      	adds	r3, #13
 8005afe:	2b40      	cmp	r3, #64	@ 0x40
 8005b00:	d906      	bls.n	8005b10 <encode_phy_payload+0x28>
 8005b02:	4b51      	ldr	r3, [pc, #324]	@ (8005c48 <encode_phy_payload+0x160>)
 8005b04:	4a51      	ldr	r2, [pc, #324]	@ (8005c4c <encode_phy_payload+0x164>)
 8005b06:	f240 214f 	movw	r1, #591	@ 0x24f
 8005b0a:	4851      	ldr	r0, [pc, #324]	@ (8005c50 <encode_phy_payload+0x168>)
 8005b0c:	f000 faa4 	bl	8006058 <__assert_func>

	payload_buf[0] = 0x40; // MAC Header
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2240      	movs	r2, #64	@ 0x40
 8005b14:	701a      	strb	r2, [r3, #0]
	payload_buf[1] = handle->device_address[3];
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	7d52      	ldrb	r2, [r2, #21]
 8005b1e:	701a      	strb	r2, [r3, #0]
	payload_buf[2] = handle->device_address[2];
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	3302      	adds	r3, #2
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	7d12      	ldrb	r2, [r2, #20]
 8005b28:	701a      	strb	r2, [r3, #0]
	payload_buf[3] = handle->device_address[1];
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	3303      	adds	r3, #3
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	7cd2      	ldrb	r2, [r2, #19]
 8005b32:	701a      	strb	r2, [r3, #0]
	payload_buf[4] = handle->device_address[0];
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	3304      	adds	r3, #4
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	7c92      	ldrb	r2, [r2, #18]
 8005b3c:	701a      	strb	r2, [r3, #0]
	payload_buf[5] = 0x00; // Frame Control
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	3305      	adds	r3, #5
 8005b42:	2200      	movs	r2, #0
 8005b44:	701a      	strb	r2, [r3, #0]
	payload_buf[6] = (handle->config.tx_frame_count & 0x00ffu);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	3306      	adds	r3, #6
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	701a      	strb	r2, [r3, #0]
	payload_buf[7] = ((uint16_t)(handle->config.tx_frame_count >> 8u) & 0x00ffu);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005b5a:	0a1b      	lsrs	r3, r3, #8
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	3307      	adds	r3, #7
 8005b62:	b2d2      	uxtb	r2, r2
 8005b64:	701a      	strb	r2, [r3, #0]
	payload_buf[8] = port; // Frame Port
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	3308      	adds	r3, #8
 8005b6a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8005b6e:	701a      	strb	r2, [r3, #0]
	payload_len += 9;
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	3309      	adds	r3, #9
 8005b74:	61bb      	str	r3, [r7, #24]

	// Encrypt payload in place in payload_buf.
	memcpy(payload_buf + payload_len, frame_payload, frame_payload_length);
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	683a      	ldr	r2, [r7, #0]
 8005b7e:	6879      	ldr	r1, [r7, #4]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f000 fc60 	bl	8006446 <memcpy>
	if (port == 0) {
 8005b86:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d113      	bne.n	8005bb6 <encode_phy_payload+0xce>
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	18d0      	adds	r0, r2, r3
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	b2d9      	uxtb	r1, r3
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005b9e:	461c      	mov	r4, r3
		                0, handle->network_session_key, handle->device_address);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	3316      	adds	r3, #22
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	3212      	adds	r2, #18
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005ba8:	9201      	str	r2, [sp, #4]
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	2300      	movs	r3, #0
 8005bae:	4622      	mov	r2, r4
 8005bb0:	f7fe fbf5 	bl	800439e <Encrypt_Payload>
 8005bb4:	e012      	b.n	8005bdc <encode_phy_payload+0xf4>
	} else {
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005bb6:	68ba      	ldr	r2, [r7, #8]
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	18d0      	adds	r0, r2, r3
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	b2d9      	uxtb	r1, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005bc6:	461c      	mov	r4, r3
		                0, handle->application_session_key, handle->device_address);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	3326      	adds	r3, #38	@ 0x26
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	3212      	adds	r2, #18
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005bd0:	9201      	str	r2, [sp, #4]
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	4622      	mov	r2, r4
 8005bd8:	f7fe fbe1 	bl	800439e <Encrypt_Payload>
	}
	payload_len += frame_payload_length;
 8005bdc:	69ba      	ldr	r2, [r7, #24]
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	4413      	add	r3, r2
 8005be2:	61bb      	str	r3, [r7, #24]

	// Calculate MIC and copy to last 4 bytes of the payload_buf.
	uint8_t mic[4];
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0,
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	b2d8      	uxtb	r0, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8005bee:	461c      	mov	r4, r3
	              handle->network_session_key, handle->device_address);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	3316      	adds	r3, #22
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	3212      	adds	r2, #18
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0,
 8005bf8:	f107 0114 	add.w	r1, r7, #20
 8005bfc:	9202      	str	r2, [sp, #8]
 8005bfe:	9301      	str	r3, [sp, #4]
 8005c00:	2300      	movs	r3, #0
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	4623      	mov	r3, r4
 8005c06:	4602      	mov	r2, r0
 8005c08:	68b8      	ldr	r0, [r7, #8]
 8005c0a:	f7fe fc7c 	bl	8004506 <Calculate_MIC>
	for (uint8_t i = 0; i < 4; i++) {
 8005c0e:	2300      	movs	r3, #0
 8005c10:	77fb      	strb	r3, [r7, #31]
 8005c12:	e00d      	b.n	8005c30 <encode_phy_payload+0x148>
		payload_buf[payload_len + i] = mic[i];
 8005c14:	7ffa      	ldrb	r2, [r7, #31]
 8005c16:	7ff9      	ldrb	r1, [r7, #31]
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	440b      	add	r3, r1
 8005c1c:	68b9      	ldr	r1, [r7, #8]
 8005c1e:	440b      	add	r3, r1
 8005c20:	3220      	adds	r2, #32
 8005c22:	443a      	add	r2, r7
 8005c24:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005c28:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++) {
 8005c2a:	7ffb      	ldrb	r3, [r7, #31]
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	77fb      	strb	r3, [r7, #31]
 8005c30:	7ffb      	ldrb	r3, [r7, #31]
 8005c32:	2b03      	cmp	r3, #3
 8005c34:	d9ee      	bls.n	8005c14 <encode_phy_payload+0x12c>
	}
	payload_len += 4;
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	3304      	adds	r3, #4
 8005c3a:	61bb      	str	r3, [r7, #24]

	return payload_len;
 8005c3c:	69bb      	ldr	r3, [r7, #24]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3724      	adds	r7, #36	@ 0x24
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd90      	pop	{r4, r7, pc}
 8005c46:	bf00      	nop
 8005c48:	08007638 	.word	0x08007638
 8005c4c:	080076c8 	.word	0x080076c8
 8005c50:	080073e0 	.word	0x080073e0

08005c54 <decode_phy_payload>:

static bool decode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], uint8_t payload_length,
                               uint8_t **decoded_frame_payload_ptr, uint8_t *decoded_frame_payload_length, uint8_t *frame_port)
{
 8005c54:	b590      	push	{r4, r7, lr}
 8005c56:	b08d      	sub	sp, #52	@ 0x34
 8005c58:	af04      	add	r7, sp, #16
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	603b      	str	r3, [r7, #0]
 8005c60:	4613      	mov	r3, r2
 8005c62:	71fb      	strb	r3, [r7, #7]
	// Only unconfirmed down-links are supported for now.
	if (payload_buf[0] != 0x60) {
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	2b60      	cmp	r3, #96	@ 0x60
 8005c6a:	d001      	beq.n	8005c70 <decode_phy_payload+0x1c>
		return false;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	e0ab      	b.n	8005dc8 <decode_phy_payload+0x174>
	}

	// Does the device address match?
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	3301      	adds	r3, #1
 8005c74:	781a      	ldrb	r2, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	7d5b      	ldrb	r3, [r3, #21]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d114      	bne.n	8005ca8 <decode_phy_payload+0x54>
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	3302      	adds	r3, #2
 8005c82:	781a      	ldrb	r2, [r3, #0]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	7d1b      	ldrb	r3, [r3, #20]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d10d      	bne.n	8005ca8 <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	3303      	adds	r3, #3
 8005c90:	781a      	ldrb	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	7cdb      	ldrb	r3, [r3, #19]
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d106      	bne.n	8005ca8 <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	3304      	adds	r3, #4
 8005c9e:	781a      	ldrb	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	7c9b      	ldrb	r3, [r3, #18]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d001      	beq.n	8005cac <decode_phy_payload+0x58>
		return false;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	e08d      	b.n	8005dc8 <decode_phy_payload+0x174>
	}

	uint8_t frame_control = payload_buf[5];
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	795b      	ldrb	r3, [r3, #5]
 8005cb0:	77fb      	strb	r3, [r7, #31]
	uint8_t frame_opts_length = frame_control & 0x0f;
 8005cb2:	7ffb      	ldrb	r3, [r7, #31]
 8005cb4:	f003 030f 	and.w	r3, r3, #15
 8005cb8:	77bb      	strb	r3, [r7, #30]
	uint16_t rx_frame_count = (payload_buf[7] << 8) | payload_buf[6];
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	3307      	adds	r3, #7
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	b21b      	sxth	r3, r3
 8005cc2:	021b      	lsls	r3, r3, #8
 8005cc4:	b21a      	sxth	r2, r3
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	3306      	adds	r3, #6
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	b21b      	sxth	r3, r3
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	b21b      	sxth	r3, r3
 8005cd2:	83bb      	strh	r3, [r7, #28]

	// Check if rx frame count is valid and if so, update accordingly.
	if (rx_frame_count < handle->config.rx_frame_count) {
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005cda:	8bba      	ldrh	r2, [r7, #28]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d201      	bcs.n	8005ce4 <decode_phy_payload+0x90>
		return false;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	e071      	b.n	8005dc8 <decode_phy_payload+0x174>
	}
	handle->config.rx_frame_count = rx_frame_count;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8bba      	ldrh	r2, [r7, #28]
 8005ce8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

	uint8_t check_mic[4];
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1,
 8005cec:	79fb      	ldrb	r3, [r7, #7]
 8005cee:	3b04      	subs	r3, #4
 8005cf0:	b2d8      	uxtb	r0, r3
 8005cf2:	8bbc      	ldrh	r4, [r7, #28]
	              handle->network_session_key, handle->device_address);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	3316      	adds	r3, #22
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	3212      	adds	r2, #18
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1,
 8005cfc:	f107 0114 	add.w	r1, r7, #20
 8005d00:	9202      	str	r2, [sp, #8]
 8005d02:	9301      	str	r3, [sp, #4]
 8005d04:	2301      	movs	r3, #1
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	4623      	mov	r3, r4
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	68b8      	ldr	r0, [r7, #8]
 8005d0e:	f7fe fbfa 	bl	8004506 <Calculate_MIC>
	if (memcmp(check_mic, &payload_buf[payload_length - 4], 4) != 0) {
 8005d12:	79fb      	ldrb	r3, [r7, #7]
 8005d14:	3b04      	subs	r3, #4
 8005d16:	68ba      	ldr	r2, [r7, #8]
 8005d18:	18d1      	adds	r1, r2, r3
 8005d1a:	f107 0314 	add.w	r3, r7, #20
 8005d1e:	2204      	movs	r2, #4
 8005d20:	4618      	mov	r0, r3
 8005d22:	f000 fb04 	bl	800632e <memcmp>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d001      	beq.n	8005d30 <decode_phy_payload+0xdc>
		return false;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	e04b      	b.n	8005dc8 <decode_phy_payload+0x174>
	}

	if (payload_length - 12 - frame_opts_length == 0) {
 8005d30:	79fb      	ldrb	r3, [r7, #7]
 8005d32:	f1a3 020c 	sub.w	r2, r3, #12
 8005d36:	7fbb      	ldrb	r3, [r7, #30]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d10b      	bne.n	8005d54 <decode_phy_payload+0x100>
		*frame_port = 0;
 8005d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d3e:	2200      	movs	r2, #0
 8005d40:	701a      	strb	r2, [r3, #0]
		*decoded_frame_payload_ptr = &payload_buf[8];
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	f103 0208 	add.w	r2, r3, #8
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_opts_length;
 8005d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4e:	7fba      	ldrb	r2, [r7, #30]
 8005d50:	701a      	strb	r2, [r3, #0]
 8005d52:	e038      	b.n	8005dc6 <decode_phy_payload+0x172>

	} else {
		*frame_port = payload_buf[8];
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	7a1a      	ldrb	r2, [r3, #8]
 8005d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d5a:	701a      	strb	r2, [r3, #0]

		uint8_t frame_payload_start = 9 + frame_opts_length;
 8005d5c:	7fbb      	ldrb	r3, [r7, #30]
 8005d5e:	3309      	adds	r3, #9
 8005d60:	76fb      	strb	r3, [r7, #27]
		uint8_t frame_payload_end = payload_length - 4;
 8005d62:	79fb      	ldrb	r3, [r7, #7]
 8005d64:	3b04      	subs	r3, #4
 8005d66:	76bb      	strb	r3, [r7, #26]
		uint8_t frame_payload_length = frame_payload_end - frame_payload_start;
 8005d68:	7eba      	ldrb	r2, [r7, #26]
 8005d6a:	7efb      	ldrb	r3, [r7, #27]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	767b      	strb	r3, [r7, #25]

		if (*frame_port == 0) {
 8005d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10f      	bne.n	8005d98 <decode_phy_payload+0x144>
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005d78:	7efb      	ldrb	r3, [r7, #27]
 8005d7a:	68ba      	ldr	r2, [r7, #8]
 8005d7c:	18d0      	adds	r0, r2, r3
 8005d7e:	8bbc      	ldrh	r4, [r7, #28]
			                1, handle->network_session_key, handle->device_address);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	3316      	adds	r3, #22
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	3212      	adds	r2, #18
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005d88:	7e79      	ldrb	r1, [r7, #25]
 8005d8a:	9201      	str	r2, [sp, #4]
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4622      	mov	r2, r4
 8005d92:	f7fe fb04 	bl	800439e <Encrypt_Payload>
 8005d96:	e00e      	b.n	8005db6 <decode_phy_payload+0x162>
		} else {
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005d98:	7efb      	ldrb	r3, [r7, #27]
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	18d0      	adds	r0, r2, r3
 8005d9e:	8bbc      	ldrh	r4, [r7, #28]
			                1, handle->application_session_key, handle->device_address);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	3326      	adds	r3, #38	@ 0x26
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	3212      	adds	r2, #18
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005da8:	7e79      	ldrb	r1, [r7, #25]
 8005daa:	9201      	str	r2, [sp, #4]
 8005dac:	9300      	str	r3, [sp, #0]
 8005dae:	2301      	movs	r3, #1
 8005db0:	4622      	mov	r2, r4
 8005db2:	f7fe faf4 	bl	800439e <Encrypt_Payload>
		}

		*decoded_frame_payload_ptr = &payload_buf[frame_payload_start];
 8005db6:	7efb      	ldrb	r3, [r7, #27]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	441a      	add	r2, r3
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_payload_length;
 8005dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc2:	7e7a      	ldrb	r2, [r7, #25]
 8005dc4:	701a      	strb	r2, [r3, #0]
	}

	return true;
 8005dc6:	2301      	movs	r3, #1
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3724      	adds	r7, #36	@ 0x24
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd90      	pop	{r4, r7, pc}

08005dd0 <select_random_channel>:

static uint8_t select_random_channel(rfm95_handle_t *handle)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
	uint8_t channel_count = 0;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 16; i++) {
 8005ddc:	2300      	movs	r3, #0
 8005dde:	73bb      	strb	r3, [r7, #14]
 8005de0:	e010      	b.n	8005e04 <select_random_channel+0x34>
		if (handle->config.channel_mask & (1 << i)) {
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8005de8:	461a      	mov	r2, r3
 8005dea:	7bbb      	ldrb	r3, [r7, #14]
 8005dec:	fa42 f303 	asr.w	r3, r2, r3
 8005df0:	f003 0301 	and.w	r3, r3, #1
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d002      	beq.n	8005dfe <select_random_channel+0x2e>
			channel_count++;
 8005df8:	7bfb      	ldrb	r3, [r7, #15]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 16; i++) {
 8005dfe:	7bbb      	ldrb	r3, [r7, #14]
 8005e00:	3301      	adds	r3, #1
 8005e02:	73bb      	strb	r3, [r7, #14]
 8005e04:	7bbb      	ldrb	r3, [r7, #14]
 8005e06:	2b0f      	cmp	r3, #15
 8005e08:	d9eb      	bls.n	8005de2 <select_random_channel+0x12>
		}
	}

	uint8_t random_channel = handle->random_int(channel_count);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e0e:	7bfa      	ldrb	r2, [r7, #15]
 8005e10:	4610      	mov	r0, r2
 8005e12:	4798      	blx	r3
 8005e14:	4603      	mov	r3, r0
 8005e16:	737b      	strb	r3, [r7, #13]

	for (uint8_t i = 0; i < 16; i++) {
 8005e18:	2300      	movs	r3, #0
 8005e1a:	733b      	strb	r3, [r7, #12]
 8005e1c:	e015      	b.n	8005e4a <select_random_channel+0x7a>
		if (handle->config.channel_mask & (1 << i)) {
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8005e24:	461a      	mov	r2, r3
 8005e26:	7b3b      	ldrb	r3, [r7, #12]
 8005e28:	fa42 f303 	asr.w	r3, r2, r3
 8005e2c:	f003 0301 	and.w	r3, r3, #1
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d007      	beq.n	8005e44 <select_random_channel+0x74>
			if (random_channel == 0) {
 8005e34:	7b7b      	ldrb	r3, [r7, #13]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <select_random_channel+0x6e>
				return i;
 8005e3a:	7b3b      	ldrb	r3, [r7, #12]
 8005e3c:	e009      	b.n	8005e52 <select_random_channel+0x82>
			} else {
				random_channel--;
 8005e3e:	7b7b      	ldrb	r3, [r7, #13]
 8005e40:	3b01      	subs	r3, #1
 8005e42:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < 16; i++) {
 8005e44:	7b3b      	ldrb	r3, [r7, #12]
 8005e46:	3301      	adds	r3, #1
 8005e48:	733b      	strb	r3, [r7, #12]
 8005e4a:	7b3b      	ldrb	r3, [r7, #12]
 8005e4c:	2b0f      	cmp	r3, #15
 8005e4e:	d9e6      	bls.n	8005e1e <select_random_channel+0x4e>
			}
		}
	}

	return 0;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}

08005e5a <rfm95_send_receive_cycle>:

bool rfm95_send_receive_cycle(rfm95_handle_t *handle, const uint8_t *send_data, size_t send_data_length)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b0aa      	sub	sp, #168	@ 0xa8
 8005e5e:	af02      	add	r7, sp, #8
 8005e60:	60f8      	str	r0, [r7, #12]
 8005e62:	60b9      	str	r1, [r7, #8]
 8005e64:	607a      	str	r2, [r7, #4]
	uint8_t phy_payload_buf[64] = { 0 };
 8005e66:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005e6a:	2240      	movs	r2, #64	@ 0x40
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 fa6d 	bl	800634e <memset>

	// Build the up-link phy payload.
	size_t phy_payload_len = encode_phy_payload(handle, phy_payload_buf, send_data, send_data_length, 1);
 8005e74:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005e78:	2301      	movs	r3, #1
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f7ff fe31 	bl	8005ae8 <encode_phy_payload>
 8005e86:	4603      	mov	r3, r0
 8005e88:	65bb      	str	r3, [r7, #88]	@ 0x58

	uint8_t random_channel = select_random_channel(handle);
 8005e8a:	68f8      	ldr	r0, [r7, #12]
 8005e8c:	f7ff ffa0 	bl	8005dd0 <select_random_channel>
 8005e90:	4603      	mov	r3, r0
 8005e92:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

	uint32_t tx_ticks;

	// Send the requested up-link.
	if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel, &tx_ticks)) {
 8005e96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e98:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8005e9c:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005ea0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	68f8      	ldr	r0, [r7, #12]
 8005eaa:	f7ff fd2b 	bl	8005904 <send_package>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	f083 0301 	eor.w	r3, r3, #1
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d006      	beq.n	8005ec8 <rfm95_send_receive_cycle+0x6e>
		write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005eba:	2280      	movs	r2, #128	@ 0x80
 8005ebc:	2101      	movs	r1, #1
 8005ebe:	68f8      	ldr	r0, [r7, #12]
 8005ec0:	f7fe fd86 	bl	80049d0 <write_register>
		return false;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	e0ad      	b.n	8006024 <rfm95_send_receive_cycle+0x1ca>
	}

	// Clear phy payload buffer to reuse for the down-link message.
	memset(phy_payload_buf, 0x00, sizeof(phy_payload_buf));
 8005ec8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005ecc:	2240      	movs	r2, #64	@ 0x40
 8005ece:	2100      	movs	r1, #0
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f000 fa3c 	bl	800634e <memset>
	phy_payload_len = 0;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	65bb      	str	r3, [r7, #88]	@ 0x58

	// Only receive if configured to do so.
	if (handle->receive_mode != RFM95_RECEIVE_MODE_NONE) {
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 8094 	beq.w	800600e <rfm95_send_receive_cycle+0x1b4>

		int8_t snr;

		// Try receiving a down-link.
		if (!receive_package(handle, tx_ticks, phy_payload_buf, &phy_payload_len, &snr)) {
 8005ee6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ee8:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8005eec:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005ef0:	f107 0353 	add.w	r3, r7, #83	@ 0x53
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f7ff fb8f 	bl	800561c <receive_package>
 8005efe:	4603      	mov	r3, r0
 8005f00:	f083 0301 	eor.w	r3, r3, #1
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d010      	beq.n	8005f2c <rfm95_send_receive_cycle+0xd2>
			write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005f0a:	2280      	movs	r2, #128	@ 0x80
 8005f0c:	2101      	movs	r1, #1
 8005f0e:	68f8      	ldr	r0, [r7, #12]
 8005f10:	f7fe fd5e 	bl	80049d0 <write_register>
			if (handle->save_config) {
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d005      	beq.n	8005f28 <rfm95_send_receive_cycle+0xce>
				handle->save_config(&(handle->config));
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	3260      	adds	r2, #96	@ 0x60
 8005f24:	4610      	mov	r0, r2
 8005f26:	4798      	blx	r3
			}
			return false;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	e07b      	b.n	8006024 <rfm95_send_receive_cycle+0x1ca>
		}

		// Any RX payload was received.
		if (phy_payload_len != 0) {
 8005f2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d06d      	beq.n	800600e <rfm95_send_receive_cycle+0x1b4>

			uint8_t *frame_payload;
			uint8_t frame_payload_len = 0;
 8005f32:	2300      	movs	r3, #0
 8005f34:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
			uint8_t frame_port;

			// Try decoding the frame payload.
			if (decode_phy_payload(handle, phy_payload_buf, phy_payload_len, &frame_payload, &frame_payload_len,
 8005f38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005f3a:	b2da      	uxtb	r2, r3
 8005f3c:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8005f40:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005f44:	f107 034a 	add.w	r3, r7, #74	@ 0x4a
 8005f48:	9301      	str	r3, [sp, #4]
 8005f4a:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8005f4e:	9300      	str	r3, [sp, #0]
 8005f50:	4603      	mov	r3, r0
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f7ff fe7e 	bl	8005c54 <decode_phy_payload>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d057      	beq.n	800600e <rfm95_send_receive_cycle+0x1b4>
			                       &frame_port)) {

				// Process Mac Commands
				if (frame_port == 0) {
 8005f5e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d153      	bne.n	800600e <rfm95_send_receive_cycle+0x1b4>

					uint8_t mac_response_data[51] = {0};
 8005f66:	f107 0314 	add.w	r3, r7, #20
 8005f6a:	2233      	movs	r2, #51	@ 0x33
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f000 f9ed 	bl	800634e <memset>
					uint8_t mac_response_len = 0;
 8005f74:	2300      	movs	r3, #0
 8005f76:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

					if (process_mac_commands(handle, frame_payload, frame_payload_len, mac_response_data,
 8005f7a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005f7c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8005f80:	4618      	mov	r0, r3
 8005f82:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8005f86:	f107 0214 	add.w	r2, r7, #20
 8005f8a:	9301      	str	r3, [sp, #4]
 8005f8c:	f107 0349 	add.w	r3, r7, #73	@ 0x49
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	4613      	mov	r3, r2
 8005f94:	4602      	mov	r2, r0
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f7ff f87e 	bl	8005098 <process_mac_commands>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d035      	beq.n	800600e <rfm95_send_receive_cycle+0x1b4>
					                         &mac_response_len, snr) && mac_response_len != 0) {
 8005fa2:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d031      	beq.n	800600e <rfm95_send_receive_cycle+0x1b4>

						// Build the up-link phy payload.
						phy_payload_len = encode_phy_payload(handle, phy_payload_buf, mac_response_data,
 8005faa:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f107 0214 	add.w	r2, r7, #20
 8005fb4:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005fb8:	2300      	movs	r3, #0
 8005fba:	9300      	str	r3, [sp, #0]
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f7ff fd92 	bl	8005ae8 <encode_phy_payload>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	65bb      	str	r3, [r7, #88]	@ 0x58
						                                     mac_response_len, 0);

						if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel,
 8005fc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005fca:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8005fce:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005fd2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	4603      	mov	r3, r0
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f7ff fc92 	bl	8005904 <send_package>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	f083 0301 	eor.w	r3, r3, #1
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d010      	beq.n	800600e <rfm95_send_receive_cycle+0x1b4>
						                  &tx_ticks)) {
							write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005fec:	2280      	movs	r2, #128	@ 0x80
 8005fee:	2101      	movs	r1, #1
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7fe fced 	bl	80049d0 <write_register>
							if (handle->save_config) {
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d005      	beq.n	800600a <rfm95_send_receive_cycle+0x1b0>
								handle->save_config(&(handle->config));
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006002:	68fa      	ldr	r2, [r7, #12]
 8006004:	3260      	adds	r2, #96	@ 0x60
 8006006:	4610      	mov	r0, r2
 8006008:	4798      	blx	r3
							}
							return false;
 800600a:	2300      	movs	r3, #0
			return false;
 800600c:	e00a      	b.n	8006024 <rfm95_send_receive_cycle+0x1ca>
				}
			}
		}
	}

	if (handle->save_config) {
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006012:	2b00      	cmp	r3, #0
 8006014:	d005      	beq.n	8006022 <rfm95_send_receive_cycle+0x1c8>
		handle->save_config(&(handle->config));
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	3260      	adds	r2, #96	@ 0x60
 800601e:	4610      	mov	r0, r2
 8006020:	4798      	blx	r3
	}

	return true;
 8006022:	2301      	movs	r3, #1
}
 8006024:	4618      	mov	r0, r3
 8006026:	37a0      	adds	r7, #160	@ 0xa0
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <rfm95_on_interrupt>:

void rfm95_on_interrupt(rfm95_handle_t *handle, rfm95_interrupt_t interrupt)
{
 800602c:	b590      	push	{r4, r7, lr}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	460b      	mov	r3, r1
 8006036:	70fb      	strb	r3, [r7, #3]
	handle->interrupt_times[interrupt] = handle->get_precision_tick();
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800603c:	78fc      	ldrb	r4, [r7, #3]
 800603e:	4798      	blx	r3
 8006040:	4601      	mov	r1, r0
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	f104 032a 	add.w	r3, r4, #42	@ 0x2a
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	4413      	add	r3, r2
 800604c:	6059      	str	r1, [r3, #4]
}
 800604e:	bf00      	nop
 8006050:	370c      	adds	r7, #12
 8006052:	46bd      	mov	sp, r7
 8006054:	bd90      	pop	{r4, r7, pc}
	...

08006058 <__assert_func>:
 8006058:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800605a:	4614      	mov	r4, r2
 800605c:	461a      	mov	r2, r3
 800605e:	4b09      	ldr	r3, [pc, #36]	@ (8006084 <__assert_func+0x2c>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4605      	mov	r5, r0
 8006064:	68d8      	ldr	r0, [r3, #12]
 8006066:	b14c      	cbz	r4, 800607c <__assert_func+0x24>
 8006068:	4b07      	ldr	r3, [pc, #28]	@ (8006088 <__assert_func+0x30>)
 800606a:	9100      	str	r1, [sp, #0]
 800606c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006070:	4906      	ldr	r1, [pc, #24]	@ (800608c <__assert_func+0x34>)
 8006072:	462b      	mov	r3, r5
 8006074:	f000 f8b2 	bl	80061dc <fiprintf>
 8006078:	f000 f9f3 	bl	8006462 <abort>
 800607c:	4b04      	ldr	r3, [pc, #16]	@ (8006090 <__assert_func+0x38>)
 800607e:	461c      	mov	r4, r3
 8006080:	e7f3      	b.n	800606a <__assert_func+0x12>
 8006082:	bf00      	nop
 8006084:	20000118 	.word	0x20000118
 8006088:	080076db 	.word	0x080076db
 800608c:	080076e8 	.word	0x080076e8
 8006090:	08007716 	.word	0x08007716

08006094 <std>:
 8006094:	2300      	movs	r3, #0
 8006096:	b510      	push	{r4, lr}
 8006098:	4604      	mov	r4, r0
 800609a:	e9c0 3300 	strd	r3, r3, [r0]
 800609e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060a2:	6083      	str	r3, [r0, #8]
 80060a4:	8181      	strh	r1, [r0, #12]
 80060a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80060a8:	81c2      	strh	r2, [r0, #14]
 80060aa:	6183      	str	r3, [r0, #24]
 80060ac:	4619      	mov	r1, r3
 80060ae:	2208      	movs	r2, #8
 80060b0:	305c      	adds	r0, #92	@ 0x5c
 80060b2:	f000 f94c 	bl	800634e <memset>
 80060b6:	4b0d      	ldr	r3, [pc, #52]	@ (80060ec <std+0x58>)
 80060b8:	6263      	str	r3, [r4, #36]	@ 0x24
 80060ba:	4b0d      	ldr	r3, [pc, #52]	@ (80060f0 <std+0x5c>)
 80060bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060be:	4b0d      	ldr	r3, [pc, #52]	@ (80060f4 <std+0x60>)
 80060c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060c2:	4b0d      	ldr	r3, [pc, #52]	@ (80060f8 <std+0x64>)
 80060c4:	6323      	str	r3, [r4, #48]	@ 0x30
 80060c6:	4b0d      	ldr	r3, [pc, #52]	@ (80060fc <std+0x68>)
 80060c8:	6224      	str	r4, [r4, #32]
 80060ca:	429c      	cmp	r4, r3
 80060cc:	d006      	beq.n	80060dc <std+0x48>
 80060ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060d2:	4294      	cmp	r4, r2
 80060d4:	d002      	beq.n	80060dc <std+0x48>
 80060d6:	33d0      	adds	r3, #208	@ 0xd0
 80060d8:	429c      	cmp	r4, r3
 80060da:	d105      	bne.n	80060e8 <std+0x54>
 80060dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060e4:	f000 b9ac 	b.w	8006440 <__retarget_lock_init_recursive>
 80060e8:	bd10      	pop	{r4, pc}
 80060ea:	bf00      	nop
 80060ec:	080062a9 	.word	0x080062a9
 80060f0:	080062cb 	.word	0x080062cb
 80060f4:	08006303 	.word	0x08006303
 80060f8:	08006327 	.word	0x08006327
 80060fc:	20000354 	.word	0x20000354

08006100 <stdio_exit_handler>:
 8006100:	4a02      	ldr	r2, [pc, #8]	@ (800610c <stdio_exit_handler+0xc>)
 8006102:	4903      	ldr	r1, [pc, #12]	@ (8006110 <stdio_exit_handler+0x10>)
 8006104:	4803      	ldr	r0, [pc, #12]	@ (8006114 <stdio_exit_handler+0x14>)
 8006106:	f000 b87b 	b.w	8006200 <_fwalk_sglue>
 800610a:	bf00      	nop
 800610c:	2000010c 	.word	0x2000010c
 8006110:	08006fb5 	.word	0x08006fb5
 8006114:	2000011c 	.word	0x2000011c

08006118 <cleanup_stdio>:
 8006118:	6841      	ldr	r1, [r0, #4]
 800611a:	4b0c      	ldr	r3, [pc, #48]	@ (800614c <cleanup_stdio+0x34>)
 800611c:	4299      	cmp	r1, r3
 800611e:	b510      	push	{r4, lr}
 8006120:	4604      	mov	r4, r0
 8006122:	d001      	beq.n	8006128 <cleanup_stdio+0x10>
 8006124:	f000 ff46 	bl	8006fb4 <_fflush_r>
 8006128:	68a1      	ldr	r1, [r4, #8]
 800612a:	4b09      	ldr	r3, [pc, #36]	@ (8006150 <cleanup_stdio+0x38>)
 800612c:	4299      	cmp	r1, r3
 800612e:	d002      	beq.n	8006136 <cleanup_stdio+0x1e>
 8006130:	4620      	mov	r0, r4
 8006132:	f000 ff3f 	bl	8006fb4 <_fflush_r>
 8006136:	68e1      	ldr	r1, [r4, #12]
 8006138:	4b06      	ldr	r3, [pc, #24]	@ (8006154 <cleanup_stdio+0x3c>)
 800613a:	4299      	cmp	r1, r3
 800613c:	d004      	beq.n	8006148 <cleanup_stdio+0x30>
 800613e:	4620      	mov	r0, r4
 8006140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006144:	f000 bf36 	b.w	8006fb4 <_fflush_r>
 8006148:	bd10      	pop	{r4, pc}
 800614a:	bf00      	nop
 800614c:	20000354 	.word	0x20000354
 8006150:	200003bc 	.word	0x200003bc
 8006154:	20000424 	.word	0x20000424

08006158 <global_stdio_init.part.0>:
 8006158:	b510      	push	{r4, lr}
 800615a:	4b0b      	ldr	r3, [pc, #44]	@ (8006188 <global_stdio_init.part.0+0x30>)
 800615c:	4c0b      	ldr	r4, [pc, #44]	@ (800618c <global_stdio_init.part.0+0x34>)
 800615e:	4a0c      	ldr	r2, [pc, #48]	@ (8006190 <global_stdio_init.part.0+0x38>)
 8006160:	601a      	str	r2, [r3, #0]
 8006162:	4620      	mov	r0, r4
 8006164:	2200      	movs	r2, #0
 8006166:	2104      	movs	r1, #4
 8006168:	f7ff ff94 	bl	8006094 <std>
 800616c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006170:	2201      	movs	r2, #1
 8006172:	2109      	movs	r1, #9
 8006174:	f7ff ff8e 	bl	8006094 <std>
 8006178:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800617c:	2202      	movs	r2, #2
 800617e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006182:	2112      	movs	r1, #18
 8006184:	f7ff bf86 	b.w	8006094 <std>
 8006188:	2000048c 	.word	0x2000048c
 800618c:	20000354 	.word	0x20000354
 8006190:	08006101 	.word	0x08006101

08006194 <__sfp_lock_acquire>:
 8006194:	4801      	ldr	r0, [pc, #4]	@ (800619c <__sfp_lock_acquire+0x8>)
 8006196:	f000 b954 	b.w	8006442 <__retarget_lock_acquire_recursive>
 800619a:	bf00      	nop
 800619c:	20000495 	.word	0x20000495

080061a0 <__sfp_lock_release>:
 80061a0:	4801      	ldr	r0, [pc, #4]	@ (80061a8 <__sfp_lock_release+0x8>)
 80061a2:	f000 b94f 	b.w	8006444 <__retarget_lock_release_recursive>
 80061a6:	bf00      	nop
 80061a8:	20000495 	.word	0x20000495

080061ac <__sinit>:
 80061ac:	b510      	push	{r4, lr}
 80061ae:	4604      	mov	r4, r0
 80061b0:	f7ff fff0 	bl	8006194 <__sfp_lock_acquire>
 80061b4:	6a23      	ldr	r3, [r4, #32]
 80061b6:	b11b      	cbz	r3, 80061c0 <__sinit+0x14>
 80061b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061bc:	f7ff bff0 	b.w	80061a0 <__sfp_lock_release>
 80061c0:	4b04      	ldr	r3, [pc, #16]	@ (80061d4 <__sinit+0x28>)
 80061c2:	6223      	str	r3, [r4, #32]
 80061c4:	4b04      	ldr	r3, [pc, #16]	@ (80061d8 <__sinit+0x2c>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d1f5      	bne.n	80061b8 <__sinit+0xc>
 80061cc:	f7ff ffc4 	bl	8006158 <global_stdio_init.part.0>
 80061d0:	e7f2      	b.n	80061b8 <__sinit+0xc>
 80061d2:	bf00      	nop
 80061d4:	08006119 	.word	0x08006119
 80061d8:	2000048c 	.word	0x2000048c

080061dc <fiprintf>:
 80061dc:	b40e      	push	{r1, r2, r3}
 80061de:	b503      	push	{r0, r1, lr}
 80061e0:	4601      	mov	r1, r0
 80061e2:	ab03      	add	r3, sp, #12
 80061e4:	4805      	ldr	r0, [pc, #20]	@ (80061fc <fiprintf+0x20>)
 80061e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80061ea:	6800      	ldr	r0, [r0, #0]
 80061ec:	9301      	str	r3, [sp, #4]
 80061ee:	f000 fbb9 	bl	8006964 <_vfiprintf_r>
 80061f2:	b002      	add	sp, #8
 80061f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80061f8:	b003      	add	sp, #12
 80061fa:	4770      	bx	lr
 80061fc:	20000118 	.word	0x20000118

08006200 <_fwalk_sglue>:
 8006200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006204:	4607      	mov	r7, r0
 8006206:	4688      	mov	r8, r1
 8006208:	4614      	mov	r4, r2
 800620a:	2600      	movs	r6, #0
 800620c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006210:	f1b9 0901 	subs.w	r9, r9, #1
 8006214:	d505      	bpl.n	8006222 <_fwalk_sglue+0x22>
 8006216:	6824      	ldr	r4, [r4, #0]
 8006218:	2c00      	cmp	r4, #0
 800621a:	d1f7      	bne.n	800620c <_fwalk_sglue+0xc>
 800621c:	4630      	mov	r0, r6
 800621e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006222:	89ab      	ldrh	r3, [r5, #12]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d907      	bls.n	8006238 <_fwalk_sglue+0x38>
 8006228:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800622c:	3301      	adds	r3, #1
 800622e:	d003      	beq.n	8006238 <_fwalk_sglue+0x38>
 8006230:	4629      	mov	r1, r5
 8006232:	4638      	mov	r0, r7
 8006234:	47c0      	blx	r8
 8006236:	4306      	orrs	r6, r0
 8006238:	3568      	adds	r5, #104	@ 0x68
 800623a:	e7e9      	b.n	8006210 <_fwalk_sglue+0x10>

0800623c <sniprintf>:
 800623c:	b40c      	push	{r2, r3}
 800623e:	b530      	push	{r4, r5, lr}
 8006240:	4b18      	ldr	r3, [pc, #96]	@ (80062a4 <sniprintf+0x68>)
 8006242:	1e0c      	subs	r4, r1, #0
 8006244:	681d      	ldr	r5, [r3, #0]
 8006246:	b09d      	sub	sp, #116	@ 0x74
 8006248:	da08      	bge.n	800625c <sniprintf+0x20>
 800624a:	238b      	movs	r3, #139	@ 0x8b
 800624c:	602b      	str	r3, [r5, #0]
 800624e:	f04f 30ff 	mov.w	r0, #4294967295
 8006252:	b01d      	add	sp, #116	@ 0x74
 8006254:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006258:	b002      	add	sp, #8
 800625a:	4770      	bx	lr
 800625c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006260:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006264:	f04f 0300 	mov.w	r3, #0
 8006268:	931b      	str	r3, [sp, #108]	@ 0x6c
 800626a:	bf14      	ite	ne
 800626c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006270:	4623      	moveq	r3, r4
 8006272:	9304      	str	r3, [sp, #16]
 8006274:	9307      	str	r3, [sp, #28]
 8006276:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800627a:	9002      	str	r0, [sp, #8]
 800627c:	9006      	str	r0, [sp, #24]
 800627e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006282:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006284:	ab21      	add	r3, sp, #132	@ 0x84
 8006286:	a902      	add	r1, sp, #8
 8006288:	4628      	mov	r0, r5
 800628a:	9301      	str	r3, [sp, #4]
 800628c:	f000 fa44 	bl	8006718 <_svfiprintf_r>
 8006290:	1c43      	adds	r3, r0, #1
 8006292:	bfbc      	itt	lt
 8006294:	238b      	movlt	r3, #139	@ 0x8b
 8006296:	602b      	strlt	r3, [r5, #0]
 8006298:	2c00      	cmp	r4, #0
 800629a:	d0da      	beq.n	8006252 <sniprintf+0x16>
 800629c:	9b02      	ldr	r3, [sp, #8]
 800629e:	2200      	movs	r2, #0
 80062a0:	701a      	strb	r2, [r3, #0]
 80062a2:	e7d6      	b.n	8006252 <sniprintf+0x16>
 80062a4:	20000118 	.word	0x20000118

080062a8 <__sread>:
 80062a8:	b510      	push	{r4, lr}
 80062aa:	460c      	mov	r4, r1
 80062ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062b0:	f000 f878 	bl	80063a4 <_read_r>
 80062b4:	2800      	cmp	r0, #0
 80062b6:	bfab      	itete	ge
 80062b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80062ba:	89a3      	ldrhlt	r3, [r4, #12]
 80062bc:	181b      	addge	r3, r3, r0
 80062be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80062c2:	bfac      	ite	ge
 80062c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80062c6:	81a3      	strhlt	r3, [r4, #12]
 80062c8:	bd10      	pop	{r4, pc}

080062ca <__swrite>:
 80062ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062ce:	461f      	mov	r7, r3
 80062d0:	898b      	ldrh	r3, [r1, #12]
 80062d2:	05db      	lsls	r3, r3, #23
 80062d4:	4605      	mov	r5, r0
 80062d6:	460c      	mov	r4, r1
 80062d8:	4616      	mov	r6, r2
 80062da:	d505      	bpl.n	80062e8 <__swrite+0x1e>
 80062dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e0:	2302      	movs	r3, #2
 80062e2:	2200      	movs	r2, #0
 80062e4:	f000 f84c 	bl	8006380 <_lseek_r>
 80062e8:	89a3      	ldrh	r3, [r4, #12]
 80062ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062f2:	81a3      	strh	r3, [r4, #12]
 80062f4:	4632      	mov	r2, r6
 80062f6:	463b      	mov	r3, r7
 80062f8:	4628      	mov	r0, r5
 80062fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062fe:	f000 b863 	b.w	80063c8 <_write_r>

08006302 <__sseek>:
 8006302:	b510      	push	{r4, lr}
 8006304:	460c      	mov	r4, r1
 8006306:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800630a:	f000 f839 	bl	8006380 <_lseek_r>
 800630e:	1c43      	adds	r3, r0, #1
 8006310:	89a3      	ldrh	r3, [r4, #12]
 8006312:	bf15      	itete	ne
 8006314:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006316:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800631a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800631e:	81a3      	strheq	r3, [r4, #12]
 8006320:	bf18      	it	ne
 8006322:	81a3      	strhne	r3, [r4, #12]
 8006324:	bd10      	pop	{r4, pc}

08006326 <__sclose>:
 8006326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800632a:	f000 b819 	b.w	8006360 <_close_r>

0800632e <memcmp>:
 800632e:	b510      	push	{r4, lr}
 8006330:	3901      	subs	r1, #1
 8006332:	4402      	add	r2, r0
 8006334:	4290      	cmp	r0, r2
 8006336:	d101      	bne.n	800633c <memcmp+0xe>
 8006338:	2000      	movs	r0, #0
 800633a:	e005      	b.n	8006348 <memcmp+0x1a>
 800633c:	7803      	ldrb	r3, [r0, #0]
 800633e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006342:	42a3      	cmp	r3, r4
 8006344:	d001      	beq.n	800634a <memcmp+0x1c>
 8006346:	1b18      	subs	r0, r3, r4
 8006348:	bd10      	pop	{r4, pc}
 800634a:	3001      	adds	r0, #1
 800634c:	e7f2      	b.n	8006334 <memcmp+0x6>

0800634e <memset>:
 800634e:	4402      	add	r2, r0
 8006350:	4603      	mov	r3, r0
 8006352:	4293      	cmp	r3, r2
 8006354:	d100      	bne.n	8006358 <memset+0xa>
 8006356:	4770      	bx	lr
 8006358:	f803 1b01 	strb.w	r1, [r3], #1
 800635c:	e7f9      	b.n	8006352 <memset+0x4>
	...

08006360 <_close_r>:
 8006360:	b538      	push	{r3, r4, r5, lr}
 8006362:	4d06      	ldr	r5, [pc, #24]	@ (800637c <_close_r+0x1c>)
 8006364:	2300      	movs	r3, #0
 8006366:	4604      	mov	r4, r0
 8006368:	4608      	mov	r0, r1
 800636a:	602b      	str	r3, [r5, #0]
 800636c:	f7fa ff46 	bl	80011fc <_close>
 8006370:	1c43      	adds	r3, r0, #1
 8006372:	d102      	bne.n	800637a <_close_r+0x1a>
 8006374:	682b      	ldr	r3, [r5, #0]
 8006376:	b103      	cbz	r3, 800637a <_close_r+0x1a>
 8006378:	6023      	str	r3, [r4, #0]
 800637a:	bd38      	pop	{r3, r4, r5, pc}
 800637c:	20000490 	.word	0x20000490

08006380 <_lseek_r>:
 8006380:	b538      	push	{r3, r4, r5, lr}
 8006382:	4d07      	ldr	r5, [pc, #28]	@ (80063a0 <_lseek_r+0x20>)
 8006384:	4604      	mov	r4, r0
 8006386:	4608      	mov	r0, r1
 8006388:	4611      	mov	r1, r2
 800638a:	2200      	movs	r2, #0
 800638c:	602a      	str	r2, [r5, #0]
 800638e:	461a      	mov	r2, r3
 8006390:	f7fa ff5b 	bl	800124a <_lseek>
 8006394:	1c43      	adds	r3, r0, #1
 8006396:	d102      	bne.n	800639e <_lseek_r+0x1e>
 8006398:	682b      	ldr	r3, [r5, #0]
 800639a:	b103      	cbz	r3, 800639e <_lseek_r+0x1e>
 800639c:	6023      	str	r3, [r4, #0]
 800639e:	bd38      	pop	{r3, r4, r5, pc}
 80063a0:	20000490 	.word	0x20000490

080063a4 <_read_r>:
 80063a4:	b538      	push	{r3, r4, r5, lr}
 80063a6:	4d07      	ldr	r5, [pc, #28]	@ (80063c4 <_read_r+0x20>)
 80063a8:	4604      	mov	r4, r0
 80063aa:	4608      	mov	r0, r1
 80063ac:	4611      	mov	r1, r2
 80063ae:	2200      	movs	r2, #0
 80063b0:	602a      	str	r2, [r5, #0]
 80063b2:	461a      	mov	r2, r3
 80063b4:	f7fa fee9 	bl	800118a <_read>
 80063b8:	1c43      	adds	r3, r0, #1
 80063ba:	d102      	bne.n	80063c2 <_read_r+0x1e>
 80063bc:	682b      	ldr	r3, [r5, #0]
 80063be:	b103      	cbz	r3, 80063c2 <_read_r+0x1e>
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	bd38      	pop	{r3, r4, r5, pc}
 80063c4:	20000490 	.word	0x20000490

080063c8 <_write_r>:
 80063c8:	b538      	push	{r3, r4, r5, lr}
 80063ca:	4d07      	ldr	r5, [pc, #28]	@ (80063e8 <_write_r+0x20>)
 80063cc:	4604      	mov	r4, r0
 80063ce:	4608      	mov	r0, r1
 80063d0:	4611      	mov	r1, r2
 80063d2:	2200      	movs	r2, #0
 80063d4:	602a      	str	r2, [r5, #0]
 80063d6:	461a      	mov	r2, r3
 80063d8:	f7fa fef4 	bl	80011c4 <_write>
 80063dc:	1c43      	adds	r3, r0, #1
 80063de:	d102      	bne.n	80063e6 <_write_r+0x1e>
 80063e0:	682b      	ldr	r3, [r5, #0]
 80063e2:	b103      	cbz	r3, 80063e6 <_write_r+0x1e>
 80063e4:	6023      	str	r3, [r4, #0]
 80063e6:	bd38      	pop	{r3, r4, r5, pc}
 80063e8:	20000490 	.word	0x20000490

080063ec <__errno>:
 80063ec:	4b01      	ldr	r3, [pc, #4]	@ (80063f4 <__errno+0x8>)
 80063ee:	6818      	ldr	r0, [r3, #0]
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	20000118 	.word	0x20000118

080063f8 <__libc_init_array>:
 80063f8:	b570      	push	{r4, r5, r6, lr}
 80063fa:	4d0d      	ldr	r5, [pc, #52]	@ (8006430 <__libc_init_array+0x38>)
 80063fc:	4c0d      	ldr	r4, [pc, #52]	@ (8006434 <__libc_init_array+0x3c>)
 80063fe:	1b64      	subs	r4, r4, r5
 8006400:	10a4      	asrs	r4, r4, #2
 8006402:	2600      	movs	r6, #0
 8006404:	42a6      	cmp	r6, r4
 8006406:	d109      	bne.n	800641c <__libc_init_array+0x24>
 8006408:	4d0b      	ldr	r5, [pc, #44]	@ (8006438 <__libc_init_array+0x40>)
 800640a:	4c0c      	ldr	r4, [pc, #48]	@ (800643c <__libc_init_array+0x44>)
 800640c:	f000 ffb6 	bl	800737c <_init>
 8006410:	1b64      	subs	r4, r4, r5
 8006412:	10a4      	asrs	r4, r4, #2
 8006414:	2600      	movs	r6, #0
 8006416:	42a6      	cmp	r6, r4
 8006418:	d105      	bne.n	8006426 <__libc_init_array+0x2e>
 800641a:	bd70      	pop	{r4, r5, r6, pc}
 800641c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006420:	4798      	blx	r3
 8006422:	3601      	adds	r6, #1
 8006424:	e7ee      	b.n	8006404 <__libc_init_array+0xc>
 8006426:	f855 3b04 	ldr.w	r3, [r5], #4
 800642a:	4798      	blx	r3
 800642c:	3601      	adds	r6, #1
 800642e:	e7f2      	b.n	8006416 <__libc_init_array+0x1e>
 8006430:	08007754 	.word	0x08007754
 8006434:	08007754 	.word	0x08007754
 8006438:	08007754 	.word	0x08007754
 800643c:	08007758 	.word	0x08007758

08006440 <__retarget_lock_init_recursive>:
 8006440:	4770      	bx	lr

08006442 <__retarget_lock_acquire_recursive>:
 8006442:	4770      	bx	lr

08006444 <__retarget_lock_release_recursive>:
 8006444:	4770      	bx	lr

08006446 <memcpy>:
 8006446:	440a      	add	r2, r1
 8006448:	4291      	cmp	r1, r2
 800644a:	f100 33ff 	add.w	r3, r0, #4294967295
 800644e:	d100      	bne.n	8006452 <memcpy+0xc>
 8006450:	4770      	bx	lr
 8006452:	b510      	push	{r4, lr}
 8006454:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800645c:	4291      	cmp	r1, r2
 800645e:	d1f9      	bne.n	8006454 <memcpy+0xe>
 8006460:	bd10      	pop	{r4, pc}

08006462 <abort>:
 8006462:	b508      	push	{r3, lr}
 8006464:	2006      	movs	r0, #6
 8006466:	f000 fea3 	bl	80071b0 <raise>
 800646a:	2001      	movs	r0, #1
 800646c:	f7fa fe82 	bl	8001174 <_exit>

08006470 <_free_r>:
 8006470:	b538      	push	{r3, r4, r5, lr}
 8006472:	4605      	mov	r5, r0
 8006474:	2900      	cmp	r1, #0
 8006476:	d041      	beq.n	80064fc <_free_r+0x8c>
 8006478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800647c:	1f0c      	subs	r4, r1, #4
 800647e:	2b00      	cmp	r3, #0
 8006480:	bfb8      	it	lt
 8006482:	18e4      	addlt	r4, r4, r3
 8006484:	f000 f8e0 	bl	8006648 <__malloc_lock>
 8006488:	4a1d      	ldr	r2, [pc, #116]	@ (8006500 <_free_r+0x90>)
 800648a:	6813      	ldr	r3, [r2, #0]
 800648c:	b933      	cbnz	r3, 800649c <_free_r+0x2c>
 800648e:	6063      	str	r3, [r4, #4]
 8006490:	6014      	str	r4, [r2, #0]
 8006492:	4628      	mov	r0, r5
 8006494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006498:	f000 b8dc 	b.w	8006654 <__malloc_unlock>
 800649c:	42a3      	cmp	r3, r4
 800649e:	d908      	bls.n	80064b2 <_free_r+0x42>
 80064a0:	6820      	ldr	r0, [r4, #0]
 80064a2:	1821      	adds	r1, r4, r0
 80064a4:	428b      	cmp	r3, r1
 80064a6:	bf01      	itttt	eq
 80064a8:	6819      	ldreq	r1, [r3, #0]
 80064aa:	685b      	ldreq	r3, [r3, #4]
 80064ac:	1809      	addeq	r1, r1, r0
 80064ae:	6021      	streq	r1, [r4, #0]
 80064b0:	e7ed      	b.n	800648e <_free_r+0x1e>
 80064b2:	461a      	mov	r2, r3
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	b10b      	cbz	r3, 80064bc <_free_r+0x4c>
 80064b8:	42a3      	cmp	r3, r4
 80064ba:	d9fa      	bls.n	80064b2 <_free_r+0x42>
 80064bc:	6811      	ldr	r1, [r2, #0]
 80064be:	1850      	adds	r0, r2, r1
 80064c0:	42a0      	cmp	r0, r4
 80064c2:	d10b      	bne.n	80064dc <_free_r+0x6c>
 80064c4:	6820      	ldr	r0, [r4, #0]
 80064c6:	4401      	add	r1, r0
 80064c8:	1850      	adds	r0, r2, r1
 80064ca:	4283      	cmp	r3, r0
 80064cc:	6011      	str	r1, [r2, #0]
 80064ce:	d1e0      	bne.n	8006492 <_free_r+0x22>
 80064d0:	6818      	ldr	r0, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	6053      	str	r3, [r2, #4]
 80064d6:	4408      	add	r0, r1
 80064d8:	6010      	str	r0, [r2, #0]
 80064da:	e7da      	b.n	8006492 <_free_r+0x22>
 80064dc:	d902      	bls.n	80064e4 <_free_r+0x74>
 80064de:	230c      	movs	r3, #12
 80064e0:	602b      	str	r3, [r5, #0]
 80064e2:	e7d6      	b.n	8006492 <_free_r+0x22>
 80064e4:	6820      	ldr	r0, [r4, #0]
 80064e6:	1821      	adds	r1, r4, r0
 80064e8:	428b      	cmp	r3, r1
 80064ea:	bf04      	itt	eq
 80064ec:	6819      	ldreq	r1, [r3, #0]
 80064ee:	685b      	ldreq	r3, [r3, #4]
 80064f0:	6063      	str	r3, [r4, #4]
 80064f2:	bf04      	itt	eq
 80064f4:	1809      	addeq	r1, r1, r0
 80064f6:	6021      	streq	r1, [r4, #0]
 80064f8:	6054      	str	r4, [r2, #4]
 80064fa:	e7ca      	b.n	8006492 <_free_r+0x22>
 80064fc:	bd38      	pop	{r3, r4, r5, pc}
 80064fe:	bf00      	nop
 8006500:	2000049c 	.word	0x2000049c

08006504 <sbrk_aligned>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	4e0f      	ldr	r6, [pc, #60]	@ (8006544 <sbrk_aligned+0x40>)
 8006508:	460c      	mov	r4, r1
 800650a:	6831      	ldr	r1, [r6, #0]
 800650c:	4605      	mov	r5, r0
 800650e:	b911      	cbnz	r1, 8006516 <sbrk_aligned+0x12>
 8006510:	f000 fe6a 	bl	80071e8 <_sbrk_r>
 8006514:	6030      	str	r0, [r6, #0]
 8006516:	4621      	mov	r1, r4
 8006518:	4628      	mov	r0, r5
 800651a:	f000 fe65 	bl	80071e8 <_sbrk_r>
 800651e:	1c43      	adds	r3, r0, #1
 8006520:	d103      	bne.n	800652a <sbrk_aligned+0x26>
 8006522:	f04f 34ff 	mov.w	r4, #4294967295
 8006526:	4620      	mov	r0, r4
 8006528:	bd70      	pop	{r4, r5, r6, pc}
 800652a:	1cc4      	adds	r4, r0, #3
 800652c:	f024 0403 	bic.w	r4, r4, #3
 8006530:	42a0      	cmp	r0, r4
 8006532:	d0f8      	beq.n	8006526 <sbrk_aligned+0x22>
 8006534:	1a21      	subs	r1, r4, r0
 8006536:	4628      	mov	r0, r5
 8006538:	f000 fe56 	bl	80071e8 <_sbrk_r>
 800653c:	3001      	adds	r0, #1
 800653e:	d1f2      	bne.n	8006526 <sbrk_aligned+0x22>
 8006540:	e7ef      	b.n	8006522 <sbrk_aligned+0x1e>
 8006542:	bf00      	nop
 8006544:	20000498 	.word	0x20000498

08006548 <_malloc_r>:
 8006548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800654c:	1ccd      	adds	r5, r1, #3
 800654e:	f025 0503 	bic.w	r5, r5, #3
 8006552:	3508      	adds	r5, #8
 8006554:	2d0c      	cmp	r5, #12
 8006556:	bf38      	it	cc
 8006558:	250c      	movcc	r5, #12
 800655a:	2d00      	cmp	r5, #0
 800655c:	4606      	mov	r6, r0
 800655e:	db01      	blt.n	8006564 <_malloc_r+0x1c>
 8006560:	42a9      	cmp	r1, r5
 8006562:	d904      	bls.n	800656e <_malloc_r+0x26>
 8006564:	230c      	movs	r3, #12
 8006566:	6033      	str	r3, [r6, #0]
 8006568:	2000      	movs	r0, #0
 800656a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800656e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006644 <_malloc_r+0xfc>
 8006572:	f000 f869 	bl	8006648 <__malloc_lock>
 8006576:	f8d8 3000 	ldr.w	r3, [r8]
 800657a:	461c      	mov	r4, r3
 800657c:	bb44      	cbnz	r4, 80065d0 <_malloc_r+0x88>
 800657e:	4629      	mov	r1, r5
 8006580:	4630      	mov	r0, r6
 8006582:	f7ff ffbf 	bl	8006504 <sbrk_aligned>
 8006586:	1c43      	adds	r3, r0, #1
 8006588:	4604      	mov	r4, r0
 800658a:	d158      	bne.n	800663e <_malloc_r+0xf6>
 800658c:	f8d8 4000 	ldr.w	r4, [r8]
 8006590:	4627      	mov	r7, r4
 8006592:	2f00      	cmp	r7, #0
 8006594:	d143      	bne.n	800661e <_malloc_r+0xd6>
 8006596:	2c00      	cmp	r4, #0
 8006598:	d04b      	beq.n	8006632 <_malloc_r+0xea>
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	4639      	mov	r1, r7
 800659e:	4630      	mov	r0, r6
 80065a0:	eb04 0903 	add.w	r9, r4, r3
 80065a4:	f000 fe20 	bl	80071e8 <_sbrk_r>
 80065a8:	4581      	cmp	r9, r0
 80065aa:	d142      	bne.n	8006632 <_malloc_r+0xea>
 80065ac:	6821      	ldr	r1, [r4, #0]
 80065ae:	1a6d      	subs	r5, r5, r1
 80065b0:	4629      	mov	r1, r5
 80065b2:	4630      	mov	r0, r6
 80065b4:	f7ff ffa6 	bl	8006504 <sbrk_aligned>
 80065b8:	3001      	adds	r0, #1
 80065ba:	d03a      	beq.n	8006632 <_malloc_r+0xea>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	442b      	add	r3, r5
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	f8d8 3000 	ldr.w	r3, [r8]
 80065c6:	685a      	ldr	r2, [r3, #4]
 80065c8:	bb62      	cbnz	r2, 8006624 <_malloc_r+0xdc>
 80065ca:	f8c8 7000 	str.w	r7, [r8]
 80065ce:	e00f      	b.n	80065f0 <_malloc_r+0xa8>
 80065d0:	6822      	ldr	r2, [r4, #0]
 80065d2:	1b52      	subs	r2, r2, r5
 80065d4:	d420      	bmi.n	8006618 <_malloc_r+0xd0>
 80065d6:	2a0b      	cmp	r2, #11
 80065d8:	d917      	bls.n	800660a <_malloc_r+0xc2>
 80065da:	1961      	adds	r1, r4, r5
 80065dc:	42a3      	cmp	r3, r4
 80065de:	6025      	str	r5, [r4, #0]
 80065e0:	bf18      	it	ne
 80065e2:	6059      	strne	r1, [r3, #4]
 80065e4:	6863      	ldr	r3, [r4, #4]
 80065e6:	bf08      	it	eq
 80065e8:	f8c8 1000 	streq.w	r1, [r8]
 80065ec:	5162      	str	r2, [r4, r5]
 80065ee:	604b      	str	r3, [r1, #4]
 80065f0:	4630      	mov	r0, r6
 80065f2:	f000 f82f 	bl	8006654 <__malloc_unlock>
 80065f6:	f104 000b 	add.w	r0, r4, #11
 80065fa:	1d23      	adds	r3, r4, #4
 80065fc:	f020 0007 	bic.w	r0, r0, #7
 8006600:	1ac2      	subs	r2, r0, r3
 8006602:	bf1c      	itt	ne
 8006604:	1a1b      	subne	r3, r3, r0
 8006606:	50a3      	strne	r3, [r4, r2]
 8006608:	e7af      	b.n	800656a <_malloc_r+0x22>
 800660a:	6862      	ldr	r2, [r4, #4]
 800660c:	42a3      	cmp	r3, r4
 800660e:	bf0c      	ite	eq
 8006610:	f8c8 2000 	streq.w	r2, [r8]
 8006614:	605a      	strne	r2, [r3, #4]
 8006616:	e7eb      	b.n	80065f0 <_malloc_r+0xa8>
 8006618:	4623      	mov	r3, r4
 800661a:	6864      	ldr	r4, [r4, #4]
 800661c:	e7ae      	b.n	800657c <_malloc_r+0x34>
 800661e:	463c      	mov	r4, r7
 8006620:	687f      	ldr	r7, [r7, #4]
 8006622:	e7b6      	b.n	8006592 <_malloc_r+0x4a>
 8006624:	461a      	mov	r2, r3
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	42a3      	cmp	r3, r4
 800662a:	d1fb      	bne.n	8006624 <_malloc_r+0xdc>
 800662c:	2300      	movs	r3, #0
 800662e:	6053      	str	r3, [r2, #4]
 8006630:	e7de      	b.n	80065f0 <_malloc_r+0xa8>
 8006632:	230c      	movs	r3, #12
 8006634:	6033      	str	r3, [r6, #0]
 8006636:	4630      	mov	r0, r6
 8006638:	f000 f80c 	bl	8006654 <__malloc_unlock>
 800663c:	e794      	b.n	8006568 <_malloc_r+0x20>
 800663e:	6005      	str	r5, [r0, #0]
 8006640:	e7d6      	b.n	80065f0 <_malloc_r+0xa8>
 8006642:	bf00      	nop
 8006644:	2000049c 	.word	0x2000049c

08006648 <__malloc_lock>:
 8006648:	4801      	ldr	r0, [pc, #4]	@ (8006650 <__malloc_lock+0x8>)
 800664a:	f7ff befa 	b.w	8006442 <__retarget_lock_acquire_recursive>
 800664e:	bf00      	nop
 8006650:	20000494 	.word	0x20000494

08006654 <__malloc_unlock>:
 8006654:	4801      	ldr	r0, [pc, #4]	@ (800665c <__malloc_unlock+0x8>)
 8006656:	f7ff bef5 	b.w	8006444 <__retarget_lock_release_recursive>
 800665a:	bf00      	nop
 800665c:	20000494 	.word	0x20000494

08006660 <__ssputs_r>:
 8006660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006664:	688e      	ldr	r6, [r1, #8]
 8006666:	461f      	mov	r7, r3
 8006668:	42be      	cmp	r6, r7
 800666a:	680b      	ldr	r3, [r1, #0]
 800666c:	4682      	mov	sl, r0
 800666e:	460c      	mov	r4, r1
 8006670:	4690      	mov	r8, r2
 8006672:	d82d      	bhi.n	80066d0 <__ssputs_r+0x70>
 8006674:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006678:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800667c:	d026      	beq.n	80066cc <__ssputs_r+0x6c>
 800667e:	6965      	ldr	r5, [r4, #20]
 8006680:	6909      	ldr	r1, [r1, #16]
 8006682:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006686:	eba3 0901 	sub.w	r9, r3, r1
 800668a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800668e:	1c7b      	adds	r3, r7, #1
 8006690:	444b      	add	r3, r9
 8006692:	106d      	asrs	r5, r5, #1
 8006694:	429d      	cmp	r5, r3
 8006696:	bf38      	it	cc
 8006698:	461d      	movcc	r5, r3
 800669a:	0553      	lsls	r3, r2, #21
 800669c:	d527      	bpl.n	80066ee <__ssputs_r+0x8e>
 800669e:	4629      	mov	r1, r5
 80066a0:	f7ff ff52 	bl	8006548 <_malloc_r>
 80066a4:	4606      	mov	r6, r0
 80066a6:	b360      	cbz	r0, 8006702 <__ssputs_r+0xa2>
 80066a8:	6921      	ldr	r1, [r4, #16]
 80066aa:	464a      	mov	r2, r9
 80066ac:	f7ff fecb 	bl	8006446 <memcpy>
 80066b0:	89a3      	ldrh	r3, [r4, #12]
 80066b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80066b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066ba:	81a3      	strh	r3, [r4, #12]
 80066bc:	6126      	str	r6, [r4, #16]
 80066be:	6165      	str	r5, [r4, #20]
 80066c0:	444e      	add	r6, r9
 80066c2:	eba5 0509 	sub.w	r5, r5, r9
 80066c6:	6026      	str	r6, [r4, #0]
 80066c8:	60a5      	str	r5, [r4, #8]
 80066ca:	463e      	mov	r6, r7
 80066cc:	42be      	cmp	r6, r7
 80066ce:	d900      	bls.n	80066d2 <__ssputs_r+0x72>
 80066d0:	463e      	mov	r6, r7
 80066d2:	6820      	ldr	r0, [r4, #0]
 80066d4:	4632      	mov	r2, r6
 80066d6:	4641      	mov	r1, r8
 80066d8:	f000 fd28 	bl	800712c <memmove>
 80066dc:	68a3      	ldr	r3, [r4, #8]
 80066de:	1b9b      	subs	r3, r3, r6
 80066e0:	60a3      	str	r3, [r4, #8]
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	4433      	add	r3, r6
 80066e6:	6023      	str	r3, [r4, #0]
 80066e8:	2000      	movs	r0, #0
 80066ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ee:	462a      	mov	r2, r5
 80066f0:	f000 fd8a 	bl	8007208 <_realloc_r>
 80066f4:	4606      	mov	r6, r0
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d1e0      	bne.n	80066bc <__ssputs_r+0x5c>
 80066fa:	6921      	ldr	r1, [r4, #16]
 80066fc:	4650      	mov	r0, sl
 80066fe:	f7ff feb7 	bl	8006470 <_free_r>
 8006702:	230c      	movs	r3, #12
 8006704:	f8ca 3000 	str.w	r3, [sl]
 8006708:	89a3      	ldrh	r3, [r4, #12]
 800670a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800670e:	81a3      	strh	r3, [r4, #12]
 8006710:	f04f 30ff 	mov.w	r0, #4294967295
 8006714:	e7e9      	b.n	80066ea <__ssputs_r+0x8a>
	...

08006718 <_svfiprintf_r>:
 8006718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800671c:	4698      	mov	r8, r3
 800671e:	898b      	ldrh	r3, [r1, #12]
 8006720:	061b      	lsls	r3, r3, #24
 8006722:	b09d      	sub	sp, #116	@ 0x74
 8006724:	4607      	mov	r7, r0
 8006726:	460d      	mov	r5, r1
 8006728:	4614      	mov	r4, r2
 800672a:	d510      	bpl.n	800674e <_svfiprintf_r+0x36>
 800672c:	690b      	ldr	r3, [r1, #16]
 800672e:	b973      	cbnz	r3, 800674e <_svfiprintf_r+0x36>
 8006730:	2140      	movs	r1, #64	@ 0x40
 8006732:	f7ff ff09 	bl	8006548 <_malloc_r>
 8006736:	6028      	str	r0, [r5, #0]
 8006738:	6128      	str	r0, [r5, #16]
 800673a:	b930      	cbnz	r0, 800674a <_svfiprintf_r+0x32>
 800673c:	230c      	movs	r3, #12
 800673e:	603b      	str	r3, [r7, #0]
 8006740:	f04f 30ff 	mov.w	r0, #4294967295
 8006744:	b01d      	add	sp, #116	@ 0x74
 8006746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800674a:	2340      	movs	r3, #64	@ 0x40
 800674c:	616b      	str	r3, [r5, #20]
 800674e:	2300      	movs	r3, #0
 8006750:	9309      	str	r3, [sp, #36]	@ 0x24
 8006752:	2320      	movs	r3, #32
 8006754:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006758:	f8cd 800c 	str.w	r8, [sp, #12]
 800675c:	2330      	movs	r3, #48	@ 0x30
 800675e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80068fc <_svfiprintf_r+0x1e4>
 8006762:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006766:	f04f 0901 	mov.w	r9, #1
 800676a:	4623      	mov	r3, r4
 800676c:	469a      	mov	sl, r3
 800676e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006772:	b10a      	cbz	r2, 8006778 <_svfiprintf_r+0x60>
 8006774:	2a25      	cmp	r2, #37	@ 0x25
 8006776:	d1f9      	bne.n	800676c <_svfiprintf_r+0x54>
 8006778:	ebba 0b04 	subs.w	fp, sl, r4
 800677c:	d00b      	beq.n	8006796 <_svfiprintf_r+0x7e>
 800677e:	465b      	mov	r3, fp
 8006780:	4622      	mov	r2, r4
 8006782:	4629      	mov	r1, r5
 8006784:	4638      	mov	r0, r7
 8006786:	f7ff ff6b 	bl	8006660 <__ssputs_r>
 800678a:	3001      	adds	r0, #1
 800678c:	f000 80a7 	beq.w	80068de <_svfiprintf_r+0x1c6>
 8006790:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006792:	445a      	add	r2, fp
 8006794:	9209      	str	r2, [sp, #36]	@ 0x24
 8006796:	f89a 3000 	ldrb.w	r3, [sl]
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 809f 	beq.w	80068de <_svfiprintf_r+0x1c6>
 80067a0:	2300      	movs	r3, #0
 80067a2:	f04f 32ff 	mov.w	r2, #4294967295
 80067a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067aa:	f10a 0a01 	add.w	sl, sl, #1
 80067ae:	9304      	str	r3, [sp, #16]
 80067b0:	9307      	str	r3, [sp, #28]
 80067b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80067b8:	4654      	mov	r4, sl
 80067ba:	2205      	movs	r2, #5
 80067bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067c0:	484e      	ldr	r0, [pc, #312]	@ (80068fc <_svfiprintf_r+0x1e4>)
 80067c2:	f7f9 fd15 	bl	80001f0 <memchr>
 80067c6:	9a04      	ldr	r2, [sp, #16]
 80067c8:	b9d8      	cbnz	r0, 8006802 <_svfiprintf_r+0xea>
 80067ca:	06d0      	lsls	r0, r2, #27
 80067cc:	bf44      	itt	mi
 80067ce:	2320      	movmi	r3, #32
 80067d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067d4:	0711      	lsls	r1, r2, #28
 80067d6:	bf44      	itt	mi
 80067d8:	232b      	movmi	r3, #43	@ 0x2b
 80067da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067de:	f89a 3000 	ldrb.w	r3, [sl]
 80067e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80067e4:	d015      	beq.n	8006812 <_svfiprintf_r+0xfa>
 80067e6:	9a07      	ldr	r2, [sp, #28]
 80067e8:	4654      	mov	r4, sl
 80067ea:	2000      	movs	r0, #0
 80067ec:	f04f 0c0a 	mov.w	ip, #10
 80067f0:	4621      	mov	r1, r4
 80067f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067f6:	3b30      	subs	r3, #48	@ 0x30
 80067f8:	2b09      	cmp	r3, #9
 80067fa:	d94b      	bls.n	8006894 <_svfiprintf_r+0x17c>
 80067fc:	b1b0      	cbz	r0, 800682c <_svfiprintf_r+0x114>
 80067fe:	9207      	str	r2, [sp, #28]
 8006800:	e014      	b.n	800682c <_svfiprintf_r+0x114>
 8006802:	eba0 0308 	sub.w	r3, r0, r8
 8006806:	fa09 f303 	lsl.w	r3, r9, r3
 800680a:	4313      	orrs	r3, r2
 800680c:	9304      	str	r3, [sp, #16]
 800680e:	46a2      	mov	sl, r4
 8006810:	e7d2      	b.n	80067b8 <_svfiprintf_r+0xa0>
 8006812:	9b03      	ldr	r3, [sp, #12]
 8006814:	1d19      	adds	r1, r3, #4
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	9103      	str	r1, [sp, #12]
 800681a:	2b00      	cmp	r3, #0
 800681c:	bfbb      	ittet	lt
 800681e:	425b      	neglt	r3, r3
 8006820:	f042 0202 	orrlt.w	r2, r2, #2
 8006824:	9307      	strge	r3, [sp, #28]
 8006826:	9307      	strlt	r3, [sp, #28]
 8006828:	bfb8      	it	lt
 800682a:	9204      	strlt	r2, [sp, #16]
 800682c:	7823      	ldrb	r3, [r4, #0]
 800682e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006830:	d10a      	bne.n	8006848 <_svfiprintf_r+0x130>
 8006832:	7863      	ldrb	r3, [r4, #1]
 8006834:	2b2a      	cmp	r3, #42	@ 0x2a
 8006836:	d132      	bne.n	800689e <_svfiprintf_r+0x186>
 8006838:	9b03      	ldr	r3, [sp, #12]
 800683a:	1d1a      	adds	r2, r3, #4
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	9203      	str	r2, [sp, #12]
 8006840:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006844:	3402      	adds	r4, #2
 8006846:	9305      	str	r3, [sp, #20]
 8006848:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800690c <_svfiprintf_r+0x1f4>
 800684c:	7821      	ldrb	r1, [r4, #0]
 800684e:	2203      	movs	r2, #3
 8006850:	4650      	mov	r0, sl
 8006852:	f7f9 fccd 	bl	80001f0 <memchr>
 8006856:	b138      	cbz	r0, 8006868 <_svfiprintf_r+0x150>
 8006858:	9b04      	ldr	r3, [sp, #16]
 800685a:	eba0 000a 	sub.w	r0, r0, sl
 800685e:	2240      	movs	r2, #64	@ 0x40
 8006860:	4082      	lsls	r2, r0
 8006862:	4313      	orrs	r3, r2
 8006864:	3401      	adds	r4, #1
 8006866:	9304      	str	r3, [sp, #16]
 8006868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800686c:	4824      	ldr	r0, [pc, #144]	@ (8006900 <_svfiprintf_r+0x1e8>)
 800686e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006872:	2206      	movs	r2, #6
 8006874:	f7f9 fcbc 	bl	80001f0 <memchr>
 8006878:	2800      	cmp	r0, #0
 800687a:	d036      	beq.n	80068ea <_svfiprintf_r+0x1d2>
 800687c:	4b21      	ldr	r3, [pc, #132]	@ (8006904 <_svfiprintf_r+0x1ec>)
 800687e:	bb1b      	cbnz	r3, 80068c8 <_svfiprintf_r+0x1b0>
 8006880:	9b03      	ldr	r3, [sp, #12]
 8006882:	3307      	adds	r3, #7
 8006884:	f023 0307 	bic.w	r3, r3, #7
 8006888:	3308      	adds	r3, #8
 800688a:	9303      	str	r3, [sp, #12]
 800688c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800688e:	4433      	add	r3, r6
 8006890:	9309      	str	r3, [sp, #36]	@ 0x24
 8006892:	e76a      	b.n	800676a <_svfiprintf_r+0x52>
 8006894:	fb0c 3202 	mla	r2, ip, r2, r3
 8006898:	460c      	mov	r4, r1
 800689a:	2001      	movs	r0, #1
 800689c:	e7a8      	b.n	80067f0 <_svfiprintf_r+0xd8>
 800689e:	2300      	movs	r3, #0
 80068a0:	3401      	adds	r4, #1
 80068a2:	9305      	str	r3, [sp, #20]
 80068a4:	4619      	mov	r1, r3
 80068a6:	f04f 0c0a 	mov.w	ip, #10
 80068aa:	4620      	mov	r0, r4
 80068ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068b0:	3a30      	subs	r2, #48	@ 0x30
 80068b2:	2a09      	cmp	r2, #9
 80068b4:	d903      	bls.n	80068be <_svfiprintf_r+0x1a6>
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0c6      	beq.n	8006848 <_svfiprintf_r+0x130>
 80068ba:	9105      	str	r1, [sp, #20]
 80068bc:	e7c4      	b.n	8006848 <_svfiprintf_r+0x130>
 80068be:	fb0c 2101 	mla	r1, ip, r1, r2
 80068c2:	4604      	mov	r4, r0
 80068c4:	2301      	movs	r3, #1
 80068c6:	e7f0      	b.n	80068aa <_svfiprintf_r+0x192>
 80068c8:	ab03      	add	r3, sp, #12
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	462a      	mov	r2, r5
 80068ce:	4b0e      	ldr	r3, [pc, #56]	@ (8006908 <_svfiprintf_r+0x1f0>)
 80068d0:	a904      	add	r1, sp, #16
 80068d2:	4638      	mov	r0, r7
 80068d4:	f3af 8000 	nop.w
 80068d8:	1c42      	adds	r2, r0, #1
 80068da:	4606      	mov	r6, r0
 80068dc:	d1d6      	bne.n	800688c <_svfiprintf_r+0x174>
 80068de:	89ab      	ldrh	r3, [r5, #12]
 80068e0:	065b      	lsls	r3, r3, #25
 80068e2:	f53f af2d 	bmi.w	8006740 <_svfiprintf_r+0x28>
 80068e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068e8:	e72c      	b.n	8006744 <_svfiprintf_r+0x2c>
 80068ea:	ab03      	add	r3, sp, #12
 80068ec:	9300      	str	r3, [sp, #0]
 80068ee:	462a      	mov	r2, r5
 80068f0:	4b05      	ldr	r3, [pc, #20]	@ (8006908 <_svfiprintf_r+0x1f0>)
 80068f2:	a904      	add	r1, sp, #16
 80068f4:	4638      	mov	r0, r7
 80068f6:	f000 f9bb 	bl	8006c70 <_printf_i>
 80068fa:	e7ed      	b.n	80068d8 <_svfiprintf_r+0x1c0>
 80068fc:	08007717 	.word	0x08007717
 8006900:	08007721 	.word	0x08007721
 8006904:	00000000 	.word	0x00000000
 8006908:	08006661 	.word	0x08006661
 800690c:	0800771d 	.word	0x0800771d

08006910 <__sfputc_r>:
 8006910:	6893      	ldr	r3, [r2, #8]
 8006912:	3b01      	subs	r3, #1
 8006914:	2b00      	cmp	r3, #0
 8006916:	b410      	push	{r4}
 8006918:	6093      	str	r3, [r2, #8]
 800691a:	da08      	bge.n	800692e <__sfputc_r+0x1e>
 800691c:	6994      	ldr	r4, [r2, #24]
 800691e:	42a3      	cmp	r3, r4
 8006920:	db01      	blt.n	8006926 <__sfputc_r+0x16>
 8006922:	290a      	cmp	r1, #10
 8006924:	d103      	bne.n	800692e <__sfputc_r+0x1e>
 8006926:	f85d 4b04 	ldr.w	r4, [sp], #4
 800692a:	f000 bb6b 	b.w	8007004 <__swbuf_r>
 800692e:	6813      	ldr	r3, [r2, #0]
 8006930:	1c58      	adds	r0, r3, #1
 8006932:	6010      	str	r0, [r2, #0]
 8006934:	7019      	strb	r1, [r3, #0]
 8006936:	4608      	mov	r0, r1
 8006938:	f85d 4b04 	ldr.w	r4, [sp], #4
 800693c:	4770      	bx	lr

0800693e <__sfputs_r>:
 800693e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006940:	4606      	mov	r6, r0
 8006942:	460f      	mov	r7, r1
 8006944:	4614      	mov	r4, r2
 8006946:	18d5      	adds	r5, r2, r3
 8006948:	42ac      	cmp	r4, r5
 800694a:	d101      	bne.n	8006950 <__sfputs_r+0x12>
 800694c:	2000      	movs	r0, #0
 800694e:	e007      	b.n	8006960 <__sfputs_r+0x22>
 8006950:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006954:	463a      	mov	r2, r7
 8006956:	4630      	mov	r0, r6
 8006958:	f7ff ffda 	bl	8006910 <__sfputc_r>
 800695c:	1c43      	adds	r3, r0, #1
 800695e:	d1f3      	bne.n	8006948 <__sfputs_r+0xa>
 8006960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006964 <_vfiprintf_r>:
 8006964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006968:	460d      	mov	r5, r1
 800696a:	b09d      	sub	sp, #116	@ 0x74
 800696c:	4614      	mov	r4, r2
 800696e:	4698      	mov	r8, r3
 8006970:	4606      	mov	r6, r0
 8006972:	b118      	cbz	r0, 800697c <_vfiprintf_r+0x18>
 8006974:	6a03      	ldr	r3, [r0, #32]
 8006976:	b90b      	cbnz	r3, 800697c <_vfiprintf_r+0x18>
 8006978:	f7ff fc18 	bl	80061ac <__sinit>
 800697c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800697e:	07d9      	lsls	r1, r3, #31
 8006980:	d405      	bmi.n	800698e <_vfiprintf_r+0x2a>
 8006982:	89ab      	ldrh	r3, [r5, #12]
 8006984:	059a      	lsls	r2, r3, #22
 8006986:	d402      	bmi.n	800698e <_vfiprintf_r+0x2a>
 8006988:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800698a:	f7ff fd5a 	bl	8006442 <__retarget_lock_acquire_recursive>
 800698e:	89ab      	ldrh	r3, [r5, #12]
 8006990:	071b      	lsls	r3, r3, #28
 8006992:	d501      	bpl.n	8006998 <_vfiprintf_r+0x34>
 8006994:	692b      	ldr	r3, [r5, #16]
 8006996:	b99b      	cbnz	r3, 80069c0 <_vfiprintf_r+0x5c>
 8006998:	4629      	mov	r1, r5
 800699a:	4630      	mov	r0, r6
 800699c:	f000 fb70 	bl	8007080 <__swsetup_r>
 80069a0:	b170      	cbz	r0, 80069c0 <_vfiprintf_r+0x5c>
 80069a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069a4:	07dc      	lsls	r4, r3, #31
 80069a6:	d504      	bpl.n	80069b2 <_vfiprintf_r+0x4e>
 80069a8:	f04f 30ff 	mov.w	r0, #4294967295
 80069ac:	b01d      	add	sp, #116	@ 0x74
 80069ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b2:	89ab      	ldrh	r3, [r5, #12]
 80069b4:	0598      	lsls	r0, r3, #22
 80069b6:	d4f7      	bmi.n	80069a8 <_vfiprintf_r+0x44>
 80069b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069ba:	f7ff fd43 	bl	8006444 <__retarget_lock_release_recursive>
 80069be:	e7f3      	b.n	80069a8 <_vfiprintf_r+0x44>
 80069c0:	2300      	movs	r3, #0
 80069c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80069c4:	2320      	movs	r3, #32
 80069c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80069ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80069ce:	2330      	movs	r3, #48	@ 0x30
 80069d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006b80 <_vfiprintf_r+0x21c>
 80069d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069d8:	f04f 0901 	mov.w	r9, #1
 80069dc:	4623      	mov	r3, r4
 80069de:	469a      	mov	sl, r3
 80069e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069e4:	b10a      	cbz	r2, 80069ea <_vfiprintf_r+0x86>
 80069e6:	2a25      	cmp	r2, #37	@ 0x25
 80069e8:	d1f9      	bne.n	80069de <_vfiprintf_r+0x7a>
 80069ea:	ebba 0b04 	subs.w	fp, sl, r4
 80069ee:	d00b      	beq.n	8006a08 <_vfiprintf_r+0xa4>
 80069f0:	465b      	mov	r3, fp
 80069f2:	4622      	mov	r2, r4
 80069f4:	4629      	mov	r1, r5
 80069f6:	4630      	mov	r0, r6
 80069f8:	f7ff ffa1 	bl	800693e <__sfputs_r>
 80069fc:	3001      	adds	r0, #1
 80069fe:	f000 80a7 	beq.w	8006b50 <_vfiprintf_r+0x1ec>
 8006a02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a04:	445a      	add	r2, fp
 8006a06:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a08:	f89a 3000 	ldrb.w	r3, [sl]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	f000 809f 	beq.w	8006b50 <_vfiprintf_r+0x1ec>
 8006a12:	2300      	movs	r3, #0
 8006a14:	f04f 32ff 	mov.w	r2, #4294967295
 8006a18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a1c:	f10a 0a01 	add.w	sl, sl, #1
 8006a20:	9304      	str	r3, [sp, #16]
 8006a22:	9307      	str	r3, [sp, #28]
 8006a24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a28:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a2a:	4654      	mov	r4, sl
 8006a2c:	2205      	movs	r2, #5
 8006a2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a32:	4853      	ldr	r0, [pc, #332]	@ (8006b80 <_vfiprintf_r+0x21c>)
 8006a34:	f7f9 fbdc 	bl	80001f0 <memchr>
 8006a38:	9a04      	ldr	r2, [sp, #16]
 8006a3a:	b9d8      	cbnz	r0, 8006a74 <_vfiprintf_r+0x110>
 8006a3c:	06d1      	lsls	r1, r2, #27
 8006a3e:	bf44      	itt	mi
 8006a40:	2320      	movmi	r3, #32
 8006a42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a46:	0713      	lsls	r3, r2, #28
 8006a48:	bf44      	itt	mi
 8006a4a:	232b      	movmi	r3, #43	@ 0x2b
 8006a4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a50:	f89a 3000 	ldrb.w	r3, [sl]
 8006a54:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a56:	d015      	beq.n	8006a84 <_vfiprintf_r+0x120>
 8006a58:	9a07      	ldr	r2, [sp, #28]
 8006a5a:	4654      	mov	r4, sl
 8006a5c:	2000      	movs	r0, #0
 8006a5e:	f04f 0c0a 	mov.w	ip, #10
 8006a62:	4621      	mov	r1, r4
 8006a64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a68:	3b30      	subs	r3, #48	@ 0x30
 8006a6a:	2b09      	cmp	r3, #9
 8006a6c:	d94b      	bls.n	8006b06 <_vfiprintf_r+0x1a2>
 8006a6e:	b1b0      	cbz	r0, 8006a9e <_vfiprintf_r+0x13a>
 8006a70:	9207      	str	r2, [sp, #28]
 8006a72:	e014      	b.n	8006a9e <_vfiprintf_r+0x13a>
 8006a74:	eba0 0308 	sub.w	r3, r0, r8
 8006a78:	fa09 f303 	lsl.w	r3, r9, r3
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	9304      	str	r3, [sp, #16]
 8006a80:	46a2      	mov	sl, r4
 8006a82:	e7d2      	b.n	8006a2a <_vfiprintf_r+0xc6>
 8006a84:	9b03      	ldr	r3, [sp, #12]
 8006a86:	1d19      	adds	r1, r3, #4
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	9103      	str	r1, [sp, #12]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	bfbb      	ittet	lt
 8006a90:	425b      	neglt	r3, r3
 8006a92:	f042 0202 	orrlt.w	r2, r2, #2
 8006a96:	9307      	strge	r3, [sp, #28]
 8006a98:	9307      	strlt	r3, [sp, #28]
 8006a9a:	bfb8      	it	lt
 8006a9c:	9204      	strlt	r2, [sp, #16]
 8006a9e:	7823      	ldrb	r3, [r4, #0]
 8006aa0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006aa2:	d10a      	bne.n	8006aba <_vfiprintf_r+0x156>
 8006aa4:	7863      	ldrb	r3, [r4, #1]
 8006aa6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006aa8:	d132      	bne.n	8006b10 <_vfiprintf_r+0x1ac>
 8006aaa:	9b03      	ldr	r3, [sp, #12]
 8006aac:	1d1a      	adds	r2, r3, #4
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	9203      	str	r2, [sp, #12]
 8006ab2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ab6:	3402      	adds	r4, #2
 8006ab8:	9305      	str	r3, [sp, #20]
 8006aba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006b90 <_vfiprintf_r+0x22c>
 8006abe:	7821      	ldrb	r1, [r4, #0]
 8006ac0:	2203      	movs	r2, #3
 8006ac2:	4650      	mov	r0, sl
 8006ac4:	f7f9 fb94 	bl	80001f0 <memchr>
 8006ac8:	b138      	cbz	r0, 8006ada <_vfiprintf_r+0x176>
 8006aca:	9b04      	ldr	r3, [sp, #16]
 8006acc:	eba0 000a 	sub.w	r0, r0, sl
 8006ad0:	2240      	movs	r2, #64	@ 0x40
 8006ad2:	4082      	lsls	r2, r0
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	3401      	adds	r4, #1
 8006ad8:	9304      	str	r3, [sp, #16]
 8006ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ade:	4829      	ldr	r0, [pc, #164]	@ (8006b84 <_vfiprintf_r+0x220>)
 8006ae0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ae4:	2206      	movs	r2, #6
 8006ae6:	f7f9 fb83 	bl	80001f0 <memchr>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	d03f      	beq.n	8006b6e <_vfiprintf_r+0x20a>
 8006aee:	4b26      	ldr	r3, [pc, #152]	@ (8006b88 <_vfiprintf_r+0x224>)
 8006af0:	bb1b      	cbnz	r3, 8006b3a <_vfiprintf_r+0x1d6>
 8006af2:	9b03      	ldr	r3, [sp, #12]
 8006af4:	3307      	adds	r3, #7
 8006af6:	f023 0307 	bic.w	r3, r3, #7
 8006afa:	3308      	adds	r3, #8
 8006afc:	9303      	str	r3, [sp, #12]
 8006afe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b00:	443b      	add	r3, r7
 8006b02:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b04:	e76a      	b.n	80069dc <_vfiprintf_r+0x78>
 8006b06:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b0a:	460c      	mov	r4, r1
 8006b0c:	2001      	movs	r0, #1
 8006b0e:	e7a8      	b.n	8006a62 <_vfiprintf_r+0xfe>
 8006b10:	2300      	movs	r3, #0
 8006b12:	3401      	adds	r4, #1
 8006b14:	9305      	str	r3, [sp, #20]
 8006b16:	4619      	mov	r1, r3
 8006b18:	f04f 0c0a 	mov.w	ip, #10
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b22:	3a30      	subs	r2, #48	@ 0x30
 8006b24:	2a09      	cmp	r2, #9
 8006b26:	d903      	bls.n	8006b30 <_vfiprintf_r+0x1cc>
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d0c6      	beq.n	8006aba <_vfiprintf_r+0x156>
 8006b2c:	9105      	str	r1, [sp, #20]
 8006b2e:	e7c4      	b.n	8006aba <_vfiprintf_r+0x156>
 8006b30:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b34:	4604      	mov	r4, r0
 8006b36:	2301      	movs	r3, #1
 8006b38:	e7f0      	b.n	8006b1c <_vfiprintf_r+0x1b8>
 8006b3a:	ab03      	add	r3, sp, #12
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	462a      	mov	r2, r5
 8006b40:	4b12      	ldr	r3, [pc, #72]	@ (8006b8c <_vfiprintf_r+0x228>)
 8006b42:	a904      	add	r1, sp, #16
 8006b44:	4630      	mov	r0, r6
 8006b46:	f3af 8000 	nop.w
 8006b4a:	4607      	mov	r7, r0
 8006b4c:	1c78      	adds	r0, r7, #1
 8006b4e:	d1d6      	bne.n	8006afe <_vfiprintf_r+0x19a>
 8006b50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b52:	07d9      	lsls	r1, r3, #31
 8006b54:	d405      	bmi.n	8006b62 <_vfiprintf_r+0x1fe>
 8006b56:	89ab      	ldrh	r3, [r5, #12]
 8006b58:	059a      	lsls	r2, r3, #22
 8006b5a:	d402      	bmi.n	8006b62 <_vfiprintf_r+0x1fe>
 8006b5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b5e:	f7ff fc71 	bl	8006444 <__retarget_lock_release_recursive>
 8006b62:	89ab      	ldrh	r3, [r5, #12]
 8006b64:	065b      	lsls	r3, r3, #25
 8006b66:	f53f af1f 	bmi.w	80069a8 <_vfiprintf_r+0x44>
 8006b6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b6c:	e71e      	b.n	80069ac <_vfiprintf_r+0x48>
 8006b6e:	ab03      	add	r3, sp, #12
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	462a      	mov	r2, r5
 8006b74:	4b05      	ldr	r3, [pc, #20]	@ (8006b8c <_vfiprintf_r+0x228>)
 8006b76:	a904      	add	r1, sp, #16
 8006b78:	4630      	mov	r0, r6
 8006b7a:	f000 f879 	bl	8006c70 <_printf_i>
 8006b7e:	e7e4      	b.n	8006b4a <_vfiprintf_r+0x1e6>
 8006b80:	08007717 	.word	0x08007717
 8006b84:	08007721 	.word	0x08007721
 8006b88:	00000000 	.word	0x00000000
 8006b8c:	0800693f 	.word	0x0800693f
 8006b90:	0800771d 	.word	0x0800771d

08006b94 <_printf_common>:
 8006b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b98:	4616      	mov	r6, r2
 8006b9a:	4698      	mov	r8, r3
 8006b9c:	688a      	ldr	r2, [r1, #8]
 8006b9e:	690b      	ldr	r3, [r1, #16]
 8006ba0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	bfb8      	it	lt
 8006ba8:	4613      	movlt	r3, r2
 8006baa:	6033      	str	r3, [r6, #0]
 8006bac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006bb0:	4607      	mov	r7, r0
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	b10a      	cbz	r2, 8006bba <_printf_common+0x26>
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	6033      	str	r3, [r6, #0]
 8006bba:	6823      	ldr	r3, [r4, #0]
 8006bbc:	0699      	lsls	r1, r3, #26
 8006bbe:	bf42      	ittt	mi
 8006bc0:	6833      	ldrmi	r3, [r6, #0]
 8006bc2:	3302      	addmi	r3, #2
 8006bc4:	6033      	strmi	r3, [r6, #0]
 8006bc6:	6825      	ldr	r5, [r4, #0]
 8006bc8:	f015 0506 	ands.w	r5, r5, #6
 8006bcc:	d106      	bne.n	8006bdc <_printf_common+0x48>
 8006bce:	f104 0a19 	add.w	sl, r4, #25
 8006bd2:	68e3      	ldr	r3, [r4, #12]
 8006bd4:	6832      	ldr	r2, [r6, #0]
 8006bd6:	1a9b      	subs	r3, r3, r2
 8006bd8:	42ab      	cmp	r3, r5
 8006bda:	dc26      	bgt.n	8006c2a <_printf_common+0x96>
 8006bdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006be0:	6822      	ldr	r2, [r4, #0]
 8006be2:	3b00      	subs	r3, #0
 8006be4:	bf18      	it	ne
 8006be6:	2301      	movne	r3, #1
 8006be8:	0692      	lsls	r2, r2, #26
 8006bea:	d42b      	bmi.n	8006c44 <_printf_common+0xb0>
 8006bec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bf0:	4641      	mov	r1, r8
 8006bf2:	4638      	mov	r0, r7
 8006bf4:	47c8      	blx	r9
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	d01e      	beq.n	8006c38 <_printf_common+0xa4>
 8006bfa:	6823      	ldr	r3, [r4, #0]
 8006bfc:	6922      	ldr	r2, [r4, #16]
 8006bfe:	f003 0306 	and.w	r3, r3, #6
 8006c02:	2b04      	cmp	r3, #4
 8006c04:	bf02      	ittt	eq
 8006c06:	68e5      	ldreq	r5, [r4, #12]
 8006c08:	6833      	ldreq	r3, [r6, #0]
 8006c0a:	1aed      	subeq	r5, r5, r3
 8006c0c:	68a3      	ldr	r3, [r4, #8]
 8006c0e:	bf0c      	ite	eq
 8006c10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c14:	2500      	movne	r5, #0
 8006c16:	4293      	cmp	r3, r2
 8006c18:	bfc4      	itt	gt
 8006c1a:	1a9b      	subgt	r3, r3, r2
 8006c1c:	18ed      	addgt	r5, r5, r3
 8006c1e:	2600      	movs	r6, #0
 8006c20:	341a      	adds	r4, #26
 8006c22:	42b5      	cmp	r5, r6
 8006c24:	d11a      	bne.n	8006c5c <_printf_common+0xc8>
 8006c26:	2000      	movs	r0, #0
 8006c28:	e008      	b.n	8006c3c <_printf_common+0xa8>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	4652      	mov	r2, sl
 8006c2e:	4641      	mov	r1, r8
 8006c30:	4638      	mov	r0, r7
 8006c32:	47c8      	blx	r9
 8006c34:	3001      	adds	r0, #1
 8006c36:	d103      	bne.n	8006c40 <_printf_common+0xac>
 8006c38:	f04f 30ff 	mov.w	r0, #4294967295
 8006c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c40:	3501      	adds	r5, #1
 8006c42:	e7c6      	b.n	8006bd2 <_printf_common+0x3e>
 8006c44:	18e1      	adds	r1, r4, r3
 8006c46:	1c5a      	adds	r2, r3, #1
 8006c48:	2030      	movs	r0, #48	@ 0x30
 8006c4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c4e:	4422      	add	r2, r4
 8006c50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c58:	3302      	adds	r3, #2
 8006c5a:	e7c7      	b.n	8006bec <_printf_common+0x58>
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	4622      	mov	r2, r4
 8006c60:	4641      	mov	r1, r8
 8006c62:	4638      	mov	r0, r7
 8006c64:	47c8      	blx	r9
 8006c66:	3001      	adds	r0, #1
 8006c68:	d0e6      	beq.n	8006c38 <_printf_common+0xa4>
 8006c6a:	3601      	adds	r6, #1
 8006c6c:	e7d9      	b.n	8006c22 <_printf_common+0x8e>
	...

08006c70 <_printf_i>:
 8006c70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c74:	7e0f      	ldrb	r7, [r1, #24]
 8006c76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c78:	2f78      	cmp	r7, #120	@ 0x78
 8006c7a:	4691      	mov	r9, r2
 8006c7c:	4680      	mov	r8, r0
 8006c7e:	460c      	mov	r4, r1
 8006c80:	469a      	mov	sl, r3
 8006c82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c86:	d807      	bhi.n	8006c98 <_printf_i+0x28>
 8006c88:	2f62      	cmp	r7, #98	@ 0x62
 8006c8a:	d80a      	bhi.n	8006ca2 <_printf_i+0x32>
 8006c8c:	2f00      	cmp	r7, #0
 8006c8e:	f000 80d1 	beq.w	8006e34 <_printf_i+0x1c4>
 8006c92:	2f58      	cmp	r7, #88	@ 0x58
 8006c94:	f000 80b8 	beq.w	8006e08 <_printf_i+0x198>
 8006c98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ca0:	e03a      	b.n	8006d18 <_printf_i+0xa8>
 8006ca2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ca6:	2b15      	cmp	r3, #21
 8006ca8:	d8f6      	bhi.n	8006c98 <_printf_i+0x28>
 8006caa:	a101      	add	r1, pc, #4	@ (adr r1, 8006cb0 <_printf_i+0x40>)
 8006cac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cb0:	08006d09 	.word	0x08006d09
 8006cb4:	08006d1d 	.word	0x08006d1d
 8006cb8:	08006c99 	.word	0x08006c99
 8006cbc:	08006c99 	.word	0x08006c99
 8006cc0:	08006c99 	.word	0x08006c99
 8006cc4:	08006c99 	.word	0x08006c99
 8006cc8:	08006d1d 	.word	0x08006d1d
 8006ccc:	08006c99 	.word	0x08006c99
 8006cd0:	08006c99 	.word	0x08006c99
 8006cd4:	08006c99 	.word	0x08006c99
 8006cd8:	08006c99 	.word	0x08006c99
 8006cdc:	08006e1b 	.word	0x08006e1b
 8006ce0:	08006d47 	.word	0x08006d47
 8006ce4:	08006dd5 	.word	0x08006dd5
 8006ce8:	08006c99 	.word	0x08006c99
 8006cec:	08006c99 	.word	0x08006c99
 8006cf0:	08006e3d 	.word	0x08006e3d
 8006cf4:	08006c99 	.word	0x08006c99
 8006cf8:	08006d47 	.word	0x08006d47
 8006cfc:	08006c99 	.word	0x08006c99
 8006d00:	08006c99 	.word	0x08006c99
 8006d04:	08006ddd 	.word	0x08006ddd
 8006d08:	6833      	ldr	r3, [r6, #0]
 8006d0a:	1d1a      	adds	r2, r3, #4
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	6032      	str	r2, [r6, #0]
 8006d10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e09c      	b.n	8006e56 <_printf_i+0x1e6>
 8006d1c:	6833      	ldr	r3, [r6, #0]
 8006d1e:	6820      	ldr	r0, [r4, #0]
 8006d20:	1d19      	adds	r1, r3, #4
 8006d22:	6031      	str	r1, [r6, #0]
 8006d24:	0606      	lsls	r6, r0, #24
 8006d26:	d501      	bpl.n	8006d2c <_printf_i+0xbc>
 8006d28:	681d      	ldr	r5, [r3, #0]
 8006d2a:	e003      	b.n	8006d34 <_printf_i+0xc4>
 8006d2c:	0645      	lsls	r5, r0, #25
 8006d2e:	d5fb      	bpl.n	8006d28 <_printf_i+0xb8>
 8006d30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d34:	2d00      	cmp	r5, #0
 8006d36:	da03      	bge.n	8006d40 <_printf_i+0xd0>
 8006d38:	232d      	movs	r3, #45	@ 0x2d
 8006d3a:	426d      	negs	r5, r5
 8006d3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d40:	4858      	ldr	r0, [pc, #352]	@ (8006ea4 <_printf_i+0x234>)
 8006d42:	230a      	movs	r3, #10
 8006d44:	e011      	b.n	8006d6a <_printf_i+0xfa>
 8006d46:	6821      	ldr	r1, [r4, #0]
 8006d48:	6833      	ldr	r3, [r6, #0]
 8006d4a:	0608      	lsls	r0, r1, #24
 8006d4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d50:	d402      	bmi.n	8006d58 <_printf_i+0xe8>
 8006d52:	0649      	lsls	r1, r1, #25
 8006d54:	bf48      	it	mi
 8006d56:	b2ad      	uxthmi	r5, r5
 8006d58:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d5a:	4852      	ldr	r0, [pc, #328]	@ (8006ea4 <_printf_i+0x234>)
 8006d5c:	6033      	str	r3, [r6, #0]
 8006d5e:	bf14      	ite	ne
 8006d60:	230a      	movne	r3, #10
 8006d62:	2308      	moveq	r3, #8
 8006d64:	2100      	movs	r1, #0
 8006d66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d6a:	6866      	ldr	r6, [r4, #4]
 8006d6c:	60a6      	str	r6, [r4, #8]
 8006d6e:	2e00      	cmp	r6, #0
 8006d70:	db05      	blt.n	8006d7e <_printf_i+0x10e>
 8006d72:	6821      	ldr	r1, [r4, #0]
 8006d74:	432e      	orrs	r6, r5
 8006d76:	f021 0104 	bic.w	r1, r1, #4
 8006d7a:	6021      	str	r1, [r4, #0]
 8006d7c:	d04b      	beq.n	8006e16 <_printf_i+0x1a6>
 8006d7e:	4616      	mov	r6, r2
 8006d80:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d84:	fb03 5711 	mls	r7, r3, r1, r5
 8006d88:	5dc7      	ldrb	r7, [r0, r7]
 8006d8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d8e:	462f      	mov	r7, r5
 8006d90:	42bb      	cmp	r3, r7
 8006d92:	460d      	mov	r5, r1
 8006d94:	d9f4      	bls.n	8006d80 <_printf_i+0x110>
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d10b      	bne.n	8006db2 <_printf_i+0x142>
 8006d9a:	6823      	ldr	r3, [r4, #0]
 8006d9c:	07df      	lsls	r7, r3, #31
 8006d9e:	d508      	bpl.n	8006db2 <_printf_i+0x142>
 8006da0:	6923      	ldr	r3, [r4, #16]
 8006da2:	6861      	ldr	r1, [r4, #4]
 8006da4:	4299      	cmp	r1, r3
 8006da6:	bfde      	ittt	le
 8006da8:	2330      	movle	r3, #48	@ 0x30
 8006daa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006dae:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006db2:	1b92      	subs	r2, r2, r6
 8006db4:	6122      	str	r2, [r4, #16]
 8006db6:	f8cd a000 	str.w	sl, [sp]
 8006dba:	464b      	mov	r3, r9
 8006dbc:	aa03      	add	r2, sp, #12
 8006dbe:	4621      	mov	r1, r4
 8006dc0:	4640      	mov	r0, r8
 8006dc2:	f7ff fee7 	bl	8006b94 <_printf_common>
 8006dc6:	3001      	adds	r0, #1
 8006dc8:	d14a      	bne.n	8006e60 <_printf_i+0x1f0>
 8006dca:	f04f 30ff 	mov.w	r0, #4294967295
 8006dce:	b004      	add	sp, #16
 8006dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd4:	6823      	ldr	r3, [r4, #0]
 8006dd6:	f043 0320 	orr.w	r3, r3, #32
 8006dda:	6023      	str	r3, [r4, #0]
 8006ddc:	4832      	ldr	r0, [pc, #200]	@ (8006ea8 <_printf_i+0x238>)
 8006dde:	2778      	movs	r7, #120	@ 0x78
 8006de0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	6831      	ldr	r1, [r6, #0]
 8006de8:	061f      	lsls	r7, r3, #24
 8006dea:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dee:	d402      	bmi.n	8006df6 <_printf_i+0x186>
 8006df0:	065f      	lsls	r7, r3, #25
 8006df2:	bf48      	it	mi
 8006df4:	b2ad      	uxthmi	r5, r5
 8006df6:	6031      	str	r1, [r6, #0]
 8006df8:	07d9      	lsls	r1, r3, #31
 8006dfa:	bf44      	itt	mi
 8006dfc:	f043 0320 	orrmi.w	r3, r3, #32
 8006e00:	6023      	strmi	r3, [r4, #0]
 8006e02:	b11d      	cbz	r5, 8006e0c <_printf_i+0x19c>
 8006e04:	2310      	movs	r3, #16
 8006e06:	e7ad      	b.n	8006d64 <_printf_i+0xf4>
 8006e08:	4826      	ldr	r0, [pc, #152]	@ (8006ea4 <_printf_i+0x234>)
 8006e0a:	e7e9      	b.n	8006de0 <_printf_i+0x170>
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	f023 0320 	bic.w	r3, r3, #32
 8006e12:	6023      	str	r3, [r4, #0]
 8006e14:	e7f6      	b.n	8006e04 <_printf_i+0x194>
 8006e16:	4616      	mov	r6, r2
 8006e18:	e7bd      	b.n	8006d96 <_printf_i+0x126>
 8006e1a:	6833      	ldr	r3, [r6, #0]
 8006e1c:	6825      	ldr	r5, [r4, #0]
 8006e1e:	6961      	ldr	r1, [r4, #20]
 8006e20:	1d18      	adds	r0, r3, #4
 8006e22:	6030      	str	r0, [r6, #0]
 8006e24:	062e      	lsls	r6, r5, #24
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	d501      	bpl.n	8006e2e <_printf_i+0x1be>
 8006e2a:	6019      	str	r1, [r3, #0]
 8006e2c:	e002      	b.n	8006e34 <_printf_i+0x1c4>
 8006e2e:	0668      	lsls	r0, r5, #25
 8006e30:	d5fb      	bpl.n	8006e2a <_printf_i+0x1ba>
 8006e32:	8019      	strh	r1, [r3, #0]
 8006e34:	2300      	movs	r3, #0
 8006e36:	6123      	str	r3, [r4, #16]
 8006e38:	4616      	mov	r6, r2
 8006e3a:	e7bc      	b.n	8006db6 <_printf_i+0x146>
 8006e3c:	6833      	ldr	r3, [r6, #0]
 8006e3e:	1d1a      	adds	r2, r3, #4
 8006e40:	6032      	str	r2, [r6, #0]
 8006e42:	681e      	ldr	r6, [r3, #0]
 8006e44:	6862      	ldr	r2, [r4, #4]
 8006e46:	2100      	movs	r1, #0
 8006e48:	4630      	mov	r0, r6
 8006e4a:	f7f9 f9d1 	bl	80001f0 <memchr>
 8006e4e:	b108      	cbz	r0, 8006e54 <_printf_i+0x1e4>
 8006e50:	1b80      	subs	r0, r0, r6
 8006e52:	6060      	str	r0, [r4, #4]
 8006e54:	6863      	ldr	r3, [r4, #4]
 8006e56:	6123      	str	r3, [r4, #16]
 8006e58:	2300      	movs	r3, #0
 8006e5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e5e:	e7aa      	b.n	8006db6 <_printf_i+0x146>
 8006e60:	6923      	ldr	r3, [r4, #16]
 8006e62:	4632      	mov	r2, r6
 8006e64:	4649      	mov	r1, r9
 8006e66:	4640      	mov	r0, r8
 8006e68:	47d0      	blx	sl
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	d0ad      	beq.n	8006dca <_printf_i+0x15a>
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	079b      	lsls	r3, r3, #30
 8006e72:	d413      	bmi.n	8006e9c <_printf_i+0x22c>
 8006e74:	68e0      	ldr	r0, [r4, #12]
 8006e76:	9b03      	ldr	r3, [sp, #12]
 8006e78:	4298      	cmp	r0, r3
 8006e7a:	bfb8      	it	lt
 8006e7c:	4618      	movlt	r0, r3
 8006e7e:	e7a6      	b.n	8006dce <_printf_i+0x15e>
 8006e80:	2301      	movs	r3, #1
 8006e82:	4632      	mov	r2, r6
 8006e84:	4649      	mov	r1, r9
 8006e86:	4640      	mov	r0, r8
 8006e88:	47d0      	blx	sl
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	d09d      	beq.n	8006dca <_printf_i+0x15a>
 8006e8e:	3501      	adds	r5, #1
 8006e90:	68e3      	ldr	r3, [r4, #12]
 8006e92:	9903      	ldr	r1, [sp, #12]
 8006e94:	1a5b      	subs	r3, r3, r1
 8006e96:	42ab      	cmp	r3, r5
 8006e98:	dcf2      	bgt.n	8006e80 <_printf_i+0x210>
 8006e9a:	e7eb      	b.n	8006e74 <_printf_i+0x204>
 8006e9c:	2500      	movs	r5, #0
 8006e9e:	f104 0619 	add.w	r6, r4, #25
 8006ea2:	e7f5      	b.n	8006e90 <_printf_i+0x220>
 8006ea4:	08007728 	.word	0x08007728
 8006ea8:	08007739 	.word	0x08007739

08006eac <__sflush_r>:
 8006eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb4:	0716      	lsls	r6, r2, #28
 8006eb6:	4605      	mov	r5, r0
 8006eb8:	460c      	mov	r4, r1
 8006eba:	d454      	bmi.n	8006f66 <__sflush_r+0xba>
 8006ebc:	684b      	ldr	r3, [r1, #4]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	dc02      	bgt.n	8006ec8 <__sflush_r+0x1c>
 8006ec2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	dd48      	ble.n	8006f5a <__sflush_r+0xae>
 8006ec8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006eca:	2e00      	cmp	r6, #0
 8006ecc:	d045      	beq.n	8006f5a <__sflush_r+0xae>
 8006ece:	2300      	movs	r3, #0
 8006ed0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006ed4:	682f      	ldr	r7, [r5, #0]
 8006ed6:	6a21      	ldr	r1, [r4, #32]
 8006ed8:	602b      	str	r3, [r5, #0]
 8006eda:	d030      	beq.n	8006f3e <__sflush_r+0x92>
 8006edc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ede:	89a3      	ldrh	r3, [r4, #12]
 8006ee0:	0759      	lsls	r1, r3, #29
 8006ee2:	d505      	bpl.n	8006ef0 <__sflush_r+0x44>
 8006ee4:	6863      	ldr	r3, [r4, #4]
 8006ee6:	1ad2      	subs	r2, r2, r3
 8006ee8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006eea:	b10b      	cbz	r3, 8006ef0 <__sflush_r+0x44>
 8006eec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006eee:	1ad2      	subs	r2, r2, r3
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ef4:	6a21      	ldr	r1, [r4, #32]
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	47b0      	blx	r6
 8006efa:	1c43      	adds	r3, r0, #1
 8006efc:	89a3      	ldrh	r3, [r4, #12]
 8006efe:	d106      	bne.n	8006f0e <__sflush_r+0x62>
 8006f00:	6829      	ldr	r1, [r5, #0]
 8006f02:	291d      	cmp	r1, #29
 8006f04:	d82b      	bhi.n	8006f5e <__sflush_r+0xb2>
 8006f06:	4a2a      	ldr	r2, [pc, #168]	@ (8006fb0 <__sflush_r+0x104>)
 8006f08:	40ca      	lsrs	r2, r1
 8006f0a:	07d6      	lsls	r6, r2, #31
 8006f0c:	d527      	bpl.n	8006f5e <__sflush_r+0xb2>
 8006f0e:	2200      	movs	r2, #0
 8006f10:	6062      	str	r2, [r4, #4]
 8006f12:	04d9      	lsls	r1, r3, #19
 8006f14:	6922      	ldr	r2, [r4, #16]
 8006f16:	6022      	str	r2, [r4, #0]
 8006f18:	d504      	bpl.n	8006f24 <__sflush_r+0x78>
 8006f1a:	1c42      	adds	r2, r0, #1
 8006f1c:	d101      	bne.n	8006f22 <__sflush_r+0x76>
 8006f1e:	682b      	ldr	r3, [r5, #0]
 8006f20:	b903      	cbnz	r3, 8006f24 <__sflush_r+0x78>
 8006f22:	6560      	str	r0, [r4, #84]	@ 0x54
 8006f24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f26:	602f      	str	r7, [r5, #0]
 8006f28:	b1b9      	cbz	r1, 8006f5a <__sflush_r+0xae>
 8006f2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f2e:	4299      	cmp	r1, r3
 8006f30:	d002      	beq.n	8006f38 <__sflush_r+0x8c>
 8006f32:	4628      	mov	r0, r5
 8006f34:	f7ff fa9c 	bl	8006470 <_free_r>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f3c:	e00d      	b.n	8006f5a <__sflush_r+0xae>
 8006f3e:	2301      	movs	r3, #1
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b0      	blx	r6
 8006f44:	4602      	mov	r2, r0
 8006f46:	1c50      	adds	r0, r2, #1
 8006f48:	d1c9      	bne.n	8006ede <__sflush_r+0x32>
 8006f4a:	682b      	ldr	r3, [r5, #0]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d0c6      	beq.n	8006ede <__sflush_r+0x32>
 8006f50:	2b1d      	cmp	r3, #29
 8006f52:	d001      	beq.n	8006f58 <__sflush_r+0xac>
 8006f54:	2b16      	cmp	r3, #22
 8006f56:	d11e      	bne.n	8006f96 <__sflush_r+0xea>
 8006f58:	602f      	str	r7, [r5, #0]
 8006f5a:	2000      	movs	r0, #0
 8006f5c:	e022      	b.n	8006fa4 <__sflush_r+0xf8>
 8006f5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f62:	b21b      	sxth	r3, r3
 8006f64:	e01b      	b.n	8006f9e <__sflush_r+0xf2>
 8006f66:	690f      	ldr	r7, [r1, #16]
 8006f68:	2f00      	cmp	r7, #0
 8006f6a:	d0f6      	beq.n	8006f5a <__sflush_r+0xae>
 8006f6c:	0793      	lsls	r3, r2, #30
 8006f6e:	680e      	ldr	r6, [r1, #0]
 8006f70:	bf08      	it	eq
 8006f72:	694b      	ldreq	r3, [r1, #20]
 8006f74:	600f      	str	r7, [r1, #0]
 8006f76:	bf18      	it	ne
 8006f78:	2300      	movne	r3, #0
 8006f7a:	eba6 0807 	sub.w	r8, r6, r7
 8006f7e:	608b      	str	r3, [r1, #8]
 8006f80:	f1b8 0f00 	cmp.w	r8, #0
 8006f84:	dde9      	ble.n	8006f5a <__sflush_r+0xae>
 8006f86:	6a21      	ldr	r1, [r4, #32]
 8006f88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006f8a:	4643      	mov	r3, r8
 8006f8c:	463a      	mov	r2, r7
 8006f8e:	4628      	mov	r0, r5
 8006f90:	47b0      	blx	r6
 8006f92:	2800      	cmp	r0, #0
 8006f94:	dc08      	bgt.n	8006fa8 <__sflush_r+0xfc>
 8006f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f9e:	81a3      	strh	r3, [r4, #12]
 8006fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fa8:	4407      	add	r7, r0
 8006faa:	eba8 0800 	sub.w	r8, r8, r0
 8006fae:	e7e7      	b.n	8006f80 <__sflush_r+0xd4>
 8006fb0:	20400001 	.word	0x20400001

08006fb4 <_fflush_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	690b      	ldr	r3, [r1, #16]
 8006fb8:	4605      	mov	r5, r0
 8006fba:	460c      	mov	r4, r1
 8006fbc:	b913      	cbnz	r3, 8006fc4 <_fflush_r+0x10>
 8006fbe:	2500      	movs	r5, #0
 8006fc0:	4628      	mov	r0, r5
 8006fc2:	bd38      	pop	{r3, r4, r5, pc}
 8006fc4:	b118      	cbz	r0, 8006fce <_fflush_r+0x1a>
 8006fc6:	6a03      	ldr	r3, [r0, #32]
 8006fc8:	b90b      	cbnz	r3, 8006fce <_fflush_r+0x1a>
 8006fca:	f7ff f8ef 	bl	80061ac <__sinit>
 8006fce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d0f3      	beq.n	8006fbe <_fflush_r+0xa>
 8006fd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fd8:	07d0      	lsls	r0, r2, #31
 8006fda:	d404      	bmi.n	8006fe6 <_fflush_r+0x32>
 8006fdc:	0599      	lsls	r1, r3, #22
 8006fde:	d402      	bmi.n	8006fe6 <_fflush_r+0x32>
 8006fe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fe2:	f7ff fa2e 	bl	8006442 <__retarget_lock_acquire_recursive>
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	4621      	mov	r1, r4
 8006fea:	f7ff ff5f 	bl	8006eac <__sflush_r>
 8006fee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ff0:	07da      	lsls	r2, r3, #31
 8006ff2:	4605      	mov	r5, r0
 8006ff4:	d4e4      	bmi.n	8006fc0 <_fflush_r+0xc>
 8006ff6:	89a3      	ldrh	r3, [r4, #12]
 8006ff8:	059b      	lsls	r3, r3, #22
 8006ffa:	d4e1      	bmi.n	8006fc0 <_fflush_r+0xc>
 8006ffc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ffe:	f7ff fa21 	bl	8006444 <__retarget_lock_release_recursive>
 8007002:	e7dd      	b.n	8006fc0 <_fflush_r+0xc>

08007004 <__swbuf_r>:
 8007004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007006:	460e      	mov	r6, r1
 8007008:	4614      	mov	r4, r2
 800700a:	4605      	mov	r5, r0
 800700c:	b118      	cbz	r0, 8007016 <__swbuf_r+0x12>
 800700e:	6a03      	ldr	r3, [r0, #32]
 8007010:	b90b      	cbnz	r3, 8007016 <__swbuf_r+0x12>
 8007012:	f7ff f8cb 	bl	80061ac <__sinit>
 8007016:	69a3      	ldr	r3, [r4, #24]
 8007018:	60a3      	str	r3, [r4, #8]
 800701a:	89a3      	ldrh	r3, [r4, #12]
 800701c:	071a      	lsls	r2, r3, #28
 800701e:	d501      	bpl.n	8007024 <__swbuf_r+0x20>
 8007020:	6923      	ldr	r3, [r4, #16]
 8007022:	b943      	cbnz	r3, 8007036 <__swbuf_r+0x32>
 8007024:	4621      	mov	r1, r4
 8007026:	4628      	mov	r0, r5
 8007028:	f000 f82a 	bl	8007080 <__swsetup_r>
 800702c:	b118      	cbz	r0, 8007036 <__swbuf_r+0x32>
 800702e:	f04f 37ff 	mov.w	r7, #4294967295
 8007032:	4638      	mov	r0, r7
 8007034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007036:	6823      	ldr	r3, [r4, #0]
 8007038:	6922      	ldr	r2, [r4, #16]
 800703a:	1a98      	subs	r0, r3, r2
 800703c:	6963      	ldr	r3, [r4, #20]
 800703e:	b2f6      	uxtb	r6, r6
 8007040:	4283      	cmp	r3, r0
 8007042:	4637      	mov	r7, r6
 8007044:	dc05      	bgt.n	8007052 <__swbuf_r+0x4e>
 8007046:	4621      	mov	r1, r4
 8007048:	4628      	mov	r0, r5
 800704a:	f7ff ffb3 	bl	8006fb4 <_fflush_r>
 800704e:	2800      	cmp	r0, #0
 8007050:	d1ed      	bne.n	800702e <__swbuf_r+0x2a>
 8007052:	68a3      	ldr	r3, [r4, #8]
 8007054:	3b01      	subs	r3, #1
 8007056:	60a3      	str	r3, [r4, #8]
 8007058:	6823      	ldr	r3, [r4, #0]
 800705a:	1c5a      	adds	r2, r3, #1
 800705c:	6022      	str	r2, [r4, #0]
 800705e:	701e      	strb	r6, [r3, #0]
 8007060:	6962      	ldr	r2, [r4, #20]
 8007062:	1c43      	adds	r3, r0, #1
 8007064:	429a      	cmp	r2, r3
 8007066:	d004      	beq.n	8007072 <__swbuf_r+0x6e>
 8007068:	89a3      	ldrh	r3, [r4, #12]
 800706a:	07db      	lsls	r3, r3, #31
 800706c:	d5e1      	bpl.n	8007032 <__swbuf_r+0x2e>
 800706e:	2e0a      	cmp	r6, #10
 8007070:	d1df      	bne.n	8007032 <__swbuf_r+0x2e>
 8007072:	4621      	mov	r1, r4
 8007074:	4628      	mov	r0, r5
 8007076:	f7ff ff9d 	bl	8006fb4 <_fflush_r>
 800707a:	2800      	cmp	r0, #0
 800707c:	d0d9      	beq.n	8007032 <__swbuf_r+0x2e>
 800707e:	e7d6      	b.n	800702e <__swbuf_r+0x2a>

08007080 <__swsetup_r>:
 8007080:	b538      	push	{r3, r4, r5, lr}
 8007082:	4b29      	ldr	r3, [pc, #164]	@ (8007128 <__swsetup_r+0xa8>)
 8007084:	4605      	mov	r5, r0
 8007086:	6818      	ldr	r0, [r3, #0]
 8007088:	460c      	mov	r4, r1
 800708a:	b118      	cbz	r0, 8007094 <__swsetup_r+0x14>
 800708c:	6a03      	ldr	r3, [r0, #32]
 800708e:	b90b      	cbnz	r3, 8007094 <__swsetup_r+0x14>
 8007090:	f7ff f88c 	bl	80061ac <__sinit>
 8007094:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007098:	0719      	lsls	r1, r3, #28
 800709a:	d422      	bmi.n	80070e2 <__swsetup_r+0x62>
 800709c:	06da      	lsls	r2, r3, #27
 800709e:	d407      	bmi.n	80070b0 <__swsetup_r+0x30>
 80070a0:	2209      	movs	r2, #9
 80070a2:	602a      	str	r2, [r5, #0]
 80070a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070a8:	81a3      	strh	r3, [r4, #12]
 80070aa:	f04f 30ff 	mov.w	r0, #4294967295
 80070ae:	e033      	b.n	8007118 <__swsetup_r+0x98>
 80070b0:	0758      	lsls	r0, r3, #29
 80070b2:	d512      	bpl.n	80070da <__swsetup_r+0x5a>
 80070b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070b6:	b141      	cbz	r1, 80070ca <__swsetup_r+0x4a>
 80070b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070bc:	4299      	cmp	r1, r3
 80070be:	d002      	beq.n	80070c6 <__swsetup_r+0x46>
 80070c0:	4628      	mov	r0, r5
 80070c2:	f7ff f9d5 	bl	8006470 <_free_r>
 80070c6:	2300      	movs	r3, #0
 80070c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80070ca:	89a3      	ldrh	r3, [r4, #12]
 80070cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80070d0:	81a3      	strh	r3, [r4, #12]
 80070d2:	2300      	movs	r3, #0
 80070d4:	6063      	str	r3, [r4, #4]
 80070d6:	6923      	ldr	r3, [r4, #16]
 80070d8:	6023      	str	r3, [r4, #0]
 80070da:	89a3      	ldrh	r3, [r4, #12]
 80070dc:	f043 0308 	orr.w	r3, r3, #8
 80070e0:	81a3      	strh	r3, [r4, #12]
 80070e2:	6923      	ldr	r3, [r4, #16]
 80070e4:	b94b      	cbnz	r3, 80070fa <__swsetup_r+0x7a>
 80070e6:	89a3      	ldrh	r3, [r4, #12]
 80070e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80070ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f0:	d003      	beq.n	80070fa <__swsetup_r+0x7a>
 80070f2:	4621      	mov	r1, r4
 80070f4:	4628      	mov	r0, r5
 80070f6:	f000 f8db 	bl	80072b0 <__smakebuf_r>
 80070fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070fe:	f013 0201 	ands.w	r2, r3, #1
 8007102:	d00a      	beq.n	800711a <__swsetup_r+0x9a>
 8007104:	2200      	movs	r2, #0
 8007106:	60a2      	str	r2, [r4, #8]
 8007108:	6962      	ldr	r2, [r4, #20]
 800710a:	4252      	negs	r2, r2
 800710c:	61a2      	str	r2, [r4, #24]
 800710e:	6922      	ldr	r2, [r4, #16]
 8007110:	b942      	cbnz	r2, 8007124 <__swsetup_r+0xa4>
 8007112:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007116:	d1c5      	bne.n	80070a4 <__swsetup_r+0x24>
 8007118:	bd38      	pop	{r3, r4, r5, pc}
 800711a:	0799      	lsls	r1, r3, #30
 800711c:	bf58      	it	pl
 800711e:	6962      	ldrpl	r2, [r4, #20]
 8007120:	60a2      	str	r2, [r4, #8]
 8007122:	e7f4      	b.n	800710e <__swsetup_r+0x8e>
 8007124:	2000      	movs	r0, #0
 8007126:	e7f7      	b.n	8007118 <__swsetup_r+0x98>
 8007128:	20000118 	.word	0x20000118

0800712c <memmove>:
 800712c:	4288      	cmp	r0, r1
 800712e:	b510      	push	{r4, lr}
 8007130:	eb01 0402 	add.w	r4, r1, r2
 8007134:	d902      	bls.n	800713c <memmove+0x10>
 8007136:	4284      	cmp	r4, r0
 8007138:	4623      	mov	r3, r4
 800713a:	d807      	bhi.n	800714c <memmove+0x20>
 800713c:	1e43      	subs	r3, r0, #1
 800713e:	42a1      	cmp	r1, r4
 8007140:	d008      	beq.n	8007154 <memmove+0x28>
 8007142:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007146:	f803 2f01 	strb.w	r2, [r3, #1]!
 800714a:	e7f8      	b.n	800713e <memmove+0x12>
 800714c:	4402      	add	r2, r0
 800714e:	4601      	mov	r1, r0
 8007150:	428a      	cmp	r2, r1
 8007152:	d100      	bne.n	8007156 <memmove+0x2a>
 8007154:	bd10      	pop	{r4, pc}
 8007156:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800715a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800715e:	e7f7      	b.n	8007150 <memmove+0x24>

08007160 <_raise_r>:
 8007160:	291f      	cmp	r1, #31
 8007162:	b538      	push	{r3, r4, r5, lr}
 8007164:	4605      	mov	r5, r0
 8007166:	460c      	mov	r4, r1
 8007168:	d904      	bls.n	8007174 <_raise_r+0x14>
 800716a:	2316      	movs	r3, #22
 800716c:	6003      	str	r3, [r0, #0]
 800716e:	f04f 30ff 	mov.w	r0, #4294967295
 8007172:	bd38      	pop	{r3, r4, r5, pc}
 8007174:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007176:	b112      	cbz	r2, 800717e <_raise_r+0x1e>
 8007178:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800717c:	b94b      	cbnz	r3, 8007192 <_raise_r+0x32>
 800717e:	4628      	mov	r0, r5
 8007180:	f000 f830 	bl	80071e4 <_getpid_r>
 8007184:	4622      	mov	r2, r4
 8007186:	4601      	mov	r1, r0
 8007188:	4628      	mov	r0, r5
 800718a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800718e:	f000 b817 	b.w	80071c0 <_kill_r>
 8007192:	2b01      	cmp	r3, #1
 8007194:	d00a      	beq.n	80071ac <_raise_r+0x4c>
 8007196:	1c59      	adds	r1, r3, #1
 8007198:	d103      	bne.n	80071a2 <_raise_r+0x42>
 800719a:	2316      	movs	r3, #22
 800719c:	6003      	str	r3, [r0, #0]
 800719e:	2001      	movs	r0, #1
 80071a0:	e7e7      	b.n	8007172 <_raise_r+0x12>
 80071a2:	2100      	movs	r1, #0
 80071a4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071a8:	4620      	mov	r0, r4
 80071aa:	4798      	blx	r3
 80071ac:	2000      	movs	r0, #0
 80071ae:	e7e0      	b.n	8007172 <_raise_r+0x12>

080071b0 <raise>:
 80071b0:	4b02      	ldr	r3, [pc, #8]	@ (80071bc <raise+0xc>)
 80071b2:	4601      	mov	r1, r0
 80071b4:	6818      	ldr	r0, [r3, #0]
 80071b6:	f7ff bfd3 	b.w	8007160 <_raise_r>
 80071ba:	bf00      	nop
 80071bc:	20000118 	.word	0x20000118

080071c0 <_kill_r>:
 80071c0:	b538      	push	{r3, r4, r5, lr}
 80071c2:	4d07      	ldr	r5, [pc, #28]	@ (80071e0 <_kill_r+0x20>)
 80071c4:	2300      	movs	r3, #0
 80071c6:	4604      	mov	r4, r0
 80071c8:	4608      	mov	r0, r1
 80071ca:	4611      	mov	r1, r2
 80071cc:	602b      	str	r3, [r5, #0]
 80071ce:	f7f9 ffc1 	bl	8001154 <_kill>
 80071d2:	1c43      	adds	r3, r0, #1
 80071d4:	d102      	bne.n	80071dc <_kill_r+0x1c>
 80071d6:	682b      	ldr	r3, [r5, #0]
 80071d8:	b103      	cbz	r3, 80071dc <_kill_r+0x1c>
 80071da:	6023      	str	r3, [r4, #0]
 80071dc:	bd38      	pop	{r3, r4, r5, pc}
 80071de:	bf00      	nop
 80071e0:	20000490 	.word	0x20000490

080071e4 <_getpid_r>:
 80071e4:	f7f9 bfae 	b.w	8001144 <_getpid>

080071e8 <_sbrk_r>:
 80071e8:	b538      	push	{r3, r4, r5, lr}
 80071ea:	4d06      	ldr	r5, [pc, #24]	@ (8007204 <_sbrk_r+0x1c>)
 80071ec:	2300      	movs	r3, #0
 80071ee:	4604      	mov	r4, r0
 80071f0:	4608      	mov	r0, r1
 80071f2:	602b      	str	r3, [r5, #0]
 80071f4:	f7fa f836 	bl	8001264 <_sbrk>
 80071f8:	1c43      	adds	r3, r0, #1
 80071fa:	d102      	bne.n	8007202 <_sbrk_r+0x1a>
 80071fc:	682b      	ldr	r3, [r5, #0]
 80071fe:	b103      	cbz	r3, 8007202 <_sbrk_r+0x1a>
 8007200:	6023      	str	r3, [r4, #0]
 8007202:	bd38      	pop	{r3, r4, r5, pc}
 8007204:	20000490 	.word	0x20000490

08007208 <_realloc_r>:
 8007208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800720c:	4607      	mov	r7, r0
 800720e:	4614      	mov	r4, r2
 8007210:	460d      	mov	r5, r1
 8007212:	b921      	cbnz	r1, 800721e <_realloc_r+0x16>
 8007214:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007218:	4611      	mov	r1, r2
 800721a:	f7ff b995 	b.w	8006548 <_malloc_r>
 800721e:	b92a      	cbnz	r2, 800722c <_realloc_r+0x24>
 8007220:	f7ff f926 	bl	8006470 <_free_r>
 8007224:	4625      	mov	r5, r4
 8007226:	4628      	mov	r0, r5
 8007228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800722c:	f000 f89e 	bl	800736c <_malloc_usable_size_r>
 8007230:	4284      	cmp	r4, r0
 8007232:	4606      	mov	r6, r0
 8007234:	d802      	bhi.n	800723c <_realloc_r+0x34>
 8007236:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800723a:	d8f4      	bhi.n	8007226 <_realloc_r+0x1e>
 800723c:	4621      	mov	r1, r4
 800723e:	4638      	mov	r0, r7
 8007240:	f7ff f982 	bl	8006548 <_malloc_r>
 8007244:	4680      	mov	r8, r0
 8007246:	b908      	cbnz	r0, 800724c <_realloc_r+0x44>
 8007248:	4645      	mov	r5, r8
 800724a:	e7ec      	b.n	8007226 <_realloc_r+0x1e>
 800724c:	42b4      	cmp	r4, r6
 800724e:	4622      	mov	r2, r4
 8007250:	4629      	mov	r1, r5
 8007252:	bf28      	it	cs
 8007254:	4632      	movcs	r2, r6
 8007256:	f7ff f8f6 	bl	8006446 <memcpy>
 800725a:	4629      	mov	r1, r5
 800725c:	4638      	mov	r0, r7
 800725e:	f7ff f907 	bl	8006470 <_free_r>
 8007262:	e7f1      	b.n	8007248 <_realloc_r+0x40>

08007264 <__swhatbuf_r>:
 8007264:	b570      	push	{r4, r5, r6, lr}
 8007266:	460c      	mov	r4, r1
 8007268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800726c:	2900      	cmp	r1, #0
 800726e:	b096      	sub	sp, #88	@ 0x58
 8007270:	4615      	mov	r5, r2
 8007272:	461e      	mov	r6, r3
 8007274:	da0d      	bge.n	8007292 <__swhatbuf_r+0x2e>
 8007276:	89a3      	ldrh	r3, [r4, #12]
 8007278:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800727c:	f04f 0100 	mov.w	r1, #0
 8007280:	bf14      	ite	ne
 8007282:	2340      	movne	r3, #64	@ 0x40
 8007284:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007288:	2000      	movs	r0, #0
 800728a:	6031      	str	r1, [r6, #0]
 800728c:	602b      	str	r3, [r5, #0]
 800728e:	b016      	add	sp, #88	@ 0x58
 8007290:	bd70      	pop	{r4, r5, r6, pc}
 8007292:	466a      	mov	r2, sp
 8007294:	f000 f848 	bl	8007328 <_fstat_r>
 8007298:	2800      	cmp	r0, #0
 800729a:	dbec      	blt.n	8007276 <__swhatbuf_r+0x12>
 800729c:	9901      	ldr	r1, [sp, #4]
 800729e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80072a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80072a6:	4259      	negs	r1, r3
 80072a8:	4159      	adcs	r1, r3
 80072aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072ae:	e7eb      	b.n	8007288 <__swhatbuf_r+0x24>

080072b0 <__smakebuf_r>:
 80072b0:	898b      	ldrh	r3, [r1, #12]
 80072b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072b4:	079d      	lsls	r5, r3, #30
 80072b6:	4606      	mov	r6, r0
 80072b8:	460c      	mov	r4, r1
 80072ba:	d507      	bpl.n	80072cc <__smakebuf_r+0x1c>
 80072bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072c0:	6023      	str	r3, [r4, #0]
 80072c2:	6123      	str	r3, [r4, #16]
 80072c4:	2301      	movs	r3, #1
 80072c6:	6163      	str	r3, [r4, #20]
 80072c8:	b003      	add	sp, #12
 80072ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072cc:	ab01      	add	r3, sp, #4
 80072ce:	466a      	mov	r2, sp
 80072d0:	f7ff ffc8 	bl	8007264 <__swhatbuf_r>
 80072d4:	9f00      	ldr	r7, [sp, #0]
 80072d6:	4605      	mov	r5, r0
 80072d8:	4639      	mov	r1, r7
 80072da:	4630      	mov	r0, r6
 80072dc:	f7ff f934 	bl	8006548 <_malloc_r>
 80072e0:	b948      	cbnz	r0, 80072f6 <__smakebuf_r+0x46>
 80072e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072e6:	059a      	lsls	r2, r3, #22
 80072e8:	d4ee      	bmi.n	80072c8 <__smakebuf_r+0x18>
 80072ea:	f023 0303 	bic.w	r3, r3, #3
 80072ee:	f043 0302 	orr.w	r3, r3, #2
 80072f2:	81a3      	strh	r3, [r4, #12]
 80072f4:	e7e2      	b.n	80072bc <__smakebuf_r+0xc>
 80072f6:	89a3      	ldrh	r3, [r4, #12]
 80072f8:	6020      	str	r0, [r4, #0]
 80072fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072fe:	81a3      	strh	r3, [r4, #12]
 8007300:	9b01      	ldr	r3, [sp, #4]
 8007302:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007306:	b15b      	cbz	r3, 8007320 <__smakebuf_r+0x70>
 8007308:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800730c:	4630      	mov	r0, r6
 800730e:	f000 f81d 	bl	800734c <_isatty_r>
 8007312:	b128      	cbz	r0, 8007320 <__smakebuf_r+0x70>
 8007314:	89a3      	ldrh	r3, [r4, #12]
 8007316:	f023 0303 	bic.w	r3, r3, #3
 800731a:	f043 0301 	orr.w	r3, r3, #1
 800731e:	81a3      	strh	r3, [r4, #12]
 8007320:	89a3      	ldrh	r3, [r4, #12]
 8007322:	431d      	orrs	r5, r3
 8007324:	81a5      	strh	r5, [r4, #12]
 8007326:	e7cf      	b.n	80072c8 <__smakebuf_r+0x18>

08007328 <_fstat_r>:
 8007328:	b538      	push	{r3, r4, r5, lr}
 800732a:	4d07      	ldr	r5, [pc, #28]	@ (8007348 <_fstat_r+0x20>)
 800732c:	2300      	movs	r3, #0
 800732e:	4604      	mov	r4, r0
 8007330:	4608      	mov	r0, r1
 8007332:	4611      	mov	r1, r2
 8007334:	602b      	str	r3, [r5, #0]
 8007336:	f7f9 ff6d 	bl	8001214 <_fstat>
 800733a:	1c43      	adds	r3, r0, #1
 800733c:	d102      	bne.n	8007344 <_fstat_r+0x1c>
 800733e:	682b      	ldr	r3, [r5, #0]
 8007340:	b103      	cbz	r3, 8007344 <_fstat_r+0x1c>
 8007342:	6023      	str	r3, [r4, #0]
 8007344:	bd38      	pop	{r3, r4, r5, pc}
 8007346:	bf00      	nop
 8007348:	20000490 	.word	0x20000490

0800734c <_isatty_r>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4d06      	ldr	r5, [pc, #24]	@ (8007368 <_isatty_r+0x1c>)
 8007350:	2300      	movs	r3, #0
 8007352:	4604      	mov	r4, r0
 8007354:	4608      	mov	r0, r1
 8007356:	602b      	str	r3, [r5, #0]
 8007358:	f7f9 ff6c 	bl	8001234 <_isatty>
 800735c:	1c43      	adds	r3, r0, #1
 800735e:	d102      	bne.n	8007366 <_isatty_r+0x1a>
 8007360:	682b      	ldr	r3, [r5, #0]
 8007362:	b103      	cbz	r3, 8007366 <_isatty_r+0x1a>
 8007364:	6023      	str	r3, [r4, #0]
 8007366:	bd38      	pop	{r3, r4, r5, pc}
 8007368:	20000490 	.word	0x20000490

0800736c <_malloc_usable_size_r>:
 800736c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007370:	1f18      	subs	r0, r3, #4
 8007372:	2b00      	cmp	r3, #0
 8007374:	bfbc      	itt	lt
 8007376:	580b      	ldrlt	r3, [r1, r0]
 8007378:	18c0      	addlt	r0, r0, r3
 800737a:	4770      	bx	lr

0800737c <_init>:
 800737c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800737e:	bf00      	nop
 8007380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007382:	bc08      	pop	{r3}
 8007384:	469e      	mov	lr, r3
 8007386:	4770      	bx	lr

08007388 <_fini>:
 8007388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738a:	bf00      	nop
 800738c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800738e:	bc08      	pop	{r3}
 8007390:	469e      	mov	lr, r3
 8007392:	4770      	bx	lr
