// Seed: 365850465
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_8 or posedge -1) release id_4;
endmodule
module module_1 #(
    parameter id_15 = 32'd5,
    parameter id_2  = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16
);
  input wire id_16;
  input wire _id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_13,
      id_9,
      id_9,
      id_14,
      id_8,
      id_4,
      id_10,
      id_11
  );
  logic [-1 'b0 : (  id_15  )] id_17;
  ;
  logic [-1 'b0 : id_2] id_18;
endmodule
