 
****************************************
Report : qor
Design : des3
Version: W-2024.09-SP2
Date   : Tue May  6 09:23:48 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          2.36
  Critical Path Slack:           7.34
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.09
  Total Hold Violation:         -4.23
  No. of Hold Violations:      108.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:        415
  Leaf Cell Count:               1638
  Buf/Inv Cell Count:             192
  Buf Cell Count:                  13
  Inv Cell Count:                 179
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1510
  Sequential Cell Count:          128
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3653.065862
  Noncombinational Area:   845.791260
  Buf/Inv Area:            297.348481
  Total Buffer Area:            31.01
  Total Inverter Area:         266.34
  Macro/Black Box Area:      0.000000
  Net Area:               1563.029109
  Net XLength        :       21182.74
  Net YLength        :       23415.84
  -----------------------------------
  Cell Area:              4498.857121
  Design Area:            6061.886230
  Net Length        :        44598.57


  Design Rules
  -----------------------------------
  Total Number of Nets:          1878
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.01
  -----------------------------------------
  Overall Compile Time:                2.12
  Overall Compile Wall Clock Time:     2.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.09  TNS: 4.23  Number of Violating Paths: 108

  --------------------------------------------------------------------


1
