
DIMA_SensorBoard_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001040  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080011c8  080011c8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080011c8  080011c8  000111c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080011cc  080011cc  000111cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  080011d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          0000001c  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000002c  2000002c  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00004017  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000df4  00000000  00000000  00024057  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000005b0  00000000  00000000  00024e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000508  00000000  00000000  00025400  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002014  00000000  00000000  00025908  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001874  00000000  00000000  0002791c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00029190  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000016c4  00000000  00000000  0002920c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080011b0 	.word	0x080011b0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	080011b0 	.word	0x080011b0

080001c8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80001d2:	2300      	movs	r3, #0
 80001d4:	617b      	str	r3, [r7, #20]
 80001d6:	2300      	movs	r3, #0
 80001d8:	613b      	str	r3, [r7, #16]
 80001da:	2300      	movs	r3, #0
 80001dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80001de:	2300      	movs	r3, #0
 80001e0:	617b      	str	r3, [r7, #20]
 80001e2:	e076      	b.n	80002d2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80001e4:	2201      	movs	r2, #1
 80001e6:	697b      	ldr	r3, [r7, #20]
 80001e8:	fa02 f303 	lsl.w	r3, r2, r3
 80001ec:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	693b      	ldr	r3, [r7, #16]
 80001f4:	4013      	ands	r3, r2
 80001f6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d165      	bne.n	80002cc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681a      	ldr	r2, [r3, #0]
 8000204:	697b      	ldr	r3, [r7, #20]
 8000206:	005b      	lsls	r3, r3, #1
 8000208:	2103      	movs	r1, #3
 800020a:	fa01 f303 	lsl.w	r3, r1, r3
 800020e:	43db      	mvns	r3, r3
 8000210:	401a      	ands	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	791b      	ldrb	r3, [r3, #4]
 800021e:	4619      	mov	r1, r3
 8000220:	697b      	ldr	r3, [r7, #20]
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
 8000228:	431a      	orrs	r2, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	2b01      	cmp	r3, #1
 8000234:	d003      	beq.n	800023e <GPIO_Init+0x76>
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	791b      	ldrb	r3, [r3, #4]
 800023a:	2b02      	cmp	r3, #2
 800023c:	d12e      	bne.n	800029c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	689a      	ldr	r2, [r3, #8]
 8000242:	697b      	ldr	r3, [r7, #20]
 8000244:	005b      	lsls	r3, r3, #1
 8000246:	2103      	movs	r1, #3
 8000248:	fa01 f303 	lsl.w	r3, r1, r3
 800024c:	43db      	mvns	r3, r3
 800024e:	401a      	ands	r2, r3
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	689a      	ldr	r2, [r3, #8]
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	795b      	ldrb	r3, [r3, #5]
 800025c:	4619      	mov	r1, r3
 800025e:	697b      	ldr	r3, [r7, #20]
 8000260:	005b      	lsls	r3, r3, #1
 8000262:	fa01 f303 	lsl.w	r3, r1, r3
 8000266:	431a      	orrs	r2, r3
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	685a      	ldr	r2, [r3, #4]
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	b29b      	uxth	r3, r3
 8000274:	4619      	mov	r1, r3
 8000276:	2301      	movs	r3, #1
 8000278:	408b      	lsls	r3, r1
 800027a:	43db      	mvns	r3, r3
 800027c:	401a      	ands	r2, r3
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	683a      	ldr	r2, [r7, #0]
 8000288:	7992      	ldrb	r2, [r2, #6]
 800028a:	4611      	mov	r1, r2
 800028c:	697a      	ldr	r2, [r7, #20]
 800028e:	b292      	uxth	r2, r2
 8000290:	fa01 f202 	lsl.w	r2, r1, r2
 8000294:	b292      	uxth	r2, r2
 8000296:	431a      	orrs	r2, r3
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	697b      	ldr	r3, [r7, #20]
 80002a2:	b29b      	uxth	r3, r3
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f303 	lsl.w	r3, r1, r3
 80002ac:	43db      	mvns	r3, r3
 80002ae:	401a      	ands	r2, r3
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	68da      	ldr	r2, [r3, #12]
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	79db      	ldrb	r3, [r3, #7]
 80002bc:	4619      	mov	r1, r3
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	431a      	orrs	r2, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	3301      	adds	r3, #1
 80002d0:	617b      	str	r3, [r7, #20]
 80002d2:	697b      	ldr	r3, [r7, #20]
 80002d4:	2b0f      	cmp	r3, #15
 80002d6:	d985      	bls.n	80001e4 <GPIO_Init+0x1c>
    }
  }
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr

080002e4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	887a      	ldrh	r2, [r7, #2]
 80002f4:	831a      	strh	r2, [r3, #24]
}
 80002f6:	bf00      	nop
 80002f8:	370c      	adds	r7, #12
 80002fa:	46bd      	mov	sp, r7
 80002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000300:	4770      	bx	lr

08000302 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000302:	b480      	push	{r7}
 8000304:	b083      	sub	sp, #12
 8000306:	af00      	add	r7, sp, #0
 8000308:	6078      	str	r0, [r7, #4]
 800030a:	460b      	mov	r3, r1
 800030c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	887a      	ldrh	r2, [r7, #2]
 8000312:	835a      	strh	r2, [r3, #26]
}
 8000314:	bf00      	nop
 8000316:	370c      	adds	r7, #12
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr

08000320 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000320:	b480      	push	{r7}
 8000322:	b085      	sub	sp, #20
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	460b      	mov	r3, r1
 800032a:	807b      	strh	r3, [r7, #2]
 800032c:	4613      	mov	r3, r2
 800032e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000330:	2300      	movs	r3, #0
 8000332:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000334:	2300      	movs	r3, #0
 8000336:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000338:	787a      	ldrb	r2, [r7, #1]
 800033a:	887b      	ldrh	r3, [r7, #2]
 800033c:	f003 0307 	and.w	r3, r3, #7
 8000340:	009b      	lsls	r3, r3, #2
 8000342:	fa02 f303 	lsl.w	r3, r2, r3
 8000346:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000348:	887b      	ldrh	r3, [r7, #2]
 800034a:	08db      	lsrs	r3, r3, #3
 800034c:	b29b      	uxth	r3, r3
 800034e:	4618      	mov	r0, r3
 8000350:	887b      	ldrh	r3, [r7, #2]
 8000352:	08db      	lsrs	r3, r3, #3
 8000354:	b29b      	uxth	r3, r3
 8000356:	461a      	mov	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	3208      	adds	r2, #8
 800035c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000360:	887b      	ldrh	r3, [r7, #2]
 8000362:	f003 0307 	and.w	r3, r3, #7
 8000366:	009b      	lsls	r3, r3, #2
 8000368:	210f      	movs	r1, #15
 800036a:	fa01 f303 	lsl.w	r3, r1, r3
 800036e:	43db      	mvns	r3, r3
 8000370:	ea02 0103 	and.w	r1, r2, r3
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	f100 0208 	add.w	r2, r0, #8
 800037a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800037e:	887b      	ldrh	r3, [r7, #2]
 8000380:	08db      	lsrs	r3, r3, #3
 8000382:	b29b      	uxth	r3, r3
 8000384:	461a      	mov	r2, r3
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	3208      	adds	r2, #8
 800038a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800038e:	68fb      	ldr	r3, [r7, #12]
 8000390:	4313      	orrs	r3, r2
 8000392:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000394:	887b      	ldrh	r3, [r7, #2]
 8000396:	08db      	lsrs	r3, r3, #3
 8000398:	b29b      	uxth	r3, r3
 800039a:	461a      	mov	r2, r3
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	3208      	adds	r2, #8
 80003a0:	68b9      	ldr	r1, [r7, #8]
 80003a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80003a6:	bf00      	nop
 80003a8:	3714      	adds	r7, #20
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
	...

080003b4 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b089      	sub	sp, #36	; 0x24
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80003bc:	2300      	movs	r3, #0
 80003be:	61bb      	str	r3, [r7, #24]
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]
 80003c4:	2300      	movs	r3, #0
 80003c6:	61fb      	str	r3, [r7, #28]
 80003c8:	2302      	movs	r3, #2
 80003ca:	613b      	str	r3, [r7, #16]
 80003cc:	2300      	movs	r3, #0
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	2302      	movs	r3, #2
 80003d2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80003d4:	4b47      	ldr	r3, [pc, #284]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 80003d6:	689b      	ldr	r3, [r3, #8]
 80003d8:	f003 030c 	and.w	r3, r3, #12
 80003dc:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80003de:	69bb      	ldr	r3, [r7, #24]
 80003e0:	2b04      	cmp	r3, #4
 80003e2:	d007      	beq.n	80003f4 <RCC_GetClocksFreq+0x40>
 80003e4:	2b08      	cmp	r3, #8
 80003e6:	d009      	beq.n	80003fc <RCC_GetClocksFreq+0x48>
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d13d      	bne.n	8000468 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	4a42      	ldr	r2, [pc, #264]	; (80004f8 <RCC_GetClocksFreq+0x144>)
 80003f0:	601a      	str	r2, [r3, #0]
      break;
 80003f2:	e03d      	b.n	8000470 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	4a41      	ldr	r2, [pc, #260]	; (80004fc <RCC_GetClocksFreq+0x148>)
 80003f8:	601a      	str	r2, [r3, #0]
      break;
 80003fa:	e039      	b.n	8000470 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80003fc:	4b3d      	ldr	r3, [pc, #244]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 80003fe:	685b      	ldr	r3, [r3, #4]
 8000400:	0d9b      	lsrs	r3, r3, #22
 8000402:	f003 0301 	and.w	r3, r3, #1
 8000406:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000408:	4b3a      	ldr	r3, [pc, #232]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 800040a:	685b      	ldr	r3, [r3, #4]
 800040c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000410:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d00c      	beq.n	8000432 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000418:	4a38      	ldr	r2, [pc, #224]	; (80004fc <RCC_GetClocksFreq+0x148>)
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000420:	4a34      	ldr	r2, [pc, #208]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 8000422:	6852      	ldr	r2, [r2, #4]
 8000424:	0992      	lsrs	r2, r2, #6
 8000426:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800042a:	fb02 f303 	mul.w	r3, r2, r3
 800042e:	61fb      	str	r3, [r7, #28]
 8000430:	e00b      	b.n	800044a <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000432:	4a31      	ldr	r2, [pc, #196]	; (80004f8 <RCC_GetClocksFreq+0x144>)
 8000434:	68bb      	ldr	r3, [r7, #8]
 8000436:	fbb2 f3f3 	udiv	r3, r2, r3
 800043a:	4a2e      	ldr	r2, [pc, #184]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 800043c:	6852      	ldr	r2, [r2, #4]
 800043e:	0992      	lsrs	r2, r2, #6
 8000440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000444:	fb02 f303 	mul.w	r3, r2, r3
 8000448:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800044a:	4b2a      	ldr	r3, [pc, #168]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 800044c:	685b      	ldr	r3, [r3, #4]
 800044e:	0c1b      	lsrs	r3, r3, #16
 8000450:	f003 0303 	and.w	r3, r3, #3
 8000454:	3301      	adds	r3, #1
 8000456:	005b      	lsls	r3, r3, #1
 8000458:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800045a:	69fa      	ldr	r2, [r7, #28]
 800045c:	693b      	ldr	r3, [r7, #16]
 800045e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	601a      	str	r2, [r3, #0]
      break;
 8000466:	e003      	b.n	8000470 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a23      	ldr	r2, [pc, #140]	; (80004f8 <RCC_GetClocksFreq+0x144>)
 800046c:	601a      	str	r2, [r3, #0]
      break;
 800046e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000470:	4b20      	ldr	r3, [pc, #128]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 8000472:	689b      	ldr	r3, [r3, #8]
 8000474:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000478:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 800047a:	69bb      	ldr	r3, [r7, #24]
 800047c:	091b      	lsrs	r3, r3, #4
 800047e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000480:	4a1f      	ldr	r2, [pc, #124]	; (8000500 <RCC_GetClocksFreq+0x14c>)
 8000482:	69bb      	ldr	r3, [r7, #24]
 8000484:	4413      	add	r3, r2
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	b2db      	uxtb	r3, r3
 800048a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681a      	ldr	r2, [r3, #0]
 8000490:	697b      	ldr	r3, [r7, #20]
 8000492:	40da      	lsrs	r2, r3
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000498:	4b16      	ldr	r3, [pc, #88]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80004a0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80004a2:	69bb      	ldr	r3, [r7, #24]
 80004a4:	0a9b      	lsrs	r3, r3, #10
 80004a6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80004a8:	4a15      	ldr	r2, [pc, #84]	; (8000500 <RCC_GetClocksFreq+0x14c>)
 80004aa:	69bb      	ldr	r3, [r7, #24]
 80004ac:	4413      	add	r3, r2
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	685a      	ldr	r2, [r3, #4]
 80004b8:	697b      	ldr	r3, [r7, #20]
 80004ba:	40da      	lsrs	r2, r3
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80004c0:	4b0c      	ldr	r3, [pc, #48]	; (80004f4 <RCC_GetClocksFreq+0x140>)
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80004c8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80004ca:	69bb      	ldr	r3, [r7, #24]
 80004cc:	0b5b      	lsrs	r3, r3, #13
 80004ce:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80004d0:	4a0b      	ldr	r2, [pc, #44]	; (8000500 <RCC_GetClocksFreq+0x14c>)
 80004d2:	69bb      	ldr	r3, [r7, #24]
 80004d4:	4413      	add	r3, r2
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	685a      	ldr	r2, [r3, #4]
 80004e0:	697b      	ldr	r3, [r7, #20]
 80004e2:	40da      	lsrs	r2, r3
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	60da      	str	r2, [r3, #12]
}
 80004e8:	bf00      	nop
 80004ea:	3724      	adds	r7, #36	; 0x24
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr
 80004f4:	40023800 	.word	0x40023800
 80004f8:	00f42400 	.word	0x00f42400
 80004fc:	017d7840 	.word	0x017d7840
 8000500:	20000000 	.word	0x20000000

08000504 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	460b      	mov	r3, r1
 800050e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000510:	78fb      	ldrb	r3, [r7, #3]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d006      	beq.n	8000524 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000516:	490a      	ldr	r1, [pc, #40]	; (8000540 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000518:	4b09      	ldr	r3, [pc, #36]	; (8000540 <RCC_AHB1PeriphClockCmd+0x3c>)
 800051a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	4313      	orrs	r3, r2
 8000520:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000522:	e006      	b.n	8000532 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000524:	4906      	ldr	r1, [pc, #24]	; (8000540 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000526:	4b06      	ldr	r3, [pc, #24]	; (8000540 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000528:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	43db      	mvns	r3, r3
 800052e:	4013      	ands	r3, r2
 8000530:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000532:	bf00      	nop
 8000534:	370c      	adds	r7, #12
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	40023800 	.word	0x40023800

08000544 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000550:	78fb      	ldrb	r3, [r7, #3]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d006      	beq.n	8000564 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000556:	490a      	ldr	r1, [pc, #40]	; (8000580 <RCC_APB2PeriphClockCmd+0x3c>)
 8000558:	4b09      	ldr	r3, [pc, #36]	; (8000580 <RCC_APB2PeriphClockCmd+0x3c>)
 800055a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	4313      	orrs	r3, r2
 8000560:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000562:	e006      	b.n	8000572 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000564:	4906      	ldr	r1, [pc, #24]	; (8000580 <RCC_APB2PeriphClockCmd+0x3c>)
 8000566:	4b06      	ldr	r3, [pc, #24]	; (8000580 <RCC_APB2PeriphClockCmd+0x3c>)
 8000568:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	43db      	mvns	r3, r3
 800056e:	4013      	ands	r3, r2
 8000570:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	40023800 	.word	0x40023800

08000584 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800058e:	2300      	movs	r3, #0
 8000590:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	881b      	ldrh	r3, [r3, #0]
 8000596:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000598:	89fb      	ldrh	r3, [r7, #14]
 800059a:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800059e:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	881a      	ldrh	r2, [r3, #0]
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	885b      	ldrh	r3, [r3, #2]
 80005a8:	4313      	orrs	r3, r2
 80005aa:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80005b0:	4313      	orrs	r3, r2
 80005b2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80005b8:	4313      	orrs	r3, r2
 80005ba:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80005c0:	4313      	orrs	r3, r2
 80005c2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80005c8:	4313      	orrs	r3, r2
 80005ca:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80005d0:	4313      	orrs	r3, r2
 80005d2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80005d8:	4313      	orrs	r3, r2
 80005da:	b29a      	uxth	r2, r3
 80005dc:	89fb      	ldrh	r3, [r7, #14]
 80005de:	4313      	orrs	r3, r2
 80005e0:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	89fa      	ldrh	r2, [r7, #14]
 80005e6:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	8b9b      	ldrh	r3, [r3, #28]
 80005ec:	b29b      	uxth	r3, r3
 80005ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80005f2:	b29a      	uxth	r2, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	8a1a      	ldrh	r2, [r3, #16]
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	821a      	strh	r2, [r3, #16]
}
 8000600:	bf00      	nop
 8000602:	3714      	adds	r7, #20
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr

0800060c <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	460b      	mov	r3, r1
 8000616:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000618:	78fb      	ldrb	r3, [r7, #3]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d008      	beq.n	8000630 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	881b      	ldrh	r3, [r3, #0]
 8000622:	b29b      	uxth	r3, r3
 8000624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000628:	b29a      	uxth	r2, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 800062e:	e007      	b.n	8000640 <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	881b      	ldrh	r3, [r3, #0]
 8000634:	b29b      	uxth	r3, r3
 8000636:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800063a:	b29a      	uxth	r2, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	801a      	strh	r2, [r3, #0]
}
 8000640:	bf00      	nop
 8000642:	370c      	adds	r7, #12
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	899b      	ldrh	r3, [r3, #12]
 8000658:	b29b      	uxth	r3, r3
}
 800065a:	4618      	mov	r0, r3
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr

08000666 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000666:	b480      	push	{r7}
 8000668:	b083      	sub	sp, #12
 800066a:	af00      	add	r7, sp, #0
 800066c:	6078      	str	r0, [r7, #4]
 800066e:	460b      	mov	r3, r1
 8000670:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	887a      	ldrh	r2, [r7, #2]
 8000676:	819a      	strh	r2, [r3, #12]
}
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr

08000684 <SPI_CalculateCRC>:
  * @param  NewState: new state of the SPIx CRC value calculation.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000690:	78fb      	ldrb	r3, [r7, #3]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d008      	beq.n	80006a8 <SPI_CalculateCRC+0x24>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	881b      	ldrh	r3, [r3, #0]
 800069a:	b29b      	uxth	r3, r3
 800069c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
  }
}
 80006a6:	e007      	b.n	80006b8 <SPI_CalculateCRC+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	881b      	ldrh	r3, [r3, #0]
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	801a      	strh	r2, [r3, #0]
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	460b      	mov	r3, r1
 80006ce:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80006d0:	2300      	movs	r3, #0
 80006d2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	891b      	ldrh	r3, [r3, #8]
 80006d8:	b29a      	uxth	r2, r3
 80006da:	887b      	ldrh	r3, [r7, #2]
 80006dc:	4013      	ands	r3, r2
 80006de:	b29b      	uxth	r3, r3
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d002      	beq.n	80006ea <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80006e4:	2301      	movs	r3, #1
 80006e6:	73fb      	strb	r3, [r7, #15]
 80006e8:	e001      	b.n	80006ee <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80006ea:	2300      	movs	r3, #0
 80006ec:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr

080006fc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b08a      	sub	sp, #40	; 0x28
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000706:	2300      	movs	r3, #0
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
 800070a:	2300      	movs	r3, #0
 800070c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800070e:	2300      	movs	r3, #0
 8000710:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000712:	2300      	movs	r3, #0
 8000714:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	8a1b      	ldrh	r3, [r3, #16]
 800071a:	b29b      	uxth	r3, r3
 800071c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800071e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000720:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000724:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	88db      	ldrh	r3, [r3, #6]
 800072a:	461a      	mov	r2, r3
 800072c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800072e:	4313      	orrs	r3, r2
 8000730:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000734:	b29a      	uxth	r2, r3
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	899b      	ldrh	r3, [r3, #12]
 800073e:	b29b      	uxth	r3, r3
 8000740:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000744:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000748:	f023 030c 	bic.w	r3, r3, #12
 800074c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	889a      	ldrh	r2, [r3, #4]
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	891b      	ldrh	r3, [r3, #8]
 8000756:	4313      	orrs	r3, r2
 8000758:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800075e:	4313      	orrs	r3, r2
 8000760:	b29b      	uxth	r3, r3
 8000762:	461a      	mov	r2, r3
 8000764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000766:	4313      	orrs	r3, r2
 8000768:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800076a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800076c:	b29a      	uxth	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	8a9b      	ldrh	r3, [r3, #20]
 8000776:	b29b      	uxth	r3, r3
 8000778:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800077a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000780:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	899b      	ldrh	r3, [r3, #12]
 8000786:	461a      	mov	r2, r3
 8000788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800078a:	4313      	orrs	r3, r2
 800078c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800078e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000790:	b29a      	uxth	r2, r3
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000796:	f107 0308 	add.w	r3, r7, #8
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff fe0a 	bl	80003b4 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4a30      	ldr	r2, [pc, #192]	; (8000864 <USART_Init+0x168>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d003      	beq.n	80007b0 <USART_Init+0xb4>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4a2f      	ldr	r2, [pc, #188]	; (8000868 <USART_Init+0x16c>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	d102      	bne.n	80007b6 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	623b      	str	r3, [r7, #32]
 80007b4:	e001      	b.n	80007ba <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80007b6:	693b      	ldr	r3, [r7, #16]
 80007b8:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	899b      	ldrh	r3, [r3, #12]
 80007be:	b29b      	uxth	r3, r3
 80007c0:	b21b      	sxth	r3, r3
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	da0c      	bge.n	80007e0 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80007c6:	6a3a      	ldr	r2, [r7, #32]
 80007c8:	4613      	mov	r3, r2
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	4413      	add	r3, r2
 80007ce:	009a      	lsls	r2, r3, #2
 80007d0:	441a      	add	r2, r3
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80007dc:	61fb      	str	r3, [r7, #28]
 80007de:	e00b      	b.n	80007f8 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80007e0:	6a3a      	ldr	r2, [r7, #32]
 80007e2:	4613      	mov	r3, r2
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	4413      	add	r3, r2
 80007e8:	009a      	lsls	r2, r3, #2
 80007ea:	441a      	add	r2, r3
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007f6:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80007f8:	69fb      	ldr	r3, [r7, #28]
 80007fa:	4a1c      	ldr	r2, [pc, #112]	; (800086c <USART_Init+0x170>)
 80007fc:	fba2 2303 	umull	r2, r3, r2, r3
 8000800:	095b      	lsrs	r3, r3, #5
 8000802:	011b      	lsls	r3, r3, #4
 8000804:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000808:	091b      	lsrs	r3, r3, #4
 800080a:	2264      	movs	r2, #100	; 0x64
 800080c:	fb02 f303 	mul.w	r3, r2, r3
 8000810:	69fa      	ldr	r2, [r7, #28]
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	899b      	ldrh	r3, [r3, #12]
 800081a:	b29b      	uxth	r3, r3
 800081c:	b21b      	sxth	r3, r3
 800081e:	2b00      	cmp	r3, #0
 8000820:	da0c      	bge.n	800083c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000822:	69bb      	ldr	r3, [r7, #24]
 8000824:	00db      	lsls	r3, r3, #3
 8000826:	3332      	adds	r3, #50	; 0x32
 8000828:	4a10      	ldr	r2, [pc, #64]	; (800086c <USART_Init+0x170>)
 800082a:	fba2 2303 	umull	r2, r3, r2, r3
 800082e:	095b      	lsrs	r3, r3, #5
 8000830:	f003 0307 	and.w	r3, r3, #7
 8000834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000836:	4313      	orrs	r3, r2
 8000838:	627b      	str	r3, [r7, #36]	; 0x24
 800083a:	e00b      	b.n	8000854 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800083c:	69bb      	ldr	r3, [r7, #24]
 800083e:	011b      	lsls	r3, r3, #4
 8000840:	3332      	adds	r3, #50	; 0x32
 8000842:	4a0a      	ldr	r2, [pc, #40]	; (800086c <USART_Init+0x170>)
 8000844:	fba2 2303 	umull	r2, r3, r2, r3
 8000848:	095b      	lsrs	r3, r3, #5
 800084a:	f003 030f 	and.w	r3, r3, #15
 800084e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000850:	4313      	orrs	r3, r2
 8000852:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000856:	b29a      	uxth	r2, r3
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	811a      	strh	r2, [r3, #8]
}
 800085c:	bf00      	nop
 800085e:	3728      	adds	r7, #40	; 0x28
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40011000 	.word	0x40011000
 8000868:	40011400 	.word	0x40011400
 800086c:	51eb851f 	.word	0x51eb851f

08000870 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	460b      	mov	r3, r1
 800087a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d008      	beq.n	8000894 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	899b      	ldrh	r3, [r3, #12]
 8000886:	b29b      	uxth	r3, r3
 8000888:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800088c:	b29a      	uxth	r2, r3
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000892:	e007      	b.n	80008a4 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	899b      	ldrh	r3, [r3, #12]
 8000898:	b29b      	uxth	r3, r3
 800089a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800089e:	b29a      	uxth	r2, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	819a      	strh	r2, [r3, #12]
}
 80008a4:	bf00      	nop
 80008a6:	370c      	adds	r7, #12
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	889b      	ldrh	r3, [r3, #4]
 80008bc:	b29b      	uxth	r3, r3
 80008be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80008c2:	b29b      	uxth	r3, r3
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	460b      	mov	r3, r1
 80008da:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80008dc:	2300      	movs	r3, #0
 80008de:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	b29a      	uxth	r2, r3
 80008e6:	887b      	ldrh	r3, [r7, #2]
 80008e8:	4013      	ands	r3, r2
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d002      	beq.n	80008f6 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80008f0:	2301      	movs	r3, #1
 80008f2:	73fb      	strb	r3, [r7, #15]
 80008f4:	e001      	b.n	80008fa <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80008f6:	2300      	movs	r3, #0
 80008f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80008fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	3714      	adds	r7, #20
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr

08000908 <main>:
**
**  Abstract: main program
**
**===========================================================================
*/
int main(void){
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
	spi_initialise();
 800090e:	f000 fab5 	bl	8000e7c <spi_initialise>

	Sensor_StatusTypeDef status;
	//uint8_t chipid_gyro = spi_read_single(SPI_CS_Acc, BMX055_ACC_CHIP_ID|ACC_CHIP_ID_CHIP_ID);
	do{
		 status = sensor_check_id();
 8000912:	f000 f9c1 	bl	8000c98 <sensor_check_id>
 8000916:	4603      	mov	r3, r0
 8000918:	71fb      	strb	r3, [r7, #7]
	}while (status != SENS_OK);
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d1f8      	bne.n	8000912 <main+0xa>

	status = sensor_config();
 8000920:	f000 f9f1 	bl	8000d06 <sensor_config>
 8000924:	4603      	mov	r3, r0
 8000926:	71fb      	strb	r3, [r7, #7]

	uart_initialise();
 8000928:	f000 fbae 	bl	8001088 <uart_initialise>
	//uint8_t baro_buffer [6];
	//uint8_t acc_buffer [6];
	//uint8_t gyro_buffer [6];
	//uint8_t mag_buffer [8];

	uint8_t data = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	71bb      	strb	r3, [r7, #6]
		data.in[0]=acc_buffer[4];
		data.in[1]=acc_buffer[5];
		log_buffer_z[index] = (uint16_t)data.out;
		index++;
		*/
		data = uart_receive(UART_DEVICE_GNSS);
 8000930:	2000      	movs	r0, #0
 8000932:	f000 fbf5 	bl	8001120 <uart_receive>
 8000936:	4603      	mov	r3, r0
 8000938:	71bb      	strb	r3, [r7, #6]

		for(int i=0; i<1000; i++){
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	e00c      	b.n	800095a <main+0x52>
			for(int i=0; i<1000; i++){
 8000940:	2300      	movs	r3, #0
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	e002      	b.n	800094c <main+0x44>
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	3301      	adds	r3, #1
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000952:	dbf8      	blt.n	8000946 <main+0x3e>
		for(int i=0; i<1000; i++){
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	3301      	adds	r3, #1
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000960:	dbee      	blt.n	8000940 <main+0x38>
		data = uart_receive(UART_DEVICE_GNSS);
 8000962:	e7e5      	b.n	8000930 <main+0x28>

08000964 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000964:	f8df d034 	ldr.w	sp, [pc, #52]	; 800099c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000968:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800096a:	e003      	b.n	8000974 <LoopCopyDataInit>

0800096c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800096c:	4b0c      	ldr	r3, [pc, #48]	; (80009a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800096e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000970:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000972:	3104      	adds	r1, #4

08000974 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000974:	480b      	ldr	r0, [pc, #44]	; (80009a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000976:	4b0c      	ldr	r3, [pc, #48]	; (80009a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000978:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800097a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800097c:	d3f6      	bcc.n	800096c <CopyDataInit>
  ldr  r2, =_sbss
 800097e:	4a0b      	ldr	r2, [pc, #44]	; (80009ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000980:	e002      	b.n	8000988 <LoopFillZerobss>

08000982 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000982:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000984:	f842 3b04 	str.w	r3, [r2], #4

08000988 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000988:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800098a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800098c:	d3f9      	bcc.n	8000982 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800098e:	f000 f841 	bl	8000a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000992:	f000 fbe9 	bl	8001168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000996:	f7ff ffb7 	bl	8000908 <main>
  bx  lr    
 800099a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800099c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80009a0:	080011d0 	.word	0x080011d0
  ldr  r0, =_sdata
 80009a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009a8:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 80009ac:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 80009b0:	2000002c 	.word	0x2000002c

080009b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009b4:	e7fe      	b.n	80009b4 <ADC_IRQHandler>

080009b6 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80009b6:	b480      	push	{r7}
 80009b8:	af00      	add	r7, sp, #0
}
 80009ba:	bf00      	nop
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80009c8:	e7fe      	b.n	80009c8 <HardFault_Handler+0x4>

080009ca <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80009ca:	b480      	push	{r7}
 80009cc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80009ce:	e7fe      	b.n	80009ce <MemManage_Handler+0x4>

080009d0 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80009d4:	e7fe      	b.n	80009d4 <BusFault_Handler+0x4>

080009d6 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80009d6:	b480      	push	{r7}
 80009d8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80009da:	e7fe      	b.n	80009da <UsageFault_Handler+0x4>

080009dc <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80009ea:	b480      	push	{r7}
 80009ec:	af00      	add	r7, sp, #0
}
 80009ee:	bf00      	nop
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000a06:	b480      	push	{r7}
 8000a08:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000a0a:	bf00      	nop
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr

08000a14 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a18:	4a16      	ldr	r2, [pc, #88]	; (8000a74 <SystemInit+0x60>)
 8000a1a:	4b16      	ldr	r3, [pc, #88]	; (8000a74 <SystemInit+0x60>)
 8000a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a28:	4a13      	ldr	r2, [pc, #76]	; (8000a78 <SystemInit+0x64>)
 8000a2a:	4b13      	ldr	r3, [pc, #76]	; (8000a78 <SystemInit+0x64>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f043 0301 	orr.w	r3, r3, #1
 8000a32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a34:	4b10      	ldr	r3, [pc, #64]	; (8000a78 <SystemInit+0x64>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000a3a:	4a0f      	ldr	r2, [pc, #60]	; (8000a78 <SystemInit+0x64>)
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <SystemInit+0x64>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a4a:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <SystemInit+0x64>)
 8000a4c:	4a0b      	ldr	r2, [pc, #44]	; (8000a7c <SystemInit+0x68>)
 8000a4e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a50:	4a09      	ldr	r2, [pc, #36]	; (8000a78 <SystemInit+0x64>)
 8000a52:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <SystemInit+0x64>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a5a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a5c:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <SystemInit+0x64>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000a62:	f000 f80d 	bl	8000a80 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a66:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <SystemInit+0x60>)
 8000a68:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a6c:	609a      	str	r2, [r3, #8]
#endif
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	e000ed00 	.word	0xe000ed00
 8000a78:	40023800 	.word	0x40023800
 8000a7c:	24003010 	.word	0x24003010

08000a80 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000a8e:	4a36      	ldr	r2, [pc, #216]	; (8000b68 <SetSysClock+0xe8>)
 8000a90:	4b35      	ldr	r3, [pc, #212]	; (8000b68 <SetSysClock+0xe8>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a98:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000a9a:	4b33      	ldr	r3, [pc, #204]	; (8000b68 <SetSysClock+0xe8>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d103      	bne.n	8000ab8 <SetSysClock+0x38>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000ab6:	d1f0      	bne.n	8000a9a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000ab8:	4b2b      	ldr	r3, [pc, #172]	; (8000b68 <SetSysClock+0xe8>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d002      	beq.n	8000aca <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	e001      	b.n	8000ace <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000aca:	2300      	movs	r3, #0
 8000acc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d142      	bne.n	8000b5a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000ad4:	4a24      	ldr	r2, [pc, #144]	; (8000b68 <SetSysClock+0xe8>)
 8000ad6:	4b24      	ldr	r3, [pc, #144]	; (8000b68 <SetSysClock+0xe8>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ada:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ade:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000ae0:	4a22      	ldr	r2, [pc, #136]	; (8000b6c <SetSysClock+0xec>)
 8000ae2:	4b22      	ldr	r3, [pc, #136]	; (8000b6c <SetSysClock+0xec>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000aea:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000aec:	4a1e      	ldr	r2, [pc, #120]	; (8000b68 <SetSysClock+0xe8>)
 8000aee:	4b1e      	ldr	r3, [pc, #120]	; (8000b68 <SetSysClock+0xe8>)
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000af4:	4a1c      	ldr	r2, [pc, #112]	; (8000b68 <SetSysClock+0xe8>)
 8000af6:	4b1c      	ldr	r3, [pc, #112]	; (8000b68 <SetSysClock+0xe8>)
 8000af8:	689b      	ldr	r3, [r3, #8]
 8000afa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000afe:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000b00:	4a19      	ldr	r2, [pc, #100]	; (8000b68 <SetSysClock+0xe8>)
 8000b02:	4b19      	ldr	r3, [pc, #100]	; (8000b68 <SetSysClock+0xe8>)
 8000b04:	689b      	ldr	r3, [r3, #8]
 8000b06:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000b0a:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000b0c:	4b16      	ldr	r3, [pc, #88]	; (8000b68 <SetSysClock+0xe8>)
 8000b0e:	4a18      	ldr	r2, [pc, #96]	; (8000b70 <SetSysClock+0xf0>)
 8000b10:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000b12:	4a15      	ldr	r2, [pc, #84]	; (8000b68 <SetSysClock+0xe8>)
 8000b14:	4b14      	ldr	r3, [pc, #80]	; (8000b68 <SetSysClock+0xe8>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b1c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000b1e:	bf00      	nop
 8000b20:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <SetSysClock+0xe8>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d0f9      	beq.n	8000b20 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000b2c:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <SetSysClock+0xf4>)
 8000b2e:	f240 7205 	movw	r2, #1797	; 0x705
 8000b32:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000b34:	4a0c      	ldr	r2, [pc, #48]	; (8000b68 <SetSysClock+0xe8>)
 8000b36:	4b0c      	ldr	r3, [pc, #48]	; (8000b68 <SetSysClock+0xe8>)
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	f023 0303 	bic.w	r3, r3, #3
 8000b3e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000b40:	4a09      	ldr	r2, [pc, #36]	; (8000b68 <SetSysClock+0xe8>)
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <SetSysClock+0xe8>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	f043 0302 	orr.w	r3, r3, #2
 8000b4a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000b4c:	bf00      	nop
 8000b4e:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <SetSysClock+0xe8>)
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	f003 030c 	and.w	r3, r3, #12
 8000b56:	2b08      	cmp	r3, #8
 8000b58:	d1f9      	bne.n	8000b4e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40007000 	.word	0x40007000
 8000b70:	07405419 	.word	0x07405419
 8000b74:	40023c00 	.word	0x40023c00

08000b78 <sensor_mag_power_control>:
//------------------------------STATIC FUNCTIONS--------------------------------//
/* @brief change magneto mode between sleep / suspend
 * cmd==ENABLE: put the magneto to sleep mode
 * cmd==Disable: put magneto to suspend mode
 */
static void sensor_mag_power_control(FunctionalState cmd){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	71fb      	strb	r3, [r7, #7]
	if(cmd == ENABLE){
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d105      	bne.n	8000b94 <sensor_mag_power_control+0x1c>
		spi_write_single(SPI_CS_Mag, MAG_PWR_CR1_POWER_CONTROL_BIT, BMX055_MAG_PWR_CR1);
 8000b88:	224b      	movs	r2, #75	; 0x4b
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	2002      	movs	r0, #2
 8000b8e:	f000 fa4a 	bl	8001026 <spi_write_single>
	}
	else{
		spi_write_single(SPI_CS_Mag, 0x00, BMX055_MAG_PWR_CR1);
	}
}
 8000b92:	e004      	b.n	8000b9e <sensor_mag_power_control+0x26>
		spi_write_single(SPI_CS_Mag, 0x00, BMX055_MAG_PWR_CR1);
 8000b94:	224b      	movs	r2, #75	; 0x4b
 8000b96:	2100      	movs	r1, #0
 8000b98:	2002      	movs	r0, #2
 8000b9a:	f000 fa44 	bl	8001026 <spi_write_single>
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <bmp280_config>:
 * BMP_CTRL_MEAS	osrs_t		001		7,6,5	x1 sampling
 * 					osrs_p		001		4,3,2	x1 sampling
 * 					mode		11		1,0		(set to normal mode)
 *
 */
static Sensor_StatusTypeDef bmp280_config(){
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b082      	sub	sp, #8
 8000baa:	af00      	add	r7, sp, #0
	//write 001000100 to BMP_CTRL_MEAS
	//uint8_t calib_data = CTRL_MEAS_OSRS_P_1|CTRL_MEAS_OSRS_T_1;
	uint8_t calib_data = CTRL_MEAS_OSRS_P_1|CTRL_MEAS_OSRS_T_1|CTRL_MEAS_MODE_NORMAL;
 8000bac:	2327      	movs	r3, #39	; 0x27
 8000bae:	71fb      	strb	r3, [r7, #7]

	if( spi_write_single(SPI_CS_Baro, calib_data, BMP280_CTRL_MEAS) != SENS_OK)
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	22f4      	movs	r2, #244	; 0xf4
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	2003      	movs	r0, #3
 8000bb8:	f000 fa35 	bl	8001026 <spi_write_single>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <bmp280_config+0x20>
		return SENS_CONFERR;
 8000bc2:	2305      	movs	r3, #5
 8000bc4:	e000      	b.n	8000bc8 <bmp280_config+0x22>

	//if (spi_write_single(SPI_CS_Baro, 0x04, BMP280_CONFIG) != SENS_OK)
		//return SENS_CONFERR;

	return SENS_OK;
 8000bc6:	2300      	movs	r3, #0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <bmx055_config>:
 *
 * use Sensor_ConfigTypeDef to set
 * rates and ranges
 *
 */
static Sensor_StatusTypeDef bmx055_config(Sensor_ConfigTypeDef *f){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]

	//----------------ACCELEROMETER-------------------------//
	/* Accelerometer measurement range
	 * Default	: 0b(0000)0011 	= +-2g
	 * Set		: user-defined*/
	if(spi_write_single(SPI_CS_Acc, f->accel_range, BMX055_ACC_PMU_RANGE) != SENS_OK){
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	785b      	ldrb	r3, [r3, #1]
 8000bdc:	220f      	movs	r2, #15
 8000bde:	4619      	mov	r1, r3
 8000be0:	2000      	movs	r0, #0
 8000be2:	f000 fa20 	bl	8001026 <spi_write_single>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <bmx055_config+0x20>
		return SENS_CONFERR;
 8000bec:	2305      	movs	r3, #5
 8000bee:	e04f      	b.n	8000c90 <bmx055_config+0xc0>
	}
	/* Accelerometer measurement output data rate
	 * Default	: 0b(000)01111 	= 1000 Hz
	 * Set		: user-defined*/
	if(spi_write_single(SPI_CS_Acc, f->accel_rate, BMX055_ACC_PMU_BW) != SENS_OK){
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2210      	movs	r2, #16
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	2000      	movs	r0, #0
 8000bfa:	f000 fa14 	bl	8001026 <spi_write_single>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <bmx055_config+0x38>
		return SENS_CONFERR;
 8000c04:	2305      	movs	r3, #5
 8000c06:	e043      	b.n	8000c90 <bmx055_config+0xc0>
	}
	/* Accelerometer power mode
	 * Default	: 0b0000000(0) 	= normal mode
	 * Set		: 0b0000000(0) 	= normal mode */
	if(spi_write_single(SPI_CS_Acc, ACC_PWR_NORMAL, BMX055_ACC_PMU_LPW) != SENS_OK){
 8000c08:	2211      	movs	r2, #17
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	f000 fa0a 	bl	8001026 <spi_write_single>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <bmx055_config+0x4c>
		return SENS_CONFERR;
 8000c18:	2305      	movs	r3, #5
 8000c1a:	e039      	b.n	8000c90 <bmx055_config+0xc0>

	//-----------------------GYROSCOPE-----------------------//
	/* Gyroscope measurement range
	 * Default	: 0b(00000)000 	= +-2000d/s
	 * Set		: user-defined*/
	if(spi_write_single(SPI_CS_Gyro, f->gyro_range, BMX055_GYRO_RANGE) != SENS_OK){
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	78db      	ldrb	r3, [r3, #3]
 8000c20:	220f      	movs	r2, #15
 8000c22:	4619      	mov	r1, r3
 8000c24:	2001      	movs	r0, #1
 8000c26:	f000 f9fe 	bl	8001026 <spi_write_single>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <bmx055_config+0x64>
		return SENS_CONFERR;
 8000c30:	2305      	movs	r3, #5
 8000c32:	e02d      	b.n	8000c90 <bmx055_config+0xc0>
	}
	/* Gyroscope measurement output data rate (bandwidth)
	 * Default	: 0b(1000)0000 	= 2000 Hz with no filter
	 * Set		: user-defined*/
	if(spi_write_single(SPI_CS_Gyro, f->gyro_rate|GYRO_BW_RESET, BMX055_GYRO_BW) != SENS_OK){
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	789b      	ldrb	r3, [r3, #2]
 8000c38:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	2210      	movs	r2, #16
 8000c40:	4619      	mov	r1, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	f000 f9ef 	bl	8001026 <spi_write_single>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <bmx055_config+0x82>
		return SENS_CONFERR;
 8000c4e:	2305      	movs	r3, #5
 8000c50:	e01e      	b.n	8000c90 <bmx055_config+0xc0>
	}
	/* Gyroscope power mode
	 * Default	: 0b0(0)0(0)000(0)	= normal mode
	 * Set		: 0b0(0)0(0)000(0)	= normal mode*/
	if(spi_write_single(SPI_CS_Gyro, GYRO_LPM1_NORMAL_MODE, BMX055_GYRO_LPM1) != SENS_OK){
 8000c52:	2211      	movs	r2, #17
 8000c54:	2100      	movs	r1, #0
 8000c56:	2001      	movs	r0, #1
 8000c58:	f000 f9e5 	bl	8001026 <spi_write_single>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <bmx055_config+0x96>
		return SENS_CONFERR;
 8000c62:	2305      	movs	r3, #5
 8000c64:	e014      	b.n	8000c90 <bmx055_config+0xc0>

	/*Magneto meter xy repetitions
	 *choose nXY=3 ==> REPXY=1 (see pg122 table37 and pg138 of datasheet)
	 *default	: 0b00000000
	 *set to	: 0b00000001 */
	if(spi_write_single(SPI_CS_Mag, MAG_REP_XY_LOW_POWER_PRESET_REPXY, BMX055_MAG_REP_XY) != SENS_OK){
 8000c66:	2251      	movs	r2, #81	; 0x51
 8000c68:	2101      	movs	r1, #1
 8000c6a:	2002      	movs	r0, #2
 8000c6c:	f000 f9db 	bl	8001026 <spi_write_single>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <bmx055_config+0xaa>
		return SENS_CONFERR;
 8000c76:	2305      	movs	r3, #5
 8000c78:	e00a      	b.n	8000c90 <bmx055_config+0xc0>

	/*Magneto meter z repetitions
	 *choose nZ=3 ==> REPZ=2 (see pg122 table37 and pg138 of datasheet)
	 *default	: 0b00000000
	 *set to	: 0b00000010 */
	if(spi_write_single(SPI_CS_Mag, MAG_REP_Z_LOW_POWER_PRESET_REPZ, BMX055_MAG_REP_Z) != SENS_OK ){
 8000c7a:	2252      	movs	r2, #82	; 0x52
 8000c7c:	2102      	movs	r1, #2
 8000c7e:	2002      	movs	r0, #2
 8000c80:	f000 f9d1 	bl	8001026 <spi_write_single>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <bmx055_config+0xbe>
		return SENS_CONFERR;
 8000c8a:	2305      	movs	r3, #5
 8000c8c:	e000      	b.n	8000c90 <bmx055_config+0xc0>
	}



	return SENS_OK;
 8000c8e:	2300      	movs	r3, #0
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <sensor_check_id>:
//-----------------------------PUBLIC FUNCTIONS-------------------------------//

/**
 * @brief used to check sensors are present
 */
Sensor_StatusTypeDef sensor_check_id(){
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0

	uint8_t acc_id = spi_read_single(SPI_CS_Acc, BMX055_ACC_CHIP_ID);
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f000 f99f 	bl	8000fe4 <spi_read_single>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	71fb      	strb	r3, [r7, #7]
	if(acc_id != BMX055_ACC_ID){
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	2bfa      	cmp	r3, #250	; 0xfa
 8000cae:	d001      	beq.n	8000cb4 <sensor_check_id+0x1c>
		return SENS_IDERR;
 8000cb0:	2304      	movs	r3, #4
 8000cb2:	e024      	b.n	8000cfe <sensor_check_id+0x66>
	}

	uint8_t gyro_id = spi_read_single(SPI_CS_Gyro, BMX055_GYRO_CHIP_ID);
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	f000 f994 	bl	8000fe4 <spi_read_single>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	71bb      	strb	r3, [r7, #6]
	if(gyro_id != BMX055_GYRO_ID){
 8000cc0:	79bb      	ldrb	r3, [r7, #6]
 8000cc2:	2b0f      	cmp	r3, #15
 8000cc4:	d001      	beq.n	8000cca <sensor_check_id+0x32>
		return SENS_IDERR;
 8000cc6:	2304      	movs	r3, #4
 8000cc8:	e019      	b.n	8000cfe <sensor_check_id+0x66>
	}

	sensor_mag_power_control(ENABLE);
 8000cca:	2001      	movs	r0, #1
 8000ccc:	f7ff ff54 	bl	8000b78 <sensor_mag_power_control>
	uint8_t mag_id = spi_read_single(SPI_CS_Mag, BMX055_MAG_CHIP_ID);
 8000cd0:	2140      	movs	r1, #64	; 0x40
 8000cd2:	2002      	movs	r0, #2
 8000cd4:	f000 f986 	bl	8000fe4 <spi_read_single>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	717b      	strb	r3, [r7, #5]
	if(mag_id != BMX055_MAG_ID){
 8000cdc:	797b      	ldrb	r3, [r7, #5]
 8000cde:	2b32      	cmp	r3, #50	; 0x32
 8000ce0:	d001      	beq.n	8000ce6 <sensor_check_id+0x4e>
		return SENS_IDERR;
 8000ce2:	2304      	movs	r3, #4
 8000ce4:	e00b      	b.n	8000cfe <sensor_check_id+0x66>
	}

	uint8_t baro_id = spi_read_single(SPI_CS_Baro, BMP280_CHIP_ID);
 8000ce6:	21d0      	movs	r1, #208	; 0xd0
 8000ce8:	2003      	movs	r0, #3
 8000cea:	f000 f97b 	bl	8000fe4 <spi_read_single>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	713b      	strb	r3, [r7, #4]
	if(baro_id != BMP280_ID){
 8000cf2:	793b      	ldrb	r3, [r7, #4]
 8000cf4:	2b58      	cmp	r3, #88	; 0x58
 8000cf6:	d001      	beq.n	8000cfc <sensor_check_id+0x64>
		return SENS_IDERR;
 8000cf8:	2304      	movs	r3, #4
 8000cfa:	e000      	b.n	8000cfe <sensor_check_id+0x66>
	}

	return SENS_OK;
 8000cfc:	2300      	movs	r3, #0

}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <sensor_config>:

Sensor_StatusTypeDef sensor_config(){
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
	if(bmp280_config() != SENS_OK){
 8000d0c:	f7ff ff4b 	bl	8000ba6 <bmp280_config>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <sensor_config+0x14>
		return SENS_CONFERR;
 8000d16:	2305      	movs	r3, #5
 8000d18:	e014      	b.n	8000d44 <sensor_config+0x3e>
	}

	//@TODO: decide rate and range
	Sensor_ConfigTypeDef *f;
	f->accel_range = ACC_PMU_RANGE_02;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2203      	movs	r2, #3
 8000d1e:	705a      	strb	r2, [r3, #1]
	f->accel_rate = ACC_PMU_BW_1000;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	220f      	movs	r2, #15
 8000d24:	701a      	strb	r2, [r3, #0]
	f->gyro_rate = GYRO_ODR_2000;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2281      	movs	r2, #129	; 0x81
 8000d2a:	709a      	strb	r2, [r3, #2]
	f->gyro_range = GYRO_RANGE_RANGE_2000;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	70da      	strb	r2, [r3, #3]
	if(bmx055_config(f) != SENS_OK){
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ff4c 	bl	8000bd0 <bmx055_config>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <sensor_config+0x3c>
		return SENS_CONFERR;
 8000d3e:	2305      	movs	r3, #5
 8000d40:	e000      	b.n	8000d44 <sensor_config+0x3e>
	}
	return SENS_OK;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <cs_deselect>:
//------------------------------STATIC FUNCTIONS--------------------------------//

/**
 * @brief deselect cs pin means set high
 */
static void cs_deselect(SPI_ChipSelectTypeDef cs){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
	switch(cs){
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	2b03      	cmp	r3, #3
 8000d5a:	d822      	bhi.n	8000da2 <cs_deselect+0x56>
 8000d5c:	a201      	add	r2, pc, #4	; (adr r2, 8000d64 <cs_deselect+0x18>)
 8000d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d62:	bf00      	nop
 8000d64:	08000d75 	.word	0x08000d75
 8000d68:	08000d7f 	.word	0x08000d7f
 8000d6c:	08000d8b 	.word	0x08000d8b
 8000d70:	08000d97 	.word	0x08000d97
	case SPI_CS_Acc	 : 	GPIO_SetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Acc);	break;
 8000d74:	2180      	movs	r1, #128	; 0x80
 8000d76:	480d      	ldr	r0, [pc, #52]	; (8000dac <cs_deselect+0x60>)
 8000d78:	f7ff fab4 	bl	80002e4 <GPIO_SetBits>
 8000d7c:	e011      	b.n	8000da2 <cs_deselect+0x56>
	case SPI_CS_Gyro : 	GPIO_SetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Gyro);	break;
 8000d7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d82:	480a      	ldr	r0, [pc, #40]	; (8000dac <cs_deselect+0x60>)
 8000d84:	f7ff faae 	bl	80002e4 <GPIO_SetBits>
 8000d88:	e00b      	b.n	8000da2 <cs_deselect+0x56>
	case SPI_CS_Mag	 : 	GPIO_SetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Mag);	break;
 8000d8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d8e:	4807      	ldr	r0, [pc, #28]	; (8000dac <cs_deselect+0x60>)
 8000d90:	f7ff faa8 	bl	80002e4 <GPIO_SetBits>
 8000d94:	e005      	b.n	8000da2 <cs_deselect+0x56>
	case SPI_CS_Baro : 	GPIO_SetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Baro);	break;
 8000d96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d9a:	4804      	ldr	r0, [pc, #16]	; (8000dac <cs_deselect+0x60>)
 8000d9c:	f7ff faa2 	bl	80002e4 <GPIO_SetBits>
 8000da0:	bf00      	nop
	default 		 :	;
	}
}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40021000 	.word	0x40021000

08000db0 <cs_select>:

/**
 * @brief select cs pin means set low
 */
static void cs_select(SPI_ChipSelectTypeDef cs){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
	switch(cs){
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	2b03      	cmp	r3, #3
 8000dbe:	d822      	bhi.n	8000e06 <cs_select+0x56>
 8000dc0:	a201      	add	r2, pc, #4	; (adr r2, 8000dc8 <cs_select+0x18>)
 8000dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc6:	bf00      	nop
 8000dc8:	08000dd9 	.word	0x08000dd9
 8000dcc:	08000de3 	.word	0x08000de3
 8000dd0:	08000def 	.word	0x08000def
 8000dd4:	08000dfb 	.word	0x08000dfb
	case SPI_CS_Acc : 	GPIO_ResetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Acc);	break;
 8000dd8:	2180      	movs	r1, #128	; 0x80
 8000dda:	480d      	ldr	r0, [pc, #52]	; (8000e10 <cs_select+0x60>)
 8000ddc:	f7ff fa91 	bl	8000302 <GPIO_ResetBits>
 8000de0:	e011      	b.n	8000e06 <cs_select+0x56>
	case SPI_CS_Gyro: 	GPIO_ResetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Gyro);	break;
 8000de2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de6:	480a      	ldr	r0, [pc, #40]	; (8000e10 <cs_select+0x60>)
 8000de8:	f7ff fa8b 	bl	8000302 <GPIO_ResetBits>
 8000dec:	e00b      	b.n	8000e06 <cs_select+0x56>
	case SPI_CS_Mag	: 	GPIO_ResetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Mag);	break;
 8000dee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000df2:	4807      	ldr	r0, [pc, #28]	; (8000e10 <cs_select+0x60>)
 8000df4:	f7ff fa85 	bl	8000302 <GPIO_ResetBits>
 8000df8:	e005      	b.n	8000e06 <cs_select+0x56>
	case SPI_CS_Baro: 	GPIO_ResetBits(GPIO_SPI_Port_CS, GPIO_SPI_Pin_CS_Baro);	break;
 8000dfa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dfe:	4804      	ldr	r0, [pc, #16]	; (8000e10 <cs_select+0x60>)
 8000e00:	f7ff fa7f 	bl	8000302 <GPIO_ResetBits>
 8000e04:	bf00      	nop
	default			:	;
	}
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40021000 	.word	0x40021000

08000e14 <stm32_spi_rw>:

static uint8_t stm32_spi_rw(uint8_t data_out){
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]

	/* Send byte through the SPI peripheral */
	SPI_I2S_SendData(SPI1, data_out);
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	4619      	mov	r1, r3
 8000e24:	4809      	ldr	r0, [pc, #36]	; (8000e4c <stm32_spi_rw+0x38>)
 8000e26:	f7ff fc1e 	bl	8000666 <SPI_I2S_SendData>

	/* Wait to receive a byte */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET) { ; }
 8000e2a:	bf00      	nop
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	4807      	ldr	r0, [pc, #28]	; (8000e4c <stm32_spi_rw+0x38>)
 8000e30:	f7ff fc48 	bl	80006c4 <SPI_I2S_GetFlagStatus>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d0f8      	beq.n	8000e2c <stm32_spi_rw+0x18>

	/* Return the byte read from the SPI bus */
	return SPI_I2S_ReceiveData(SPI1);
 8000e3a:	4804      	ldr	r0, [pc, #16]	; (8000e4c <stm32_spi_rw+0x38>)
 8000e3c:	f7ff fc06 	bl	800064c <SPI_I2S_ReceiveData>
 8000e40:	4603      	mov	r3, r0
 8000e42:	b2db      	uxtb	r3, r3

}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40013000 	.word	0x40013000

08000e50 <spi_tx>:
static void spi_tx(uint8_t data){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
	stm32_spi_rw(data);
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff ffd9 	bl	8000e14 <stm32_spi_rw>
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <spi_rx>:

static uint8_t spi_rx(void){
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	af00      	add	r7, sp, #0
	return stm32_spi_rw(0xff);
 8000e6e:	20ff      	movs	r0, #255	; 0xff
 8000e70:	f7ff ffd0 	bl	8000e14 <stm32_spi_rw>
 8000e74:	4603      	mov	r3, r0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <spi_initialise>:

/**
 * @brief intialise all clock and registers needed for spi. assign and initialise all gpio pins needed
 * @return void
 */
void spi_initialise(void){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af00      	add	r7, sp, #0

	//enable SPI clock: APB2 for SPI1
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000e82:	2101      	movs	r1, #1
 8000e84:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e88:	f7ff fb5c 	bl	8000544 <RCC_APB2PeriphClockCmd>
	//enable GPIO clock for SCK, MOSI, MISO
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	2001      	movs	r0, #1
 8000e90:	f7ff fb38 	bl	8000504 <RCC_AHB1PeriphClockCmd>
	//enable GPIO clock for CS pins
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000e94:	2101      	movs	r1, #1
 8000e96:	2010      	movs	r0, #16
 8000e98:	f7ff fb34 	bl	8000504 <RCC_AHB1PeriphClockCmd>

	//SPI GPIO configurations:
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure SPI Chip Select pins */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	76bb      	strb	r3, [r7, #26]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	76fb      	strb	r3, [r7, #27]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	767b      	strb	r3, [r7, #25]

	/* SPI Accelerometer CS pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_CS_Acc;
 8000eac:	2380      	movs	r3, #128	; 0x80
 8000eae:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port_CS, &GPIO_InitStructure);
 8000eb0:	f107 0314 	add.w	r3, r7, #20
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4848      	ldr	r0, [pc, #288]	; (8000fd8 <spi_initialise+0x15c>)
 8000eb8:	f7ff f986 	bl	80001c8 <GPIO_Init>

	/* SPI Gyroscope CS pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_CS_Gyro;
 8000ebc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ec0:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port_CS, &GPIO_InitStructure);
 8000ec2:	f107 0314 	add.w	r3, r7, #20
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4843      	ldr	r0, [pc, #268]	; (8000fd8 <spi_initialise+0x15c>)
 8000eca:	f7ff f97d 	bl	80001c8 <GPIO_Init>

	/* SPI Magnetometer CS pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_CS_Mag;
 8000ece:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ed2:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port_CS, &GPIO_InitStructure);
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	4619      	mov	r1, r3
 8000eda:	483f      	ldr	r0, [pc, #252]	; (8000fd8 <spi_initialise+0x15c>)
 8000edc:	f7ff f974 	bl	80001c8 <GPIO_Init>

	/* SPI Barometer CS pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_CS_Baro;
 8000ee0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ee4:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port_CS, &GPIO_InitStructure);
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	4619      	mov	r1, r3
 8000eec:	483a      	ldr	r0, [pc, #232]	; (8000fd8 <spi_initialise+0x15c>)
 8000eee:	f7ff f96b 	bl	80001c8 <GPIO_Init>

	//deselect all cs pins
	cs_deselect(SPI_CS_Acc);
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f7ff ff2a 	bl	8000d4c <cs_deselect>
	cs_deselect(SPI_CS_Gyro);
 8000ef8:	2001      	movs	r0, #1
 8000efa:	f7ff ff27 	bl	8000d4c <cs_deselect>
	cs_deselect(SPI_CS_Mag);
 8000efe:	2002      	movs	r0, #2
 8000f00:	f7ff ff24 	bl	8000d4c <cs_deselect>
	cs_deselect(SPI_CS_Baro);
 8000f04:	2003      	movs	r0, #3
 8000f06:	f7ff ff21 	bl	8000d4c <cs_deselect>

	/* Configure SPI pins: SCK and MOSI with default alternate function push-pull output*/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	76bb      	strb	r3, [r7, #26]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000f12:	2302      	movs	r3, #2
 8000f14:	767b      	strb	r3, [r7, #25]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000f16:	2302      	movs	r3, #2
 8000f18:	76fb      	strb	r3, [r7, #27]

	/* SPI SCK pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_SCK;
 8000f1a:	2320      	movs	r3, #32
 8000f1c:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port, &GPIO_InitStructure);
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4619      	mov	r1, r3
 8000f24:	482d      	ldr	r0, [pc, #180]	; (8000fdc <spi_initialise+0x160>)
 8000f26:	f7ff f94f 	bl	80001c8 <GPIO_Init>

	/* SPI MOSI pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_MOSI;
 8000f2a:	2380      	movs	r3, #128	; 0x80
 8000f2c:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port, &GPIO_InitStructure);
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4619      	mov	r1, r3
 8000f34:	4829      	ldr	r0, [pc, #164]	; (8000fdc <spi_initialise+0x160>)
 8000f36:	f7ff f947 	bl	80001c8 <GPIO_Init>

	/* Configure MISO as Input with internal pull-up */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	763b      	strb	r3, [r7, #24]
	GPIO_InitStructure.GPIO_OType = GPIO_Mode_IN;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	76bb      	strb	r3, [r7, #26]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	76fb      	strb	r3, [r7, #27]

	/* SPI MISO pin configuration */
	GPIO_InitStructure.GPIO_Pin = GPIO_SPI_Pin_MISO;
 8000f46:	2340      	movs	r3, #64	; 0x40
 8000f48:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIO_SPI_Port, &GPIO_InitStructure);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4822      	ldr	r0, [pc, #136]	; (8000fdc <spi_initialise+0x160>)
 8000f52:	f7ff f939 	bl	80001c8 <GPIO_Init>

	/* Connect SPI pins to AF5 */
	GPIO_PinAFConfig(GPIO_SPI_Port, GPIO_SPI_Pinsource_SCK, GPIO_AF_SPI1);	// SCK
 8000f56:	2205      	movs	r2, #5
 8000f58:	2105      	movs	r1, #5
 8000f5a:	4820      	ldr	r0, [pc, #128]	; (8000fdc <spi_initialise+0x160>)
 8000f5c:	f7ff f9e0 	bl	8000320 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIO_SPI_Port, GPIO_SPI_Pinsource_MOSI, GPIO_AF_SPI1);	// MOSI
 8000f60:	2205      	movs	r2, #5
 8000f62:	2107      	movs	r1, #7
 8000f64:	481d      	ldr	r0, [pc, #116]	; (8000fdc <spi_initialise+0x160>)
 8000f66:	f7ff f9db 	bl	8000320 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIO_SPI_Port, GPIO_SPI_Pinsource_MISO, GPIO_AF_SPI1);	// MISO
 8000f6a:	2205      	movs	r2, #5
 8000f6c:	2106      	movs	r1, #6
 8000f6e:	481b      	ldr	r0, [pc, #108]	; (8000fdc <spi_initialise+0x160>)
 8000f70:	f7ff f9d6 	bl	8000320 <GPIO_PinAFConfig>

	/* SPI configuration */
	SPI_InitTypeDef SPI_InitStructure;

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000f74:	2300      	movs	r3, #0
 8000f76:	803b      	strh	r3, [r7, #0]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8000f78:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000f7c:	807b      	strh	r3, [r7, #2]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8000f82:	2302      	movs	r3, #2
 8000f84:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8000f86:	2301      	movs	r3, #1
 8000f88:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000f8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f8e:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_SPI; // 72000kHz/16 = 4500kHz < 10000kHz
 8000f90:	2318      	movs	r3, #24
 8000f92:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8000f94:	2300      	movs	r3, #0
 8000f96:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8000f98:	2307      	movs	r3, #7
 8000f9a:	823b      	strh	r3, [r7, #16]

	SPI_Init(SPI1, &SPI_InitStructure);
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	480f      	ldr	r0, [pc, #60]	; (8000fe0 <spi_initialise+0x164>)
 8000fa2:	f7ff faef 	bl	8000584 <SPI_Init>
	SPI_CalculateCRC(SPI1, DISABLE);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	480d      	ldr	r0, [pc, #52]	; (8000fe0 <spi_initialise+0x164>)
 8000faa:	f7ff fb6b 	bl	8000684 <SPI_CalculateCRC>
	SPI_Cmd(SPI1, ENABLE);
 8000fae:	2101      	movs	r1, #1
 8000fb0:	480b      	ldr	r0, [pc, #44]	; (8000fe0 <spi_initialise+0x164>)
 8000fb2:	f7ff fb2b 	bl	800060c <SPI_Cmd>

	/* drain SPI */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET) { ; } //wait for TX buffer to empty
 8000fb6:	bf00      	nop
 8000fb8:	2102      	movs	r1, #2
 8000fba:	4809      	ldr	r0, [pc, #36]	; (8000fe0 <spi_initialise+0x164>)
 8000fbc:	f7ff fb82 	bl	80006c4 <SPI_I2S_GetFlagStatus>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d0f8      	beq.n	8000fb8 <spi_initialise+0x13c>
	uint8_t dummyread = SPI_I2S_ReceiveData(SPI1);
 8000fc6:	4806      	ldr	r0, [pc, #24]	; (8000fe0 <spi_initialise+0x164>)
 8000fc8:	f7ff fb40 	bl	800064c <SPI_I2S_ReceiveData>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	77fb      	strb	r3, [r7, #31]
	if (dummyread) { ; }
}
 8000fd0:	bf00      	nop
 8000fd2:	3720      	adds	r7, #32
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	40020000 	.word	0x40020000
 8000fe0:	40013000 	.word	0x40013000

08000fe4 <spi_read_single>:
/**
 * @brief	read single byte of data from spi
 * @param 	cs: chip select
 * @param	addr: start address to read from
 */
uint8_t spi_read_single(SPI_ChipSelectTypeDef cs, uint8_t addr){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	460a      	mov	r2, r1
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
	cs_select(cs);
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff feda 	bl	8000db0 <cs_select>

	uint8_t token = 0x80 | addr;	//read control byte = address but with MSB=1
 8000ffc:	79bb      	ldrb	r3, [r7, #6]
 8000ffe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001002:	73fb      	strb	r3, [r7, #15]
	spi_tx(token);			//send control byte
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff ff22 	bl	8000e50 <spi_tx>

	token = spi_rx(); 		// recieve data
 800100c:	f7ff ff2d 	bl	8000e6a <spi_rx>
 8001010:	4603      	mov	r3, r0
 8001012:	73fb      	strb	r3, [r7, #15]

	cs_deselect(cs);
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fe98 	bl	8000d4c <cs_deselect>
	return token;
 800101c:	7bfb      	ldrb	r3, [r7, #15]
}
 800101e:	4618      	mov	r0, r3
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <spi_write_single>:
 * @brief	send single byte of data to spi
 * @param 	cs: chip select
 * @param	addr: start address to read from
 * @param	data_out: //data to be written
 */
Sensor_StatusTypeDef spi_write_single(SPI_ChipSelectTypeDef cs, uint8_t data_out, uint8_t addr){
 8001026:	b580      	push	{r7, lr}
 8001028:	b084      	sub	sp, #16
 800102a:	af00      	add	r7, sp, #0
 800102c:	4603      	mov	r3, r0
 800102e:	71fb      	strb	r3, [r7, #7]
 8001030:	460b      	mov	r3, r1
 8001032:	71bb      	strb	r3, [r7, #6]
 8001034:	4613      	mov	r3, r2
 8001036:	717b      	strb	r3, [r7, #5]
	cs_select(cs);
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff feb8 	bl	8000db0 <cs_select>

	uint8_t token = 0x7F & addr;	//write control byte = address but with MSB=0
 8001040:	797b      	ldrb	r3, [r7, #5]
 8001042:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001046:	73fb      	strb	r3, [r7, #15]

	spi_tx(token);
 8001048:	7bfb      	ldrb	r3, [r7, #15]
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff ff00 	bl	8000e50 <spi_tx>
	spi_tx(data_out);
 8001050:	79bb      	ldrb	r3, [r7, #6]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fefc 	bl	8000e50 <spi_tx>

	cs_deselect(cs);
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fe76 	bl	8000d4c <cs_deselect>

	token = spi_read_single(cs, addr);
 8001060:	797a      	ldrb	r2, [r7, #5]
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	4611      	mov	r1, r2
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff ffbc 	bl	8000fe4 <spi_read_single>
 800106c:	4603      	mov	r3, r0
 800106e:	73fb      	strb	r3, [r7, #15]

	if(token!=data_out){
 8001070:	7bfa      	ldrb	r2, [r7, #15]
 8001072:	79bb      	ldrb	r3, [r7, #6]
 8001074:	429a      	cmp	r2, r3
 8001076:	d001      	beq.n	800107c <spi_write_single+0x56>
		return SENS_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e000      	b.n	800107e <spi_write_single+0x58>
	}

	return SENS_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <uart_initialise>:
//------------------------STATIC FUNCTIONS-------------------//


//-----------------------PUBLIC FUNCTIONS------------------//

void uart_initialise(){
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;

	/* Enable USART clock */
	RCC_APB2PeriphClockCmd(RCC_APBPeriph_USART_GNSS, ENABLE);
 800108e:	2101      	movs	r1, #1
 8001090:	2010      	movs	r0, #16
 8001092:	f7ff fa57 	bl	8000544 <RCC_APB2PeriphClockCmd>
	/* Enable GPIO clock for USART pins */
	RCC_AHB1PeriphClockCmd(RCC_AHBPeriph_USART_GNSS, ENABLE);
 8001096:	2101      	movs	r1, #1
 8001098:	2002      	movs	r0, #2
 800109a:	f7ff fa33 	bl	8000504 <RCC_AHB1PeriphClockCmd>

	/*----------USART GPIO Configuration -------------------------------*/

	/* Configure USART pins: TX & RX */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800109e:	2302      	movs	r3, #2
 80010a0:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80010a2:	2300      	movs	r3, #0
 80010a4:	75bb      	strb	r3, [r7, #22]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80010a6:	2301      	movs	r3, #1
 80010a8:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80010aa:	2303      	movs	r3, #3
 80010ac:	757b      	strb	r3, [r7, #21]

	// USART TX pin configuration
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_USART_GNSS_TX;	//pin 6
 80010ae:	2340      	movs	r3, #64	; 0x40
 80010b0:	613b      	str	r3, [r7, #16]
	GPIO_Init(GPIO_USART_GNSS, &GPIO_InitStructure);
 80010b2:	f107 0310 	add.w	r3, r7, #16
 80010b6:	4619      	mov	r1, r3
 80010b8:	4817      	ldr	r0, [pc, #92]	; (8001118 <uart_initialise+0x90>)
 80010ba:	f7ff f885 	bl	80001c8 <GPIO_Init>

	// USART RX pin configuration
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_USART_GNSS_RX;
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	613b      	str	r3, [r7, #16]
	GPIO_Init(GPIO_USART_GNSS, &GPIO_InitStructure);
 80010c2:	f107 0310 	add.w	r3, r7, #16
 80010c6:	4619      	mov	r1, r3
 80010c8:	4813      	ldr	r0, [pc, #76]	; (8001118 <uart_initialise+0x90>)
 80010ca:	f7ff f87d 	bl	80001c8 <GPIO_Init>

	// Connect USART pins to AF
	GPIO_PinAFConfig(GPIO_USART_GNSS, GPIO_Pin_USART_GNSS_TX_Src, GPIO_AF_USART_GNSS); //
 80010ce:	2207      	movs	r2, #7
 80010d0:	2106      	movs	r1, #6
 80010d2:	4811      	ldr	r0, [pc, #68]	; (8001118 <uart_initialise+0x90>)
 80010d4:	f7ff f924 	bl	8000320 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIO_USART_GNSS, GPIO_Pin_USART_GNSS_RX_Src, GPIO_AF_USART_GNSS);
 80010d8:	2207      	movs	r2, #7
 80010da:	2107      	movs	r1, #7
 80010dc:	480e      	ldr	r0, [pc, #56]	; (8001118 <uart_initialise+0x90>)
 80010de:	f7ff f91f 	bl	8000320 <GPIO_PinAFConfig>

	/* -------------USART configuration-------------------- */
	USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 80010e2:	230c      	movs	r3, #12
 80010e4:	817b      	strh	r3, [r7, #10]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80010e6:	2300      	movs	r3, #0
 80010e8:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 80010ee:	2300      	movs	r3, #0
 80010f0:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_BaudRate = USART_BaudRate_USART_GNSS;
 80010f2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80010f6:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80010f8:	2300      	movs	r3, #0
 80010fa:	81bb      	strh	r3, [r7, #12]
	USART_Init(USART_GNSS, &USART_InitStructure);
 80010fc:	463b      	mov	r3, r7
 80010fe:	4619      	mov	r1, r3
 8001100:	4806      	ldr	r0, [pc, #24]	; (800111c <uart_initialise+0x94>)
 8001102:	f7ff fafb 	bl	80006fc <USART_Init>

	//Enable UART
	USART_Cmd(USART_GNSS, ENABLE);
 8001106:	2101      	movs	r1, #1
 8001108:	4804      	ldr	r0, [pc, #16]	; (800111c <uart_initialise+0x94>)
 800110a:	f7ff fbb1 	bl	8000870 <USART_Cmd>
}
 800110e:	bf00      	nop
 8001110:	3718      	adds	r7, #24
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40020400 	.word	0x40020400
 800111c:	40011000 	.word	0x40011000

08001120 <uart_receive>:

void uart_send(uint8_t data_out, UART_DeviceSelectTypeDef device){

}

uint8_t uart_receive(UART_DeviceSelectTypeDef device){
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	switch (device) {
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d002      	beq.n	8001136 <uart_receive+0x16>
 8001130:	2b01      	cmp	r3, #1
 8001132:	d011      	beq.n	8001158 <uart_receive+0x38>
 8001134:	e00d      	b.n	8001152 <uart_receive+0x32>
		case UART_DEVICE_GNSS:
			while(USART_GetFlagStatus(USART_GNSS, USART_FLAG_RXNE) != SET){ ; } //wait for rx buffer to fill
 8001136:	bf00      	nop
 8001138:	2120      	movs	r1, #32
 800113a:	480a      	ldr	r0, [pc, #40]	; (8001164 <uart_receive+0x44>)
 800113c:	f7ff fbc8 	bl	80008d0 <USART_GetFlagStatus>
 8001140:	4603      	mov	r3, r0
 8001142:	2b01      	cmp	r3, #1
 8001144:	d1f8      	bne.n	8001138 <uart_receive+0x18>
			//read rx buffer
			data = (uint8_t)USART_ReceiveData(USART_GNSS); //@TOD0: 16 bit or 8 bit?
 8001146:	4807      	ldr	r0, [pc, #28]	; (8001164 <uart_receive+0x44>)
 8001148:	f7ff fbb2 	bl	80008b0 <USART_ReceiveData>
 800114c:	4603      	mov	r3, r0
 800114e:	73fb      	strb	r3, [r7, #15]
			break;
 8001150:	e003      	b.n	800115a <uart_receive+0x3a>
		case UART_DEVICE_JETSON:
			//code here
			break;
		default:
			data=0xff;
 8001152:	23ff      	movs	r3, #255	; 0xff
 8001154:	73fb      	strb	r3, [r7, #15]
			break;
 8001156:	e000      	b.n	800115a <uart_receive+0x3a>
			break;
 8001158:	bf00      	nop
	}

	return data;
 800115a:	7bfb      	ldrb	r3, [r7, #15]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40011000 	.word	0x40011000

08001168 <__libc_init_array>:
 8001168:	b570      	push	{r4, r5, r6, lr}
 800116a:	4e0d      	ldr	r6, [pc, #52]	; (80011a0 <__libc_init_array+0x38>)
 800116c:	4c0d      	ldr	r4, [pc, #52]	; (80011a4 <__libc_init_array+0x3c>)
 800116e:	1ba4      	subs	r4, r4, r6
 8001170:	10a4      	asrs	r4, r4, #2
 8001172:	2500      	movs	r5, #0
 8001174:	42a5      	cmp	r5, r4
 8001176:	d109      	bne.n	800118c <__libc_init_array+0x24>
 8001178:	4e0b      	ldr	r6, [pc, #44]	; (80011a8 <__libc_init_array+0x40>)
 800117a:	4c0c      	ldr	r4, [pc, #48]	; (80011ac <__libc_init_array+0x44>)
 800117c:	f000 f818 	bl	80011b0 <_init>
 8001180:	1ba4      	subs	r4, r4, r6
 8001182:	10a4      	asrs	r4, r4, #2
 8001184:	2500      	movs	r5, #0
 8001186:	42a5      	cmp	r5, r4
 8001188:	d105      	bne.n	8001196 <__libc_init_array+0x2e>
 800118a:	bd70      	pop	{r4, r5, r6, pc}
 800118c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001190:	4798      	blx	r3
 8001192:	3501      	adds	r5, #1
 8001194:	e7ee      	b.n	8001174 <__libc_init_array+0xc>
 8001196:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800119a:	4798      	blx	r3
 800119c:	3501      	adds	r5, #1
 800119e:	e7f2      	b.n	8001186 <__libc_init_array+0x1e>
 80011a0:	080011c8 	.word	0x080011c8
 80011a4:	080011c8 	.word	0x080011c8
 80011a8:	080011c8 	.word	0x080011c8
 80011ac:	080011cc 	.word	0x080011cc

080011b0 <_init>:
 80011b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011b2:	bf00      	nop
 80011b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011b6:	bc08      	pop	{r3}
 80011b8:	469e      	mov	lr, r3
 80011ba:	4770      	bx	lr

080011bc <_fini>:
 80011bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011be:	bf00      	nop
 80011c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011c2:	bc08      	pop	{r3}
 80011c4:	469e      	mov	lr, r3
 80011c6:	4770      	bx	lr
