Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/xxtea_encrypt_tb_isim_beh.exe -prj C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/xxtea_encrypt_tb_beh.prj work.xxtea_encrypt_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/mx_add.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/key_scheduler.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/key_RAM.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/sums.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/round_counter.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/mx.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/key_module.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/xxtea_encrypt.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/xxtea_encrypt_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity sums [sums_default]
Compiling architecture behavioral of entity key_scheduler [key_scheduler_default]
Compiling architecture behavioral of entity key_RAM [key_ram_default]
Compiling architecture behavioral of entity key_module [key_module_default]
Compiling architecture behavioral of entity mx_add [mx_add_default]
Compiling architecture behavioral of entity feistel_net [feistel_net_default]
Compiling architecture behavioral of entity round_counter [round_counter_default]
Compiling architecture behavioral of entity xxtea_encrypt [xxtea_encrypt_default]
Compiling architecture behavior of entity xxtea_encrypt_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/HP/Desktop/University/Academics/Capstone/XXTEA/XXTEA/xxtea_encrypt_tb_isim_beh.exe
Fuse Memory Usage: 37872 KB
Fuse CPU Usage: 607 ms
