
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_uart_0.1/rtl/uart_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="margin:0; padding:0 ">   9: module uart_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  16:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   output uart_reg_pkg::uart_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input  uart_reg_pkg::uart_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  19: </pre>
<pre style="margin:0; padding:0 ">  20:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  22: );</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24:   import uart_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  25: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   localparam int AW = 6;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  29: </pre>
<pre style="margin:0; padding:0 ">  30:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  42: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     .rst_ni,</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 ">  58: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  66:   );</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 ">  70: </pre>
<pre style="margin:0; padding:0 ">  71:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  72:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  73:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   logic intr_state_tx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic intr_state_tx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   logic intr_state_tx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic intr_state_rx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic intr_state_rx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic intr_state_rx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic intr_state_tx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   logic intr_state_tx_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic intr_state_tx_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic intr_state_rx_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic intr_state_rx_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   logic intr_state_rx_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   logic intr_state_rx_frame_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:   logic intr_state_rx_frame_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   logic intr_state_rx_frame_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   logic intr_state_rx_break_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   logic intr_state_rx_break_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   logic intr_state_rx_break_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   logic intr_state_rx_timeout_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   logic intr_state_rx_timeout_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   logic intr_state_rx_timeout_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   logic intr_state_rx_parity_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   logic intr_state_rx_parity_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   logic intr_state_rx_parity_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   logic intr_enable_tx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   logic intr_enable_tx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   logic intr_enable_tx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   logic intr_enable_rx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   logic intr_enable_rx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   logic intr_enable_rx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   logic intr_enable_tx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   logic intr_enable_tx_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   logic intr_enable_tx_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   logic intr_enable_rx_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:   logic intr_enable_rx_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:   logic intr_enable_rx_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:   logic intr_enable_rx_frame_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:   logic intr_enable_rx_frame_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   logic intr_enable_rx_frame_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:   logic intr_enable_rx_break_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   logic intr_enable_rx_break_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   logic intr_enable_rx_break_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:   logic intr_enable_rx_timeout_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   logic intr_enable_rx_timeout_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic intr_enable_rx_timeout_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic intr_enable_rx_parity_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic intr_enable_rx_parity_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic intr_enable_rx_parity_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic intr_test_tx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic intr_test_tx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic intr_test_rx_watermark_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic intr_test_rx_watermark_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic intr_test_tx_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic intr_test_tx_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic intr_test_rx_overflow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic intr_test_rx_overflow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic intr_test_rx_frame_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic intr_test_rx_frame_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic intr_test_rx_break_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic intr_test_rx_break_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic intr_test_rx_timeout_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic intr_test_rx_timeout_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic intr_test_rx_parity_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic intr_test_rx_parity_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic ctrl_tx_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic ctrl_tx_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic ctrl_tx_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic ctrl_rx_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic ctrl_rx_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic ctrl_rx_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic ctrl_nf_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic ctrl_nf_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic ctrl_nf_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic ctrl_slpbk_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic ctrl_slpbk_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic ctrl_slpbk_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic ctrl_llpbk_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic ctrl_llpbk_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic ctrl_llpbk_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic ctrl_parity_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic ctrl_parity_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic ctrl_parity_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic ctrl_parity_odd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic ctrl_parity_odd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic ctrl_parity_odd_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic [1:0] ctrl_rxblvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic [1:0] ctrl_rxblvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic ctrl_rxblvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic [15:0] ctrl_nco_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic [15:0] ctrl_nco_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic ctrl_nco_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic status_txfull_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic status_txfull_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic status_rxfull_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic status_rxfull_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic status_txempty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic status_txempty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic status_txidle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic status_txidle_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic status_rxidle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic status_rxidle_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic status_rxempty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic status_rxempty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic [7:0] rdata_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic rdata_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic [7:0] wdata_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic wdata_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic fifo_ctrl_rxrst_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic fifo_ctrl_rxrst_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic fifo_ctrl_txrst_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic fifo_ctrl_txrst_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic [2:0] fifo_ctrl_rxilvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic [2:0] fifo_ctrl_rxilvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic fifo_ctrl_rxilvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic [1:0] fifo_ctrl_txilvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic [1:0] fifo_ctrl_txilvl_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic fifo_ctrl_txilvl_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic [5:0] fifo_status_txlvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic fifo_status_txlvl_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic [5:0] fifo_status_rxlvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic fifo_status_rxlvl_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic ovrd_txen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic ovrd_txen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic ovrd_txen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic ovrd_txval_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic ovrd_txval_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic ovrd_txval_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic [15:0] val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic val_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic [23:0] timeout_ctrl_val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic [23:0] timeout_ctrl_val_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic timeout_ctrl_val_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic timeout_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic timeout_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic timeout_ctrl_en_we;</pre>
<pre style="margin:0; padding:0 "> 209: </pre>
<pre style="margin:0; padding:0 "> 210:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 211:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 212: </pre>
<pre style="margin:0; padding:0 "> 213:   //   F[tx_watermark]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   ) u_intr_state_tx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 221: </pre>
<pre style="margin:0; padding:0 "> 222:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:     .we     (intr_state_tx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:     .wd     (intr_state_tx_watermark_wd),</pre>
<pre style="margin:0; padding:0 "> 225: </pre>
<pre style="margin:0; padding:0 "> 226:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:     .de     (hw2reg.intr_state.tx_watermark.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:     .d      (hw2reg.intr_state.tx_watermark.d ),</pre>
<pre style="margin:0; padding:0 "> 229: </pre>
<pre style="margin:0; padding:0 "> 230:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:     .q      (reg2hw.intr_state.tx_watermark.q ),</pre>
<pre style="margin:0; padding:0 "> 233: </pre>
<pre style="margin:0; padding:0 "> 234:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:     .qs     (intr_state_tx_watermark_qs)</pre>
<pre style="margin:0; padding:0 "> 236:   );</pre>
<pre style="margin:0; padding:0 "> 237: </pre>
<pre style="margin:0; padding:0 "> 238: </pre>
<pre style="margin:0; padding:0 "> 239:   //   F[rx_watermark]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   ) u_intr_state_rx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 247: </pre>
<pre style="margin:0; padding:0 "> 248:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:     .we     (intr_state_rx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:     .wd     (intr_state_rx_watermark_wd),</pre>
<pre style="margin:0; padding:0 "> 251: </pre>
<pre style="margin:0; padding:0 "> 252:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:     .de     (hw2reg.intr_state.rx_watermark.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:     .d      (hw2reg.intr_state.rx_watermark.d ),</pre>
<pre style="margin:0; padding:0 "> 255: </pre>
<pre style="margin:0; padding:0 "> 256:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:     .q      (reg2hw.intr_state.rx_watermark.q ),</pre>
<pre style="margin:0; padding:0 "> 259: </pre>
<pre style="margin:0; padding:0 "> 260:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:     .qs     (intr_state_rx_watermark_qs)</pre>
<pre style="margin:0; padding:0 "> 262:   );</pre>
<pre style="margin:0; padding:0 "> 263: </pre>
<pre style="margin:0; padding:0 "> 264: </pre>
<pre style="margin:0; padding:0 "> 265:   //   F[tx_empty]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   ) u_intr_state_tx_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 273: </pre>
<pre style="margin:0; padding:0 "> 274:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:     .we     (intr_state_tx_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:     .wd     (intr_state_tx_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 277: </pre>
<pre style="margin:0; padding:0 "> 278:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:     .de     (hw2reg.intr_state.tx_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:     .d      (hw2reg.intr_state.tx_empty.d ),</pre>
<pre style="margin:0; padding:0 "> 281: </pre>
<pre style="margin:0; padding:0 "> 282:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:     .q      (reg2hw.intr_state.tx_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 285: </pre>
<pre style="margin:0; padding:0 "> 286:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:     .qs     (intr_state_tx_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 288:   );</pre>
<pre style="margin:0; padding:0 "> 289: </pre>
<pre style="margin:0; padding:0 "> 290: </pre>
<pre style="margin:0; padding:0 "> 291:   //   F[rx_overflow]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   ) u_intr_state_rx_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 299: </pre>
<pre style="margin:0; padding:0 "> 300:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:     .we     (intr_state_rx_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:     .wd     (intr_state_rx_overflow_wd),</pre>
<pre style="margin:0; padding:0 "> 303: </pre>
<pre style="margin:0; padding:0 "> 304:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:     .de     (hw2reg.intr_state.rx_overflow.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:     .d      (hw2reg.intr_state.rx_overflow.d ),</pre>
<pre style="margin:0; padding:0 "> 307: </pre>
<pre style="margin:0; padding:0 "> 308:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:     .q      (reg2hw.intr_state.rx_overflow.q ),</pre>
<pre style="margin:0; padding:0 "> 311: </pre>
<pre style="margin:0; padding:0 "> 312:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:     .qs     (intr_state_rx_overflow_qs)</pre>
<pre style="margin:0; padding:0 "> 314:   );</pre>
<pre style="margin:0; padding:0 "> 315: </pre>
<pre style="margin:0; padding:0 "> 316: </pre>
<pre style="margin:0; padding:0 "> 317:   //   F[rx_frame_err]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   ) u_intr_state_rx_frame_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 325: </pre>
<pre style="margin:0; padding:0 "> 326:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:     .we     (intr_state_rx_frame_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:     .wd     (intr_state_rx_frame_err_wd),</pre>
<pre style="margin:0; padding:0 "> 329: </pre>
<pre style="margin:0; padding:0 "> 330:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:     .de     (hw2reg.intr_state.rx_frame_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:     .d      (hw2reg.intr_state.rx_frame_err.d ),</pre>
<pre style="margin:0; padding:0 "> 333: </pre>
<pre style="margin:0; padding:0 "> 334:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:     .q      (reg2hw.intr_state.rx_frame_err.q ),</pre>
<pre style="margin:0; padding:0 "> 337: </pre>
<pre style="margin:0; padding:0 "> 338:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:     .qs     (intr_state_rx_frame_err_qs)</pre>
<pre style="margin:0; padding:0 "> 340:   );</pre>
<pre style="margin:0; padding:0 "> 341: </pre>
<pre style="margin:0; padding:0 "> 342: </pre>
<pre style="margin:0; padding:0 "> 343:   //   F[rx_break_err]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   ) u_intr_state_rx_break_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 351: </pre>
<pre style="margin:0; padding:0 "> 352:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:     .we     (intr_state_rx_break_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:     .wd     (intr_state_rx_break_err_wd),</pre>
<pre style="margin:0; padding:0 "> 355: </pre>
<pre style="margin:0; padding:0 "> 356:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:     .de     (hw2reg.intr_state.rx_break_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:     .d      (hw2reg.intr_state.rx_break_err.d ),</pre>
<pre style="margin:0; padding:0 "> 359: </pre>
<pre style="margin:0; padding:0 "> 360:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:     .q      (reg2hw.intr_state.rx_break_err.q ),</pre>
<pre style="margin:0; padding:0 "> 363: </pre>
<pre style="margin:0; padding:0 "> 364:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:     .qs     (intr_state_rx_break_err_qs)</pre>
<pre style="margin:0; padding:0 "> 366:   );</pre>
<pre style="margin:0; padding:0 "> 367: </pre>
<pre style="margin:0; padding:0 "> 368: </pre>
<pre style="margin:0; padding:0 "> 369:   //   F[rx_timeout]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   ) u_intr_state_rx_timeout (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 377: </pre>
<pre style="margin:0; padding:0 "> 378:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:     .we     (intr_state_rx_timeout_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:     .wd     (intr_state_rx_timeout_wd),</pre>
<pre style="margin:0; padding:0 "> 381: </pre>
<pre style="margin:0; padding:0 "> 382:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:     .de     (hw2reg.intr_state.rx_timeout.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 384:     .d      (hw2reg.intr_state.rx_timeout.d ),</pre>
<pre style="margin:0; padding:0 "> 385: </pre>
<pre style="margin:0; padding:0 "> 386:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:     .q      (reg2hw.intr_state.rx_timeout.q ),</pre>
<pre style="margin:0; padding:0 "> 389: </pre>
<pre style="margin:0; padding:0 "> 390:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:     .qs     (intr_state_rx_timeout_qs)</pre>
<pre style="margin:0; padding:0 "> 392:   );</pre>
<pre style="margin:0; padding:0 "> 393: </pre>
<pre style="margin:0; padding:0 "> 394: </pre>
<pre style="margin:0; padding:0 "> 395:   //   F[rx_parity_err]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:   ) u_intr_state_rx_parity_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 403: </pre>
<pre style="margin:0; padding:0 "> 404:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:     .we     (intr_state_rx_parity_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:     .wd     (intr_state_rx_parity_err_wd),</pre>
<pre style="margin:0; padding:0 "> 407: </pre>
<pre style="margin:0; padding:0 "> 408:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409:     .de     (hw2reg.intr_state.rx_parity_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:     .d      (hw2reg.intr_state.rx_parity_err.d ),</pre>
<pre style="margin:0; padding:0 "> 411: </pre>
<pre style="margin:0; padding:0 "> 412:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 413:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 414:     .q      (reg2hw.intr_state.rx_parity_err.q ),</pre>
<pre style="margin:0; padding:0 "> 415: </pre>
<pre style="margin:0; padding:0 "> 416:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:     .qs     (intr_state_rx_parity_err_qs)</pre>
<pre style="margin:0; padding:0 "> 418:   );</pre>
<pre style="margin:0; padding:0 "> 419: </pre>
<pre style="margin:0; padding:0 "> 420: </pre>
<pre style="margin:0; padding:0 "> 421:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "> 422: </pre>
<pre style="margin:0; padding:0 "> 423:   //   F[tx_watermark]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:   ) u_intr_enable_tx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 430:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 431: </pre>
<pre style="margin:0; padding:0 "> 432:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:     .we     (intr_enable_tx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:     .wd     (intr_enable_tx_watermark_wd),</pre>
<pre style="margin:0; padding:0 "> 435: </pre>
<pre style="margin:0; padding:0 "> 436:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 439: </pre>
<pre style="margin:0; padding:0 "> 440:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:     .q      (reg2hw.intr_enable.tx_watermark.q ),</pre>
<pre style="margin:0; padding:0 "> 443: </pre>
<pre style="margin:0; padding:0 "> 444:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445:     .qs     (intr_enable_tx_watermark_qs)</pre>
<pre style="margin:0; padding:0 "> 446:   );</pre>
<pre style="margin:0; padding:0 "> 447: </pre>
<pre style="margin:0; padding:0 "> 448: </pre>
<pre style="margin:0; padding:0 "> 449:   //   F[rx_watermark]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:   ) u_intr_enable_rx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 457: </pre>
<pre style="margin:0; padding:0 "> 458:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:     .we     (intr_enable_rx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 460:     .wd     (intr_enable_rx_watermark_wd),</pre>
<pre style="margin:0; padding:0 "> 461: </pre>
<pre style="margin:0; padding:0 "> 462:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 463:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 464:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 465: </pre>
<pre style="margin:0; padding:0 "> 466:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:     .q      (reg2hw.intr_enable.rx_watermark.q ),</pre>
<pre style="margin:0; padding:0 "> 469: </pre>
<pre style="margin:0; padding:0 "> 470:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:     .qs     (intr_enable_rx_watermark_qs)</pre>
<pre style="margin:0; padding:0 "> 472:   );</pre>
<pre style="margin:0; padding:0 "> 473: </pre>
<pre style="margin:0; padding:0 "> 474: </pre>
<pre style="margin:0; padding:0 "> 475:   //   F[tx_empty]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:   ) u_intr_enable_tx_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 483: </pre>
<pre style="margin:0; padding:0 "> 484:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:     .we     (intr_enable_tx_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:     .wd     (intr_enable_tx_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 487: </pre>
<pre style="margin:0; padding:0 "> 488:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 489:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 490:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 491: </pre>
<pre style="margin:0; padding:0 "> 492:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 493:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:     .q      (reg2hw.intr_enable.tx_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 495: </pre>
<pre style="margin:0; padding:0 "> 496:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:     .qs     (intr_enable_tx_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 498:   );</pre>
<pre style="margin:0; padding:0 "> 499: </pre>
<pre style="margin:0; padding:0 "> 500: </pre>
<pre style="margin:0; padding:0 "> 501:   //   F[rx_overflow]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:   ) u_intr_enable_rx_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 507:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 508:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 509: </pre>
<pre style="margin:0; padding:0 "> 510:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 511:     .we     (intr_enable_rx_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 512:     .wd     (intr_enable_rx_overflow_wd),</pre>
<pre style="margin:0; padding:0 "> 513: </pre>
<pre style="margin:0; padding:0 "> 514:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 515:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 516:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 517: </pre>
<pre style="margin:0; padding:0 "> 518:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:     .q      (reg2hw.intr_enable.rx_overflow.q ),</pre>
<pre style="margin:0; padding:0 "> 521: </pre>
<pre style="margin:0; padding:0 "> 522:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:     .qs     (intr_enable_rx_overflow_qs)</pre>
<pre style="margin:0; padding:0 "> 524:   );</pre>
<pre style="margin:0; padding:0 "> 525: </pre>
<pre style="margin:0; padding:0 "> 526: </pre>
<pre style="margin:0; padding:0 "> 527:   //   F[rx_frame_err]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:   ) u_intr_enable_rx_frame_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 535: </pre>
<pre style="margin:0; padding:0 "> 536:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 537:     .we     (intr_enable_rx_frame_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 538:     .wd     (intr_enable_rx_frame_err_wd),</pre>
<pre style="margin:0; padding:0 "> 539: </pre>
<pre style="margin:0; padding:0 "> 540:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 541:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 542:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 543: </pre>
<pre style="margin:0; padding:0 "> 544:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:     .q      (reg2hw.intr_enable.rx_frame_err.q ),</pre>
<pre style="margin:0; padding:0 "> 547: </pre>
<pre style="margin:0; padding:0 "> 548:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:     .qs     (intr_enable_rx_frame_err_qs)</pre>
<pre style="margin:0; padding:0 "> 550:   );</pre>
<pre style="margin:0; padding:0 "> 551: </pre>
<pre style="margin:0; padding:0 "> 552: </pre>
<pre style="margin:0; padding:0 "> 553:   //   F[rx_break_err]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 554:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 555:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:   ) u_intr_enable_rx_break_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 561: </pre>
<pre style="margin:0; padding:0 "> 562:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:     .we     (intr_enable_rx_break_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 564:     .wd     (intr_enable_rx_break_err_wd),</pre>
<pre style="margin:0; padding:0 "> 565: </pre>
<pre style="margin:0; padding:0 "> 566:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 567:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 568:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 569: </pre>
<pre style="margin:0; padding:0 "> 570:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 571:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 572:     .q      (reg2hw.intr_enable.rx_break_err.q ),</pre>
<pre style="margin:0; padding:0 "> 573: </pre>
<pre style="margin:0; padding:0 "> 574:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:     .qs     (intr_enable_rx_break_err_qs)</pre>
<pre style="margin:0; padding:0 "> 576:   );</pre>
<pre style="margin:0; padding:0 "> 577: </pre>
<pre style="margin:0; padding:0 "> 578: </pre>
<pre style="margin:0; padding:0 "> 579:   //   F[rx_timeout]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 580:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 581:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:   ) u_intr_enable_rx_timeout (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 587: </pre>
<pre style="margin:0; padding:0 "> 588:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:     .we     (intr_enable_rx_timeout_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:     .wd     (intr_enable_rx_timeout_wd),</pre>
<pre style="margin:0; padding:0 "> 591: </pre>
<pre style="margin:0; padding:0 "> 592:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 593:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 594:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 595: </pre>
<pre style="margin:0; padding:0 "> 596:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 597:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 598:     .q      (reg2hw.intr_enable.rx_timeout.q ),</pre>
<pre style="margin:0; padding:0 "> 599: </pre>
<pre style="margin:0; padding:0 "> 600:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:     .qs     (intr_enable_rx_timeout_qs)</pre>
<pre style="margin:0; padding:0 "> 602:   );</pre>
<pre style="margin:0; padding:0 "> 603: </pre>
<pre style="margin:0; padding:0 "> 604: </pre>
<pre style="margin:0; padding:0 "> 605:   //   F[rx_parity_err]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:   ) u_intr_enable_rx_parity_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 613: </pre>
<pre style="margin:0; padding:0 "> 614:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 615:     .we     (intr_enable_rx_parity_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 616:     .wd     (intr_enable_rx_parity_err_wd),</pre>
<pre style="margin:0; padding:0 "> 617: </pre>
<pre style="margin:0; padding:0 "> 618:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 619:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 621: </pre>
<pre style="margin:0; padding:0 "> 622:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:     .q      (reg2hw.intr_enable.rx_parity_err.q ),</pre>
<pre style="margin:0; padding:0 "> 625: </pre>
<pre style="margin:0; padding:0 "> 626:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:     .qs     (intr_enable_rx_parity_err_qs)</pre>
<pre style="margin:0; padding:0 "> 628:   );</pre>
<pre style="margin:0; padding:0 "> 629: </pre>
<pre style="margin:0; padding:0 "> 630: </pre>
<pre style="margin:0; padding:0 "> 631:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "> 632: </pre>
<pre style="margin:0; padding:0 "> 633:   //   F[tx_watermark]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:   ) u_intr_test_tx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:     .we     (intr_test_tx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:     .wd     (intr_test_tx_watermark_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:     .qe     (reg2hw.intr_test.tx_watermark.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:     .q      (reg2hw.intr_test.tx_watermark.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 644:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 645:   );</pre>
<pre style="margin:0; padding:0 "> 646: </pre>
<pre style="margin:0; padding:0 "> 647: </pre>
<pre style="margin:0; padding:0 "> 648:   //   F[rx_watermark]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 649:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 650:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:   ) u_intr_test_rx_watermark (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:     .we     (intr_test_rx_watermark_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:     .wd     (intr_test_rx_watermark_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:     .qe     (reg2hw.intr_test.rx_watermark.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:     .q      (reg2hw.intr_test.rx_watermark.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 660:   );</pre>
<pre style="margin:0; padding:0 "> 661: </pre>
<pre style="margin:0; padding:0 "> 662: </pre>
<pre style="margin:0; padding:0 "> 663:   //   F[tx_empty]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 664:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 665:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 666:   ) u_intr_test_tx_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 668:     .we     (intr_test_tx_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 669:     .wd     (intr_test_tx_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 670:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:     .qe     (reg2hw.intr_test.tx_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 673:     .q      (reg2hw.intr_test.tx_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 674:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 675:   );</pre>
<pre style="margin:0; padding:0 "> 676: </pre>
<pre style="margin:0; padding:0 "> 677: </pre>
<pre style="margin:0; padding:0 "> 678:   //   F[rx_overflow]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 679:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 680:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:   ) u_intr_test_rx_overflow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:     .we     (intr_test_rx_overflow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:     .wd     (intr_test_rx_overflow_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 687:     .qe     (reg2hw.intr_test.rx_overflow.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 688:     .q      (reg2hw.intr_test.rx_overflow.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 690:   );</pre>
<pre style="margin:0; padding:0 "> 691: </pre>
<pre style="margin:0; padding:0 "> 692: </pre>
<pre style="margin:0; padding:0 "> 693:   //   F[rx_frame_err]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 694:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 695:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 696:   ) u_intr_test_rx_frame_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 697:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:     .we     (intr_test_rx_frame_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:     .wd     (intr_test_rx_frame_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:     .qe     (reg2hw.intr_test.rx_frame_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 703:     .q      (reg2hw.intr_test.rx_frame_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 704:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 705:   );</pre>
<pre style="margin:0; padding:0 "> 706: </pre>
<pre style="margin:0; padding:0 "> 707: </pre>
<pre style="margin:0; padding:0 "> 708:   //   F[rx_break_err]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 710:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:   ) u_intr_test_rx_break_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 712:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 713:     .we     (intr_test_rx_break_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 714:     .wd     (intr_test_rx_break_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 716:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 717:     .qe     (reg2hw.intr_test.rx_break_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 718:     .q      (reg2hw.intr_test.rx_break_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 720:   );</pre>
<pre style="margin:0; padding:0 "> 721: </pre>
<pre style="margin:0; padding:0 "> 722: </pre>
<pre style="margin:0; padding:0 "> 723:   //   F[rx_timeout]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 726:   ) u_intr_test_rx_timeout (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:     .we     (intr_test_rx_timeout_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 729:     .wd     (intr_test_rx_timeout_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 730:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 731:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 732:     .qe     (reg2hw.intr_test.rx_timeout.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 733:     .q      (reg2hw.intr_test.rx_timeout.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 734:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 735:   );</pre>
<pre style="margin:0; padding:0 "> 736: </pre>
<pre style="margin:0; padding:0 "> 737: </pre>
<pre style="margin:0; padding:0 "> 738:   //   F[rx_parity_err]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 740:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:   ) u_intr_test_rx_parity_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 743:     .we     (intr_test_rx_parity_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 744:     .wd     (intr_test_rx_parity_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 745:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 746:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 747:     .qe     (reg2hw.intr_test.rx_parity_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 748:     .q      (reg2hw.intr_test.rx_parity_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 749:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 750:   );</pre>
<pre style="margin:0; padding:0 "> 751: </pre>
<pre style="margin:0; padding:0 "> 752: </pre>
<pre style="margin:0; padding:0 "> 753:   // R[ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 "> 754: </pre>
<pre style="margin:0; padding:0 "> 755:   //   F[tx]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:   ) u_ctrl_tx (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 761:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 762:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 763: </pre>
<pre style="margin:0; padding:0 "> 764:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 765:     .we     (ctrl_tx_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 766:     .wd     (ctrl_tx_wd),</pre>
<pre style="margin:0; padding:0 "> 767: </pre>
<pre style="margin:0; padding:0 "> 768:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 769:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 770:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 771: </pre>
<pre style="margin:0; padding:0 "> 772:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 773:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 774:     .q      (reg2hw.ctrl.tx.q ),</pre>
<pre style="margin:0; padding:0 "> 775: </pre>
<pre style="margin:0; padding:0 "> 776:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 777:     .qs     (ctrl_tx_qs)</pre>
<pre style="margin:0; padding:0 "> 778:   );</pre>
<pre style="margin:0; padding:0 "> 779: </pre>
<pre style="margin:0; padding:0 "> 780: </pre>
<pre style="margin:0; padding:0 "> 781:   //   F[rx]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 783:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:   ) u_ctrl_rx (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 789: </pre>
<pre style="margin:0; padding:0 "> 790:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 791:     .we     (ctrl_rx_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 792:     .wd     (ctrl_rx_wd),</pre>
<pre style="margin:0; padding:0 "> 793: </pre>
<pre style="margin:0; padding:0 "> 794:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 795:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 796:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 797: </pre>
<pre style="margin:0; padding:0 "> 798:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 799:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 800:     .q      (reg2hw.ctrl.rx.q ),</pre>
<pre style="margin:0; padding:0 "> 801: </pre>
<pre style="margin:0; padding:0 "> 802:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 803:     .qs     (ctrl_rx_qs)</pre>
<pre style="margin:0; padding:0 "> 804:   );</pre>
<pre style="margin:0; padding:0 "> 805: </pre>
<pre style="margin:0; padding:0 "> 806: </pre>
<pre style="margin:0; padding:0 "> 807:   //   F[nf]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 808:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 809:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 810:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 811:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 812:   ) u_ctrl_nf (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 813:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 814:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 815: </pre>
<pre style="margin:0; padding:0 "> 816:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 817:     .we     (ctrl_nf_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 818:     .wd     (ctrl_nf_wd),</pre>
<pre style="margin:0; padding:0 "> 819: </pre>
<pre style="margin:0; padding:0 "> 820:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 821:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 822:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 823: </pre>
<pre style="margin:0; padding:0 "> 824:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 825:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 826:     .q      (reg2hw.ctrl.nf.q ),</pre>
<pre style="margin:0; padding:0 "> 827: </pre>
<pre style="margin:0; padding:0 "> 828:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 829:     .qs     (ctrl_nf_qs)</pre>
<pre style="margin:0; padding:0 "> 830:   );</pre>
<pre style="margin:0; padding:0 "> 831: </pre>
<pre style="margin:0; padding:0 "> 832: </pre>
<pre style="margin:0; padding:0 "> 833:   //   F[slpbk]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 834:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 835:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 837:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 838:   ) u_ctrl_slpbk (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 839:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 840:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 841: </pre>
<pre style="margin:0; padding:0 "> 842:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 843:     .we     (ctrl_slpbk_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 844:     .wd     (ctrl_slpbk_wd),</pre>
<pre style="margin:0; padding:0 "> 845: </pre>
<pre style="margin:0; padding:0 "> 846:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 847:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 848:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 849: </pre>
<pre style="margin:0; padding:0 "> 850:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 851:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 852:     .q      (reg2hw.ctrl.slpbk.q ),</pre>
<pre style="margin:0; padding:0 "> 853: </pre>
<pre style="margin:0; padding:0 "> 854:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 855:     .qs     (ctrl_slpbk_qs)</pre>
<pre style="margin:0; padding:0 "> 856:   );</pre>
<pre style="margin:0; padding:0 "> 857: </pre>
<pre style="margin:0; padding:0 "> 858: </pre>
<pre style="margin:0; padding:0 "> 859:   //   F[llpbk]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 860:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 861:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 862:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 863:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:   ) u_ctrl_llpbk (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 865:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 866:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 867: </pre>
<pre style="margin:0; padding:0 "> 868:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 869:     .we     (ctrl_llpbk_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 870:     .wd     (ctrl_llpbk_wd),</pre>
<pre style="margin:0; padding:0 "> 871: </pre>
<pre style="margin:0; padding:0 "> 872:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 873:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 874:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 875: </pre>
<pre style="margin:0; padding:0 "> 876:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 877:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 878:     .q      (reg2hw.ctrl.llpbk.q ),</pre>
<pre style="margin:0; padding:0 "> 879: </pre>
<pre style="margin:0; padding:0 "> 880:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 881:     .qs     (ctrl_llpbk_qs)</pre>
<pre style="margin:0; padding:0 "> 882:   );</pre>
<pre style="margin:0; padding:0 "> 883: </pre>
<pre style="margin:0; padding:0 "> 884: </pre>
<pre style="margin:0; padding:0 "> 885:   //   F[parity_en]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 886:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 887:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 888:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 890:   ) u_ctrl_parity_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 891:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 892:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 893: </pre>
<pre style="margin:0; padding:0 "> 894:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 895:     .we     (ctrl_parity_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 896:     .wd     (ctrl_parity_en_wd),</pre>
<pre style="margin:0; padding:0 "> 897: </pre>
<pre style="margin:0; padding:0 "> 898:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 899:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 900:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 901: </pre>
<pre style="margin:0; padding:0 "> 902:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 903:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 904:     .q      (reg2hw.ctrl.parity_en.q ),</pre>
<pre style="margin:0; padding:0 "> 905: </pre>
<pre style="margin:0; padding:0 "> 906:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 907:     .qs     (ctrl_parity_en_qs)</pre>
<pre style="margin:0; padding:0 "> 908:   );</pre>
<pre style="margin:0; padding:0 "> 909: </pre>
<pre style="margin:0; padding:0 "> 910: </pre>
<pre style="margin:0; padding:0 "> 911:   //   F[parity_odd]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 912:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 913:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 915:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 916:   ) u_ctrl_parity_odd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 917:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 918:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 919: </pre>
<pre style="margin:0; padding:0 "> 920:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 921:     .we     (ctrl_parity_odd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 922:     .wd     (ctrl_parity_odd_wd),</pre>
<pre style="margin:0; padding:0 "> 923: </pre>
<pre style="margin:0; padding:0 "> 924:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 925:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 926:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 927: </pre>
<pre style="margin:0; padding:0 "> 928:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 929:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 930:     .q      (reg2hw.ctrl.parity_odd.q ),</pre>
<pre style="margin:0; padding:0 "> 931: </pre>
<pre style="margin:0; padding:0 "> 932:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 933:     .qs     (ctrl_parity_odd_qs)</pre>
<pre style="margin:0; padding:0 "> 934:   );</pre>
<pre style="margin:0; padding:0 "> 935: </pre>
<pre style="margin:0; padding:0 "> 936: </pre>
<pre style="margin:0; padding:0 "> 937:   //   F[rxblvl]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 938:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 939:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 940:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 941:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 942:   ) u_ctrl_rxblvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 943:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 944:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 945: </pre>
<pre style="margin:0; padding:0 "> 946:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 947:     .we     (ctrl_rxblvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 948:     .wd     (ctrl_rxblvl_wd),</pre>
<pre style="margin:0; padding:0 "> 949: </pre>
<pre style="margin:0; padding:0 "> 950:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 951:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 952:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 953: </pre>
<pre style="margin:0; padding:0 "> 954:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 955:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 956:     .q      (reg2hw.ctrl.rxblvl.q ),</pre>
<pre style="margin:0; padding:0 "> 957: </pre>
<pre style="margin:0; padding:0 "> 958:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 959:     .qs     (ctrl_rxblvl_qs)</pre>
<pre style="margin:0; padding:0 "> 960:   );</pre>
<pre style="margin:0; padding:0 "> 961: </pre>
<pre style="margin:0; padding:0 "> 962: </pre>
<pre style="margin:0; padding:0 "> 963:   //   F[nco]: 31:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 965:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 966:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:   ) u_ctrl_nco (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 969:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 970:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 971: </pre>
<pre style="margin:0; padding:0 "> 972:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 973:     .we     (ctrl_nco_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 974:     .wd     (ctrl_nco_wd),</pre>
<pre style="margin:0; padding:0 "> 975: </pre>
<pre style="margin:0; padding:0 "> 976:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 977:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 978:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 979: </pre>
<pre style="margin:0; padding:0 "> 980:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 981:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 982:     .q      (reg2hw.ctrl.nco.q ),</pre>
<pre style="margin:0; padding:0 "> 983: </pre>
<pre style="margin:0; padding:0 "> 984:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 985:     .qs     (ctrl_nco_qs)</pre>
<pre style="margin:0; padding:0 "> 986:   );</pre>
<pre style="margin:0; padding:0 "> 987: </pre>
<pre style="margin:0; padding:0 "> 988: </pre>
<pre style="margin:0; padding:0 "> 989:   // R[status]: V(True)</pre>
<pre style="margin:0; padding:0 "> 990: </pre>
<pre style="margin:0; padding:0 "> 991:   //   F[txfull]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 992:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 994:   ) u_status_txfull (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 995:     .re     (status_txfull_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 996:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 997:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 998:     .d      (hw2reg.status.txfull.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 999:     .qre    (reg2hw.status.txfull.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1000:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1001:     .q      (reg2hw.status.txfull.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:     .qs     (status_txfull_qs)</pre>
<pre style="margin:0; padding:0 ">1003:   );</pre>
<pre style="margin:0; padding:0 ">1004: </pre>
<pre style="margin:0; padding:0 ">1005: </pre>
<pre style="margin:0; padding:0 ">1006:   //   F[rxfull]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1007:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1008:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1009:   ) u_status_rxfull (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:     .re     (status_rxfull_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1011:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1012:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:     .d      (hw2reg.status.rxfull.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:     .qre    (reg2hw.status.rxfull.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1015:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1016:     .q      (reg2hw.status.rxfull.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1017:     .qs     (status_rxfull_qs)</pre>
<pre style="margin:0; padding:0 ">1018:   );</pre>
<pre style="margin:0; padding:0 ">1019: </pre>
<pre style="margin:0; padding:0 ">1020: </pre>
<pre style="margin:0; padding:0 ">1021:   //   F[txempty]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1022:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1023:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1024:   ) u_status_txempty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1025:     .re     (status_txempty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1026:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1027:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:     .d      (hw2reg.status.txempty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1029:     .qre    (reg2hw.status.txempty.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1030:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1031:     .q      (reg2hw.status.txempty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1032:     .qs     (status_txempty_qs)</pre>
<pre style="margin:0; padding:0 ">1033:   );</pre>
<pre style="margin:0; padding:0 ">1034: </pre>
<pre style="margin:0; padding:0 ">1035: </pre>
<pre style="margin:0; padding:0 ">1036:   //   F[txidle]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1038:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:   ) u_status_txidle (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1040:     .re     (status_txidle_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1041:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1042:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1043:     .d      (hw2reg.status.txidle.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1044:     .qre    (reg2hw.status.txidle.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1045:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:     .q      (reg2hw.status.txidle.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1047:     .qs     (status_txidle_qs)</pre>
<pre style="margin:0; padding:0 ">1048:   );</pre>
<pre style="margin:0; padding:0 ">1049: </pre>
<pre style="margin:0; padding:0 ">1050: </pre>
<pre style="margin:0; padding:0 ">1051:   //   F[rxidle]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1052:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1053:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1054:   ) u_status_rxidle (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1055:     .re     (status_rxidle_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1056:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1057:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1058:     .d      (hw2reg.status.rxidle.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1059:     .qre    (reg2hw.status.rxidle.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1060:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1061:     .q      (reg2hw.status.rxidle.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1062:     .qs     (status_rxidle_qs)</pre>
<pre style="margin:0; padding:0 ">1063:   );</pre>
<pre style="margin:0; padding:0 ">1064: </pre>
<pre style="margin:0; padding:0 ">1065: </pre>
<pre style="margin:0; padding:0 ">1066:   //   F[rxempty]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1067:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1068:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1069:   ) u_status_rxempty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1070:     .re     (status_rxempty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1071:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1072:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1073:     .d      (hw2reg.status.rxempty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1074:     .qre    (reg2hw.status.rxempty.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1075:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1076:     .q      (reg2hw.status.rxempty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1077:     .qs     (status_rxempty_qs)</pre>
<pre style="margin:0; padding:0 ">1078:   );</pre>
<pre style="margin:0; padding:0 ">1079: </pre>
<pre style="margin:0; padding:0 ">1080: </pre>
<pre style="margin:0; padding:0 ">1081:   // R[rdata]: V(True)</pre>
<pre style="margin:0; padding:0 ">1082: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1083:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1084:     .DW    (8)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:   ) u_rdata (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1086:     .re     (rdata_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1087:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1088:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:     .d      (hw2reg.rdata.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1090:     .qre    (reg2hw.rdata.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1091:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1092:     .q      (reg2hw.rdata.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1093:     .qs     (rdata_qs)</pre>
<pre style="margin:0; padding:0 ">1094:   );</pre>
<pre style="margin:0; padding:0 ">1095: </pre>
<pre style="margin:0; padding:0 ">1096: </pre>
<pre style="margin:0; padding:0 ">1097:   // R[wdata]: V(False)</pre>
<pre style="margin:0; padding:0 ">1098: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1099:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:     .DW      (8),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1101:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:     .RESVAL  (8'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:   ) u_wdata (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1104:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1105:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1106: </pre>
<pre style="margin:0; padding:0 ">1107:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1108:     .we     (wdata_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1109:     .wd     (wdata_wd),</pre>
<pre style="margin:0; padding:0 ">1110: </pre>
<pre style="margin:0; padding:0 ">1111:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1112:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1113:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1114: </pre>
<pre style="margin:0; padding:0 ">1115:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1116:     .qe     (reg2hw.wdata.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1117:     .q      (reg2hw.wdata.q ),</pre>
<pre style="margin:0; padding:0 ">1118: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1119:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1120:   );</pre>
<pre style="margin:0; padding:0 ">1121: </pre>
<pre style="margin:0; padding:0 ">1122: </pre>
<pre style="margin:0; padding:0 ">1123:   // R[fifo_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1124: </pre>
<pre style="margin:0; padding:0 ">1125:   //   F[rxrst]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1126:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1127:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1128:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1129:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1130:   ) u_fifo_ctrl_rxrst (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1131:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1132:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1133: </pre>
<pre style="margin:0; padding:0 ">1134:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1135:     .we     (fifo_ctrl_rxrst_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1136:     .wd     (fifo_ctrl_rxrst_wd),</pre>
<pre style="margin:0; padding:0 ">1137: </pre>
<pre style="margin:0; padding:0 ">1138:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1139:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1140:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1141: </pre>
<pre style="margin:0; padding:0 ">1142:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1143:     .qe     (reg2hw.fifo_ctrl.rxrst.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:     .q      (reg2hw.fifo_ctrl.rxrst.q ),</pre>
<pre style="margin:0; padding:0 ">1145: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1146:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1147:   );</pre>
<pre style="margin:0; padding:0 ">1148: </pre>
<pre style="margin:0; padding:0 ">1149: </pre>
<pre style="margin:0; padding:0 ">1150:   //   F[txrst]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1151:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1153:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1154:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1155:   ) u_fifo_ctrl_txrst (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1156:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1157:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1158: </pre>
<pre style="margin:0; padding:0 ">1159:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1160:     .we     (fifo_ctrl_txrst_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1161:     .wd     (fifo_ctrl_txrst_wd),</pre>
<pre style="margin:0; padding:0 ">1162: </pre>
<pre style="margin:0; padding:0 ">1163:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1164:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1165:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1166: </pre>
<pre style="margin:0; padding:0 ">1167:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1168:     .qe     (reg2hw.fifo_ctrl.txrst.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1169:     .q      (reg2hw.fifo_ctrl.txrst.q ),</pre>
<pre style="margin:0; padding:0 ">1170: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1172:   );</pre>
<pre style="margin:0; padding:0 ">1173: </pre>
<pre style="margin:0; padding:0 ">1174: </pre>
<pre style="margin:0; padding:0 ">1175:   //   F[rxilvl]: 4:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1176:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:     .DW      (3),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1179:     .RESVAL  (3'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1180:   ) u_fifo_ctrl_rxilvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1181:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1182:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1183: </pre>
<pre style="margin:0; padding:0 ">1184:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1185:     .we     (fifo_ctrl_rxilvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1186:     .wd     (fifo_ctrl_rxilvl_wd),</pre>
<pre style="margin:0; padding:0 ">1187: </pre>
<pre style="margin:0; padding:0 ">1188:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1189:     .de     (hw2reg.fifo_ctrl.rxilvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1190:     .d      (hw2reg.fifo_ctrl.rxilvl.d ),</pre>
<pre style="margin:0; padding:0 ">1191: </pre>
<pre style="margin:0; padding:0 ">1192:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1193:     .qe     (reg2hw.fifo_ctrl.rxilvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1194:     .q      (reg2hw.fifo_ctrl.rxilvl.q ),</pre>
<pre style="margin:0; padding:0 ">1195: </pre>
<pre style="margin:0; padding:0 ">1196:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1197:     .qs     (fifo_ctrl_rxilvl_qs)</pre>
<pre style="margin:0; padding:0 ">1198:   );</pre>
<pre style="margin:0; padding:0 ">1199: </pre>
<pre style="margin:0; padding:0 ">1200: </pre>
<pre style="margin:0; padding:0 ">1201:   //   F[txilvl]: 6:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1202:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1203:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1204:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1205:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1206:   ) u_fifo_ctrl_txilvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1207:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1208:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1209: </pre>
<pre style="margin:0; padding:0 ">1210:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1211:     .we     (fifo_ctrl_txilvl_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1212:     .wd     (fifo_ctrl_txilvl_wd),</pre>
<pre style="margin:0; padding:0 ">1213: </pre>
<pre style="margin:0; padding:0 ">1214:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1215:     .de     (hw2reg.fifo_ctrl.txilvl.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1216:     .d      (hw2reg.fifo_ctrl.txilvl.d ),</pre>
<pre style="margin:0; padding:0 ">1217: </pre>
<pre style="margin:0; padding:0 ">1218:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1219:     .qe     (reg2hw.fifo_ctrl.txilvl.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1220:     .q      (reg2hw.fifo_ctrl.txilvl.q ),</pre>
<pre style="margin:0; padding:0 ">1221: </pre>
<pre style="margin:0; padding:0 ">1222:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1223:     .qs     (fifo_ctrl_txilvl_qs)</pre>
<pre style="margin:0; padding:0 ">1224:   );</pre>
<pre style="margin:0; padding:0 ">1225: </pre>
<pre style="margin:0; padding:0 ">1226: </pre>
<pre style="margin:0; padding:0 ">1227:   // R[fifo_status]: V(True)</pre>
<pre style="margin:0; padding:0 ">1228: </pre>
<pre style="margin:0; padding:0 ">1229:   //   F[txlvl]: 5:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1230:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1231:     .DW    (6)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1232:   ) u_fifo_status_txlvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1233:     .re     (fifo_status_txlvl_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1234:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1235:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1236:     .d      (hw2reg.fifo_status.txlvl.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1237:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1238:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1239:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1240:     .qs     (fifo_status_txlvl_qs)</pre>
<pre style="margin:0; padding:0 ">1241:   );</pre>
<pre style="margin:0; padding:0 ">1242: </pre>
<pre style="margin:0; padding:0 ">1243: </pre>
<pre style="margin:0; padding:0 ">1244:   //   F[rxlvl]: 21:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1245:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:     .DW    (6)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1247:   ) u_fifo_status_rxlvl (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1248:     .re     (fifo_status_rxlvl_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1249:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1250:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1251:     .d      (hw2reg.fifo_status.rxlvl.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1252:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1253:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1254:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1255:     .qs     (fifo_status_rxlvl_qs)</pre>
<pre style="margin:0; padding:0 ">1256:   );</pre>
<pre style="margin:0; padding:0 ">1257: </pre>
<pre style="margin:0; padding:0 ">1258: </pre>
<pre style="margin:0; padding:0 ">1259:   // R[ovrd]: V(False)</pre>
<pre style="margin:0; padding:0 ">1260: </pre>
<pre style="margin:0; padding:0 ">1261:   //   F[txen]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1262:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1263:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1264:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1265:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1266:   ) u_ovrd_txen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1267:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1268:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1269: </pre>
<pre style="margin:0; padding:0 ">1270:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1271:     .we     (ovrd_txen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1272:     .wd     (ovrd_txen_wd),</pre>
<pre style="margin:0; padding:0 ">1273: </pre>
<pre style="margin:0; padding:0 ">1274:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1275:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1276:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1277: </pre>
<pre style="margin:0; padding:0 ">1278:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1279:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1280:     .q      (reg2hw.ovrd.txen.q ),</pre>
<pre style="margin:0; padding:0 ">1281: </pre>
<pre style="margin:0; padding:0 ">1282:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1283:     .qs     (ovrd_txen_qs)</pre>
<pre style="margin:0; padding:0 ">1284:   );</pre>
<pre style="margin:0; padding:0 ">1285: </pre>
<pre style="margin:0; padding:0 ">1286: </pre>
<pre style="margin:0; padding:0 ">1287:   //   F[txval]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1288:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1289:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1290:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1291:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1292:   ) u_ovrd_txval (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1293:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1294:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1295: </pre>
<pre style="margin:0; padding:0 ">1296:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1297:     .we     (ovrd_txval_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1298:     .wd     (ovrd_txval_wd),</pre>
<pre style="margin:0; padding:0 ">1299: </pre>
<pre style="margin:0; padding:0 ">1300:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1301:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1302:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1303: </pre>
<pre style="margin:0; padding:0 ">1304:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1305:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1306:     .q      (reg2hw.ovrd.txval.q ),</pre>
<pre style="margin:0; padding:0 ">1307: </pre>
<pre style="margin:0; padding:0 ">1308:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1309:     .qs     (ovrd_txval_qs)</pre>
<pre style="margin:0; padding:0 ">1310:   );</pre>
<pre style="margin:0; padding:0 ">1311: </pre>
<pre style="margin:0; padding:0 ">1312: </pre>
<pre style="margin:0; padding:0 ">1313:   // R[val]: V(True)</pre>
<pre style="margin:0; padding:0 ">1314: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1315:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1316:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1317:   ) u_val (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1318:     .re     (val_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1319:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1320:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1321:     .d      (hw2reg.val.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1322:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1323:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1324:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1325:     .qs     (val_qs)</pre>
<pre style="margin:0; padding:0 ">1326:   );</pre>
<pre style="margin:0; padding:0 ">1327: </pre>
<pre style="margin:0; padding:0 ">1328: </pre>
<pre style="margin:0; padding:0 ">1329:   // R[timeout_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1330: </pre>
<pre style="margin:0; padding:0 ">1331:   //   F[val]: 23:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1332:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1333:     .DW      (24),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1334:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1335:     .RESVAL  (24'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1336:   ) u_timeout_ctrl_val (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1337:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1338:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1339: </pre>
<pre style="margin:0; padding:0 ">1340:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1341:     .we     (timeout_ctrl_val_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1342:     .wd     (timeout_ctrl_val_wd),</pre>
<pre style="margin:0; padding:0 ">1343: </pre>
<pre style="margin:0; padding:0 ">1344:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1345:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1346:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1347: </pre>
<pre style="margin:0; padding:0 ">1348:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1349:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1350:     .q      (reg2hw.timeout_ctrl.val.q ),</pre>
<pre style="margin:0; padding:0 ">1351: </pre>
<pre style="margin:0; padding:0 ">1352:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1353:     .qs     (timeout_ctrl_val_qs)</pre>
<pre style="margin:0; padding:0 ">1354:   );</pre>
<pre style="margin:0; padding:0 ">1355: </pre>
<pre style="margin:0; padding:0 ">1356: </pre>
<pre style="margin:0; padding:0 ">1357:   //   F[en]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1358:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1359:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1360:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1361:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1362:   ) u_timeout_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1363:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1364:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1365: </pre>
<pre style="margin:0; padding:0 ">1366:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1367:     .we     (timeout_ctrl_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1368:     .wd     (timeout_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">1369: </pre>
<pre style="margin:0; padding:0 ">1370:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1371:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1372:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1373: </pre>
<pre style="margin:0; padding:0 ">1374:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1375:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1376:     .q      (reg2hw.timeout_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">1377: </pre>
<pre style="margin:0; padding:0 ">1378:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1379:     .qs     (timeout_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">1380:   );</pre>
<pre style="margin:0; padding:0 ">1381: </pre>
<pre style="margin:0; padding:0 ">1382: </pre>
<pre style="margin:0; padding:0 ">1383: </pre>
<pre style="margin:0; padding:0 ">1384: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:   logic [11:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1386:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1387:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1388:     addr_hit[ 0] = (reg_addr == UART_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1389:     addr_hit[ 1] = (reg_addr == UART_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1390:     addr_hit[ 2] = (reg_addr == UART_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1391:     addr_hit[ 3] = (reg_addr == UART_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1392:     addr_hit[ 4] = (reg_addr == UART_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1393:     addr_hit[ 5] = (reg_addr == UART_RDATA_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1394:     addr_hit[ 6] = (reg_addr == UART_WDATA_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1395:     addr_hit[ 7] = (reg_addr == UART_FIFO_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1396:     addr_hit[ 8] = (reg_addr == UART_FIFO_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1397:     addr_hit[ 9] = (reg_addr == UART_OVRD_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1398:     addr_hit[10] = (reg_addr == UART_VAL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1399:     addr_hit[11] = (reg_addr == UART_TIMEOUT_CTRL_OFFSET);</pre>
<pre style="margin:0; padding:0 ">1400:   end</pre>
<pre style="margin:0; padding:0 ">1401: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1402:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">1403: </pre>
<pre style="margin:0; padding:0 ">1404:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1405:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1406:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1407:     if (addr_hit[ 0] && reg_we && (UART_PERMIT[ 0] != (UART_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1408:     if (addr_hit[ 1] && reg_we && (UART_PERMIT[ 1] != (UART_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1409:     if (addr_hit[ 2] && reg_we && (UART_PERMIT[ 2] != (UART_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1410:     if (addr_hit[ 3] && reg_we && (UART_PERMIT[ 3] != (UART_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1411:     if (addr_hit[ 4] && reg_we && (UART_PERMIT[ 4] != (UART_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1412:     if (addr_hit[ 5] && reg_we && (UART_PERMIT[ 5] != (UART_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1413:     if (addr_hit[ 6] && reg_we && (UART_PERMIT[ 6] != (UART_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1414:     if (addr_hit[ 7] && reg_we && (UART_PERMIT[ 7] != (UART_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1415:     if (addr_hit[ 8] && reg_we && (UART_PERMIT[ 8] != (UART_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1416:     if (addr_hit[ 9] && reg_we && (UART_PERMIT[ 9] != (UART_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1417:     if (addr_hit[10] && reg_we && (UART_PERMIT[10] != (UART_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1418:     if (addr_hit[11] && reg_we && (UART_PERMIT[11] != (UART_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">1419:   end</pre>
<pre style="margin:0; padding:0 ">1420: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1421:   assign intr_state_tx_watermark_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1422:   assign intr_state_tx_watermark_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1423: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1424:   assign intr_state_rx_watermark_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1425:   assign intr_state_rx_watermark_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1426: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1427:   assign intr_state_tx_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:   assign intr_state_tx_empty_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1429: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1430:   assign intr_state_rx_overflow_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:   assign intr_state_rx_overflow_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">1432: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1433:   assign intr_state_rx_frame_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1434:   assign intr_state_rx_frame_err_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">1435: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1436:   assign intr_state_rx_break_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1437:   assign intr_state_rx_break_err_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">1438: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1439:   assign intr_state_rx_timeout_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1440:   assign intr_state_rx_timeout_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">1441: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1442:   assign intr_state_rx_parity_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1443:   assign intr_state_rx_parity_err_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">1444: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1445:   assign intr_enable_tx_watermark_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:   assign intr_enable_tx_watermark_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1447: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1448:   assign intr_enable_rx_watermark_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1449:   assign intr_enable_rx_watermark_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1450: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1451:   assign intr_enable_tx_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1452:   assign intr_enable_tx_empty_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1453: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1454:   assign intr_enable_rx_overflow_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1455:   assign intr_enable_rx_overflow_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">1456: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1457:   assign intr_enable_rx_frame_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1458:   assign intr_enable_rx_frame_err_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">1459: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1460:   assign intr_enable_rx_break_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1461:   assign intr_enable_rx_break_err_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">1462: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1463:   assign intr_enable_rx_timeout_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:   assign intr_enable_rx_timeout_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">1465: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1466:   assign intr_enable_rx_parity_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1467:   assign intr_enable_rx_parity_err_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">1468: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1469:   assign intr_test_tx_watermark_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1470:   assign intr_test_tx_watermark_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1471: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1472:   assign intr_test_rx_watermark_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1473:   assign intr_test_rx_watermark_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1474: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1475:   assign intr_test_tx_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1476:   assign intr_test_tx_empty_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1477: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1478:   assign intr_test_rx_overflow_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1479:   assign intr_test_rx_overflow_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">1480: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1481:   assign intr_test_rx_frame_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1482:   assign intr_test_rx_frame_err_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">1483: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1484:   assign intr_test_rx_break_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1485:   assign intr_test_rx_break_err_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">1486: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1487:   assign intr_test_rx_timeout_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1488:   assign intr_test_rx_timeout_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">1489: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1490:   assign intr_test_rx_parity_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1491:   assign intr_test_rx_parity_err_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">1492: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1493:   assign ctrl_tx_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1494:   assign ctrl_tx_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1495: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1496:   assign ctrl_rx_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1497:   assign ctrl_rx_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1498: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1499:   assign ctrl_nf_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1500:   assign ctrl_nf_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1501: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1502:   assign ctrl_slpbk_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1503:   assign ctrl_slpbk_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">1504: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1505:   assign ctrl_llpbk_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1506:   assign ctrl_llpbk_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">1507: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1508:   assign ctrl_parity_en_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1509:   assign ctrl_parity_en_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">1510: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1511:   assign ctrl_parity_odd_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1512:   assign ctrl_parity_odd_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">1513: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1514:   assign ctrl_rxblvl_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1515:   assign ctrl_rxblvl_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">1516: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1517:   assign ctrl_nco_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1518:   assign ctrl_nco_wd = reg_wdata[31:16];</pre>
<pre style="margin:0; padding:0 ">1519: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1520:   assign status_txfull_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1521: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1522:   assign status_rxfull_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1523: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1524:   assign status_txempty_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1525: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1526:   assign status_txidle_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1527: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:   assign status_rxidle_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1529: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1530:   assign status_rxempty_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1531: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1532:   assign rdata_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1533: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1534:   assign wdata_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1535:   assign wdata_wd = reg_wdata[7:0];</pre>
<pre style="margin:0; padding:0 ">1536: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1537:   assign fifo_ctrl_rxrst_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1538:   assign fifo_ctrl_rxrst_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1539: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1540:   assign fifo_ctrl_txrst_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1541:   assign fifo_ctrl_txrst_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1542: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1543:   assign fifo_ctrl_rxilvl_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1544:   assign fifo_ctrl_rxilvl_wd = reg_wdata[4:2];</pre>
<pre style="margin:0; padding:0 ">1545: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1546:   assign fifo_ctrl_txilvl_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1547:   assign fifo_ctrl_txilvl_wd = reg_wdata[6:5];</pre>
<pre style="margin:0; padding:0 ">1548: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1549:   assign fifo_status_txlvl_re = addr_hit[8] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1550: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:   assign fifo_status_rxlvl_re = addr_hit[8] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1552: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1553:   assign ovrd_txen_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1554:   assign ovrd_txen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1555: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1556:   assign ovrd_txval_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1557:   assign ovrd_txval_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1558: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1559:   assign val_re = addr_hit[10] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1560: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1561:   assign timeout_ctrl_val_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1562:   assign timeout_ctrl_val_wd = reg_wdata[23:0];</pre>
<pre style="margin:0; padding:0 ">1563: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1564:   assign timeout_ctrl_en_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1565:   assign timeout_ctrl_en_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">1566: </pre>
<pre style="margin:0; padding:0 ">1567:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1568:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1569:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1570:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1571:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1572:         reg_rdata_next[0] = intr_state_tx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1573:         reg_rdata_next[1] = intr_state_rx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1574:         reg_rdata_next[2] = intr_state_tx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1575:         reg_rdata_next[3] = intr_state_rx_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1576:         reg_rdata_next[4] = intr_state_rx_frame_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1577:         reg_rdata_next[5] = intr_state_rx_break_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1578:         reg_rdata_next[6] = intr_state_rx_timeout_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1579:         reg_rdata_next[7] = intr_state_rx_parity_err_qs;</pre>
<pre style="margin:0; padding:0 ">1580:       end</pre>
<pre style="margin:0; padding:0 ">1581: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1582:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1583:         reg_rdata_next[0] = intr_enable_tx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1584:         reg_rdata_next[1] = intr_enable_rx_watermark_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1585:         reg_rdata_next[2] = intr_enable_tx_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1586:         reg_rdata_next[3] = intr_enable_rx_overflow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1587:         reg_rdata_next[4] = intr_enable_rx_frame_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1588:         reg_rdata_next[5] = intr_enable_rx_break_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1589:         reg_rdata_next[6] = intr_enable_rx_timeout_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1590:         reg_rdata_next[7] = intr_enable_rx_parity_err_qs;</pre>
<pre style="margin:0; padding:0 ">1591:       end</pre>
<pre style="margin:0; padding:0 ">1592: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1593:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1594:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1595:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1596:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1597:         reg_rdata_next[3] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1598:         reg_rdata_next[4] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1599:         reg_rdata_next[5] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1600:         reg_rdata_next[6] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1601:         reg_rdata_next[7] = '0;</pre>
<pre style="margin:0; padding:0 ">1602:       end</pre>
<pre style="margin:0; padding:0 ">1603: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1604:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:         reg_rdata_next[0] = ctrl_tx_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1606:         reg_rdata_next[1] = ctrl_rx_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1607:         reg_rdata_next[2] = ctrl_nf_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1608:         reg_rdata_next[4] = ctrl_slpbk_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1609:         reg_rdata_next[5] = ctrl_llpbk_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1610:         reg_rdata_next[6] = ctrl_parity_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1611:         reg_rdata_next[7] = ctrl_parity_odd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1612:         reg_rdata_next[9:8] = ctrl_rxblvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1613:         reg_rdata_next[31:16] = ctrl_nco_qs;</pre>
<pre style="margin:0; padding:0 ">1614:       end</pre>
<pre style="margin:0; padding:0 ">1615: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1616:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1617:         reg_rdata_next[0] = status_txfull_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1618:         reg_rdata_next[1] = status_rxfull_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1619:         reg_rdata_next[2] = status_txempty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1620:         reg_rdata_next[3] = status_txidle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1621:         reg_rdata_next[4] = status_rxidle_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1622:         reg_rdata_next[5] = status_rxempty_qs;</pre>
<pre style="margin:0; padding:0 ">1623:       end</pre>
<pre style="margin:0; padding:0 ">1624: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1625:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1626:         reg_rdata_next[7:0] = rdata_qs;</pre>
<pre style="margin:0; padding:0 ">1627:       end</pre>
<pre style="margin:0; padding:0 ">1628: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1629:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1630:         reg_rdata_next[7:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1631:       end</pre>
<pre style="margin:0; padding:0 ">1632: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1633:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1636:         reg_rdata_next[4:2] = fifo_ctrl_rxilvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1637:         reg_rdata_next[6:5] = fifo_ctrl_txilvl_qs;</pre>
<pre style="margin:0; padding:0 ">1638:       end</pre>
<pre style="margin:0; padding:0 ">1639: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1640:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1641:         reg_rdata_next[5:0] = fifo_status_txlvl_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1642:         reg_rdata_next[21:16] = fifo_status_rxlvl_qs;</pre>
<pre style="margin:0; padding:0 ">1643:       end</pre>
<pre style="margin:0; padding:0 ">1644: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1645:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1646:         reg_rdata_next[0] = ovrd_txen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1647:         reg_rdata_next[1] = ovrd_txval_qs;</pre>
<pre style="margin:0; padding:0 ">1648:       end</pre>
<pre style="margin:0; padding:0 ">1649: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1650:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1651:         reg_rdata_next[15:0] = val_qs;</pre>
<pre style="margin:0; padding:0 ">1652:       end</pre>
<pre style="margin:0; padding:0 ">1653: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1654:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1655:         reg_rdata_next[23:0] = timeout_ctrl_val_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1656:         reg_rdata_next[31] = timeout_ctrl_en_qs;</pre>
<pre style="margin:0; padding:0 ">1657:       end</pre>
<pre style="margin:0; padding:0 ">1658: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1659:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1660:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">1661:       end</pre>
<pre style="margin:0; padding:0 ">1662:     endcase</pre>
<pre style="margin:0; padding:0 ">1663:   end</pre>
<pre style="margin:0; padding:0 ">1664: </pre>
<pre style="margin:0; padding:0 ">1665:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">1666:   `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">1667:   `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 ">1668: </pre>
<pre style="margin:0; padding:0 ">1669:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 ">1670: </pre>
<pre style="margin:0; padding:0 ">1671:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 ">1672: </pre>
<pre style="margin:0; padding:0 ">1673:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">1674:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">1675:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 ">1676: </pre>
<pre style="margin:0; padding:0 ">1677: endmodule</pre>
<pre style="margin:0; padding:0 ">1678: </pre>
</body>
</html>
