0.6
2019.2
Nov  6 2019
21:57:16
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/Computer_package/Computer.vhdl,1588533571,vhdl,,,,computer,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/CCR.vhd,1587426816,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/LPU.vhd,,,ccr,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/Generic_ALU.vhd,1588568332,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/LPU.vhd,,,generic_alu,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/LPU.vhd,1588558273,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU.vhd,,,lpu,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/MAR.vhd,1587426816,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/LPU.vhd,,,mar,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/MCR.vhd,1588323996,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/LPU.vhd,,,mcr,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/MDR.vhd,1587426816,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/LPU.vhd,,,mdr,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/PC.vhd,1587426816,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/LPU.vhd,,,pc,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/decoder.vhd,1587426816,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/register_file.vhd,,,decoder,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/generic_register.vhd,1587426816,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/CCR.vhd;E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/MAR.vhd;E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/MCR.vhd;E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/MDR.vhd;E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/register_file.vhd;E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU.vhd,,,generic_register,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/register_file.vhd,1588558047,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/imports/new/LPU.vhd,,,register_file,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/BTU.vhd,1588568588,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/Instruction_decoder.vhd,,,btu,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU.vhd,1588557903,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU_test.vhd,,,cpu,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/Instruction_decoder.vhd,1588566243,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU.vhd,,,instruction_decoder,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/my_package.vhd,1588546010,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU.vhd;E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU_test.vhd;E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/Instruction_decoder.vhd;E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/sequencer.vhd,,,my_package,,,,,,,,
E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/sequencer.vhd,1588543419,vhdl,E:/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/sim_1/new/CPU.vhd,,,sequencer,,,,,,,,
