var searchData=
[
  ['lar_0',['LAR',['../group___c_m_s_i_s__core___debug_functions.html#gacc9e51f871c357a9094105435b150d13',1,'ITM_Type::LAR'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gacc9e51f871c357a9094105435b150d13',1,'TPI_Type::LAR'],['../group___c_m_s_i_s__core___debug_functions.html#gacc9e51f871c357a9094105435b150d13',1,'DWT_Type::LAR']]],
  ['latency_1',['FLASH Latency',['../group___f_l_a_s_h___latency.html',1,'']]],
  ['lcd_2',['LCD',['../group___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733',1,'stm32l476xx.h']]],
  ['lcd_5fbase_3',['LCD_BASE',['../group___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fsofc_4',['LCD_CLR_SOFC',['../group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fsofc_5fmsk_5',['LCD_CLR_SOFC_Msk',['../group___peripheral___registers___bits___definition.html#gae5b1d95f030caac584aefb221303e2b4',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fsofc_5fpos_6',['LCD_CLR_SOFC_Pos',['../group___peripheral___registers___bits___definition.html#gaac2c46167a32e78790cf48b1beedce1a',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fuddc_7',['LCD_CLR_UDDC',['../group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fuddc_5fmsk_8',['LCD_CLR_UDDC_Msk',['../group___peripheral___registers___bits___definition.html#gae4d414792d400eb27fd4c30b4fb9f394',1,'stm32l476xx.h']]],
  ['lcd_5fclr_5fuddc_5fpos_9',['LCD_CLR_UDDC_Pos',['../group___peripheral___registers___bits___definition.html#gace60bfa025c8419885643e886a53621b',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_10',['LCD_CR_BIAS',['../group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_5f0_11',['LCD_CR_BIAS_0',['../group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_5f1_12',['LCD_CR_BIAS_1',['../group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_5fmsk_13',['LCD_CR_BIAS_Msk',['../group___peripheral___registers___bits___definition.html#gac1d0aadb3b0b74e6dac13148b634e42d',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbias_5fpos_14',['LCD_CR_BIAS_Pos',['../group___peripheral___registers___bits___definition.html#ga719b32c4f7119337e5f3c48c68f294db',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbufen_15',['LCD_CR_BUFEN',['../group___peripheral___registers___bits___definition.html#gaaaeff7f8027fada7917c43baf2ca9b9b',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbufen_5fmsk_16',['LCD_CR_BUFEN_Msk',['../group___peripheral___registers___bits___definition.html#ga68fb73bc882d8e8436dddc060c8797cf',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fbufen_5fpos_17',['LCD_CR_BUFEN_Pos',['../group___peripheral___registers___bits___definition.html#ga3a0a78492fc98cc9d947f43b84b1ae91',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_18',['LCD_CR_DUTY',['../group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5f0_19',['LCD_CR_DUTY_0',['../group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5f1_20',['LCD_CR_DUTY_1',['../group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5f2_21',['LCD_CR_DUTY_2',['../group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5fmsk_22',['LCD_CR_DUTY_Msk',['../group___peripheral___registers___bits___definition.html#ga69ed1b16780d0f80ba8510be8ad41f35',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fduty_5fpos_23',['LCD_CR_DUTY_Pos',['../group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5flcden_24',['LCD_CR_LCDEN',['../group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5flcden_5fmsk_25',['LCD_CR_LCDEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5af2ae391a32e6106f7a73d24e83dd52',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5flcden_5fpos_26',['LCD_CR_LCDEN_Pos',['../group___peripheral___registers___bits___definition.html#gac863cf1793d11a47addffad9920c86cd',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fmux_5fseg_27',['LCD_CR_MUX_SEG',['../group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fmux_5fseg_5fmsk_28',['LCD_CR_MUX_SEG_Msk',['../group___peripheral___registers___bits___definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fmux_5fseg_5fpos_29',['LCD_CR_MUX_SEG_Pos',['../group___peripheral___registers___bits___definition.html#gac3f77c35af87286d48e9b26380b5d799',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fvsel_30',['LCD_CR_VSEL',['../group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fvsel_5fmsk_31',['LCD_CR_VSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3f07b7c0ec40b9869908612871824725',1,'stm32l476xx.h']]],
  ['lcd_5fcr_5fvsel_5fpos_32',['LCD_CR_VSEL_Pos',['../group___peripheral___registers___bits___definition.html#gaf1fc34df7e7661a72623295818aa276c',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_33',['LCD_FCR_BLINK',['../group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_5f0_34',['LCD_FCR_BLINK_0',['../group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_5f1_35',['LCD_FCR_BLINK_1',['../group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_5fmsk_36',['LCD_FCR_BLINK_Msk',['../group___peripheral___registers___bits___definition.html#ga11bfff7448a7d577afe1d05203dccfaf',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblink_5fpos_37',['LCD_FCR_BLINK_Pos',['../group___peripheral___registers___bits___definition.html#gaf2d51f442e956aab7e848752770eab9a',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_38',['LCD_FCR_BLINKF',['../group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5f0_39',['LCD_FCR_BLINKF_0',['../group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5f1_40',['LCD_FCR_BLINKF_1',['../group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5f2_41',['LCD_FCR_BLINKF_2',['../group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5fmsk_42',['LCD_FCR_BLINKF_Msk',['../group___peripheral___registers___bits___definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fblinkf_5fpos_43',['LCD_FCR_BLINKF_Pos',['../group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_44',['LCD_FCR_CC',['../group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5f0_45',['LCD_FCR_CC_0',['../group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5f1_46',['LCD_FCR_CC_1',['../group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5f2_47',['LCD_FCR_CC_2',['../group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5fmsk_48',['LCD_FCR_CC_Msk',['../group___peripheral___registers___bits___definition.html#ga148d8e2502cec7ddd7fef261c61584ae',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fcc_5fpos_49',['LCD_FCR_CC_Pos',['../group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_50',['LCD_FCR_DEAD',['../group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5f0_51',['LCD_FCR_DEAD_0',['../group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5f1_52',['LCD_FCR_DEAD_1',['../group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5f2_53',['LCD_FCR_DEAD_2',['../group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5fmsk_54',['LCD_FCR_DEAD_Msk',['../group___peripheral___registers___bits___definition.html#ga9dd04501758526002cc2fad44ddf9a85',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdead_5fpos_55',['LCD_FCR_DEAD_Pos',['../group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdiv_56',['LCD_FCR_DIV',['../group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdiv_5fmsk_57',['LCD_FCR_DIV_Msk',['../group___peripheral___registers___bits___definition.html#ga0e922a8476dd1f8729006da4607e8c1c',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fdiv_5fpos_58',['LCD_FCR_DIV_Pos',['../group___peripheral___registers___bits___definition.html#ga2cb7704565ff7c8dea4646c5b2d19d6a',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fhd_59',['LCD_FCR_HD',['../group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fhd_5fmsk_60',['LCD_FCR_HD_Msk',['../group___peripheral___registers___bits___definition.html#gaa60caae4d2486c7c541386db6c4fd664',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fhd_5fpos_61',['LCD_FCR_HD_Pos',['../group___peripheral___registers___bits___definition.html#ga57232f7f4eb17d68de37daeefea6fc7a',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_62',['LCD_FCR_PON',['../group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5f0_63',['LCD_FCR_PON_0',['../group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5f1_64',['LCD_FCR_PON_1',['../group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5f2_65',['LCD_FCR_PON_2',['../group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5fmsk_66',['LCD_FCR_PON_Msk',['../group___peripheral___registers___bits___definition.html#gac94043398f059f197d619cc5ff3e0220',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fpon_5fpos_67',['LCD_FCR_PON_Pos',['../group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fps_68',['LCD_FCR_PS',['../group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fps_5fmsk_69',['LCD_FCR_PS_Msk',['../group___peripheral___registers___bits___definition.html#ga2899710c3e07f288959b5777212561a5',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fps_5fpos_70',['LCD_FCR_PS_Pos',['../group___peripheral___registers___bits___definition.html#ga9cff5d5cf510fdbade75bfa9f51eff67',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fsofie_71',['LCD_FCR_SOFIE',['../group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fsofie_5fmsk_72',['LCD_FCR_SOFIE_Msk',['../group___peripheral___registers___bits___definition.html#gab8998f460920b85637d62c4fd1b5d33e',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fsofie_5fpos_73',['LCD_FCR_SOFIE_Pos',['../group___peripheral___registers___bits___definition.html#ga78b8bacdac4a32233bf2cda0b817a6dd',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fuddie_74',['LCD_FCR_UDDIE',['../group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fuddie_5fmsk_75',['LCD_FCR_UDDIE_Msk',['../group___peripheral___registers___bits___definition.html#ga06f0d83b37471d845c62e5dc105a0890',1,'stm32l476xx.h']]],
  ['lcd_5ffcr_5fuddie_5fpos_76',['LCD_FCR_UDDIE_Pos',['../group___peripheral___registers___bits___definition.html#ga0e6e15572ff59ca0c1c016985fa83693',1,'stm32l476xx.h']]],
  ['lcd_5firqn_77',['LCD_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568',1,'stm32l476xx.h']]],
  ['lcd_5fram_5fsegment_5fdata_78',['LCD_RAM_SEGMENT_DATA',['../group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca',1,'stm32l476xx.h']]],
  ['lcd_5fram_5fsegment_5fdata_5fmsk_79',['LCD_RAM_SEGMENT_DATA_Msk',['../group___peripheral___registers___bits___definition.html#ga34511e69a9a097a868533514e988e073',1,'stm32l476xx.h']]],
  ['lcd_5fram_5fsegment_5fdata_5fpos_80',['LCD_RAM_SEGMENT_DATA_Pos',['../group___peripheral___registers___bits___definition.html#ga077ae9c7f92b097bfe1a1d77a0856233',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fens_81',['LCD_SR_ENS',['../group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fens_5fmsk_82',['LCD_SR_ENS_Msk',['../group___peripheral___registers___bits___definition.html#gad1f6537173c9ab9f3af17160c687cd49',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fens_5fpos_83',['LCD_SR_ENS_Pos',['../group___peripheral___registers___bits___definition.html#ga8863e4ab97254f5f1c762e71fe80583f',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5ffcrsr_84',['LCD_SR_FCRSR',['../group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5ffcrsr_5fmsk_85',['LCD_SR_FCRSR_Msk',['../group___peripheral___registers___bits___definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5ffcrsr_5fpos_86',['LCD_SR_FCRSR_Pos',['../group___peripheral___registers___bits___definition.html#ga7d4a416361ec6b0fbe91cd07f775746e',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5frdy_87',['LCD_SR_RDY',['../group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5frdy_5fmsk_88',['LCD_SR_RDY_Msk',['../group___peripheral___registers___bits___definition.html#gae9ca39e5e459804916e9d854616a7972',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5frdy_5fpos_89',['LCD_SR_RDY_Pos',['../group___peripheral___registers___bits___definition.html#ga4dcfc00df6c718f5e1ed56d196316c02',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fsof_90',['LCD_SR_SOF',['../group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fsof_5fmsk_91',['LCD_SR_SOF_Msk',['../group___peripheral___registers___bits___definition.html#ga09e683a36d941c0b089dc011992aecde',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fsof_5fpos_92',['LCD_SR_SOF_Pos',['../group___peripheral___registers___bits___definition.html#gab49990ad0eee3c2a7cd3e12d24f15a4d',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudd_93',['LCD_SR_UDD',['../group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudd_5fmsk_94',['LCD_SR_UDD_Msk',['../group___peripheral___registers___bits___definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudd_5fpos_95',['LCD_SR_UDD_Pos',['../group___peripheral___registers___bits___definition.html#gaf8dc7135ba35cdb11cb0b144a1b57ef4',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudr_96',['LCD_SR_UDR',['../group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudr_5fmsk_97',['LCD_SR_UDR_Msk',['../group___peripheral___registers___bits___definition.html#ga71ef495a94f446c3b96d950fb722816a',1,'stm32l476xx.h']]],
  ['lcd_5fsr_5fudr_5fpos_98',['LCD_SR_UDR_Pos',['../group___peripheral___registers___bits___definition.html#gaaa9733d229899208ed41a17de0c49602',1,'stm32l476xx.h']]],
  ['lcd_5ftypedef_99',['LCD_TypeDef',['../struct_l_c_d___type_def.html',1,'']]],
  ['lckr_100',['LCKR',['../struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190',1,'GPIO_TypeDef']]],
  ['ld2_5fgpio_5fport_101',['LD2_GPIO_Port',['../main_8h.html#a5aff6ddf7fe557e53b048115ad322aa0',1,'main.h']]],
  ['ld2_5fpin_102',['LD2_Pin',['../main_8h.html#af17a94dd613cff35c699b06c7c6a2820',1,'main.h']]],
  ['legacy_20purpose_103',['legacy purpose',['../group___h_a_l___a_d_c___aliased___defines.html',1,'HAL ADC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_d_c___aliased___macros.html',1,'HAL ADC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_a_n___aliased___defines.html',1,'HAL CAN Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_e_c___aliased___defines.html',1,'HAL CEC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___defines.html',1,'HAL COMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_o_m_p___aliased___macros.html',1,'HAL COMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___c_o_r_t_e_x___aliased___defines.html',1,'HAL CORTEX Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_c___aliased___defines.html',1,'HAL CRC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___defines.html',1,'HAL CRYP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___c_r_y_p___aliased___functions.html',1,'HAL CRYP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___a_e_s___aliased___macros.html',1,'HAL CRYP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___defines.html',1,'HAL DAC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_a_c___aliased___macros.html',1,'HAL DAC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_b_g_m_c_u___aliased___macros.html',1,'HAL DBGMCU Aliased Macros maintained for legacy purpose'],['../group___h_a_l___d_c_a_c_h_e___aliased___functions.html',1,'HAL DCACHE Aliased Functions maintained for legacy purpose'],['../group___h_a_l___d_c_m_i___aliased___defines.html',1,'HAL DCMI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___d_m_a___aliased___defines.html',1,'HAL DMA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___defines.html',1,'HAL ETH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___e_t_h___aliased___macros.html',1,'HAL ETH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___defines.html',1,'HAL FLASH Aliased Defines maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___functions.html',1,'HAL FLASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___f_l_a_s_h___aliased___macros.html',1,'HAL FLASH Aliased Macros maintained for legacy purpose'],['../group___h_a_l___aliased___functions.html',1,'HAL Generic Aliased Functions maintained for legacy purpose'],['../group___h_a_l___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___generic___aliased___macros.html',1,'HAL Generic Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_p_i_o___aliased___macros.html',1,'HAL GPIO Aliased Macros maintained for legacy purpose'],['../group___h_a_l___g_t_z_c___aliased___defines.html',1,'HAL GTZC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___h_a_s_h___aliased___functions.html',1,'HAL HASH Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___functions.html',1,'HAL HRTIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___h_r_t_i_m___aliased___macros.html',1,'HAL HRTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___defines.html',1,'HAL I2C Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___functions.html',1,'HAL I2C Aliased Functions maintained for legacy purpose'],['../group___h_a_l___i2_c___aliased___macros.html',1,'HAL I2C Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___defines.html',1,'HAL I2S Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i2_s___aliased___macros.html',1,'HAL I2S Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___defines.html',1,'HAL IRDA Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_r_d_a___aliased___macros.html',1,'HAL IRDA Aliased Macros maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___defines.html',1,'HAL IWDG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___i_w_d_g___aliased___macros.html',1,'HAL IWDG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___j_p_e_g___aliased___macros.html',1,'HAL JPEG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'HAL LPTIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'HAL LPTIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'HAL LTDC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'HAL LTDC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___n_a_n_d___aliased___defines.html',1,'HAL NAND Aliased Defines maintained for legacy purpose'],['../group___h_a_l___n_o_r___aliased___defines.html',1,'HAL NOR Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'HAL OPAMP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'HAL OPAMP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_c_c_a_r_d___aliased___defines.html',1,'HAL PCCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___defines.html',1,'HAL PPP Aliased Defines maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___functions.html',1,'HAL PPP Aliased Functions maintained for legacy purpose'],['../group___h_a_l___p_p_p___aliased___macros.html',1,'HAL PPP Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased___macros.html',1,'HAL PWR Aliased Macros maintained for legacy purpose'],['../group___h_a_l___p_w_r___aliased.html',1,'HAL PWR Aliased maintained for legacy purpose'],['../group___h_a_l___q_s_p_i___aliased___macros.html',1,'HAL QSPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_c_c___aliased.html',1,'HAL RCC Aliased maintained for legacy purpose'],['../group___h_a_l___r_n_g___aliased___macros.html',1,'HAL RNG Aliased Macros maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___defines.html',1,'HAL RTC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___functions.html',1,'HAL RTC Aliased Functions maintained for legacy purpose'],['../group___h_a_l___r_t_c___aliased___macros.html',1,'HAL RTC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_a_i___aliased___macros.html',1,'HAL SAI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_d___aliased___macros.html',1,'HAL SD/MMC Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html',1,'HAL SMARTCARD Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html',1,'HAL SMARTCARD Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___defines.html',1,'HAL SMBUS Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___functions.html',1,'HAL SMBUS Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_m_b_u_s___aliased___macros.html',1,'HAL SMBUS Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_d_i_f_r_x___aliased___macros.html',1,'HAL SPDIFRX Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___defines.html',1,'HAL SPI Aliased Defines maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___functions.html',1,'HAL SPI Aliased Functions maintained for legacy purpose'],['../group___h_a_l___s_p_i___aliased___macros.html',1,'HAL SPI Aliased Macros maintained for legacy purpose'],['../group___h_a_l___s_y_s_c_f_g___aliased___defines.html',1,'HAL SYSCFG Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___defines.html',1,'HAL TIM Aliased Defines maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___functions.html',1,'HAL TIM Aliased Functions maintained for legacy purpose'],['../group___h_a_l___t_i_m___aliased___macros.html',1,'HAL TIM Aliased Macros maintained for legacy purpose'],['../group___h_a_l___t_s_c___aliased___defines.html',1,'HAL TSC Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___defines.html',1,'HAL UART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___functions.html',1,'HAL UART Aliased Functions maintained for legacy purpose'],['../group___h_a_l___u_a_r_t___aliased___macros.html',1,'HAL UART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___defines.html',1,'HAL USART Aliased Defines maintained for legacy purpose'],['../group___h_a_l___u_s_a_r_t___aliased___macros.html',1,'HAL USART Aliased Macros maintained for legacy purpose'],['../group___h_a_l___u_s_b___aliased___macros.html',1,'HAL USB Aliased Macros maintained for legacy purpose'],['../group___h_a_l___w_w_d_g___aliased___defines.html',1,'HAL WWDG Aliased Defines maintained for legacy purpose'],['../group___l_l___f_s_m_c___aliased___defines.html',1,'LL FSMC Aliased Defines maintained for legacy purpose']]],
  ['length_104',['Length',['../group___t_i_m___d_m_a___burst___length.html',1,'TIM DMA Burst Length'],['../group___u_a_r_t_ex___wake_up___address___length.html',1,'UARTEx WakeUp Address Length'],['../group___u_a_r_t_ex___word___length.html',1,'UARTEx Word Length']]],
  ['level_105',['FLASH Option Bytes User BOR Level',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html',1,'']]],
  ['level_106',['level',['../group___d_m_a___priority__level.html',1,'DMA Priority level'],['../group___t_i_m___lock__level.html',1,'TIM Lock level']]],
  ['level_20inversion_107',['Level Inversion',['../group___u_a_r_t___rx___inv.html',1,'UART Advanced Feature RX Pin Active Level Inversion'],['../group___u_a_r_t___tx___inv.html',1,'UART Advanced Feature TX Pin Active Level Inversion']]],
  ['level_20type_108',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['levels_109',['Programmable Voltage Detection levels',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['library_5fconfiguration_5fsection_110',['Library_configuration_section',['../group___library__configuration__section.html',1,'']]],
  ['license_111',['License',['../md__drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_l4xx_2_license.html',1,'']]],
  ['license_2emd_112',['License.md',['../_license_8md.html',1,'']]],
  ['lin_20break_20detection_113',['UART LIN Break Detection',['../group___u_a_r_t___l_i_n___break___detection.html',1,'']]],
  ['line_114',['Line',['../group___e_x_t_i___line.html',1,'EXTI Line'],['../struct_e_x_t_i___handle_type_def.html#a9c7a78e876a7dfb279a16029f915463f',1,'EXTI_HandleTypeDef::Line'],['../struct_e_x_t_i___config_type_def.html#a9c7a78e876a7dfb279a16029f915463f',1,'EXTI_ConfigTypeDef::Line']]],
  ['line_115',['line',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html',1,'PWR PVD event line'],['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html',1,'PWR PVD external interrupt line'],['../group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html',1,'RCC LSE CSS external interrupt line']]],
  ['lines_116',['lines',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html',1,'PWR PVM event lines'],['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html',1,'PWR PVM external interrupts lines']]],
  ['list_117',['Deprecated List',['../deprecated.html',1,'']]],
  ['ll_20fmc_20aliased_20defines_20maintained_20for_20compatibility_20purpose_118',['LL FMC Aliased Defines maintained for compatibility purpose',['../group___l_l___f_m_c___aliased___defines.html',1,'']]],
  ['ll_20fsmc_20aliased_20defines_20maintained_20for_20legacy_20purpose_119',['LL FSMC Aliased Defines maintained for legacy purpose',['../group___l_l___f_s_m_c___aliased___defines.html',1,'']]],
  ['ll_5fcpuid_5fgetconstant_120',['LL_CPUID_GetConstant',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#ga787f8b30eaa7a4c304fd5784daa98d6c',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fcpuid_5fgetimplementer_121',['LL_CPUID_GetImplementer',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#ga648a5236b7fa08786086fcc4ce42b4b9',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fcpuid_5fgetparno_122',['LL_CPUID_GetParNo',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#gac98fd56ad9162c3f372004bd07038bdb',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fcpuid_5fgetrevision_123',['LL_CPUID_GetRevision',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#ga7372821defd92c49ea4563da407acd01',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fcpuid_5fgetvariant_124',['LL_CPUID_GetVariant',['../group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o.html#ga1f843da5f8524bace7fcf8dcce7996cb',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fgetflashsize_125',['LL_GetFlashSize',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#ga0e8379766a1799f3c5fedadaa2b0c47e',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fgetpackagetype_126',['LL_GetPackageType',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#gadac3ab6581c114d1ce31034f80b49249',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fgetuid_5fword0_127',['LL_GetUID_Word0',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#ga3a0b557447143f41b93a7fa45270b5b8',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fgetuid_5fword1_128',['LL_GetUID_Word1',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#ga67007778e77a6fafc8a1fc440dc208b2',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fgetuid_5fword2_129',['LL_GetUID_Word2',['../group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e.html#gaa15df2bc902d392f67ee9873943d4904',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fhandler_5fdisablefault_130',['LL_HANDLER_DisableFault',['../group___c_o_r_t_e_x___l_l___e_f___h_a_n_d_l_e_r.html#ga8b6826c996c587651a651a6138c44e1e',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fhandler_5fenablefault_131',['LL_HANDLER_EnableFault',['../group___c_o_r_t_e_x___l_l___e_f___h_a_n_d_l_e_r.html#ga904eb6ce46a723dd47b468241c6b0a2c',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fhandler_5ffault_5fbus_132',['LL_HANDLER_FAULT_BUS',['../group___c_o_r_t_e_x___l_l___e_c___f_a_u_l_t.html#ga115d536ac8df55563b54b89397fdf465',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fhandler_5ffault_5fmem_133',['LL_HANDLER_FAULT_MEM',['../group___c_o_r_t_e_x___l_l___e_c___f_a_u_l_t.html#ga6d126af175425807712344e17d75152b',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fhandler_5ffault_5fusg_134',['LL_HANDLER_FAULT_USG',['../group___c_o_r_t_e_x___l_l___e_c___f_a_u_l_t.html#gadbac946ab3d6ddf6e039f892f15777d9',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5finit1mstick_135',['LL_Init1msTick',['../group___u_t_i_l_s___l_l___e_f___d_e_l_a_y.html#ga485805c708e3aa0820454523782d4de4',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5finittick_136',['LL_InitTick',['../group___u_t_i_l_s___l_l___e_f___d_e_l_a_y.html#ga170d1d651b46544daf571fb6b4e3b850',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5flpm_5fdisableeventonpend_137',['LL_LPM_DisableEventOnPend',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#gaf4ebb8351f09676067aa0ce1fe08321b',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fdisablesleeponexit_138',['LL_LPM_DisableSleepOnExit',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#ga88768c6c5f53de30a647123241451eb9',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fenabledeepsleep_139',['LL_LPM_EnableDeepSleep',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#ga37d70238e98ca1214e3fe4113b119474',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fenableeventonpend_140',['LL_LPM_EnableEventOnPend',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#gaf1c01ae00b4a13c5b6531f82a9677b90',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fenablesleep_141',['LL_LPM_EnableSleep',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#gab55eabc37e5abe00df558c0ba1c37508',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5flpm_5fenablesleeponexit_142',['LL_LPM_EnableSleepOnExit',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html#gabb2b2648dff19d88209af8761fc34c30',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fmax_5fdelay_143',['LL_MAX_DELAY',['../group___u_t_i_l_s___l_l___private___constants.html#ga29a1b776c24b7c32f30fcd6851ddd028',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fmdelay_144',['LL_mDelay',['../group___u_t_i_l_s___l_l___e_f___d_e_l_a_y.html#ga7b7ca6d9cbec320c3e9f326b203807aa',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fpll_5fconfigsystemclock_5fhse_145',['LL_PLL_ConfigSystemClock_HSE',['../group___u_t_i_l_s___e_f___s_y_s_t_e_m.html#gaf6c8553d03464d4646b63321b97d25e2',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fpll_5fconfigsystemclock_5fhsi_146',['LL_PLL_ConfigSystemClock_HSI',['../group___u_t_i_l_s___e_f___s_y_s_t_e_m.html#ga7ada5e4210f6ef80ef9f55bf9dd048c6',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fpll_5fconfigsystemclock_5fmsi_147',['LL_PLL_ConfigSystemClock_MSI',['../group___u_t_i_l_s___e_f___s_y_s_t_e_m.html#ga096aee8aa248bf77c31cbffa59fe7d3a',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fsetflashlatency_148',['LL_SetFlashLatency',['../group___u_t_i_l_s___e_f___s_y_s_t_e_m.html#ga193d6a097a8ca12fe380a21890fa0f04',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fsetsystemcoreclock_149',['LL_SetSystemCoreClock',['../group___u_t_i_l_s___e_f___s_y_s_t_e_m.html#ga5af902d59c4c2d9dc5e189df0bc71ecd',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5fsystick_5fclksource_5fhclk_150',['LL_SYSTICK_CLKSOURCE_HCLK',['../group___c_o_r_t_e_x___l_l___e_c___c_l_k_s_o_u_r_c_e___h_c_l_k.html#gaa92530d2f2cd8ce785297e4aed960ff0',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fclksource_5fhclk_5fdiv8_151',['LL_SYSTICK_CLKSOURCE_HCLK_DIV8',['../group___c_o_r_t_e_x___l_l___e_c___c_l_k_s_o_u_r_c_e___h_c_l_k.html#gab13c4588c1b1a8b867541a4ad928d205',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fdisableit_152',['LL_SYSTICK_DisableIT',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#ga11d0d066050805c9e8d24718d8a15e4d',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fenableit_153',['LL_SYSTICK_EnableIT',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#ga770fac4394ddde9a53e1a236c81538f0',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fgetclksource_154',['LL_SYSTICK_GetClkSource',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#ga2cfeb1396db13a9fbc208cc659064b19',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fisactivecounterflag_155',['LL_SYSTICK_IsActiveCounterFlag',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#gaf5dfb37d859552753594f9cc66431ba6',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fisenabledit_156',['LL_SYSTICK_IsEnabledIT',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#gab34484042fd5a82aa80ba94223b6fbde',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5fsystick_5fsetclksource_157',['LL_SYSTICK_SetClkSource',['../group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k.html#gaaf98ae8e0298b44c5d58a3ba9ef358f7',1,'stm32l4xx_ll_cortex.h']]],
  ['ll_5futils_5fclkinittypedef_158',['LL_UTILS_ClkInitTypeDef',['../struct_l_l___u_t_i_l_s___clk_init_type_def.html',1,'']]],
  ['ll_5futils_5fhsebypass_5foff_159',['LL_UTILS_HSEBYPASS_OFF',['../group___u_t_i_l_s___e_c___h_s_e___b_y_p_a_s_s.html#ga4aab0968739934c6560805bcf222e1fe',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fhsebypass_5fon_160',['LL_UTILS_HSEBYPASS_ON',['../group___u_t_i_l_s___e_c___h_s_e___b_y_p_a_s_s.html#ga2053b398a3829ad616af6f1a732dbdd4',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fbga132_161',['LL_UTILS_PACKAGETYPE_BGA132',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga7849a24dbf474db5034d67bac180caa6',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp100_162',['LL_UTILS_PACKAGETYPE_LQFP100',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga020e7c1e82f91902bf4093deb831d003',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp100_5fdsi_163',['LL_UTILS_PACKAGETYPE_LQFP100_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga940431bf1dfc4fab41ca3fdc2fe1cefc',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp144_5fcsp72_164',['LL_UTILS_PACKAGETYPE_LQFP144_CSP72',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#gacede1e201856bf182936580ab1575e1d',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp144_5fdsi_165',['LL_UTILS_PACKAGETYPE_LQFP144_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga08bbe3ae6dc2e2dcf7f34e9a7e135d8a',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp48_166',['LL_UTILS_PACKAGETYPE_LQFP48',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#gaa16a15f4a202ade3965c491bc29545d2',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5flqfp64_167',['LL_UTILS_PACKAGETYPE_LQFP64',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga38042cafe8d211a2807c485fbcf84644',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga100_168',['LL_UTILS_PACKAGETYPE_UFBGA100',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga2b15523f3f1952044581025116a5c271',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga144_5fdsi_169',['LL_UTILS_PACKAGETYPE_UFBGA144_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga9db4a7cbb9d70b90b0a6fffe6a5b4f56',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga169_5fcsp115_170',['LL_UTILS_PACKAGETYPE_UFBGA169_CSP115',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga1360d1d999bda839b93d337969cc1cdf',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga169_5fdsi_171',['LL_UTILS_PACKAGETYPE_UFBGA169_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga35571b028d676db96299a0034f1febea',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufbga64_172',['LL_UTILS_PACKAGETYPE_UFBGA64',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#gab96d13b626286095261274af2cc90626',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufqfpn32_173',['LL_UTILS_PACKAGETYPE_UFQFPN32',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga16d82a00fd32a2c9c01c72e5c317eee8',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fufqfpn48_174',['LL_UTILS_PACKAGETYPE_UFQFPN48',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga51af7680248107e329d4d938e1f49b95',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fwlcsp144_5fdsi_175',['LL_UTILS_PACKAGETYPE_WLCSP144_DSI',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga113938c52048f5601ce5f5b4a7fc34c9',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fwlcsp49_176',['LL_UTILS_PACKAGETYPE_WLCSP49',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#ga7278d66c2b9051357da6a1a769c460ae',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpackagetype_5fwlcsp64_177',['LL_UTILS_PACKAGETYPE_WLCSP64',['../group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e.html#gac8a500459e4561dd297bdc9ce0cbb1e9',1,'stm32l4xx_ll_utils.h']]],
  ['ll_5futils_5fpllinittypedef_178',['LL_UTILS_PLLInitTypeDef',['../struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html',1,'']]],
  ['load_179',['LOAD',['../group___c_m_s_i_s__core___debug_functions.html#ga0c1333686137b7e25a46bd548a5b5bc3',1,'SysTick_Type']]],
  ['local_20interconnection_20network_20mode_180',['UART Local Interconnection Network mode',['../group___u_a_r_t___l_i_n.html',1,'']]],
  ['lock_181',['Lock',['../struct_____d_m_a___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b',1,'__DMA_HandleTypeDef::Lock'],['../struct_f_l_a_s_h___process_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b',1,'FLASH_ProcessTypeDef::Lock'],['../struct_____i2_c___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b',1,'__I2C_HandleTypeDef::Lock'],['../struct_t_i_m___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b',1,'TIM_HandleTypeDef::Lock'],['../struct_____u_a_r_t___handle_type_def.html#ad4cf225029dbefe8d3fe660c33b8bb6b',1,'__UART_HandleTypeDef::Lock']]],
  ['lock_20level_182',['TIM Lock level',['../group___t_i_m___lock__level.html',1,'']]],
  ['locklevel_183',['LockLevel',['../struct_t_i_m___break_dead_time_config_type_def.html#a5fb4b2ca5382b21df284a2d0ce75d32c',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['low_20power_20mode_184',['LOW POWER MODE',['../group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e.html',1,'']]],
  ['low_20speed_20clock_20source_185',['Low Speed Clock Source',['../group___r_c_c_ex___l_s_c_o___clock___source.html',1,'']]],
  ['lplvds_5fbitnumber_186',['LPLVDS_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga7ebe7d965ce7638645ee9a5e35c01be7',1,'stm32_hal_legacy.h']]],
  ['lpotr_187',['LPOTR',['../struct_o_p_a_m_p___type_def.html#ab3861589ee75c0e435033161017aba16',1,'OPAMP_TypeDef']]],
  ['lptim_20aliased_20defines_20maintained_20for_20legacy_20purpose_188',['HAL LPTIM Aliased Defines maintained for legacy purpose',['../group___h_a_l___l_p_t_i_m___aliased___defines.html',1,'']]],
  ['lptim_20aliased_20macros_20maintained_20for_20legacy_20purpose_189',['HAL LPTIM Aliased Macros maintained for legacy purpose',['../group___h_a_l___l_p_t_i_m___aliased___macros.html',1,'']]],
  ['lptim1_190',['LPTIM1',['../group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a',1,'stm32l476xx.h']]],
  ['lptim1_20clock_20source_191',['LPTIM1 Clock Source',['../group___r_c_c_ex___l_p_t_i_m1___clock___source.html',1,'']]],
  ['lptim1_5fbase_192',['LPTIM1_BASE',['../group___peripheral__memory__map.html#ga012ceb003fbb615eedb39a8d7f31c9c6',1,'stm32l476xx.h']]],
  ['lptim1_5firqn_193',['LPTIM1_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6',1,'stm32l476xx.h']]],
  ['lptim1clockselection_194',['Lptim1ClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#ae6bfd4f746dcca2aba6d7b2a72a2bdb3',1,'RCC_PeriphCLKInitTypeDef']]],
  ['lptim2_195',['LPTIM2',['../group___peripheral__declaration.html#ga43f2e57fca0162644dc98f485da13ce6',1,'stm32l476xx.h']]],
  ['lptim2_20clock_20source_196',['LPTIM2 Clock Source',['../group___r_c_c_ex___l_p_t_i_m2___clock___source.html',1,'']]],
  ['lptim2_5fbase_197',['LPTIM2_BASE',['../group___peripheral__memory__map.html#ga74dc5e8a0008c0e16598591753b71b17',1,'stm32l476xx.h']]],
  ['lptim2_5firqn_198',['LPTIM2_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b',1,'stm32l476xx.h']]],
  ['lptim2clockselection_199',['Lptim2ClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a417ceec4819ae29f6b0cf9b455d985c4',1,'RCC_PeriphCLKInitTypeDef']]],
  ['lptim_5farr_5farr_200',['LPTIM_ARR_ARR',['../group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb',1,'stm32l476xx.h']]],
  ['lptim_5farr_5farr_5fmsk_201',['LPTIM_ARR_ARR_Msk',['../group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a',1,'stm32l476xx.h']]],
  ['lptim_5farr_5farr_5fpos_202',['LPTIM_ARR_ARR_Pos',['../group___peripheral___registers___bits___definition.html#gabad0ac8b37df965dd6402cca20fdd0bb',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_203',['LPTIM_CFGR_CKFLT',['../group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_5f0_204',['LPTIM_CFGR_CKFLT_0',['../group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_5f1_205',['LPTIM_CFGR_CKFLT_1',['../group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_5fmsk_206',['LPTIM_CFGR_CKFLT_Msk',['../group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckflt_5fpos_207',['LPTIM_CFGR_CKFLT_Pos',['../group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_208',['LPTIM_CFGR_CKPOL',['../group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_5f0_209',['LPTIM_CFGR_CKPOL_0',['../group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_5f1_210',['LPTIM_CFGR_CKPOL_1',['../group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_5fmsk_211',['LPTIM_CFGR_CKPOL_Msk',['../group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fckpol_5fpos_212',['LPTIM_CFGR_CKPOL_Pos',['../group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcksel_213',['LPTIM_CFGR_CKSEL',['../group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcksel_5fmsk_214',['LPTIM_CFGR_CKSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcksel_5fpos_215',['LPTIM_CFGR_CKSEL_Pos',['../group___peripheral___registers___bits___definition.html#gaf1e4c4cf0fd7105b535892c7a10e1aa4',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcountmode_216',['LPTIM_CFGR_COUNTMODE',['../group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcountmode_5fmsk_217',['LPTIM_CFGR_COUNTMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fcountmode_5fpos_218',['LPTIM_CFGR_COUNTMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga5e50d972d4a24782712301bf2d632ae0',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fenc_219',['LPTIM_CFGR_ENC',['../group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fenc_5fmsk_220',['LPTIM_CFGR_ENC_Msk',['../group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fenc_5fpos_221',['LPTIM_CFGR_ENC_Pos',['../group___peripheral___registers___bits___definition.html#ga9b057945543edba5a0b79df5fe9a583e',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpreload_222',['LPTIM_CFGR_PRELOAD',['../group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpreload_5fmsk_223',['LPTIM_CFGR_PRELOAD_Msk',['../group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpreload_5fpos_224',['LPTIM_CFGR_PRELOAD_Pos',['../group___peripheral___registers___bits___definition.html#ga5563d14ff71e36211e358a0eeda8a0b5',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_225',['LPTIM_CFGR_PRESC',['../group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5f0_226',['LPTIM_CFGR_PRESC_0',['../group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5f1_227',['LPTIM_CFGR_PRESC_1',['../group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5f2_228',['LPTIM_CFGR_PRESC_2',['../group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5fmsk_229',['LPTIM_CFGR_PRESC_Msk',['../group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fpresc_5fpos_230',['LPTIM_CFGR_PRESC_Pos',['../group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftimout_231',['LPTIM_CFGR_TIMOUT',['../group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftimout_5fmsk_232',['LPTIM_CFGR_TIMOUT_Msk',['../group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftimout_5fpos_233',['LPTIM_CFGR_TIMOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga672cd9c43d091c2db4781c6e9b2043e4',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_234',['LPTIM_CFGR_TRGFLT',['../group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_5f0_235',['LPTIM_CFGR_TRGFLT_0',['../group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_5f1_236',['LPTIM_CFGR_TRGFLT_1',['../group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_5fmsk_237',['LPTIM_CFGR_TRGFLT_Msk',['../group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrgflt_5fpos_238',['LPTIM_CFGR_TRGFLT_Pos',['../group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_239',['LPTIM_CFGR_TRIGEN',['../group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_5f0_240',['LPTIM_CFGR_TRIGEN_0',['../group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_5f1_241',['LPTIM_CFGR_TRIGEN_1',['../group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_5fmsk_242',['LPTIM_CFGR_TRIGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigen_5fpos_243',['LPTIM_CFGR_TRIGEN_Pos',['../group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_244',['LPTIM_CFGR_TRIGSEL',['../group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5f0_245',['LPTIM_CFGR_TRIGSEL_0',['../group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5f1_246',['LPTIM_CFGR_TRIGSEL_1',['../group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5f2_247',['LPTIM_CFGR_TRIGSEL_2',['../group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5fmsk_248',['LPTIM_CFGR_TRIGSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5ftrigsel_5fpos_249',['LPTIM_CFGR_TRIGSEL_Pos',['../group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwave_250',['LPTIM_CFGR_WAVE',['../group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwave_5fmsk_251',['LPTIM_CFGR_WAVE_Msk',['../group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwave_5fpos_252',['LPTIM_CFGR_WAVE_Pos',['../group___peripheral___registers___bits___definition.html#gaa9bf1bcfbb869bb8c12a6389cd678fdd',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwavpol_253',['LPTIM_CFGR_WAVPOL',['../group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwavpol_5fmsk_254',['LPTIM_CFGR_WAVPOL_Msk',['../group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7',1,'stm32l476xx.h']]],
  ['lptim_5fcfgr_5fwavpol_5fpos_255',['LPTIM_CFGR_WAVPOL_Pos',['../group___peripheral___registers___bits___definition.html#gae98435524773e234e766a4fdbaf407e5',1,'stm32l476xx.h']]],
  ['lptim_5fclockpolarity_5fbothedges_256',['LPTIM_CLOCKPOLARITY_BOTHEDGES',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#gabc1f42481e4ab583e9d197ff38c93871',1,'stm32_hal_legacy.h']]],
  ['lptim_5fclockpolarity_5ffallingedge_257',['LPTIM_CLOCKPOLARITY_FALLINGEDGE',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#ga135a25bdd31397065f1fc31df3527f63',1,'stm32_hal_legacy.h']]],
  ['lptim_5fclockpolarity_5frisingedge_258',['LPTIM_CLOCKPOLARITY_RISINGEDGE',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#gae63e785e207abad35b7927bcf17b6136',1,'stm32_hal_legacy.h']]],
  ['lptim_5fclocksampletime_5f2transistions_259',['LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#ga49d2594a7e995275422b120c52af4208',1,'stm32_hal_legacy.h']]],
  ['lptim_5fclocksampletime_5f4transistions_260',['LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#ga9307914c57875ea6ee6d02653b1f301b',1,'stm32_hal_legacy.h']]],
  ['lptim_5fclocksampletime_5f8transistions_261',['LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#ga3d2f9912092f5a206324a7111cf4074f',1,'stm32_hal_legacy.h']]],
  ['lptim_5fclocksampletime_5fdirecttransistion_262',['LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#gafdb10b009398575734c5178aac14b142',1,'stm32_hal_legacy.h']]],
  ['lptim_5fcmp_5fcmp_263',['LPTIM_CMP_CMP',['../group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f',1,'stm32l476xx.h']]],
  ['lptim_5fcmp_5fcmp_5fmsk_264',['LPTIM_CMP_CMP_Msk',['../group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394',1,'stm32l476xx.h']]],
  ['lptim_5fcmp_5fcmp_5fpos_265',['LPTIM_CMP_CMP_Pos',['../group___peripheral___registers___bits___definition.html#gada5643bfded457f91880778f7db67656',1,'stm32l476xx.h']]],
  ['lptim_5fcnt_5fcnt_266',['LPTIM_CNT_CNT',['../group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae',1,'stm32l476xx.h']]],
  ['lptim_5fcnt_5fcnt_5fmsk_267',['LPTIM_CNT_CNT_Msk',['../group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8',1,'stm32l476xx.h']]],
  ['lptim_5fcnt_5fcnt_5fpos_268',['LPTIM_CNT_CNT_Pos',['../group___peripheral___registers___bits___definition.html#gad81cb635eb99877bdd13613c39ca4d50',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fcntstrt_269',['LPTIM_CR_CNTSTRT',['../group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fcntstrt_5fmsk_270',['LPTIM_CR_CNTSTRT_Msk',['../group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fcntstrt_5fpos_271',['LPTIM_CR_CNTSTRT_Pos',['../group___peripheral___registers___bits___definition.html#ga289cfd728541ed33acdb6e023b19f9ca',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fenable_272',['LPTIM_CR_ENABLE',['../group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fenable_5fmsk_273',['LPTIM_CR_ENABLE_Msk',['../group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fenable_5fpos_274',['LPTIM_CR_ENABLE_Pos',['../group___peripheral___registers___bits___definition.html#gaade535c6c5758858bd51334fc8ab6a49',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fsngstrt_275',['LPTIM_CR_SNGSTRT',['../group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fsngstrt_5fmsk_276',['LPTIM_CR_SNGSTRT_Msk',['../group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8',1,'stm32l476xx.h']]],
  ['lptim_5fcr_5fsngstrt_5fpos_277',['LPTIM_CR_SNGSTRT_Pos',['../group___peripheral___registers___bits___definition.html#ga9ac129e479d844619e29c2384fc33426',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrmcf_278',['LPTIM_ICR_ARRMCF',['../group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrmcf_5fmsk_279',['LPTIM_ICR_ARRMCF_Msk',['../group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrmcf_5fpos_280',['LPTIM_ICR_ARRMCF_Pos',['../group___peripheral___registers___bits___definition.html#ga8838d365e13b4c9de7d954989e7e3892',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrokcf_281',['LPTIM_ICR_ARROKCF',['../group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrokcf_5fmsk_282',['LPTIM_ICR_ARROKCF_Msk',['../group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5farrokcf_5fpos_283',['LPTIM_ICR_ARROKCF_Pos',['../group___peripheral___registers___bits___definition.html#gacf56de4c8d0c89755297f0b062983b5b',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpmcf_284',['LPTIM_ICR_CMPMCF',['../group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpmcf_5fmsk_285',['LPTIM_ICR_CMPMCF_Msk',['../group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpmcf_5fpos_286',['LPTIM_ICR_CMPMCF_Pos',['../group___peripheral___registers___bits___definition.html#ga18b506dcf4acdd6741977de00402c73b',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpokcf_287',['LPTIM_ICR_CMPOKCF',['../group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpokcf_5fmsk_288',['LPTIM_ICR_CMPOKCF_Msk',['../group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fcmpokcf_5fpos_289',['LPTIM_ICR_CMPOKCF_Pos',['../group___peripheral___registers___bits___definition.html#ga3bcc238eda370f1999eb9e4c622a0d01',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fdowncf_290',['LPTIM_ICR_DOWNCF',['../group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fdowncf_5fmsk_291',['LPTIM_ICR_DOWNCF_Msk',['../group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fdowncf_5fpos_292',['LPTIM_ICR_DOWNCF_Pos',['../group___peripheral___registers___bits___definition.html#ga19850a5ffe670eb179503fa1be9e3622',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fexttrigcf_293',['LPTIM_ICR_EXTTRIGCF',['../group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fexttrigcf_5fmsk_294',['LPTIM_ICR_EXTTRIGCF_Msk',['../group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fexttrigcf_5fpos_295',['LPTIM_ICR_EXTTRIGCF_Pos',['../group___peripheral___registers___bits___definition.html#gaee44edb9f638e0b13a269a13c013f0b8',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fupcf_296',['LPTIM_ICR_UPCF',['../group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fupcf_5fmsk_297',['LPTIM_ICR_UPCF_Msk',['../group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d',1,'stm32l476xx.h']]],
  ['lptim_5ficr_5fupcf_5fpos_298',['LPTIM_ICR_UPCF_Pos',['../group___peripheral___registers___bits___definition.html#ga34a94627a5c2f998f5ea8d7a57f035d1',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrmie_299',['LPTIM_IER_ARRMIE',['../group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrmie_5fmsk_300',['LPTIM_IER_ARRMIE_Msk',['../group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrmie_5fpos_301',['LPTIM_IER_ARRMIE_Pos',['../group___peripheral___registers___bits___definition.html#ga30bc158ab0a4ed0cb11b74a2f260fb3d',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrokie_302',['LPTIM_IER_ARROKIE',['../group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrokie_5fmsk_303',['LPTIM_IER_ARROKIE_Msk',['../group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3',1,'stm32l476xx.h']]],
  ['lptim_5fier_5farrokie_5fpos_304',['LPTIM_IER_ARROKIE_Pos',['../group___peripheral___registers___bits___definition.html#gac1d1f4b63657f81d98c810fb981be8b2',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpmie_305',['LPTIM_IER_CMPMIE',['../group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpmie_5fmsk_306',['LPTIM_IER_CMPMIE_Msk',['../group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpmie_5fpos_307',['LPTIM_IER_CMPMIE_Pos',['../group___peripheral___registers___bits___definition.html#ga5420b7e7fdb5dafc0287743411ffb6b0',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpokie_308',['LPTIM_IER_CMPOKIE',['../group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpokie_5fmsk_309',['LPTIM_IER_CMPOKIE_Msk',['../group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fcmpokie_5fpos_310',['LPTIM_IER_CMPOKIE_Pos',['../group___peripheral___registers___bits___definition.html#gae5f9215cbbefa3f09ee58766418af015',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fdownie_311',['LPTIM_IER_DOWNIE',['../group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fdownie_5fmsk_312',['LPTIM_IER_DOWNIE_Msk',['../group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fdownie_5fpos_313',['LPTIM_IER_DOWNIE_Pos',['../group___peripheral___registers___bits___definition.html#ga943de8e961e0ec350de2fc45b9ca1eb5',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fexttrigie_314',['LPTIM_IER_EXTTRIGIE',['../group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fexttrigie_5fmsk_315',['LPTIM_IER_EXTTRIGIE_Msk',['../group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fexttrigie_5fpos_316',['LPTIM_IER_EXTTRIGIE_Pos',['../group___peripheral___registers___bits___definition.html#ga6ad517b45bbd7fd664a9ffb734949ca2',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fupie_317',['LPTIM_IER_UPIE',['../group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fupie_5fmsk_318',['LPTIM_IER_UPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3',1,'stm32l476xx.h']]],
  ['lptim_5fier_5fupie_5fpos_319',['LPTIM_IER_UPIE_Pos',['../group___peripheral___registers___bits___definition.html#ga20e48c6d4270508030ddd5d92996452b',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrm_320',['LPTIM_ISR_ARRM',['../group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrm_5fmsk_321',['LPTIM_ISR_ARRM_Msk',['../group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrm_5fpos_322',['LPTIM_ISR_ARRM_Pos',['../group___peripheral___registers___bits___definition.html#ga1d60b2a5aa3042e705fac690ddd82ad9',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrok_323',['LPTIM_ISR_ARROK',['../group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrok_5fmsk_324',['LPTIM_ISR_ARROK_Msk',['../group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5farrok_5fpos_325',['LPTIM_ISR_ARROK_Pos',['../group___peripheral___registers___bits___definition.html#ga225e79481e3488e2018b7066cc36c15d',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpm_326',['LPTIM_ISR_CMPM',['../group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpm_5fmsk_327',['LPTIM_ISR_CMPM_Msk',['../group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpm_5fpos_328',['LPTIM_ISR_CMPM_Pos',['../group___peripheral___registers___bits___definition.html#ga3c2a253575aa4bcd2c8097f2e9f5c528',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpok_329',['LPTIM_ISR_CMPOK',['../group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpok_5fmsk_330',['LPTIM_ISR_CMPOK_Msk',['../group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fcmpok_5fpos_331',['LPTIM_ISR_CMPOK_Pos',['../group___peripheral___registers___bits___definition.html#ga58bb3764cb71aa8b10e3dd579d81d566',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fdown_332',['LPTIM_ISR_DOWN',['../group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fdown_5fmsk_333',['LPTIM_ISR_DOWN_Msk',['../group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fdown_5fpos_334',['LPTIM_ISR_DOWN_Pos',['../group___peripheral___registers___bits___definition.html#ga78026fe91462066bf46f3d20cfb59dde',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fexttrig_335',['LPTIM_ISR_EXTTRIG',['../group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fexttrig_5fmsk_336',['LPTIM_ISR_EXTTRIG_Msk',['../group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fexttrig_5fpos_337',['LPTIM_ISR_EXTTRIG_Pos',['../group___peripheral___registers___bits___definition.html#ga5744b7eeec364753bad9ec53583ddc83',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fup_338',['LPTIM_ISR_UP',['../group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fup_5fmsk_339',['LPTIM_ISR_UP_Msk',['../group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7',1,'stm32l476xx.h']]],
  ['lptim_5fisr_5fup_5fpos_340',['LPTIM_ISR_UP_Pos',['../group___peripheral___registers___bits___definition.html#ga06f3149d0ec6718d910a43f12b69df19',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_341',['LPTIM_OR_OR',['../group___peripheral___registers___bits___definition.html#ga124f0c6d21ae7a3be7d9db1d8b22676d',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_5f0_342',['LPTIM_OR_OR_0',['../group___peripheral___registers___bits___definition.html#gaa9be41dfe8310f51f1db3554b438adff',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_5f1_343',['LPTIM_OR_OR_1',['../group___peripheral___registers___bits___definition.html#ga686096d3d97e19825b09f8804d9aae99',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_5fmsk_344',['LPTIM_OR_OR_Msk',['../group___peripheral___registers___bits___definition.html#ga09277ff64d91eb2fdf28cbd8ebcc98e4',1,'stm32l476xx.h']]],
  ['lptim_5for_5for_5fpos_345',['LPTIM_OR_OR_Pos',['../group___peripheral___registers___bits___definition.html#ga35232808a093600056fe6b6a54aefa54',1,'stm32l476xx.h']]],
  ['lptim_5ftrigsampletime_5f2transistions_346',['LPTIM_TRIGSAMPLETIME_2TRANSISTIONS',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#ga064ebb4bef8533495f233405b0124154',1,'stm32_hal_legacy.h']]],
  ['lptim_5ftrigsampletime_5f2transition_347',['LPTIM_TRIGSAMPLETIME_2TRANSITION',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#gaec4cd82bdedd75361451197f6a980611',1,'stm32_hal_legacy.h']]],
  ['lptim_5ftrigsampletime_5f4transistions_348',['LPTIM_TRIGSAMPLETIME_4TRANSISTIONS',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#ga1378b21822817efcc982321b8d4fd43b',1,'stm32_hal_legacy.h']]],
  ['lptim_5ftrigsampletime_5f4transition_349',['LPTIM_TRIGSAMPLETIME_4TRANSITION',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#gaeaa42d9ce35665034a147ea178bae0e9',1,'stm32_hal_legacy.h']]],
  ['lptim_5ftrigsampletime_5f8transistions_350',['LPTIM_TRIGSAMPLETIME_8TRANSISTIONS',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#ga0ccedeec75232b9b367ed66618e99f03',1,'stm32_hal_legacy.h']]],
  ['lptim_5ftrigsampletime_5f8transition_351',['LPTIM_TRIGSAMPLETIME_8TRANSITION',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#ga6a8ba91e773bad9196923ae44d8865d3',1,'stm32_hal_legacy.h']]],
  ['lptim_5ftrigsampletime_5fdirecttransistion_352',['LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION',['../group___h_a_l___l_p_t_i_m___aliased___defines.html#gac5bc86549874c69c811a5cca277e994d',1,'stm32_hal_legacy.h']]],
  ['lptim_5ftypedef_353',['LPTIM_TypeDef',['../struct_l_p_t_i_m___type_def.html',1,'']]],
  ['lptr_354',['LPTR',['../struct_q_u_a_d_s_p_i___type_def.html#ae060e16fd0b193203ddead99622260c1',1,'QUADSPI_TypeDef']]],
  ['lpuart1_355',['LPUART1',['../group___peripheral__declaration.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9',1,'stm32l476xx.h']]],
  ['lpuart1_20clock_20source_356',['LPUART1 Clock Source',['../group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html',1,'']]],
  ['lpuart1_5fbase_357',['LPUART1_BASE',['../group___peripheral__memory__map.html#ga42584c807077cea9525819eaf29c7e34',1,'stm32l476xx.h']]],
  ['lpuart1_5firqn_358',['LPUART1_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a',1,'stm32l476xx.h']]],
  ['lpuart1clockselection_359',['Lpuart1ClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a85cccba6173592abc09b69859459de55',1,'RCC_PeriphCLKInitTypeDef']]],
  ['lpuart_3a_360',['LPUART:',['../struct_u_a_r_t___init_type_def.html#autotoc_md19',1,'']]],
  ['lsb_20position_20in_20cr1_20register_361',['LSB Position In CR1 Register',['../group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable Assertion Time LSB Position In CR1 Register'],['../group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'UART Driver Enable DeAssertion Time LSB Position In CR1 Register']]],
  ['lsb_20position_20in_20cr2_20register_362',['UART Address-matching LSB Position In CR2 Register',['../group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html',1,'']]],
  ['lse_20config_363',['LSE Config',['../group___r_c_c___l_s_e___config.html',1,'']]],
  ['lse_20css_20external_20interrupt_20line_364',['RCC LSE CSS external interrupt line',['../group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html',1,'']]],
  ['lse_20drive_20config_365',['LSE Drive Config',['../group___r_c_c___l_s_e_drive___config.html',1,'']]],
  ['lse_5fstartup_5ftimeout_366',['LSE_STARTUP_TIMEOUT',['../stm32l4xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462',1,'stm32l4xx_hal_conf.h']]],
  ['lse_5ftimeout_5fvalue_367',['LSE_TIMEOUT_VALUE',['../group___h_a_l___r_c_c___aliased.html#ga0965572baea57cdfd3616bef14d41053',1,'stm32_hal_legacy.h']]],
  ['lse_5fvalue_368',['LSE_VALUE',['../stm32l4xx__hal__conf_8h.html#a7bbb9d19e5189a6ccd0fb6fa6177d20d',1,'stm32l4xx_hal_conf.h']]],
  ['lsebyp_5fbitnumber_369',['LSEBYP_BITNUMBER',['../group___h_a_l___r_c_c___aliased.html#ga6af20e20f5b32e8a85f607ea43c338df',1,'stm32_hal_legacy.h']]],
  ['lseon_5fbitnumber_370',['LSEON_BITNUMBER',['../group___h_a_l___r_c_c___aliased.html#ga9dcf3f6a2fd518a7fd96f96280f81f8f',1,'stm32_hal_legacy.h']]],
  ['lseon_5fbitnumber_371',['LSEON_BitNumber',['../group___h_a_l___r_c_c___aliased.html#ga9d9171281f96c7cd004520985e3ae27f',1,'stm32_hal_legacy.h']]],
  ['lsestate_372',['LSEState',['../struct_r_c_c___osc_init_type_def.html#abb72dd5bfb99667e36d99b6887f80a0a',1,'RCC_OscInitTypeDef']]],
  ['lsi_20config_373',['LSI Config',['../group___r_c_c___l_s_i___config.html',1,'']]],
  ['lsi_5fstartup_5ftime_374',['LSI_STARTUP_TIME',['../group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7',1,'stm32l476xx.h']]],
  ['lsi_5fvalue_375',['LSI_VALUE',['../stm32l4xx__hal__conf_8h.html#a4872023e65449c0506aac3ea6bec99e9',1,'stm32l4xx_hal_conf.h']]],
  ['lsion_5fbitnumber_376',['LSION_BITNUMBER',['../group___h_a_l___r_c_c___aliased.html#ga240275048c246bf22b5fce8ff4f7b33d',1,'stm32_hal_legacy.h']]],
  ['lsion_5fbitnumber_377',['LSION_BitNumber',['../group___h_a_l___r_c_c___aliased.html#ga3f9dbe50769ce2a63ae12520433b9b40',1,'stm32_hal_legacy.h']]],
  ['lsistate_378',['LSIState',['../struct_r_c_c___osc_init_type_def.html#a9acc15f6278f950ef02d5d6f819f68e8',1,'RCC_OscInitTypeDef']]],
  ['lsr_379',['LSR',['../group___c_m_s_i_s__core___debug_functions.html#ga7219432d03f6cd1d220f4fe10aef4880',1,'ITM_Type::LSR'],['../group___c_m_s_i_s__core___debug_functions.html#ga7219432d03f6cd1d220f4fe10aef4880',1,'DWT_Type::LSR'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga7219432d03f6cd1d220f4fe10aef4880',1,'TPI_Type::LSR']]],
  ['lsucnt_380',['LSUCNT',['../group___c_m_s_i_s__core___debug_functions.html#gae886261750c8c90d67a2f276d074e9c3',1,'DWT_Type']]],
  ['ltdc_20aliased_20functions_20maintained_20for_20legacy_20purpose_381',['HAL LTDC Aliased Functions maintained for legacy purpose',['../group___h_a_l___l_t_d_c___aliased___functions.html',1,'']]],
  ['ltdc_20aliased_20macros_20maintained_20for_20legacy_20purpose_382',['HAL LTDC Aliased Macros maintained for legacy purpose',['../group___h_a_l___l_t_d_c___aliased___macros.html',1,'']]]
];
