INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp5/sequence_detection/sequence_detection.srcs/sources_1/imports/Exp5/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp5/sequence_detection/sequence_detection.srcs/sim_1/imports/Exp5/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
