// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Conv_sysarr_runOutputL1toL2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        TILESIZE_H_dout,
        TILESIZE_H_empty_n,
        TILESIZE_H_read,
        TILESIZE_W_dout,
        TILESIZE_W_empty_n,
        TILESIZE_W_read,
        ko_3_dout,
        ko_3_empty_n,
        ko_3_read,
        ho_dout,
        ho_empty_n,
        ho_read,
        wo_dout,
        wo_empty_n,
        wo_read,
        W_L2_dout,
        W_L2_empty_n,
        W_L2_read,
        H_L2_dout,
        H_L2_empty_n,
        H_L2_read,
        ro_dout,
        ro_empty_n,
        ro_read,
        co_dout,
        co_empty_n,
        co_read,
        so_dout,
        so_empty_n,
        so_read,
        output_l1_0_0_address0,
        output_l1_0_0_ce0,
        output_l1_0_0_q0,
        output_l1_0_1_address0,
        output_l1_0_1_ce0,
        output_l1_0_1_q0,
        output_l1_0_1_address1,
        output_l1_0_1_ce1,
        output_l1_0_1_q1,
        output_l1_0_2_address0,
        output_l1_0_2_ce0,
        output_l1_0_2_q0,
        output_l1_0_2_address1,
        output_l1_0_2_ce1,
        output_l1_0_2_q1,
        output_l1_0_3_address0,
        output_l1_0_3_ce0,
        output_l1_0_3_q0,
        output_l1_0_3_address1,
        output_l1_0_3_ce1,
        output_l1_0_3_q1,
        output_l1_0_4_address0,
        output_l1_0_4_ce0,
        output_l1_0_4_q0,
        output_l1_0_4_address1,
        output_l1_0_4_ce1,
        output_l1_0_4_q1,
        output_l1_0_5_address0,
        output_l1_0_5_ce0,
        output_l1_0_5_q0,
        output_l1_0_5_address1,
        output_l1_0_5_ce1,
        output_l1_0_5_q1,
        output_l1_0_6_address0,
        output_l1_0_6_ce0,
        output_l1_0_6_q0,
        output_l1_0_6_address1,
        output_l1_0_6_ce1,
        output_l1_0_6_q1,
        output_l1_0_7_address0,
        output_l1_0_7_ce0,
        output_l1_0_7_q0,
        output_l1_0_7_address1,
        output_l1_0_7_ce1,
        output_l1_0_7_q1,
        output_l1_1_0_address0,
        output_l1_1_0_ce0,
        output_l1_1_0_q0,
        output_l1_1_0_address1,
        output_l1_1_0_ce1,
        output_l1_1_0_q1,
        output_l1_1_1_address0,
        output_l1_1_1_ce0,
        output_l1_1_1_q0,
        output_l1_1_1_address1,
        output_l1_1_1_ce1,
        output_l1_1_1_q1,
        output_l1_1_2_address0,
        output_l1_1_2_ce0,
        output_l1_1_2_q0,
        output_l1_1_2_address1,
        output_l1_1_2_ce1,
        output_l1_1_2_q1,
        output_l1_1_3_address0,
        output_l1_1_3_ce0,
        output_l1_1_3_q0,
        output_l1_1_3_address1,
        output_l1_1_3_ce1,
        output_l1_1_3_q1,
        output_l1_1_4_address0,
        output_l1_1_4_ce0,
        output_l1_1_4_q0,
        output_l1_1_4_address1,
        output_l1_1_4_ce1,
        output_l1_1_4_q1,
        output_l1_1_5_address0,
        output_l1_1_5_ce0,
        output_l1_1_5_q0,
        output_l1_1_5_address1,
        output_l1_1_5_ce1,
        output_l1_1_5_q1,
        output_l1_1_6_address0,
        output_l1_1_6_ce0,
        output_l1_1_6_q0,
        output_l1_1_6_address1,
        output_l1_1_6_ce1,
        output_l1_1_6_q1,
        output_l1_1_7_address0,
        output_l1_1_7_ce0,
        output_l1_1_7_q0,
        output_l1_1_7_address1,
        output_l1_1_7_ce1,
        output_l1_1_7_q1,
        output_l2_0_0_address0,
        output_l2_0_0_ce0,
        output_l2_0_0_we0,
        output_l2_0_0_d0,
        output_l2_0_0_address1,
        output_l2_0_0_ce1,
        output_l2_0_0_we1,
        output_l2_0_0_d1,
        output_l2_0_1_address0,
        output_l2_0_1_ce0,
        output_l2_0_1_we0,
        output_l2_0_1_d0,
        output_l2_0_1_address1,
        output_l2_0_1_ce1,
        output_l2_0_1_we1,
        output_l2_0_1_d1,
        output_l2_0_2_address0,
        output_l2_0_2_ce0,
        output_l2_0_2_we0,
        output_l2_0_2_d0,
        output_l2_0_2_address1,
        output_l2_0_2_ce1,
        output_l2_0_2_we1,
        output_l2_0_2_d1,
        output_l2_0_3_address0,
        output_l2_0_3_ce0,
        output_l2_0_3_we0,
        output_l2_0_3_d0,
        output_l2_0_3_address1,
        output_l2_0_3_ce1,
        output_l2_0_3_we1,
        output_l2_0_3_d1,
        output_l2_0_4_address0,
        output_l2_0_4_ce0,
        output_l2_0_4_we0,
        output_l2_0_4_d0,
        output_l2_0_4_address1,
        output_l2_0_4_ce1,
        output_l2_0_4_we1,
        output_l2_0_4_d1,
        output_l2_0_5_address0,
        output_l2_0_5_ce0,
        output_l2_0_5_we0,
        output_l2_0_5_d0,
        output_l2_0_5_address1,
        output_l2_0_5_ce1,
        output_l2_0_5_we1,
        output_l2_0_5_d1,
        output_l2_0_6_address0,
        output_l2_0_6_ce0,
        output_l2_0_6_we0,
        output_l2_0_6_d0,
        output_l2_0_6_address1,
        output_l2_0_6_ce1,
        output_l2_0_6_we1,
        output_l2_0_6_d1,
        output_l2_0_7_address0,
        output_l2_0_7_ce0,
        output_l2_0_7_we0,
        output_l2_0_7_d0,
        output_l2_0_7_address1,
        output_l2_0_7_ce1,
        output_l2_0_7_we1,
        output_l2_0_7_d1,
        output_l2_1_0_address0,
        output_l2_1_0_ce0,
        output_l2_1_0_we0,
        output_l2_1_0_d0,
        output_l2_1_0_address1,
        output_l2_1_0_ce1,
        output_l2_1_0_we1,
        output_l2_1_0_d1,
        output_l2_1_1_address0,
        output_l2_1_1_ce0,
        output_l2_1_1_we0,
        output_l2_1_1_d0,
        output_l2_1_1_address1,
        output_l2_1_1_ce1,
        output_l2_1_1_we1,
        output_l2_1_1_d1,
        output_l2_1_2_address0,
        output_l2_1_2_ce0,
        output_l2_1_2_we0,
        output_l2_1_2_d0,
        output_l2_1_2_address1,
        output_l2_1_2_ce1,
        output_l2_1_2_we1,
        output_l2_1_2_d1,
        output_l2_1_3_address0,
        output_l2_1_3_ce0,
        output_l2_1_3_we0,
        output_l2_1_3_d0,
        output_l2_1_3_address1,
        output_l2_1_3_ce1,
        output_l2_1_3_we1,
        output_l2_1_3_d1,
        output_l2_1_4_address0,
        output_l2_1_4_ce0,
        output_l2_1_4_we0,
        output_l2_1_4_d0,
        output_l2_1_4_address1,
        output_l2_1_4_ce1,
        output_l2_1_4_we1,
        output_l2_1_4_d1,
        output_l2_1_5_address0,
        output_l2_1_5_ce0,
        output_l2_1_5_we0,
        output_l2_1_5_d0,
        output_l2_1_5_address1,
        output_l2_1_5_ce1,
        output_l2_1_5_we1,
        output_l2_1_5_d1,
        output_l2_1_6_address0,
        output_l2_1_6_ce0,
        output_l2_1_6_we0,
        output_l2_1_6_d0,
        output_l2_1_6_address1,
        output_l2_1_6_ce1,
        output_l2_1_6_we1,
        output_l2_1_6_d1,
        output_l2_1_7_address0,
        output_l2_1_7_ce0,
        output_l2_1_7_we0,
        output_l2_1_7_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_pp0_stage0 = 6'd16;
parameter    ap_ST_fsm_state10 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] TILESIZE_H_dout;
input   TILESIZE_H_empty_n;
output   TILESIZE_H_read;
input  [31:0] TILESIZE_W_dout;
input   TILESIZE_W_empty_n;
output   TILESIZE_W_read;
input  [10:0] ko_3_dout;
input   ko_3_empty_n;
output   ko_3_read;
input  [10:0] ho_dout;
input   ho_empty_n;
output   ho_read;
input  [11:0] wo_dout;
input   wo_empty_n;
output   wo_read;
input  [10:0] W_L2_dout;
input   W_L2_empty_n;
output   W_L2_read;
input  [10:0] H_L2_dout;
input   H_L2_empty_n;
output   H_L2_read;
input  [31:0] ro_dout;
input   ro_empty_n;
output   ro_read;
input  [31:0] co_dout;
input   co_empty_n;
output   co_read;
input  [31:0] so_dout;
input   so_empty_n;
output   so_read;
output  [7:0] output_l1_0_0_address0;
output   output_l1_0_0_ce0;
input  [31:0] output_l1_0_0_q0;
output  [7:0] output_l1_0_1_address0;
output   output_l1_0_1_ce0;
input  [31:0] output_l1_0_1_q0;
output  [7:0] output_l1_0_1_address1;
output   output_l1_0_1_ce1;
input  [31:0] output_l1_0_1_q1;
output  [7:0] output_l1_0_2_address0;
output   output_l1_0_2_ce0;
input  [31:0] output_l1_0_2_q0;
output  [7:0] output_l1_0_2_address1;
output   output_l1_0_2_ce1;
input  [31:0] output_l1_0_2_q1;
output  [7:0] output_l1_0_3_address0;
output   output_l1_0_3_ce0;
input  [31:0] output_l1_0_3_q0;
output  [7:0] output_l1_0_3_address1;
output   output_l1_0_3_ce1;
input  [31:0] output_l1_0_3_q1;
output  [7:0] output_l1_0_4_address0;
output   output_l1_0_4_ce0;
input  [31:0] output_l1_0_4_q0;
output  [7:0] output_l1_0_4_address1;
output   output_l1_0_4_ce1;
input  [31:0] output_l1_0_4_q1;
output  [7:0] output_l1_0_5_address0;
output   output_l1_0_5_ce0;
input  [31:0] output_l1_0_5_q0;
output  [7:0] output_l1_0_5_address1;
output   output_l1_0_5_ce1;
input  [31:0] output_l1_0_5_q1;
output  [7:0] output_l1_0_6_address0;
output   output_l1_0_6_ce0;
input  [31:0] output_l1_0_6_q0;
output  [7:0] output_l1_0_6_address1;
output   output_l1_0_6_ce1;
input  [31:0] output_l1_0_6_q1;
output  [7:0] output_l1_0_7_address0;
output   output_l1_0_7_ce0;
input  [31:0] output_l1_0_7_q0;
output  [7:0] output_l1_0_7_address1;
output   output_l1_0_7_ce1;
input  [31:0] output_l1_0_7_q1;
output  [7:0] output_l1_1_0_address0;
output   output_l1_1_0_ce0;
input  [31:0] output_l1_1_0_q0;
output  [7:0] output_l1_1_0_address1;
output   output_l1_1_0_ce1;
input  [31:0] output_l1_1_0_q1;
output  [7:0] output_l1_1_1_address0;
output   output_l1_1_1_ce0;
input  [31:0] output_l1_1_1_q0;
output  [7:0] output_l1_1_1_address1;
output   output_l1_1_1_ce1;
input  [31:0] output_l1_1_1_q1;
output  [7:0] output_l1_1_2_address0;
output   output_l1_1_2_ce0;
input  [31:0] output_l1_1_2_q0;
output  [7:0] output_l1_1_2_address1;
output   output_l1_1_2_ce1;
input  [31:0] output_l1_1_2_q1;
output  [7:0] output_l1_1_3_address0;
output   output_l1_1_3_ce0;
input  [31:0] output_l1_1_3_q0;
output  [7:0] output_l1_1_3_address1;
output   output_l1_1_3_ce1;
input  [31:0] output_l1_1_3_q1;
output  [7:0] output_l1_1_4_address0;
output   output_l1_1_4_ce0;
input  [31:0] output_l1_1_4_q0;
output  [7:0] output_l1_1_4_address1;
output   output_l1_1_4_ce1;
input  [31:0] output_l1_1_4_q1;
output  [7:0] output_l1_1_5_address0;
output   output_l1_1_5_ce0;
input  [31:0] output_l1_1_5_q0;
output  [7:0] output_l1_1_5_address1;
output   output_l1_1_5_ce1;
input  [31:0] output_l1_1_5_q1;
output  [7:0] output_l1_1_6_address0;
output   output_l1_1_6_ce0;
input  [31:0] output_l1_1_6_q0;
output  [7:0] output_l1_1_6_address1;
output   output_l1_1_6_ce1;
input  [31:0] output_l1_1_6_q1;
output  [7:0] output_l1_1_7_address0;
output   output_l1_1_7_ce0;
input  [31:0] output_l1_1_7_q0;
output  [7:0] output_l1_1_7_address1;
output   output_l1_1_7_ce1;
input  [31:0] output_l1_1_7_q1;
output  [10:0] output_l2_0_0_address0;
output   output_l2_0_0_ce0;
output   output_l2_0_0_we0;
output  [31:0] output_l2_0_0_d0;
output  [10:0] output_l2_0_0_address1;
output   output_l2_0_0_ce1;
output   output_l2_0_0_we1;
output  [31:0] output_l2_0_0_d1;
output  [10:0] output_l2_0_1_address0;
output   output_l2_0_1_ce0;
output   output_l2_0_1_we0;
output  [31:0] output_l2_0_1_d0;
output  [10:0] output_l2_0_1_address1;
output   output_l2_0_1_ce1;
output   output_l2_0_1_we1;
output  [31:0] output_l2_0_1_d1;
output  [10:0] output_l2_0_2_address0;
output   output_l2_0_2_ce0;
output   output_l2_0_2_we0;
output  [31:0] output_l2_0_2_d0;
output  [10:0] output_l2_0_2_address1;
output   output_l2_0_2_ce1;
output   output_l2_0_2_we1;
output  [31:0] output_l2_0_2_d1;
output  [10:0] output_l2_0_3_address0;
output   output_l2_0_3_ce0;
output   output_l2_0_3_we0;
output  [31:0] output_l2_0_3_d0;
output  [10:0] output_l2_0_3_address1;
output   output_l2_0_3_ce1;
output   output_l2_0_3_we1;
output  [31:0] output_l2_0_3_d1;
output  [10:0] output_l2_0_4_address0;
output   output_l2_0_4_ce0;
output   output_l2_0_4_we0;
output  [31:0] output_l2_0_4_d0;
output  [10:0] output_l2_0_4_address1;
output   output_l2_0_4_ce1;
output   output_l2_0_4_we1;
output  [31:0] output_l2_0_4_d1;
output  [10:0] output_l2_0_5_address0;
output   output_l2_0_5_ce0;
output   output_l2_0_5_we0;
output  [31:0] output_l2_0_5_d0;
output  [10:0] output_l2_0_5_address1;
output   output_l2_0_5_ce1;
output   output_l2_0_5_we1;
output  [31:0] output_l2_0_5_d1;
output  [10:0] output_l2_0_6_address0;
output   output_l2_0_6_ce0;
output   output_l2_0_6_we0;
output  [31:0] output_l2_0_6_d0;
output  [10:0] output_l2_0_6_address1;
output   output_l2_0_6_ce1;
output   output_l2_0_6_we1;
output  [31:0] output_l2_0_6_d1;
output  [10:0] output_l2_0_7_address0;
output   output_l2_0_7_ce0;
output   output_l2_0_7_we0;
output  [31:0] output_l2_0_7_d0;
output  [10:0] output_l2_0_7_address1;
output   output_l2_0_7_ce1;
output   output_l2_0_7_we1;
output  [31:0] output_l2_0_7_d1;
output  [10:0] output_l2_1_0_address0;
output   output_l2_1_0_ce0;
output   output_l2_1_0_we0;
output  [31:0] output_l2_1_0_d0;
output  [10:0] output_l2_1_0_address1;
output   output_l2_1_0_ce1;
output   output_l2_1_0_we1;
output  [31:0] output_l2_1_0_d1;
output  [10:0] output_l2_1_1_address0;
output   output_l2_1_1_ce0;
output   output_l2_1_1_we0;
output  [31:0] output_l2_1_1_d0;
output  [10:0] output_l2_1_1_address1;
output   output_l2_1_1_ce1;
output   output_l2_1_1_we1;
output  [31:0] output_l2_1_1_d1;
output  [10:0] output_l2_1_2_address0;
output   output_l2_1_2_ce0;
output   output_l2_1_2_we0;
output  [31:0] output_l2_1_2_d0;
output  [10:0] output_l2_1_2_address1;
output   output_l2_1_2_ce1;
output   output_l2_1_2_we1;
output  [31:0] output_l2_1_2_d1;
output  [10:0] output_l2_1_3_address0;
output   output_l2_1_3_ce0;
output   output_l2_1_3_we0;
output  [31:0] output_l2_1_3_d0;
output  [10:0] output_l2_1_3_address1;
output   output_l2_1_3_ce1;
output   output_l2_1_3_we1;
output  [31:0] output_l2_1_3_d1;
output  [10:0] output_l2_1_4_address0;
output   output_l2_1_4_ce0;
output   output_l2_1_4_we0;
output  [31:0] output_l2_1_4_d0;
output  [10:0] output_l2_1_4_address1;
output   output_l2_1_4_ce1;
output   output_l2_1_4_we1;
output  [31:0] output_l2_1_4_d1;
output  [10:0] output_l2_1_5_address0;
output   output_l2_1_5_ce0;
output   output_l2_1_5_we0;
output  [31:0] output_l2_1_5_d0;
output  [10:0] output_l2_1_5_address1;
output   output_l2_1_5_ce1;
output   output_l2_1_5_we1;
output  [31:0] output_l2_1_5_d1;
output  [10:0] output_l2_1_6_address0;
output   output_l2_1_6_ce0;
output   output_l2_1_6_we0;
output  [31:0] output_l2_1_6_d0;
output  [10:0] output_l2_1_6_address1;
output   output_l2_1_6_ce1;
output   output_l2_1_6_we1;
output  [31:0] output_l2_1_6_d1;
output  [10:0] output_l2_1_7_address0;
output   output_l2_1_7_ce0;
output   output_l2_1_7_we0;
output  [31:0] output_l2_1_7_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg TILESIZE_H_read;
reg TILESIZE_W_read;
reg ko_3_read;
reg ho_read;
reg wo_read;
reg W_L2_read;
reg H_L2_read;
reg ro_read;
reg co_read;
reg so_read;
reg output_l1_0_0_ce0;
reg output_l1_0_1_ce0;
reg output_l1_0_1_ce1;
reg output_l1_0_2_ce0;
reg output_l1_0_2_ce1;
reg output_l1_0_3_ce0;
reg output_l1_0_3_ce1;
reg output_l1_0_4_ce0;
reg output_l1_0_4_ce1;
reg output_l1_0_5_ce0;
reg output_l1_0_5_ce1;
reg output_l1_0_6_ce0;
reg output_l1_0_6_ce1;
reg output_l1_0_7_ce0;
reg output_l1_0_7_ce1;
reg output_l1_1_0_ce0;
reg output_l1_1_0_ce1;
reg output_l1_1_1_ce0;
reg output_l1_1_1_ce1;
reg output_l1_1_2_ce0;
reg output_l1_1_2_ce1;
reg output_l1_1_3_ce0;
reg output_l1_1_3_ce1;
reg output_l1_1_4_ce0;
reg output_l1_1_4_ce1;
reg output_l1_1_5_ce0;
reg output_l1_1_5_ce1;
reg output_l1_1_6_ce0;
reg output_l1_1_6_ce1;
reg output_l1_1_7_ce0;
reg output_l1_1_7_ce1;
reg output_l2_0_0_ce0;
reg output_l2_0_0_we0;
reg output_l2_0_0_ce1;
reg output_l2_0_0_we1;
reg output_l2_0_1_ce0;
reg output_l2_0_1_we0;
reg output_l2_0_1_ce1;
reg output_l2_0_1_we1;
reg output_l2_0_2_ce0;
reg output_l2_0_2_we0;
reg output_l2_0_2_ce1;
reg output_l2_0_2_we1;
reg output_l2_0_3_ce0;
reg output_l2_0_3_we0;
reg output_l2_0_3_ce1;
reg output_l2_0_3_we1;
reg output_l2_0_4_ce0;
reg output_l2_0_4_we0;
reg output_l2_0_4_ce1;
reg output_l2_0_4_we1;
reg output_l2_0_5_ce0;
reg output_l2_0_5_we0;
reg output_l2_0_5_ce1;
reg output_l2_0_5_we1;
reg output_l2_0_6_ce0;
reg output_l2_0_6_we0;
reg output_l2_0_6_ce1;
reg output_l2_0_6_we1;
reg output_l2_0_7_ce0;
reg output_l2_0_7_we0;
reg output_l2_0_7_ce1;
reg output_l2_0_7_we1;
reg output_l2_1_0_ce0;
reg output_l2_1_0_we0;
reg output_l2_1_0_ce1;
reg output_l2_1_0_we1;
reg output_l2_1_1_ce0;
reg output_l2_1_1_we0;
reg output_l2_1_1_ce1;
reg output_l2_1_1_we1;
reg output_l2_1_2_ce0;
reg output_l2_1_2_we0;
reg output_l2_1_2_ce1;
reg output_l2_1_2_we1;
reg output_l2_1_3_ce0;
reg output_l2_1_3_we0;
reg output_l2_1_3_ce1;
reg output_l2_1_3_we1;
reg output_l2_1_4_ce0;
reg output_l2_1_4_we0;
reg output_l2_1_4_ce1;
reg output_l2_1_4_we1;
reg output_l2_1_5_ce0;
reg output_l2_1_5_we0;
reg output_l2_1_5_ce1;
reg output_l2_1_5_we1;
reg output_l2_1_6_ce0;
reg output_l2_1_6_we0;
reg output_l2_1_6_ce1;
reg output_l2_1_6_we1;
reg output_l2_1_7_ce0;
reg output_l2_1_7_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] output_l2_reduction_0_0_address0;
reg    output_l2_reduction_0_0_ce0;
reg    output_l2_reduction_0_0_we0;
wire   [10:0] output_l2_reduction_0_0_address1;
reg    output_l2_reduction_0_0_ce1;
reg    output_l2_reduction_0_0_we1;
wire   [31:0] output_l2_reduction_0_0_q1;
wire   [10:0] output_l2_reduction_0_1_address0;
reg    output_l2_reduction_0_1_ce0;
reg    output_l2_reduction_0_1_we0;
reg   [10:0] output_l2_reduction_0_1_address1;
reg    output_l2_reduction_0_1_ce1;
reg    output_l2_reduction_0_1_we1;
wire   [31:0] output_l2_reduction_0_1_q1;
wire   [10:0] output_l2_reduction_0_2_address0;
reg    output_l2_reduction_0_2_ce0;
reg    output_l2_reduction_0_2_we0;
reg   [10:0] output_l2_reduction_0_2_address1;
reg    output_l2_reduction_0_2_ce1;
reg    output_l2_reduction_0_2_we1;
wire   [31:0] output_l2_reduction_0_2_q1;
wire   [10:0] output_l2_reduction_0_3_address0;
reg    output_l2_reduction_0_3_ce0;
reg    output_l2_reduction_0_3_we0;
reg   [10:0] output_l2_reduction_0_3_address1;
reg    output_l2_reduction_0_3_ce1;
reg    output_l2_reduction_0_3_we1;
wire   [31:0] output_l2_reduction_0_3_q1;
wire   [10:0] output_l2_reduction_0_4_address0;
reg    output_l2_reduction_0_4_ce0;
reg    output_l2_reduction_0_4_we0;
reg   [10:0] output_l2_reduction_0_4_address1;
reg    output_l2_reduction_0_4_ce1;
reg    output_l2_reduction_0_4_we1;
wire   [31:0] output_l2_reduction_0_4_q1;
wire   [10:0] output_l2_reduction_0_5_address0;
reg    output_l2_reduction_0_5_ce0;
reg    output_l2_reduction_0_5_we0;
reg   [10:0] output_l2_reduction_0_5_address1;
reg    output_l2_reduction_0_5_ce1;
reg    output_l2_reduction_0_5_we1;
wire   [31:0] output_l2_reduction_0_5_q1;
wire   [10:0] output_l2_reduction_0_6_address0;
reg    output_l2_reduction_0_6_ce0;
reg    output_l2_reduction_0_6_we0;
reg   [10:0] output_l2_reduction_0_6_address1;
reg    output_l2_reduction_0_6_ce1;
reg    output_l2_reduction_0_6_we1;
wire   [31:0] output_l2_reduction_0_6_q1;
wire   [10:0] output_l2_reduction_0_7_address0;
reg    output_l2_reduction_0_7_ce0;
reg    output_l2_reduction_0_7_we0;
reg   [10:0] output_l2_reduction_0_7_address1;
reg    output_l2_reduction_0_7_ce1;
reg    output_l2_reduction_0_7_we1;
wire   [31:0] output_l2_reduction_0_7_q1;
wire   [10:0] output_l2_reduction_1_0_address0;
reg    output_l2_reduction_1_0_ce0;
reg    output_l2_reduction_1_0_we0;
reg   [10:0] output_l2_reduction_1_0_address1;
reg    output_l2_reduction_1_0_ce1;
reg    output_l2_reduction_1_0_we1;
wire   [31:0] output_l2_reduction_1_0_q1;
wire   [10:0] output_l2_reduction_1_1_address0;
reg    output_l2_reduction_1_1_ce0;
reg    output_l2_reduction_1_1_we0;
reg   [10:0] output_l2_reduction_1_1_address1;
reg    output_l2_reduction_1_1_ce1;
reg    output_l2_reduction_1_1_we1;
wire   [31:0] output_l2_reduction_1_1_q1;
wire   [10:0] output_l2_reduction_1_2_address0;
reg    output_l2_reduction_1_2_ce0;
reg    output_l2_reduction_1_2_we0;
reg   [10:0] output_l2_reduction_1_2_address1;
reg    output_l2_reduction_1_2_ce1;
reg    output_l2_reduction_1_2_we1;
wire   [31:0] output_l2_reduction_1_2_q1;
wire   [10:0] output_l2_reduction_1_3_address0;
reg    output_l2_reduction_1_3_ce0;
reg    output_l2_reduction_1_3_we0;
reg   [10:0] output_l2_reduction_1_3_address1;
reg    output_l2_reduction_1_3_ce1;
reg    output_l2_reduction_1_3_we1;
wire   [31:0] output_l2_reduction_1_3_q1;
wire   [10:0] output_l2_reduction_1_4_address0;
reg    output_l2_reduction_1_4_ce0;
reg    output_l2_reduction_1_4_we0;
reg   [10:0] output_l2_reduction_1_4_address1;
reg    output_l2_reduction_1_4_ce1;
reg    output_l2_reduction_1_4_we1;
wire   [31:0] output_l2_reduction_1_4_q1;
wire   [10:0] output_l2_reduction_1_5_address0;
reg    output_l2_reduction_1_5_ce0;
reg    output_l2_reduction_1_5_we0;
reg   [10:0] output_l2_reduction_1_5_address1;
reg    output_l2_reduction_1_5_ce1;
reg    output_l2_reduction_1_5_we1;
wire   [31:0] output_l2_reduction_1_5_q1;
wire   [10:0] output_l2_reduction_1_6_address0;
reg    output_l2_reduction_1_6_ce0;
reg    output_l2_reduction_1_6_we0;
reg   [10:0] output_l2_reduction_1_6_address1;
reg    output_l2_reduction_1_6_ce1;
reg    output_l2_reduction_1_6_we1;
wire   [31:0] output_l2_reduction_1_6_q1;
wire   [10:0] output_l2_reduction_1_7_address0;
reg    output_l2_reduction_1_7_ce0;
reg    output_l2_reduction_1_7_we0;
wire   [31:0] output_l2_reduction_1_7_d0;
reg   [10:0] output_l2_reduction_1_7_address1;
reg    output_l2_reduction_1_7_ce1;
reg    output_l2_reduction_1_7_we1;
wire   [31:0] output_l2_reduction_1_7_q1;
reg    TILESIZE_H_blk_n;
reg    TILESIZE_W_blk_n;
reg    ko_3_blk_n;
reg    ho_blk_n;
reg    wo_blk_n;
reg    W_L2_blk_n;
reg    H_L2_blk_n;
reg    ro_blk_n;
reg    co_blk_n;
reg    so_blk_n;
reg   [62:0] indvar_flatten_reg_1471;
reg   [31:0] hi_reg_1482;
reg   [30:0] wi_reg_1493;
reg   [31:0] TILESIZE_H_read_reg_1888;
reg    ap_block_state1;
reg  signed [10:0] W_L2_read_reg_1908;
wire   [0:0] icmp_ln873_fu_1526_p2;
reg   [0:0] icmp_ln873_reg_1918;
wire  signed [8:0] empty_fu_1532_p1;
reg  signed [8:0] empty_reg_1922;
reg   [30:0] trunc_ln_reg_1937;
wire  signed [10:0] grp_fu_1861_p2;
reg  signed [10:0] mul_i_i_i_reg_1943;
wire    ap_CS_fsm_state4;
reg   [10:0] div5_cast_i_i_i_reg_1948;
wire  signed [10:0] grp_fu_1874_p2;
reg  signed [10:0] mul14_i_i_i_reg_1953;
wire   [62:0] bound_fu_1569_p2;
reg   [62:0] bound_reg_1958;
wire   [0:0] icmp_ln215_fu_1575_p2;
reg   [0:0] icmp_ln215_reg_1963;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln215_reg_1963_pp0_iter1_reg;
reg   [0:0] icmp_ln215_reg_1963_pp0_iter2_reg;
reg   [0:0] icmp_ln215_reg_1963_pp0_iter3_reg;
wire   [62:0] add_ln215_2_fu_1580_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] select_ln215_1_fu_1605_p3;
reg   [31:0] select_ln215_1_reg_1972;
wire   [7:0] empty_61_fu_1649_p2;
reg   [7:0] empty_61_reg_1977;
reg   [7:0] empty_61_reg_1977_pp0_iter1_reg;
(* use_dsp48 = "no" *) wire   [10:0] tmp2_fu_1655_p2;
reg   [10:0] tmp2_reg_1982;
reg   [10:0] tmp2_reg_1982_pp0_iter1_reg;
wire   [30:0] add_ln221_fu_1660_p2;
wire   [63:0] p_cast_i_i_i_fu_1666_p1;
reg   [63:0] p_cast_i_i_i_reg_1992;
wire   [63:0] idxprom19_i_i_i_fu_1685_p1;
reg   [63:0] idxprom19_i_i_i_reg_2091;
reg   [31:0] output_l1_0_0_load_reg_2111;
reg   [10:0] output_l2_reduction_0_0_addr_reg_2116;
reg   [10:0] output_l2_reduction_0_1_addr_1_reg_2127;
reg   [10:0] output_l2_reduction_0_2_addr_1_reg_2138;
reg   [10:0] output_l2_reduction_0_3_addr_1_reg_2149;
reg   [10:0] output_l2_reduction_0_4_addr_1_reg_2160;
reg   [10:0] output_l2_reduction_0_5_addr_1_reg_2171;
reg   [10:0] output_l2_reduction_0_6_addr_1_reg_2182;
reg   [10:0] output_l2_reduction_0_7_addr_1_reg_2193;
reg   [10:0] output_l2_reduction_1_0_addr_1_reg_2204;
reg   [10:0] output_l2_reduction_1_1_addr_1_reg_2215;
reg   [10:0] output_l2_reduction_1_2_addr_1_reg_2226;
reg   [10:0] output_l2_reduction_1_3_addr_1_reg_2237;
reg   [10:0] output_l2_reduction_1_4_addr_1_reg_2248;
reg   [10:0] output_l2_reduction_1_5_addr_1_reg_2259;
reg   [10:0] output_l2_reduction_1_6_addr_1_reg_2270;
reg   [10:0] output_l2_reduction_1_7_addr_1_reg_2281;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] ap_phi_mux_hi_phi_fu_1486_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_empty_62_phi_fu_1507_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_62_reg_1504;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_62_reg_1504;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_62_reg_1504;
reg   [31:0] ap_phi_reg_pp0_iter3_empty_62_reg_1504;
reg   [31:0] ap_phi_reg_pp0_iter4_empty_62_reg_1504;
wire   [31:0] add_ln238_15_fu_1853_p2;
wire   [10:0] output_l2_reduction_0_1_addr_gep_fu_951_p3;
wire   [10:0] output_l2_reduction_0_2_addr_gep_fu_978_p3;
wire   [10:0] output_l2_reduction_0_3_addr_gep_fu_1005_p3;
wire   [10:0] output_l2_reduction_0_4_addr_gep_fu_1032_p3;
wire   [10:0] output_l2_reduction_0_5_addr_gep_fu_1059_p3;
wire   [10:0] output_l2_reduction_0_6_addr_gep_fu_1086_p3;
wire   [10:0] output_l2_reduction_0_7_addr_gep_fu_1113_p3;
wire   [10:0] output_l2_reduction_1_0_addr_gep_fu_1140_p3;
wire   [10:0] output_l2_reduction_1_1_addr_gep_fu_1167_p3;
wire   [10:0] output_l2_reduction_1_2_addr_gep_fu_1194_p3;
wire   [10:0] output_l2_reduction_1_3_addr_gep_fu_1221_p3;
wire   [10:0] output_l2_reduction_1_4_addr_gep_fu_1248_p3;
wire   [10:0] output_l2_reduction_1_5_addr_gep_fu_1275_p3;
wire   [10:0] output_l2_reduction_1_6_addr_gep_fu_1302_p3;
wire   [10:0] output_l2_reduction_1_7_addr_gep_fu_1329_p3;
wire   [31:0] add_ln238_fu_1734_p2;
wire   [31:0] add_ln238_1_fu_1741_p2;
wire   [31:0] add_ln238_2_fu_1749_p2;
wire   [31:0] add_ln238_3_fu_1757_p2;
wire   [31:0] add_ln238_4_fu_1765_p2;
wire   [31:0] add_ln238_5_fu_1773_p2;
wire   [31:0] add_ln238_6_fu_1781_p2;
wire   [31:0] add_ln238_7_fu_1789_p2;
wire   [31:0] add_ln238_8_fu_1797_p2;
wire   [31:0] add_ln238_9_fu_1805_p2;
wire   [31:0] add_ln238_10_fu_1813_p2;
wire   [31:0] add_ln238_11_fu_1821_p2;
wire   [31:0] add_ln238_12_fu_1829_p2;
wire   [31:0] add_ln238_13_fu_1837_p2;
wire   [31:0] add_ln238_14_fu_1845_p2;
wire   [31:0] or_ln873_1_fu_1514_p2;
wire   [31:0] or_ln873_fu_1520_p2;
wire  signed [11:0] grp_fu_1867_p2;
wire   [31:0] bound_fu_1569_p0;
wire   [30:0] bound_fu_1569_p1;
wire   [0:0] icmp_ln221_fu_1586_p2;
wire   [31:0] add_ln215_3_fu_1599_p2;
wire  signed [8:0] mul_ln215_fu_1617_p0;
wire   [8:0] mul_ln215_fu_1617_p2;
wire   [10:0] trunc_ln215_1_fu_1632_p1;
wire   [30:0] select_ln215_fu_1591_p3;
wire   [7:0] div8_cast_i_i_i_mid2_fu_1622_p4;
wire   [7:0] empty_59_fu_1641_p1;
wire   [10:0] empty_60_fu_1645_p1;
wire  signed [10:0] grp_fu_1880_p4;
wire  signed [10:0] grp_fu_1861_p0;
wire  signed [11:0] grp_fu_1867_p0;
wire   [10:0] grp_fu_1880_p1;
reg    grp_fu_1861_ce;
wire    ap_CS_fsm_state10;
reg    grp_fu_1867_ce;
reg    grp_fu_1874_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op185_store_state8;
reg    ap_enable_operation_185;
reg    ap_enable_state8_pp0_iter3_stage0;
reg    ap_predicate_op124_load_state8;
reg    ap_enable_operation_124;
reg    ap_predicate_op262_load_state9;
reg    ap_enable_operation_262;
reg    ap_enable_state9_pp0_iter4_stage0;
reg    ap_predicate_op264_store_state9;
reg    ap_enable_operation_264;
reg    ap_predicate_op187_store_state8;
reg    ap_enable_operation_187;
reg    ap_predicate_op266_store_state9;
reg    ap_enable_operation_266;
reg    ap_predicate_op190_store_state8;
reg    ap_enable_operation_190;
reg    ap_predicate_op128_load_state8;
reg    ap_enable_operation_128;
reg    ap_predicate_op268_load_state9;
reg    ap_enable_operation_268;
reg    ap_predicate_op270_store_state9;
reg    ap_enable_operation_270;
reg    ap_predicate_op192_store_state8;
reg    ap_enable_operation_192;
reg    ap_predicate_op272_store_state9;
reg    ap_enable_operation_272;
reg    ap_predicate_op195_store_state8;
reg    ap_enable_operation_195;
reg    ap_predicate_op132_load_state8;
reg    ap_enable_operation_132;
reg    ap_predicate_op274_load_state9;
reg    ap_enable_operation_274;
reg    ap_predicate_op276_store_state9;
reg    ap_enable_operation_276;
reg    ap_predicate_op197_store_state8;
reg    ap_enable_operation_197;
reg    ap_predicate_op278_store_state9;
reg    ap_enable_operation_278;
reg    ap_predicate_op200_store_state8;
reg    ap_enable_operation_200;
reg    ap_predicate_op136_load_state8;
reg    ap_enable_operation_136;
reg    ap_predicate_op280_load_state9;
reg    ap_enable_operation_280;
reg    ap_predicate_op282_store_state9;
reg    ap_enable_operation_282;
reg    ap_predicate_op202_store_state8;
reg    ap_enable_operation_202;
reg    ap_predicate_op284_store_state9;
reg    ap_enable_operation_284;
reg    ap_predicate_op205_store_state8;
reg    ap_enable_operation_205;
reg    ap_predicate_op140_load_state8;
reg    ap_enable_operation_140;
reg    ap_predicate_op286_load_state9;
reg    ap_enable_operation_286;
reg    ap_predicate_op288_store_state9;
reg    ap_enable_operation_288;
reg    ap_predicate_op207_store_state8;
reg    ap_enable_operation_207;
reg    ap_predicate_op290_store_state9;
reg    ap_enable_operation_290;
reg    ap_predicate_op210_store_state8;
reg    ap_enable_operation_210;
reg    ap_predicate_op144_load_state8;
reg    ap_enable_operation_144;
reg    ap_predicate_op292_load_state9;
reg    ap_enable_operation_292;
reg    ap_predicate_op294_store_state9;
reg    ap_enable_operation_294;
reg    ap_predicate_op212_store_state8;
reg    ap_enable_operation_212;
reg    ap_predicate_op296_store_state9;
reg    ap_enable_operation_296;
reg    ap_predicate_op215_store_state8;
reg    ap_enable_operation_215;
reg    ap_predicate_op148_load_state8;
reg    ap_enable_operation_148;
reg    ap_predicate_op298_load_state9;
reg    ap_enable_operation_298;
reg    ap_predicate_op300_store_state9;
reg    ap_enable_operation_300;
reg    ap_predicate_op217_store_state8;
reg    ap_enable_operation_217;
reg    ap_predicate_op302_store_state9;
reg    ap_enable_operation_302;
reg    ap_predicate_op220_store_state8;
reg    ap_enable_operation_220;
reg    ap_predicate_op152_load_state8;
reg    ap_enable_operation_152;
reg    ap_predicate_op304_load_state9;
reg    ap_enable_operation_304;
reg    ap_predicate_op306_store_state9;
reg    ap_enable_operation_306;
reg    ap_predicate_op222_store_state8;
reg    ap_enable_operation_222;
reg    ap_predicate_op308_store_state9;
reg    ap_enable_operation_308;
reg    ap_predicate_op225_store_state8;
reg    ap_enable_operation_225;
reg    ap_predicate_op156_load_state8;
reg    ap_enable_operation_156;
reg    ap_predicate_op310_load_state9;
reg    ap_enable_operation_310;
reg    ap_predicate_op312_store_state9;
reg    ap_enable_operation_312;
reg    ap_predicate_op227_store_state8;
reg    ap_enable_operation_227;
reg    ap_predicate_op314_store_state9;
reg    ap_enable_operation_314;
reg    ap_predicate_op230_store_state8;
reg    ap_enable_operation_230;
reg    ap_predicate_op160_load_state8;
reg    ap_enable_operation_160;
reg    ap_predicate_op316_load_state9;
reg    ap_enable_operation_316;
reg    ap_predicate_op318_store_state9;
reg    ap_enable_operation_318;
reg    ap_predicate_op232_store_state8;
reg    ap_enable_operation_232;
reg    ap_predicate_op320_store_state9;
reg    ap_enable_operation_320;
reg    ap_predicate_op235_store_state8;
reg    ap_enable_operation_235;
reg    ap_predicate_op164_load_state8;
reg    ap_enable_operation_164;
reg    ap_predicate_op322_load_state9;
reg    ap_enable_operation_322;
reg    ap_predicate_op324_store_state9;
reg    ap_enable_operation_324;
reg    ap_predicate_op237_store_state8;
reg    ap_enable_operation_237;
reg    ap_predicate_op326_store_state9;
reg    ap_enable_operation_326;
reg    ap_predicate_op240_store_state8;
reg    ap_enable_operation_240;
reg    ap_predicate_op168_load_state8;
reg    ap_enable_operation_168;
reg    ap_predicate_op328_load_state9;
reg    ap_enable_operation_328;
reg    ap_predicate_op330_store_state9;
reg    ap_enable_operation_330;
reg    ap_predicate_op242_store_state8;
reg    ap_enable_operation_242;
reg    ap_predicate_op332_store_state9;
reg    ap_enable_operation_332;
reg    ap_predicate_op245_store_state8;
reg    ap_enable_operation_245;
reg    ap_predicate_op172_load_state8;
reg    ap_enable_operation_172;
reg    ap_predicate_op334_load_state9;
reg    ap_enable_operation_334;
reg    ap_predicate_op336_store_state9;
reg    ap_enable_operation_336;
reg    ap_predicate_op247_store_state8;
reg    ap_enable_operation_247;
reg    ap_predicate_op338_store_state9;
reg    ap_enable_operation_338;
reg    ap_predicate_op250_store_state8;
reg    ap_enable_operation_250;
reg    ap_predicate_op176_load_state8;
reg    ap_enable_operation_176;
reg    ap_predicate_op340_load_state9;
reg    ap_enable_operation_340;
reg    ap_predicate_op342_store_state9;
reg    ap_enable_operation_342;
reg    ap_predicate_op252_store_state8;
reg    ap_enable_operation_252;
reg    ap_predicate_op344_store_state9;
reg    ap_enable_operation_344;
reg    ap_predicate_op255_store_state8;
reg    ap_enable_operation_255;
reg    ap_predicate_op180_load_state8;
reg    ap_enable_operation_180;
reg    ap_predicate_op346_load_state9;
reg    ap_enable_operation_346;
reg    ap_predicate_op348_store_state9;
reg    ap_enable_operation_348;
reg    ap_predicate_op257_store_state8;
reg    ap_enable_operation_257;
reg    ap_predicate_op350_store_state9;
reg    ap_enable_operation_350;
reg    ap_predicate_op260_store_state8;
reg    ap_enable_operation_260;
reg    ap_predicate_op184_load_state8;
reg    ap_enable_operation_184;
reg    ap_predicate_op352_load_state9;
reg    ap_enable_operation_352;
reg    ap_predicate_op354_store_state9;
reg    ap_enable_operation_354;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [62:0] bound_fu_1569_p00;
wire   [62:0] bound_fu_1569_p10;
reg    ap_condition_883;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_0_0_address0),
    .ce0(output_l2_reduction_0_0_ce0),
    .we0(output_l2_reduction_0_0_we0),
    .d0(add_ln238_fu_1734_p2),
    .address1(output_l2_reduction_0_0_address1),
    .ce1(output_l2_reduction_0_0_ce1),
    .we1(output_l2_reduction_0_0_we1),
    .d1(output_l1_0_0_q0),
    .q1(output_l2_reduction_0_0_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_0_1_address0),
    .ce0(output_l2_reduction_0_1_ce0),
    .we0(output_l2_reduction_0_1_we0),
    .d0(add_ln238_1_fu_1741_p2),
    .address1(output_l2_reduction_0_1_address1),
    .ce1(output_l2_reduction_0_1_ce1),
    .we1(output_l2_reduction_0_1_we1),
    .d1(output_l1_0_1_q1),
    .q1(output_l2_reduction_0_1_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_0_2_address0),
    .ce0(output_l2_reduction_0_2_ce0),
    .we0(output_l2_reduction_0_2_we0),
    .d0(add_ln238_2_fu_1749_p2),
    .address1(output_l2_reduction_0_2_address1),
    .ce1(output_l2_reduction_0_2_ce1),
    .we1(output_l2_reduction_0_2_we1),
    .d1(output_l1_0_2_q1),
    .q1(output_l2_reduction_0_2_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_0_3_address0),
    .ce0(output_l2_reduction_0_3_ce0),
    .we0(output_l2_reduction_0_3_we0),
    .d0(add_ln238_3_fu_1757_p2),
    .address1(output_l2_reduction_0_3_address1),
    .ce1(output_l2_reduction_0_3_ce1),
    .we1(output_l2_reduction_0_3_we1),
    .d1(output_l1_0_3_q1),
    .q1(output_l2_reduction_0_3_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_0_4_address0),
    .ce0(output_l2_reduction_0_4_ce0),
    .we0(output_l2_reduction_0_4_we0),
    .d0(add_ln238_4_fu_1765_p2),
    .address1(output_l2_reduction_0_4_address1),
    .ce1(output_l2_reduction_0_4_ce1),
    .we1(output_l2_reduction_0_4_we1),
    .d1(output_l1_0_4_q1),
    .q1(output_l2_reduction_0_4_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_0_5_address0),
    .ce0(output_l2_reduction_0_5_ce0),
    .we0(output_l2_reduction_0_5_we0),
    .d0(add_ln238_5_fu_1773_p2),
    .address1(output_l2_reduction_0_5_address1),
    .ce1(output_l2_reduction_0_5_ce1),
    .we1(output_l2_reduction_0_5_we1),
    .d1(output_l1_0_5_q1),
    .q1(output_l2_reduction_0_5_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_0_6_address0),
    .ce0(output_l2_reduction_0_6_ce0),
    .we0(output_l2_reduction_0_6_we0),
    .d0(add_ln238_6_fu_1781_p2),
    .address1(output_l2_reduction_0_6_address1),
    .ce1(output_l2_reduction_0_6_ce1),
    .we1(output_l2_reduction_0_6_we1),
    .d1(output_l1_0_6_q1),
    .q1(output_l2_reduction_0_6_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_0_7_address0),
    .ce0(output_l2_reduction_0_7_ce0),
    .we0(output_l2_reduction_0_7_we0),
    .d0(add_ln238_7_fu_1789_p2),
    .address1(output_l2_reduction_0_7_address1),
    .ce1(output_l2_reduction_0_7_ce1),
    .we1(output_l2_reduction_0_7_we1),
    .d1(output_l1_0_7_q1),
    .q1(output_l2_reduction_0_7_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_1_0_address0),
    .ce0(output_l2_reduction_1_0_ce0),
    .we0(output_l2_reduction_1_0_we0),
    .d0(add_ln238_8_fu_1797_p2),
    .address1(output_l2_reduction_1_0_address1),
    .ce1(output_l2_reduction_1_0_ce1),
    .we1(output_l2_reduction_1_0_we1),
    .d1(output_l1_1_0_q1),
    .q1(output_l2_reduction_1_0_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_1_1_address0),
    .ce0(output_l2_reduction_1_1_ce0),
    .we0(output_l2_reduction_1_1_we0),
    .d0(add_ln238_9_fu_1805_p2),
    .address1(output_l2_reduction_1_1_address1),
    .ce1(output_l2_reduction_1_1_ce1),
    .we1(output_l2_reduction_1_1_we1),
    .d1(output_l1_1_1_q1),
    .q1(output_l2_reduction_1_1_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_1_2_address0),
    .ce0(output_l2_reduction_1_2_ce0),
    .we0(output_l2_reduction_1_2_we0),
    .d0(add_ln238_10_fu_1813_p2),
    .address1(output_l2_reduction_1_2_address1),
    .ce1(output_l2_reduction_1_2_ce1),
    .we1(output_l2_reduction_1_2_we1),
    .d1(output_l1_1_2_q1),
    .q1(output_l2_reduction_1_2_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_1_3_address0),
    .ce0(output_l2_reduction_1_3_ce0),
    .we0(output_l2_reduction_1_3_we0),
    .d0(add_ln238_11_fu_1821_p2),
    .address1(output_l2_reduction_1_3_address1),
    .ce1(output_l2_reduction_1_3_ce1),
    .we1(output_l2_reduction_1_3_we1),
    .d1(output_l1_1_3_q1),
    .q1(output_l2_reduction_1_3_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_1_4_address0),
    .ce0(output_l2_reduction_1_4_ce0),
    .we0(output_l2_reduction_1_4_we0),
    .d0(add_ln238_12_fu_1829_p2),
    .address1(output_l2_reduction_1_4_address1),
    .ce1(output_l2_reduction_1_4_ce1),
    .we1(output_l2_reduction_1_4_we1),
    .d1(output_l1_1_4_q1),
    .q1(output_l2_reduction_1_4_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_1_5_address0),
    .ce0(output_l2_reduction_1_5_ce0),
    .we0(output_l2_reduction_1_5_we0),
    .d0(add_ln238_13_fu_1837_p2),
    .address1(output_l2_reduction_1_5_address1),
    .ce1(output_l2_reduction_1_5_ce1),
    .we1(output_l2_reduction_1_5_we1),
    .d1(output_l1_1_5_q1),
    .q1(output_l2_reduction_1_5_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_1_6_address0),
    .ce0(output_l2_reduction_1_6_ce0),
    .we0(output_l2_reduction_1_6_we0),
    .d0(add_ln238_14_fu_1845_p2),
    .address1(output_l2_reduction_1_6_address1),
    .ce1(output_l2_reduction_1_6_ce1),
    .we1(output_l2_reduction_1_6_we1),
    .d1(output_l1_1_6_q1),
    .q1(output_l2_reduction_1_6_q1)
);

Conv_sysarr_runOutputL1toL2_output_l2_reduction_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1568 ),
    .AddressWidth( 11 ))
output_l2_reduction_1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_l2_reduction_1_7_address0),
    .ce0(output_l2_reduction_1_7_ce0),
    .we0(output_l2_reduction_1_7_we0),
    .d0(output_l2_reduction_1_7_d0),
    .address1(output_l2_reduction_1_7_address1),
    .ce1(output_l2_reduction_1_7_ce1),
    .we1(output_l2_reduction_1_7_we1),
    .d1(output_l1_1_7_q1),
    .q1(output_l2_reduction_1_7_q1)
);

Conv_sysarr_mul_32ns_31ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 63 ))
mul_32ns_31ns_63_1_1_U590(
    .din0(bound_fu_1569_p0),
    .din1(bound_fu_1569_p1),
    .dout(bound_fu_1569_p2)
);

Conv_sysarr_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U591(
    .din0(mul_ln215_fu_1617_p0),
    .din1(empty_reg_1922),
    .dout(mul_ln215_fu_1617_p2)
);

Conv_sysarr_mul_mul_11s_11s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_mul_11s_11s_11_4_1_U592(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1861_p0),
    .din1(ho_dout),
    .ce(grp_fu_1861_ce),
    .dout(grp_fu_1861_p2)
);

Conv_sysarr_mul_mul_12s_12s_12_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_mul_12s_12s_12_4_1_U593(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1867_p0),
    .din1(wo_dout),
    .ce(grp_fu_1867_ce),
    .dout(grp_fu_1867_p2)
);

Conv_sysarr_mul_mul_11s_11s_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mul_mul_11s_11s_11_4_1_U594(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(H_L2_dout),
    .din1(ko_3_dout),
    .ce(grp_fu_1874_ce),
    .dout(grp_fu_1874_p2)
);

Conv_sysarr_ama_addmuladd_11s_11ns_11s_11ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
ama_addmuladd_11s_11ns_11s_11ns_11_4_1_U595(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul14_i_i_i_reg_1953),
    .din1(grp_fu_1880_p1),
    .din2(W_L2_read_reg_1908),
    .din3(tmp2_reg_1982_pp0_iter1_reg),
    .ce(1'b1),
    .dout(grp_fu_1880_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1))) begin
            ap_phi_reg_pp0_iter4_empty_62_reg_1504 <= output_l1_1_7_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_62_reg_1504 <= ap_phi_reg_pp0_iter3_empty_62_reg_1504;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_reg_1963 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hi_reg_1482 <= select_ln215_1_reg_1972;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        hi_reg_1482 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_1575_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1471 <= add_ln215_2_fu_1580_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten_reg_1471 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_1575_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wi_reg_1493 <= add_ln221_fu_1660_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        wi_reg_1493 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        TILESIZE_H_read_reg_1888 <= TILESIZE_H_dout;
        W_L2_read_reg_1908 <= W_L2_dout;
        empty_reg_1922 <= empty_fu_1532_p1;
        icmp_ln873_reg_1918 <= icmp_ln873_fu_1526_p2;
        trunc_ln_reg_1937 <= {{TILESIZE_W_dout[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_62_reg_1504 <= ap_phi_reg_pp0_iter0_empty_62_reg_1504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_62_reg_1504 <= ap_phi_reg_pp0_iter1_empty_62_reg_1504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_empty_62_reg_1504 <= ap_phi_reg_pp0_iter2_empty_62_reg_1504;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bound_reg_1958 <= bound_fu_1569_p2;
        div5_cast_i_i_i_reg_1948 <= {{grp_fu_1867_p2[11:1]}};
        mul14_i_i_i_reg_1953 <= grp_fu_1874_p2;
        mul_i_i_i_reg_1943 <= grp_fu_1861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_1575_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_61_reg_1977 <= empty_61_fu_1649_p2;
        tmp2_reg_1982 <= tmp2_fu_1655_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_61_reg_1977_pp0_iter1_reg <= empty_61_reg_1977;
        icmp_ln215_reg_1963 <= icmp_ln215_fu_1575_p2;
        icmp_ln215_reg_1963_pp0_iter1_reg <= icmp_ln215_reg_1963;
        tmp2_reg_1982_pp0_iter1_reg <= tmp2_reg_1982;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln215_reg_1963_pp0_iter2_reg <= icmp_ln215_reg_1963_pp0_iter1_reg;
        icmp_ln215_reg_1963_pp0_iter3_reg <= icmp_ln215_reg_1963_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        idxprom19_i_i_i_reg_2091[10 : 0] <= idxprom19_i_i_i_fu_1685_p1[10 : 0];
        output_l1_0_0_load_reg_2111 <= output_l1_0_0_q0;
        output_l2_reduction_0_0_addr_reg_2116 <= idxprom19_i_i_i_fu_1685_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_1_addr_1_reg_2127 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_0_2_addr_1_reg_2138 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_0_3_addr_1_reg_2149 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_0_4_addr_1_reg_2160 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_0_5_addr_1_reg_2171 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_0_6_addr_1_reg_2182 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_0_7_addr_1_reg_2193 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_1_0_addr_1_reg_2204 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_1_1_addr_1_reg_2215 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_1_2_addr_1_reg_2226 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_1_3_addr_1_reg_2237 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_1_4_addr_1_reg_2248 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_1_5_addr_1_reg_2259 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_1_6_addr_1_reg_2270 <= idxprom19_i_i_i_fu_1685_p1;
        output_l2_reduction_1_7_addr_1_reg_2281 <= idxprom19_i_i_i_fu_1685_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln215_reg_1963_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_cast_i_i_i_reg_1992[7 : 0] <= p_cast_i_i_i_fu_1666_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln215_fu_1575_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln215_1_reg_1972 <= select_ln215_1_fu_1605_p3;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        H_L2_blk_n = H_L2_empty_n;
    end else begin
        H_L2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        H_L2_read = 1'b1;
    end else begin
        H_L2_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        TILESIZE_H_blk_n = TILESIZE_H_empty_n;
    end else begin
        TILESIZE_H_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        TILESIZE_H_read = 1'b1;
    end else begin
        TILESIZE_H_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        TILESIZE_W_blk_n = TILESIZE_W_empty_n;
    end else begin
        TILESIZE_W_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        TILESIZE_W_read = 1'b1;
    end else begin
        TILESIZE_W_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        W_L2_blk_n = W_L2_empty_n;
    end else begin
        W_L2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        W_L2_read = 1'b1;
    end else begin
        W_L2_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln215_fu_1575_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0))) begin
        ap_phi_mux_empty_62_phi_fu_1507_p4 = add_ln238_15_fu_1853_p2;
    end else begin
        ap_phi_mux_empty_62_phi_fu_1507_p4 = ap_phi_reg_pp0_iter4_empty_62_reg_1504;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln215_reg_1963 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_hi_phi_fu_1486_p4 = select_ln215_1_reg_1972;
    end else begin
        ap_phi_mux_hi_phi_fu_1486_p4 = hi_reg_1482;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        co_blk_n = co_empty_n;
    end else begin
        co_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        co_read = 1'b1;
    end else begin
        co_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state1) & ((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))))) begin
        grp_fu_1861_ce = 1'b0;
    end else begin
        grp_fu_1861_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state1) & ((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))))) begin
        grp_fu_1867_ce = 1'b0;
    end else begin
        grp_fu_1867_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state1) & ((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))))) begin
        grp_fu_1874_ce = 1'b0;
    end else begin
        grp_fu_1874_ce = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ho_blk_n = ho_empty_n;
    end else begin
        ho_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ho_read = 1'b1;
    end else begin
        ho_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ko_3_blk_n = ko_3_empty_n;
    end else begin
        ko_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ko_3_read = 1'b1;
    end else begin
        ko_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_0_ce0 = 1'b1;
    end else begin
        output_l1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_1_ce0 = 1'b1;
    end else begin
        output_l1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_1_ce1 = 1'b1;
    end else begin
        output_l1_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_2_ce0 = 1'b1;
    end else begin
        output_l1_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_2_ce1 = 1'b1;
    end else begin
        output_l1_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_3_ce0 = 1'b1;
    end else begin
        output_l1_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_3_ce1 = 1'b1;
    end else begin
        output_l1_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_4_ce0 = 1'b1;
    end else begin
        output_l1_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_4_ce1 = 1'b1;
    end else begin
        output_l1_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_5_ce0 = 1'b1;
    end else begin
        output_l1_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_5_ce1 = 1'b1;
    end else begin
        output_l1_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_6_ce0 = 1'b1;
    end else begin
        output_l1_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_6_ce1 = 1'b1;
    end else begin
        output_l1_0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_7_ce0 = 1'b1;
    end else begin
        output_l1_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_0_7_ce1 = 1'b1;
    end else begin
        output_l1_0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_0_ce0 = 1'b1;
    end else begin
        output_l1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_0_ce1 = 1'b1;
    end else begin
        output_l1_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_1_ce0 = 1'b1;
    end else begin
        output_l1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_1_ce1 = 1'b1;
    end else begin
        output_l1_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_2_ce0 = 1'b1;
    end else begin
        output_l1_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_2_ce1 = 1'b1;
    end else begin
        output_l1_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_3_ce0 = 1'b1;
    end else begin
        output_l1_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_3_ce1 = 1'b1;
    end else begin
        output_l1_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_4_ce0 = 1'b1;
    end else begin
        output_l1_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_4_ce1 = 1'b1;
    end else begin
        output_l1_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_5_ce0 = 1'b1;
    end else begin
        output_l1_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_5_ce1 = 1'b1;
    end else begin
        output_l1_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_6_ce0 = 1'b1;
    end else begin
        output_l1_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_6_ce1 = 1'b1;
    end else begin
        output_l1_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_7_ce0 = 1'b1;
    end else begin
        output_l1_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l1_1_7_ce1 = 1'b1;
    end else begin
        output_l1_1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_0_ce0 = 1'b1;
    end else begin
        output_l2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_0_ce1 = 1'b1;
    end else begin
        output_l2_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_0_0_we0 = 1'b1;
    end else begin
        output_l2_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_0_0_we1 = 1'b1;
    end else begin
        output_l2_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_1_ce0 = 1'b1;
    end else begin
        output_l2_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_1_ce1 = 1'b1;
    end else begin
        output_l2_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_0_1_we0 = 1'b1;
    end else begin
        output_l2_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_0_1_we1 = 1'b1;
    end else begin
        output_l2_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_2_ce0 = 1'b1;
    end else begin
        output_l2_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_2_ce1 = 1'b1;
    end else begin
        output_l2_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_0_2_we0 = 1'b1;
    end else begin
        output_l2_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_0_2_we1 = 1'b1;
    end else begin
        output_l2_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_3_ce0 = 1'b1;
    end else begin
        output_l2_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_3_ce1 = 1'b1;
    end else begin
        output_l2_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_0_3_we0 = 1'b1;
    end else begin
        output_l2_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_0_3_we1 = 1'b1;
    end else begin
        output_l2_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_4_ce0 = 1'b1;
    end else begin
        output_l2_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_4_ce1 = 1'b1;
    end else begin
        output_l2_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_0_4_we0 = 1'b1;
    end else begin
        output_l2_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_0_4_we1 = 1'b1;
    end else begin
        output_l2_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_5_ce0 = 1'b1;
    end else begin
        output_l2_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_5_ce1 = 1'b1;
    end else begin
        output_l2_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_0_5_we0 = 1'b1;
    end else begin
        output_l2_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_0_5_we1 = 1'b1;
    end else begin
        output_l2_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_6_ce0 = 1'b1;
    end else begin
        output_l2_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_6_ce1 = 1'b1;
    end else begin
        output_l2_0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_0_6_we0 = 1'b1;
    end else begin
        output_l2_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_0_6_we1 = 1'b1;
    end else begin
        output_l2_0_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_7_ce0 = 1'b1;
    end else begin
        output_l2_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_0_7_ce1 = 1'b1;
    end else begin
        output_l2_0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_0_7_we0 = 1'b1;
    end else begin
        output_l2_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_0_7_we1 = 1'b1;
    end else begin
        output_l2_0_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_0_ce0 = 1'b1;
    end else begin
        output_l2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_0_ce1 = 1'b1;
    end else begin
        output_l2_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_1_0_we0 = 1'b1;
    end else begin
        output_l2_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_1_0_we1 = 1'b1;
    end else begin
        output_l2_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_1_ce0 = 1'b1;
    end else begin
        output_l2_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_1_ce1 = 1'b1;
    end else begin
        output_l2_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_1_1_we0 = 1'b1;
    end else begin
        output_l2_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_1_1_we1 = 1'b1;
    end else begin
        output_l2_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_2_ce0 = 1'b1;
    end else begin
        output_l2_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_2_ce1 = 1'b1;
    end else begin
        output_l2_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_1_2_we0 = 1'b1;
    end else begin
        output_l2_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_1_2_we1 = 1'b1;
    end else begin
        output_l2_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_3_ce0 = 1'b1;
    end else begin
        output_l2_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_3_ce1 = 1'b1;
    end else begin
        output_l2_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_1_3_we0 = 1'b1;
    end else begin
        output_l2_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_1_3_we1 = 1'b1;
    end else begin
        output_l2_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_4_ce0 = 1'b1;
    end else begin
        output_l2_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_4_ce1 = 1'b1;
    end else begin
        output_l2_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_1_4_we0 = 1'b1;
    end else begin
        output_l2_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_1_4_we1 = 1'b1;
    end else begin
        output_l2_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_5_ce0 = 1'b1;
    end else begin
        output_l2_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_5_ce1 = 1'b1;
    end else begin
        output_l2_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_1_5_we0 = 1'b1;
    end else begin
        output_l2_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_1_5_we1 = 1'b1;
    end else begin
        output_l2_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_6_ce0 = 1'b1;
    end else begin
        output_l2_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_6_ce1 = 1'b1;
    end else begin
        output_l2_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_1_6_we0 = 1'b1;
    end else begin
        output_l2_1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_1_6_we1 = 1'b1;
    end else begin
        output_l2_1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_7_ce0 = 1'b1;
    end else begin
        output_l2_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_1_7_we0 = 1'b1;
    end else begin
        output_l2_1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_0_0_ce0 = 1'b1;
    end else begin
        output_l2_reduction_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_0_0_ce1 = 1'b1;
    end else begin
        output_l2_reduction_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_0_we0 = 1'b1;
    end else begin
        output_l2_reduction_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_0_0_we1 = 1'b1;
    end else begin
        output_l2_reduction_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_0_1_address1 = output_l2_reduction_0_1_addr_gep_fu_951_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_0_1_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_0_1_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_0_1_ce0 = 1'b1;
    end else begin
        output_l2_reduction_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_0_1_ce1 = 1'b1;
    end else begin
        output_l2_reduction_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_1_we0 = 1'b1;
    end else begin
        output_l2_reduction_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_0_1_we1 = 1'b1;
    end else begin
        output_l2_reduction_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_0_2_address1 = output_l2_reduction_0_2_addr_gep_fu_978_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_0_2_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_0_2_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_0_2_ce0 = 1'b1;
    end else begin
        output_l2_reduction_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_0_2_ce1 = 1'b1;
    end else begin
        output_l2_reduction_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_2_we0 = 1'b1;
    end else begin
        output_l2_reduction_0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_0_2_we1 = 1'b1;
    end else begin
        output_l2_reduction_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_0_3_address1 = output_l2_reduction_0_3_addr_gep_fu_1005_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_0_3_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_0_3_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_0_3_ce0 = 1'b1;
    end else begin
        output_l2_reduction_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_0_3_ce1 = 1'b1;
    end else begin
        output_l2_reduction_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_3_we0 = 1'b1;
    end else begin
        output_l2_reduction_0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_0_3_we1 = 1'b1;
    end else begin
        output_l2_reduction_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_0_4_address1 = output_l2_reduction_0_4_addr_gep_fu_1032_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_0_4_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_0_4_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_0_4_ce0 = 1'b1;
    end else begin
        output_l2_reduction_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_0_4_ce1 = 1'b1;
    end else begin
        output_l2_reduction_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_4_we0 = 1'b1;
    end else begin
        output_l2_reduction_0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_0_4_we1 = 1'b1;
    end else begin
        output_l2_reduction_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_0_5_address1 = output_l2_reduction_0_5_addr_gep_fu_1059_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_0_5_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_0_5_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_0_5_ce0 = 1'b1;
    end else begin
        output_l2_reduction_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_0_5_ce1 = 1'b1;
    end else begin
        output_l2_reduction_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_5_we0 = 1'b1;
    end else begin
        output_l2_reduction_0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_0_5_we1 = 1'b1;
    end else begin
        output_l2_reduction_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_0_6_address1 = output_l2_reduction_0_6_addr_gep_fu_1086_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_0_6_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_0_6_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_0_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_0_6_ce0 = 1'b1;
    end else begin
        output_l2_reduction_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_0_6_ce1 = 1'b1;
    end else begin
        output_l2_reduction_0_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_6_we0 = 1'b1;
    end else begin
        output_l2_reduction_0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_0_6_we1 = 1'b1;
    end else begin
        output_l2_reduction_0_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_0_7_address1 = output_l2_reduction_0_7_addr_gep_fu_1113_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_0_7_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_0_7_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_0_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_0_7_ce0 = 1'b1;
    end else begin
        output_l2_reduction_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_0_7_ce1 = 1'b1;
    end else begin
        output_l2_reduction_0_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_0_7_we0 = 1'b1;
    end else begin
        output_l2_reduction_0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_0_7_we1 = 1'b1;
    end else begin
        output_l2_reduction_0_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_1_0_address1 = output_l2_reduction_1_0_addr_gep_fu_1140_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_1_0_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_1_0_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_1_0_ce0 = 1'b1;
    end else begin
        output_l2_reduction_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_1_0_ce1 = 1'b1;
    end else begin
        output_l2_reduction_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_1_0_we0 = 1'b1;
    end else begin
        output_l2_reduction_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_1_0_we1 = 1'b1;
    end else begin
        output_l2_reduction_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_1_1_address1 = output_l2_reduction_1_1_addr_gep_fu_1167_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_1_1_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_1_1_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_1_1_ce0 = 1'b1;
    end else begin
        output_l2_reduction_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_1_1_ce1 = 1'b1;
    end else begin
        output_l2_reduction_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_1_1_we0 = 1'b1;
    end else begin
        output_l2_reduction_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_1_1_we1 = 1'b1;
    end else begin
        output_l2_reduction_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_1_2_address1 = output_l2_reduction_1_2_addr_gep_fu_1194_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_1_2_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_1_2_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_1_2_ce0 = 1'b1;
    end else begin
        output_l2_reduction_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_1_2_ce1 = 1'b1;
    end else begin
        output_l2_reduction_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_1_2_we0 = 1'b1;
    end else begin
        output_l2_reduction_1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_1_2_we1 = 1'b1;
    end else begin
        output_l2_reduction_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_1_3_address1 = output_l2_reduction_1_3_addr_gep_fu_1221_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_1_3_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_1_3_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_1_3_ce0 = 1'b1;
    end else begin
        output_l2_reduction_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_1_3_ce1 = 1'b1;
    end else begin
        output_l2_reduction_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_1_3_we0 = 1'b1;
    end else begin
        output_l2_reduction_1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_1_3_we1 = 1'b1;
    end else begin
        output_l2_reduction_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_1_4_address1 = output_l2_reduction_1_4_addr_gep_fu_1248_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_1_4_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_1_4_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_1_4_ce0 = 1'b1;
    end else begin
        output_l2_reduction_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_1_4_ce1 = 1'b1;
    end else begin
        output_l2_reduction_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_1_4_we0 = 1'b1;
    end else begin
        output_l2_reduction_1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_1_4_we1 = 1'b1;
    end else begin
        output_l2_reduction_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_1_5_address1 = output_l2_reduction_1_5_addr_gep_fu_1275_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_1_5_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_1_5_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_1_5_ce0 = 1'b1;
    end else begin
        output_l2_reduction_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_1_5_ce1 = 1'b1;
    end else begin
        output_l2_reduction_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_1_5_we0 = 1'b1;
    end else begin
        output_l2_reduction_1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_1_5_we1 = 1'b1;
    end else begin
        output_l2_reduction_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_1_6_address1 = output_l2_reduction_1_6_addr_gep_fu_1302_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_1_6_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_1_6_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_1_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_1_6_ce0 = 1'b1;
    end else begin
        output_l2_reduction_1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_1_6_ce1 = 1'b1;
    end else begin
        output_l2_reduction_1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_1_6_we0 = 1'b1;
    end else begin
        output_l2_reduction_1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_1_6_we1 = 1'b1;
    end else begin
        output_l2_reduction_1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_883)) begin
        if ((icmp_ln873_reg_1918 == 1'd1)) begin
            output_l2_reduction_1_7_address1 = output_l2_reduction_1_7_addr_gep_fu_1329_p3;
        end else if ((icmp_ln873_reg_1918 == 1'd0)) begin
            output_l2_reduction_1_7_address1 = idxprom19_i_i_i_fu_1685_p1;
        end else begin
            output_l2_reduction_1_7_address1 = 'bx;
        end
    end else begin
        output_l2_reduction_1_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_l2_reduction_1_7_ce0 = 1'b1;
    end else begin
        output_l2_reduction_1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1)))) begin
        output_l2_reduction_1_7_ce1 = 1'b1;
    end else begin
        output_l2_reduction_1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd0))) begin
        output_l2_reduction_1_7_we0 = 1'b1;
    end else begin
        output_l2_reduction_1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln873_reg_1918 == 1'd1))) begin
        output_l2_reduction_1_7_we1 = 1'b1;
    end else begin
        output_l2_reduction_1_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ro_blk_n = ro_empty_n;
    end else begin
        ro_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ro_read = 1'b1;
    end else begin
        ro_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        so_blk_n = so_empty_n;
    end else begin
        so_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        so_read = 1'b1;
    end else begin
        so_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        wo_blk_n = wo_empty_n;
    end else begin
        wo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        wo_read = 1'b1;
    end else begin
        wo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln215_fu_1575_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln215_fu_1575_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln215_2_fu_1580_p2 = (indvar_flatten_reg_1471 + 63'd1);

assign add_ln215_3_fu_1599_p2 = (32'd1 + ap_phi_mux_hi_phi_fu_1486_p4);

assign add_ln221_fu_1660_p2 = (select_ln215_fu_1591_p3 + 31'd1);

assign add_ln238_10_fu_1813_p2 = (output_l2_reduction_1_2_q1 + output_l1_1_2_q0);

assign add_ln238_11_fu_1821_p2 = (output_l2_reduction_1_3_q1 + output_l1_1_3_q0);

assign add_ln238_12_fu_1829_p2 = (output_l2_reduction_1_4_q1 + output_l1_1_4_q0);

assign add_ln238_13_fu_1837_p2 = (output_l2_reduction_1_5_q1 + output_l1_1_5_q0);

assign add_ln238_14_fu_1845_p2 = (output_l2_reduction_1_6_q1 + output_l1_1_6_q0);

assign add_ln238_15_fu_1853_p2 = (output_l2_reduction_1_7_q1 + output_l1_1_7_q0);

assign add_ln238_1_fu_1741_p2 = (output_l2_reduction_0_1_q1 + output_l1_0_1_q0);

assign add_ln238_2_fu_1749_p2 = (output_l2_reduction_0_2_q1 + output_l1_0_2_q0);

assign add_ln238_3_fu_1757_p2 = (output_l2_reduction_0_3_q1 + output_l1_0_3_q0);

assign add_ln238_4_fu_1765_p2 = (output_l2_reduction_0_4_q1 + output_l1_0_4_q0);

assign add_ln238_5_fu_1773_p2 = (output_l2_reduction_0_5_q1 + output_l1_0_5_q0);

assign add_ln238_6_fu_1781_p2 = (output_l2_reduction_0_6_q1 + output_l1_0_6_q0);

assign add_ln238_7_fu_1789_p2 = (output_l2_reduction_0_7_q1 + output_l1_0_7_q0);

assign add_ln238_8_fu_1797_p2 = (output_l2_reduction_1_0_q1 + output_l1_1_0_q0);

assign add_ln238_9_fu_1805_p2 = (output_l2_reduction_1_1_q1 + output_l1_1_1_q0);

assign add_ln238_fu_1734_p2 = (output_l2_reduction_0_0_q1 + output_l1_0_0_load_reg_2111);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((so_empty_n == 1'b0) | (co_empty_n == 1'b0) | (ro_empty_n == 1'b0) | (wo_empty_n == 1'b0) | (ho_empty_n == 1'b0) | (ko_3_empty_n == 1'b0) | (1'b0 == H_L2_empty_n) | (1'b0 == W_L2_empty_n) | (1'b0 == TILESIZE_W_empty_n) | (1'b0 == TILESIZE_H_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_883 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_124 = (ap_predicate_op124_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_128 = (ap_predicate_op128_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_132 = (ap_predicate_op132_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_136 = (ap_predicate_op136_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_140 = (ap_predicate_op140_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_144 = (ap_predicate_op144_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_152 = (ap_predicate_op152_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_156 = (ap_predicate_op156_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_164 = (ap_predicate_op164_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_168 = (ap_predicate_op168_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_172 = (ap_predicate_op172_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_176 = (ap_predicate_op176_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_180 = (ap_predicate_op180_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_184 = (ap_predicate_op184_load_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_187 = (ap_predicate_op187_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_190 = (ap_predicate_op190_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_192 = (ap_predicate_op192_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_195 = (ap_predicate_op195_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_197 = (ap_predicate_op197_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_200 = (ap_predicate_op200_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_202 = (ap_predicate_op202_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_205 = (ap_predicate_op205_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_207 = (ap_predicate_op207_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_210 = (ap_predicate_op210_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_212 = (ap_predicate_op212_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_215 = (ap_predicate_op215_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_217 = (ap_predicate_op217_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_220 = (ap_predicate_op220_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_222 = (ap_predicate_op222_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_225 = (ap_predicate_op225_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_227 = (ap_predicate_op227_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_230 = (ap_predicate_op230_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_232 = (ap_predicate_op232_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_235 = (ap_predicate_op235_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_237 = (ap_predicate_op237_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_240 = (ap_predicate_op240_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_242 = (ap_predicate_op242_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_245 = (ap_predicate_op245_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_247 = (ap_predicate_op247_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_250 = (ap_predicate_op250_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_252 = (ap_predicate_op252_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_255 = (ap_predicate_op255_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_257 = (ap_predicate_op257_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_260 = (ap_predicate_op260_store_state8 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_262 = (ap_predicate_op262_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_264 = (ap_predicate_op264_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_266 = (ap_predicate_op266_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_268 = (ap_predicate_op268_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_270 = (ap_predicate_op270_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_272 = (ap_predicate_op272_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_274 = (ap_predicate_op274_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_276 = (ap_predicate_op276_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_278 = (ap_predicate_op278_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_280 = (ap_predicate_op280_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_282 = (ap_predicate_op282_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_284 = (ap_predicate_op284_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_286 = (ap_predicate_op286_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_288 = (ap_predicate_op288_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_290 = (ap_predicate_op290_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_292 = (ap_predicate_op292_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_294 = (ap_predicate_op294_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_296 = (ap_predicate_op296_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_298 = (ap_predicate_op298_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_300 = (ap_predicate_op300_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_302 = (ap_predicate_op302_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_304 = (ap_predicate_op304_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_306 = (ap_predicate_op306_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_308 = (ap_predicate_op308_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_310 = (ap_predicate_op310_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_312 = (ap_predicate_op312_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_314 = (ap_predicate_op314_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_316 = (ap_predicate_op316_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_318 = (ap_predicate_op318_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_320 = (ap_predicate_op320_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_322 = (ap_predicate_op322_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_324 = (ap_predicate_op324_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_326 = (ap_predicate_op326_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_328 = (ap_predicate_op328_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_330 = (ap_predicate_op330_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_332 = (ap_predicate_op332_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_334 = (ap_predicate_op334_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_336 = (ap_predicate_op336_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_338 = (ap_predicate_op338_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_340 = (ap_predicate_op340_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_342 = (ap_predicate_op342_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_344 = (ap_predicate_op344_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_346 = (ap_predicate_op346_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_348 = (ap_predicate_op348_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_350 = (ap_predicate_op350_store_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_352 = (ap_predicate_op352_load_state9 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_354 = (ap_predicate_op354_store_state9 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state8_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state9_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_empty_62_reg_1504 = 'bx;

always @ (*) begin
    ap_predicate_op124_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op128_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op132_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op136_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op140_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op144_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op152_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op160_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op164_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op168_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op172_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op176_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op180_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op184_load_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op185_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op187_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op190_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op192_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op195_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op197_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op200_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op202_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op205_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op207_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op210_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op212_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op215_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op217_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op220_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op222_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op225_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op227_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op230_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op232_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op235_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op237_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op240_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op242_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op245_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op247_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op250_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op252_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op255_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op257_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op260_store_state8 = ((icmp_ln215_reg_1963_pp0_iter2_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd1));
end

always @ (*) begin
    ap_predicate_op262_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op264_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op266_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op268_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op270_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op272_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op274_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op276_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op278_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op280_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op282_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op284_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op286_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op288_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op290_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op292_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op294_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op296_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op298_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op300_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op302_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op304_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op306_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op308_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op310_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op312_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op314_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op316_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op318_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op320_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op322_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op324_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op326_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op328_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op330_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op332_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op334_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op336_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op338_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op340_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op342_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op344_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op346_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op348_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op350_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op352_load_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

always @ (*) begin
    ap_predicate_op354_store_state9 = ((icmp_ln215_reg_1963_pp0_iter3_reg == 1'd0) & (icmp_ln873_reg_1918 == 1'd0));
end

assign bound_fu_1569_p0 = bound_fu_1569_p00;

assign bound_fu_1569_p00 = TILESIZE_H_read_reg_1888;

assign bound_fu_1569_p1 = bound_fu_1569_p10;

assign bound_fu_1569_p10 = trunc_ln_reg_1937;

assign div8_cast_i_i_i_mid2_fu_1622_p4 = {{mul_ln215_fu_1617_p2[8:1]}};

assign empty_59_fu_1641_p1 = select_ln215_fu_1591_p3[7:0];

assign empty_60_fu_1645_p1 = select_ln215_fu_1591_p3[10:0];

assign empty_61_fu_1649_p2 = (div8_cast_i_i_i_mid2_fu_1622_p4 + empty_59_fu_1641_p1);

assign empty_fu_1532_p1 = TILESIZE_W_dout[8:0];

assign grp_fu_1861_p0 = TILESIZE_H_dout[10:0];

assign grp_fu_1867_p0 = TILESIZE_W_dout[11:0];

assign grp_fu_1880_p1 = ($signed(trunc_ln215_1_fu_1632_p1) + $signed(mul_i_i_i_reg_1943));

assign icmp_ln215_fu_1575_p2 = ((indvar_flatten_reg_1471 == bound_reg_1958) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_1586_p2 = ((wi_reg_1493 == trunc_ln_reg_1937) ? 1'b1 : 1'b0);

assign icmp_ln873_fu_1526_p2 = ((or_ln873_fu_1520_p2 == 32'd0) ? 1'b1 : 1'b0);

assign idxprom19_i_i_i_fu_1685_p1 = $unsigned(grp_fu_1880_p4);

assign mul_ln215_fu_1617_p0 = select_ln215_1_fu_1605_p3[8:0];

assign or_ln873_1_fu_1514_p2 = (so_dout | co_dout);

assign or_ln873_fu_1520_p2 = (ro_dout | or_ln873_1_fu_1514_p2);

assign output_l1_0_0_address0 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_0_1_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_0_1_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_0_2_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_0_2_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_0_3_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_0_3_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_0_4_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_0_4_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_0_5_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_0_5_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_0_6_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_0_6_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_0_7_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_0_7_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_1_0_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_1_0_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_1_1_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_1_1_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_1_2_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_1_2_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_1_3_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_1_3_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_1_4_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_1_4_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_1_5_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_1_5_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_1_6_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_1_6_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l1_1_7_address0 = p_cast_i_i_i_reg_1992;

assign output_l1_1_7_address1 = p_cast_i_i_i_fu_1666_p1;

assign output_l2_0_0_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_0_0_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_0_0_d0 = add_ln238_fu_1734_p2;

assign output_l2_0_0_d1 = output_l1_0_0_q0;

assign output_l2_0_1_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_0_1_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_0_1_d0 = add_ln238_1_fu_1741_p2;

assign output_l2_0_1_d1 = output_l1_0_1_q1;

assign output_l2_0_2_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_0_2_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_0_2_d0 = add_ln238_2_fu_1749_p2;

assign output_l2_0_2_d1 = output_l1_0_2_q1;

assign output_l2_0_3_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_0_3_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_0_3_d0 = add_ln238_3_fu_1757_p2;

assign output_l2_0_3_d1 = output_l1_0_3_q1;

assign output_l2_0_4_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_0_4_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_0_4_d0 = add_ln238_4_fu_1765_p2;

assign output_l2_0_4_d1 = output_l1_0_4_q1;

assign output_l2_0_5_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_0_5_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_0_5_d0 = add_ln238_5_fu_1773_p2;

assign output_l2_0_5_d1 = output_l1_0_5_q1;

assign output_l2_0_6_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_0_6_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_0_6_d0 = add_ln238_6_fu_1781_p2;

assign output_l2_0_6_d1 = output_l1_0_6_q1;

assign output_l2_0_7_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_0_7_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_0_7_d0 = add_ln238_7_fu_1789_p2;

assign output_l2_0_7_d1 = output_l1_0_7_q1;

assign output_l2_1_0_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_1_0_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_1_0_d0 = add_ln238_8_fu_1797_p2;

assign output_l2_1_0_d1 = output_l1_1_0_q1;

assign output_l2_1_1_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_1_1_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_1_1_d0 = add_ln238_9_fu_1805_p2;

assign output_l2_1_1_d1 = output_l1_1_1_q1;

assign output_l2_1_2_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_1_2_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_1_2_d0 = add_ln238_10_fu_1813_p2;

assign output_l2_1_2_d1 = output_l1_1_2_q1;

assign output_l2_1_3_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_1_3_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_1_3_d0 = add_ln238_11_fu_1821_p2;

assign output_l2_1_3_d1 = output_l1_1_3_q1;

assign output_l2_1_4_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_1_4_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_1_4_d0 = add_ln238_12_fu_1829_p2;

assign output_l2_1_4_d1 = output_l1_1_4_q1;

assign output_l2_1_5_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_1_5_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_1_5_d0 = add_ln238_13_fu_1837_p2;

assign output_l2_1_5_d1 = output_l1_1_5_q1;

assign output_l2_1_6_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_1_6_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_1_6_d0 = add_ln238_14_fu_1845_p2;

assign output_l2_1_6_d1 = output_l1_1_6_q1;

assign output_l2_1_7_address0 = idxprom19_i_i_i_reg_2091;

assign output_l2_1_7_d0 = ap_phi_mux_empty_62_phi_fu_1507_p4;

assign output_l2_reduction_0_0_address0 = output_l2_reduction_0_0_addr_reg_2116;

assign output_l2_reduction_0_0_address1 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_0_1_addr_gep_fu_951_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_0_1_address0 = output_l2_reduction_0_1_addr_1_reg_2127;

assign output_l2_reduction_0_2_addr_gep_fu_978_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_0_2_address0 = output_l2_reduction_0_2_addr_1_reg_2138;

assign output_l2_reduction_0_3_addr_gep_fu_1005_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_0_3_address0 = output_l2_reduction_0_3_addr_1_reg_2149;

assign output_l2_reduction_0_4_addr_gep_fu_1032_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_0_4_address0 = output_l2_reduction_0_4_addr_1_reg_2160;

assign output_l2_reduction_0_5_addr_gep_fu_1059_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_0_5_address0 = output_l2_reduction_0_5_addr_1_reg_2171;

assign output_l2_reduction_0_6_addr_gep_fu_1086_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_0_6_address0 = output_l2_reduction_0_6_addr_1_reg_2182;

assign output_l2_reduction_0_7_addr_gep_fu_1113_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_0_7_address0 = output_l2_reduction_0_7_addr_1_reg_2193;

assign output_l2_reduction_1_0_addr_gep_fu_1140_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_1_0_address0 = output_l2_reduction_1_0_addr_1_reg_2204;

assign output_l2_reduction_1_1_addr_gep_fu_1167_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_1_1_address0 = output_l2_reduction_1_1_addr_1_reg_2215;

assign output_l2_reduction_1_2_addr_gep_fu_1194_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_1_2_address0 = output_l2_reduction_1_2_addr_1_reg_2226;

assign output_l2_reduction_1_3_addr_gep_fu_1221_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_1_3_address0 = output_l2_reduction_1_3_addr_1_reg_2237;

assign output_l2_reduction_1_4_addr_gep_fu_1248_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_1_4_address0 = output_l2_reduction_1_4_addr_1_reg_2248;

assign output_l2_reduction_1_5_addr_gep_fu_1275_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_1_5_address0 = output_l2_reduction_1_5_addr_1_reg_2259;

assign output_l2_reduction_1_6_addr_gep_fu_1302_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_1_6_address0 = output_l2_reduction_1_6_addr_1_reg_2270;

assign output_l2_reduction_1_7_addr_gep_fu_1329_p3 = idxprom19_i_i_i_fu_1685_p1;

assign output_l2_reduction_1_7_address0 = output_l2_reduction_1_7_addr_1_reg_2281;

assign output_l2_reduction_1_7_d0 = (output_l2_reduction_1_7_q1 + output_l1_1_7_q0);

assign p_cast_i_i_i_fu_1666_p1 = empty_61_reg_1977_pp0_iter1_reg;

assign select_ln215_1_fu_1605_p3 = ((icmp_ln221_fu_1586_p2[0:0] === 1'b1) ? add_ln215_3_fu_1599_p2 : ap_phi_mux_hi_phi_fu_1486_p4);

assign select_ln215_fu_1591_p3 = ((icmp_ln221_fu_1586_p2[0:0] === 1'b1) ? 31'd0 : wi_reg_1493);

assign tmp2_fu_1655_p2 = (empty_60_fu_1645_p1 + div5_cast_i_i_i_reg_1948);

assign trunc_ln215_1_fu_1632_p1 = select_ln215_1_fu_1605_p3[10:0];

always @ (posedge ap_clk) begin
    p_cast_i_i_i_reg_1992[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    idxprom19_i_i_i_reg_2091[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //Conv_sysarr_runOutputL1toL2
