<?xml version="1.0" ?><!DOCTYPE html  PUBLIC '-//W3C//DTD XHTML 1.0 Transitional//EN'  'http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd'><html xmlns="http://www.w3.org/1999/xhtml"><head><title>Talk:INES Mapper 047</title>
<meta content="width=display-width" name="viewport"/>
<link href="w.css" rel="stylesheet" type="text/css"/>
<script src="w.js" type="text/javascript"/>
</head><body><h1>Talk:INES Mapper 047</h1><div class="article">
<h2><span class="mw-headline" id="Oversize_definition">Oversize definition</span></h2>
<p>It would be nice to define this as &quot;the latch controls the MSB of both PRG and CHR addresses&quot; instead of always A17. This would make it trivial to get a RAMless oversize MMC3 with 1MiB PRG and 512KiB CHR. —<a href="User_Lidnariq.xhtml" title="User:Lidnariq">Lidnariq</a> (<a href="User_talk_Lidnariq.xhtml" title="User talk:Lidnariq">talk</a>) 02:18, 15 September 2013 (MDT)
</p>
<dl><dd>A competing oversize definition would be to keep each segment 128K and add more bits to the latch. For example 4 bits would give 16 banks, or 2 MiB PRG and 2 MiB CHR. --<a href="User_Tepples.xhtml" title="User:Tepples">Tepples</a> (<a href="User_talk_Tepples.xhtml" title="User talk:Tepples">talk</a>) 06:41, 15 September 2013 (MDT)</dd></dl>

<!-- 
NewPP limit report
CPU time usage: 0.013 seconds
Real time usage: 0.015 seconds
Preprocessor visited node count: 2/1000000
Preprocessor generated node count: 8/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
-->

<!-- Saved in parser cache with key nesdev_wiki-mw1_:pcache:idhash:1210-1!*!0!*!*!*!* and timestamp 20160208224110 and revision id 7514
 -->
</div></body></html>