/********************************************************************************/
/*                                                                              */
/*STATEMENT OF USE                                                              */
/*                                                                              */
/*This information contains confidential and proprietary information of TSMC.   */
/*No part of this information may be reproduced, transmitted, transcribed,      */
/*stored in a retrieval system, or translated into any human or computer        */
/*language, in any form or by any means, electronic, mechanical, magnetic,      */
/*optical, chemical, manual, or otherwise, without the prior written permission */
/*of TSMC. This information was prepared for informational purpose and is for   */
/*use by TSMC's customers only. TSMC reserves the right to make changes in the  */
/*information at any time and without notice.                                   */
/*                                                                              */
/********************************************************************************/
/* Template Version : S_03_33101                                               */
/*******************************************************************************/
/*        Compiler Version : TSMC MEMORY COMPILER 2010.02.00.a.210a */
/*        Memory Type      : TSMC 65nm CMOS LOGIC Low Power LowK Cu 1P9M 1.2V SP SRAM */
/*        Library Name     : TS1N65LPHSA1024X64M4F (user specify : TS1N65LPHSA1024X64M4F) */
/*        Generated Time   : 2022/02/24, 21:11:02 */
/*        Remarks          : "when" and "sdf_cond" statements in timing blocks of 
/*                           CLK pin are removed in order to support forward/backward 
/*                           annotation in both vcs and ncverilog */
/*******************************************************************************/

library (  ts1n65lphsa1024x64m4f_ss1p08v125c ) {
    
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2008" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 1.080000 ;
    
    voltage_map (VDD, 1.080000);
    voltage_map (CVDD, 0.000000);
    voltage_map (VSS, 0);
    
    operating_conditions("ss1p08v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 1.080000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ss1p08v125c ;
    default_fanout_load             : 1.0 ;
    default_input_pin_cap           : 1.0 ;
    default_inout_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    default_max_transition          : 0.760000 ;
    
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_fall       : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_rise   : 10 ;
    slew_upper_threshold_pct_rise   : 90 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    
    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    
    
    lu_table_template(CLKTRAN_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008, 0.092, 0.188, 0.375, 0.760" ) ;
    }
    
    lu_table_template(SRAM_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.011, 0.045, 0.090, 0.179, 0.358" ) ;
    }
    
    lu_table_template(SIG2SRAM_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.008, 0.092, 0.188, 0.375, 0.760" ) ;
         index_2 ( "0.008, 0.092, 0.188, 0.375, 0.760" ) ;
    }
    
    lu_table_template(SIG2SRAM_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008, 0.092, 0.188, 0.375, 0.760" ) ;
         index_2 ( "0.011, 0.045, 0.090, 0.179, 0.358" ) ;
    }


    type (RTSEL_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1; 
        bit_to    : 0;
        downto    : true;
    }

    type (WTSEL_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }

    type (A_9_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from  : 9 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (BWEB_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (Q_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
    
    
    
cell(TS1N65LPHSA1024X64M4F) {

    pg_pin(VDD) {
        voltage_name : VDD;
        pg_type : primary_power;
    }
    

    pg_pin(VSS) {
        voltage_name : VSS;
        pg_type : primary_ground;
    }
    
    memory() {
        type            : ram ;
        address_width   : 10 ;
        word_width      : 64 ;
    }
    
    interface_timing     : false ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 65626.288000 ;
 
    pin(CLK) {
        direction       : input ;
        related_power_pin : VDD;
        related_ground_pin : VSS;
        capacitance     : 0.200917 ;
        max_transition  : 0.760 ;
        clock           : "true" ;
        pin_func_type   : active_rising ;
        
        timing () {
            timing_type     : "min_pulse_width" ;
            related_pin     : "CLK" ;
            
            rise_constraint("CLKTRAN_constraint_template") {
                values( "0.440, 0.462, 0.484, 0.519, 0.570" ) ;
            }
            
            fall_constraint("CLKTRAN_constraint_template") {
                values( "0.488, 0.517, 0.546, 0.588, 0.645" ) ;
            }
        }
        
        timing() {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint("CLKTRAN_constraint_template") {
                values( "1.982, 1.985, 1.977, 1.981, 1.981" ) ;
            }
            
            fall_constraint("CLKTRAN_constraint_template") {
                values( "1.982, 1.985, 1.977, 1.981, 1.981" ) ;
            }
        }
        

        
        internal_power() {
            related_pg_pin : VDD;
            when : "!CEB & !WEB" ;
            
            rise_power("scalar") {
                values ("23.834196") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        internal_power() {
            related_pg_pin : VDD;
            when : "!CEB & WEB" ;
            
            rise_power("scalar") {
                values ("19.946088") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        internal_power() {
            related_pg_pin : VDD;
            when : "CEB" ;
            
            rise_power("scalar") {
                values ("0.187316") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        
    }   /* pin(CLK) */
    
    
    pin(CEB) {
        direction       : input ;
        related_power_pin : VDD;
        related_ground_pin : VSS;
        capacitance     : 0.003678 ;
        max_transition  : 0.760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.488, 0.517, 0.546, 0.588, 0.645",\
              "0.466, 0.494, 0.524, 0.565, 0.622",\
              "0.444, 0.473, 0.502, 0.543, 0.601",\
              "0.408, 0.437, 0.466, 0.508, 0.565",\
              "0.358, 0.387, 0.416, 0.457, 0.514"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.488, 0.517, 0.546, 0.588, 0.645",\
              "0.466, 0.494, 0.524, 0.565, 0.622",\
              "0.444, 0.473, 0.502, 0.543, 0.601",\
              "0.408, 0.437, 0.466, 0.508, 0.565",\
              "0.358, 0.387, 0.416, 0.457, 0.514"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.112, 0.084, 0.051, 0.003, 0.000",\
              "0.135, 0.106, 0.074, 0.025, 0.000",\
              "0.155, 0.127, 0.094, 0.046, 0.000",\
              "0.189, 0.161, 0.128, 0.080, 0.010",\
              "0.238, 0.210, 0.177, 0.129, 0.059"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.112, 0.084, 0.051, 0.003, 0.000",\
              "0.135, 0.106, 0.074, 0.025, 0.000",\
              "0.155, 0.127, 0.094, 0.046, 0.000",\
              "0.189, 0.161, 0.128, 0.080, 0.010",\
              "0.238, 0.210, 0.177, 0.129, 0.059"\
               ) ;
            }
        }
        

        internal_power(){
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.274053") ;
            }
            fall_power("scalar") {
                values ("0.093041") ;
            }
        }
        
    }   /* pin(CEB) */
    
    
    pin(WEB) {
        direction       : input ;
        related_power_pin : VDD;
        related_ground_pin : VSS;
        capacitance     : 0.001389 ;
        max_transition  : 0.760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB" ;
            sdf_cond        : "CE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.266, 0.295, 0.327, 0.380, 0.455",\
              "0.266, 0.295, 0.327, 0.379, 0.455",\
              "0.266, 0.295, 0.327, 0.379, 0.455",\
              "0.266, 0.295, 0.327, 0.379, 0.455",\
              "0.266, 0.295, 0.327, 0.380, 0.455"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.266, 0.295, 0.327, 0.380, 0.455",\
              "0.266, 0.295, 0.327, 0.379, 0.455",\
              "0.266, 0.295, 0.327, 0.379, 0.455",\
              "0.266, 0.295, 0.327, 0.379, 0.455",\
              "0.266, 0.295, 0.327, 0.380, 0.455"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB" ;
            sdf_cond        : "CE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.074, 0.045, 0.017, 0.000, 0.000",\
              "0.101, 0.073, 0.045, 0.007, 0.000",\
              "0.132, 0.103, 0.075, 0.038, 0.000",\
              "0.178, 0.150, 0.122, 0.084, 0.033",\
              "0.240, 0.212, 0.184, 0.146, 0.095"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.074, 0.045, 0.017, 0.000, 0.000",\
              "0.101, 0.073, 0.045, 0.007, 0.000",\
              "0.132, 0.103, 0.075, 0.038, 0.000",\
              "0.178, 0.150, 0.122, 0.084, 0.033",\
              "0.240, 0.212, 0.184, 0.146, 0.095"\
               ) ;
            }
        }
        
        internal_power(){
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.060527") ;
            }
            fall_power("scalar") {
                values ("0.059307") ;
            }
        }
        
    }   /* pin(WEB) */
    

    bus(RTSEL) { 
       bus_type : RTSEL_1_0;
       direction       : input ;
       capacitance     : 0.004049 ;
       max_transition  : 0.760000 ;
        pin(RTSEL[1:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power() {
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0") ;
                }
                fall_power("scalar") {
                    values ("0") ;
                }
            }
        }
   }

   bus(WTSEL) {
       bus_type : WTSEL_2_0;
       direction       : input ;
       capacitance     : 0.004049;
       max_transition  : 0.760000 ;
        pin(WTSEL[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power() {
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0") ;
                }
                fall_power("scalar") {
                    values ("0") ;
                }
            }
        }
   }
 
    bus(A) {
        bus_type        : A_9_0 ;
        direction       : input ;
        capacitance     : 0.004049 ;
        max_transition  : 0.760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB" ;
            sdf_cond        : "CE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.249, 0.274, 0.302, 0.352, 0.425",\
              "0.249, 0.274, 0.302, 0.352, 0.425",\
              "0.249, 0.274, 0.302, 0.353, 0.425",\
              "0.250, 0.274, 0.302, 0.353, 0.425",\
              "0.249, 0.274, 0.302, 0.352, 0.425"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.249, 0.274, 0.302, 0.352, 0.425",\
              "0.249, 0.274, 0.302, 0.352, 0.425",\
              "0.249, 0.274, 0.302, 0.353, 0.425",\
              "0.250, 0.274, 0.302, 0.353, 0.425",\
              "0.249, 0.274, 0.302, 0.352, 0.425"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB" ;
            sdf_cond        : "CE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.105, 0.105, 0.105, 0.105, 0.105",\
              "0.132, 0.132, 0.132, 0.132, 0.132",\
              "0.162, 0.162, 0.162, 0.162, 0.162",\
              "0.209, 0.209, 0.209, 0.209, 0.209",\
              "0.271, 0.271, 0.271, 0.271, 0.271"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.105, 0.105, 0.105, 0.105, 0.105",\
              "0.132, 0.132, 0.132, 0.132, 0.132",\
              "0.162, 0.162, 0.162, 0.162, 0.162",\
              "0.209, 0.209, 0.209, 0.209, 0.209",\
              "0.271, 0.271, 0.271, 0.271, 0.271"\
               ) ;
            }
        }
        
        pin(A[9:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.034844") ;
                }
                fall_power("scalar") {
                    values ("0.031794") ;
                }
            }
        } /* internal_power segments of pins*/
    }   /* bus(A) */
    
    
    
    
    bus(D) {
        bus_type        : D_63_0 ;
        direction       : input ;
        capacitance     : 0.001832 ;
        max_transition  : 0.760 ;
        memory_write() {
            address     : A ;
            clocked_on  : CLK ;
        }
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB & !WEB" ;
            sdf_cond        : "WE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.274, 0.300, 0.327, 0.377, 0.463",\
              "0.253, 0.279, 0.306, 0.356, 0.442",\
              "0.229, 0.255, 0.281, 0.332, 0.417",\
              "0.189, 0.215, 0.241, 0.292, 0.377",\
              "0.135, 0.161, 0.188, 0.238, 0.324"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.274, 0.300, 0.327, 0.377, 0.463",\
              "0.253, 0.279, 0.306, 0.356, 0.442",\
              "0.229, 0.255, 0.281, 0.332, 0.417",\
              "0.189, 0.215, 0.241, 0.292, 0.377",\
              "0.135, 0.161, 0.188, 0.238, 0.324"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB & !WEB" ;
            sdf_cond        : "WE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.105, 0.105, 0.105, 0.105, 0.105",\
              "0.132, 0.132, 0.132, 0.132, 0.132",\
              "0.163, 0.163, 0.163, 0.163, 0.163",\
              "0.209, 0.209, 0.209, 0.209, 0.209",\
              "0.271, 0.271, 0.271, 0.271, 0.271"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.105, 0.105, 0.105, 0.105, 0.105",\
              "0.132, 0.132, 0.132, 0.132, 0.132",\
              "0.163, 0.163, 0.163, 0.163, 0.163",\
              "0.209, 0.209, 0.209, 0.209, 0.209",\
              "0.271, 0.271, 0.271, 0.271, 0.271"\
               ) ;
            }
        }
        
        pin(D[63:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.031242") ;
                }
                fall_power("scalar") {
                    values ("0.035060") ;
                }
            }
        }
        
    }   /* bus(D) */
    
    

    
    bus(BWEB) {
        bus_type        : BWEB_63_0 ;
        direction       : input ;
        capacitance     : 0.001800 ;
        max_transition  : 0.760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB & !WEB" ;
            sdf_cond        : "WE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.291, 0.317, 0.344, 0.394, 0.482",\
              "0.270, 0.296, 0.323, 0.373, 0.461",\
              "0.245, 0.272, 0.298, 0.349, 0.437",\
              "0.205, 0.232, 0.258, 0.308, 0.397",\
              "0.152, 0.178, 0.205, 0.255, 0.343"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.291, 0.317, 0.344, 0.394, 0.482",\
              "0.270, 0.296, 0.323, 0.373, 0.461",\
              "0.245, 0.272, 0.298, 0.349, 0.437",\
              "0.205, 0.232, 0.258, 0.308, 0.397",\
              "0.152, 0.178, 0.205, 0.255, 0.343"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB & !WEB" ;
            sdf_cond        : "WE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.040, 0.015, 0.000, 0.000, 0.000",\
              "0.060, 0.035, 0.009, 0.000, 0.000",\
              "0.084, 0.059, 0.033, 0.000, 0.000",\
              "0.123, 0.098, 0.072, 0.023, 0.000",\
              "0.175, 0.150, 0.124, 0.075, 0.000"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.040, 0.015, 0.000, 0.000, 0.000",\
              "0.060, 0.035, 0.009, 0.000, 0.000",\
              "0.084, 0.059, 0.033, 0.000, 0.000",\
              "0.123, 0.098, 0.072, 0.023, 0.000",\
              "0.175, 0.150, 0.124, 0.075, 0.000"\
               ) ;
            }
        }
        
        pin(BWEB[63:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.028516") ;
                }
                fall_power("scalar") {
                    values ("0.035034") ;
                }
            }
        }
        
    }   /* bus(BWEB) */
    
    
    
    
    bus(Q) {
        bus_type        : Q_63_0 ;
        direction       : output ;
        capacitance     : 0.000000 ;
        max_capacitance : 0.358000 ;
        memory_read() {
            address     : A ;
        }
        
        
        timing() {
            related_pin   : "CLK" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;
            
            cell_rise(SIG2SRAM_delay_template) {
                values ( \
              "1.341, 1.388, 1.433, 1.515, 1.678",\
              "1.363, 1.410, 1.455, 1.537, 1.700",\
              "1.384, 1.431, 1.476, 1.558, 1.721",\
              "1.419, 1.466, 1.511, 1.592, 1.755",\
              "1.469, 1.516, 1.561, 1.643, 1.805"\
               ) ;
            }
            
            cell_fall(SIG2SRAM_delay_template) {
                values ( \
              "1.341, 1.388, 1.433, 1.515, 1.678",\
              "1.363, 1.410, 1.455, 1.537, 1.700",\
              "1.384, 1.431, 1.476, 1.558, 1.721",\
              "1.419, 1.466, 1.511, 1.592, 1.755",\
              "1.469, 1.516, 1.561, 1.643, 1.805"\
               ) ;
            }
            
            retaining_rise(SIG2SRAM_delay_template) {
                values ( \
              "1.292, 1.335, 1.375, 1.449, 1.595",\
              "1.312, 1.354, 1.395, 1.469, 1.615",\
              "1.331, 1.373, 1.414, 1.487, 1.634",\
              "1.362, 1.404, 1.445, 1.518, 1.664",\
              "1.407, 1.449, 1.490, 1.563, 1.710"\
               ) ;
            }
            
            retaining_fall(SIG2SRAM_delay_template) {
                values ( \
              "1.292, 1.335, 1.375, 1.449, 1.595",\
              "1.312, 1.354, 1.395, 1.469, 1.615",\
              "1.331, 1.373, 1.414, 1.487, 1.634",\
              "1.362, 1.404, 1.445, 1.518, 1.664",\
              "1.407, 1.449, 1.490, 1.563, 1.710"\
               ) ;
            }
            
            rise_transition(SRAM_load_template) {
                values ( "0.078, 0.135, 0.209, 0.363, 0.698" ) ;
            }
            
            fall_transition(SRAM_load_template) {
                values ( "0.078, 0.135, 0.209, 0.363, 0.698" ) ;
            }
            
            retain_rise_slew(SRAM_load_template) {
                values ( "0.078, 0.135, 0.209, 0.363, 0.698" ) ;
            }
            
            retain_fall_slew(SRAM_load_template) {
                values ( "0.078, 0.135, 0.209, 0.363, 0.698" ) ;
            }
            
        }
        
        
        pin(Q[63:0]) {
            power_down_function : "!VDD + VSS";
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.043825") ;
                }
                fall_power("scalar") {
                    values ("0.057803") ;
                }
            }
        }
        
    } /* bus(Q) */
    
    
    
    
    leakage_power () {
        related_pg_pin : VDD;
        value : 35.608140 ;
  }


    
    
}   /* cell() */
    
}   /* library() */
    
