# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3" --include "../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2" --include "E:/Vivado2017.4/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../async_fifo-master/async_fifo-master/rtl/async_fifo.v" \
"../../../../../async_fifo-master/async_fifo-master/rtl/fifomem.v" \
"../../../../../async_fifo-master/async_fifo-master/rtl/rptr_empty.v" \
"../../../../../async_fifo-master/async_fifo-master/rtl/sync_r2w.v" \
"../../../../../async_fifo-master/async_fifo-master/rtl/sync_w2r.v" \
"../../../../../async_fifo-master/async_fifo-master/rtl/wptr_full.v" \

sv xil_defaultlib  --include "../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3" --include "../../../../Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2" --include "E:/Vivado2017.4/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../async_fifo-master/async_fifo-master/sim/async_fifo_unit_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
