

================================================================
== Vivado HLS Report for 'video_mandelbrot_gen_1'
================================================================
* Date:           Sun Feb 16 09:36:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution5_partial_pipeline
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|      2|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     45|    -|
|Register         |        -|      -|      3|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|      3|     47|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   9|          2|    1|          2|
    |im_V_out_blk_n           |   9|          2|    1|          2|
    |re_V_out_blk_n           |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |zoom_factor_V_out_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    5|         10|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|start_out                 | out |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|start_write               | out |    1| ap_ctrl_hs | video_mandelbrot_gen.1 | return value |
|re_V                      |  in |   18|   ap_none  |          re_V          |    scalar    |
|im_V                      |  in |   18|   ap_none  |          im_V          |    scalar    |
|zoom_factor_V             |  in |   18|   ap_none  |      zoom_factor_V     |    scalar    |
|re_V_out_din              | out |   18|   ap_fifo  |        re_V_out        |    pointer   |
|re_V_out_full_n           |  in |    1|   ap_fifo  |        re_V_out        |    pointer   |
|re_V_out_write            | out |    1|   ap_fifo  |        re_V_out        |    pointer   |
|im_V_out_din              | out |   18|   ap_fifo  |        im_V_out        |    pointer   |
|im_V_out_full_n           |  in |    1|   ap_fifo  |        im_V_out        |    pointer   |
|im_V_out_write            | out |    1|   ap_fifo  |        im_V_out        |    pointer   |
|zoom_factor_V_out_din     | out |   18|   ap_fifo  |    zoom_factor_V_out   |    pointer   |
|zoom_factor_V_out_full_n  |  in |    1|   ap_fifo  |    zoom_factor_V_out   |    pointer   |
|zoom_factor_V_out_write   | out |    1|   ap_fifo  |    zoom_factor_V_out   |    pointer   |
+--------------------------+-----+-----+------------+------------------------+--------------+

