# Create or open the Vivado project under build/retro_raster.
set repo_root [file normalize [file join [file dirname [info script]] ..]]
set project_dir [file join $repo_root build retro_raster]
set project_file [file join $project_dir retro_raster.xpr]
set fpga_part xc7a50tfgg484-1
if {[llength [get_projects -quiet]] == 0} {
    if {[file exists $project_file]} { open_project $project_file } else {
        create_project retro_raster $project_dir -part $fpga_part
    }
}
# VHDL dependencies in compile order, then the SystemVerilog design.
set sources {
    vendor/digilent/common/DVI_Constants.vhd
    vendor/digilent/common/SyncAsync.vhd
    vendor/digilent/common/SyncAsyncReset.vhd
    vendor/digilent/dvi2rgb/SyncBase.vhd
    vendor/digilent/dvi2rgb/GlitchFilter.vhd
    vendor/digilent/dvi2rgb/TWI_SlaveCtl.vhd
    vendor/digilent/dvi2rgb/EEPROM_8b.vhd
    vendor/digilent/dvi2rgb/InputSERDES.vhd
    vendor/digilent/dvi2rgb/PhaseAlign.vhd
    vendor/digilent/dvi2rgb/ChannelBond.vhd
    vendor/digilent/dvi2rgb/TMDS_Decoder.vhd
    vendor/digilent/dvi2rgb/TMDS_Clocking.vhd
    vendor/digilent/dvi2rgb/ResyncToBUFG.vhd
    vendor/digilent/dvi2rgb/dvi2rgb.vhd
    vendor/digilent/rgb2dvi/ClockGen.vhd
    vendor/digilent/rgb2dvi/OutputSERDES.vhd
    vendor/digilent/rgb2dvi/TMDS_Encoder.vhd
    vendor/digilent/rgb2dvi/rgb2dvi.vhd
    rtl/hdmi_rx.vhd
    rtl/hdmi_tx.vhd
    rtl/edid_slave.sv
    rtl/video_register.sv
    filters/grayscale_filter.sv
    rtl/top.sv
}
set paths {}
foreach relative $sources { lappend paths [file normalize [file join $repo_root $relative]] }
# Drop files that were moved or removed since the project was created.
foreach file [get_files -quiet -of_objects [get_filesets sources_1]] {
    if {[lsearch -exact $paths [file normalize $file]] < 0} { remove_files $file }
}
foreach path $paths {
    if {[llength [get_files -quiet $path]] == 0} { add_files -norecurse $path }
    if {[file extension $path] eq ".vhd"} { set_property file_type {VHDL 2008} [get_files $path] }
}
set xdc [file join $repo_root constraints mimas_a7_v3.xdc]
if {[llength [get_files -quiet $xdc]] == 0} { add_files -fileset constrs_1 -norecurse $xdc }
set_property target_language Verilog [current_project]
set_property top top [get_filesets sources_1]
update_compile_order -fileset sources_1
