<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dma_top.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../cores/bram4096x64.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../cores/bram4096x64.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../cores/bram4096x64.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../cores/bram4096x64.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../cores/bram4096x64.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../cores/eb_fifo_counted.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../cores/eb_fifo_counted.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../cores/eb_fifo_counted.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../cores/eb_fifo_counted.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../cores/eb_fifo_counted.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../cores/eb_fifo_counted.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../cores/eb_fifo_counted.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../cores/mBuf_128x72.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../cores/mBuf_128x72.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../cores/mBuf_128x72.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../cores/mBuf_128x72.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../cores/mBuf_128x72.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../cores/prim_FIFO_plain.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../cores/prim_FIFO_plain.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../cores/prim_FIFO_plain.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../cores/prim_FIFO_plain.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../cores/prim_FIFO_plain.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../cores/prim_FIFO_plain.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../cores/prim_FIFO_plain.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../cores/v5pcie_ep_blk_plus_4x.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../cores/v5pcie_ep_blk_plus_4x.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../cores/v5pcie_ep_blk_plus_4x.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../cores/v5pcie_ep_blk_plus_4x.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../cores/v5pcie_ep_blk_plus_4x.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../cores/v5sfifo_15x128.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../cores/v5sfifo_15x128.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../cores/v5sfifo_15x128.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="../cores/v5sfifo_15x128.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../cores/v5sfifo_15x128.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tf64_pcie_trn.fdo"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="v5pcieDMA_guide.ncd" xil_pn:origination="imported"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1316006425" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1316006425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1316006425" xil_pn:in_ck="288365123420918390" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1316006425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../rtl/DDR_Blinker.vhd"/>
      <outfile xil_pn:name="../rtl/DMA_Calculate.vhd"/>
      <outfile xil_pn:name="../rtl/DMA_FSM.vhd"/>
      <outfile xil_pn:name="../rtl/FF_tagram64x36.vhd"/>
      <outfile xil_pn:name="../rtl/FIFO_Wrapper.vhd"/>
      <outfile xil_pn:name="../rtl/Interrupts.vhd"/>
      <outfile xil_pn:name="../rtl/Registers.vhd"/>
      <outfile xil_pn:name="../rtl/RxIn_Delays.vhd"/>
      <outfile xil_pn:name="../rtl/Tx_Output_Arbitor.vhd"/>
      <outfile xil_pn:name="../rtl/bram_Control.vhd"/>
      <outfile xil_pn:name="../rtl/pkg_dma.vhd"/>
      <outfile xil_pn:name="../rtl/rx_CplD_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/rx_MRd_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/rx_MWr_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/rx_Transact.vhd"/>
      <outfile xil_pn:name="../rtl/rx_dsDMA_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/rx_usDMA_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/tlpControl.vhd"/>
      <outfile xil_pn:name="../rtl/tx_Mem_Reader.vhd"/>
      <outfile xil_pn:name="../rtl/tx_Transact.vhd"/>
      <outfile xil_pn:name="../rtl/v5pcieDMA.vhd"/>
      <outfile xil_pn:name="../sim/tf64_pcie_trn.v"/>
    </transform>
    <transform xil_pn:end_ts="1316006425" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9077629223179277692" xil_pn:start_ts="1316006425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1316006425" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1166899318583090546" xil_pn:start_ts="1316006425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1316006425" xil_pn:in_ck="584967772436445401" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="694583080691470134" xil_pn:start_ts="1316006425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../cores/bram4096x64.ngc"/>
      <outfile xil_pn:name="../cores/bram4096x64.vhd"/>
      <outfile xil_pn:name="../cores/eb_fifo_counted.ngc"/>
      <outfile xil_pn:name="../cores/eb_fifo_counted.vhd"/>
      <outfile xil_pn:name="../cores/mBuf_128x72.ngc"/>
      <outfile xil_pn:name="../cores/mBuf_128x72.vhd"/>
      <outfile xil_pn:name="../cores/prim_FIFO_plain.ngc"/>
      <outfile xil_pn:name="../cores/prim_FIFO_plain.vhd"/>
      <outfile xil_pn:name="../cores/v5pcie_ep_blk_plus_4x.ngc"/>
      <outfile xil_pn:name="../cores/v5pcie_ep_blk_plus_4x.vhd"/>
      <outfile xil_pn:name="../cores/v5sfifo_15x128.ngc"/>
      <outfile xil_pn:name="../cores/v5sfifo_15x128.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1316006425" xil_pn:in_ck="-4617413950069613313" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1316006425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../cores/bram4096x64.vhd"/>
      <outfile xil_pn:name="../cores/eb_fifo_counted.vhd"/>
      <outfile xil_pn:name="../cores/mBuf_128x72.vhd"/>
      <outfile xil_pn:name="../cores/prim_FIFO_plain.vhd"/>
      <outfile xil_pn:name="../cores/v5pcie_ep_blk_plus_4x.vhd"/>
      <outfile xil_pn:name="../cores/v5sfifo_15x128.vhd"/>
      <outfile xil_pn:name="../rtl/DDR_Blinker.vhd"/>
      <outfile xil_pn:name="../rtl/DMA_Calculate.vhd"/>
      <outfile xil_pn:name="../rtl/DMA_FSM.vhd"/>
      <outfile xil_pn:name="../rtl/FF_tagram64x36.vhd"/>
      <outfile xil_pn:name="../rtl/FIFO_Wrapper.vhd"/>
      <outfile xil_pn:name="../rtl/Interrupts.vhd"/>
      <outfile xil_pn:name="../rtl/Registers.vhd"/>
      <outfile xil_pn:name="../rtl/RxIn_Delays.vhd"/>
      <outfile xil_pn:name="../rtl/Tx_Output_Arbitor.vhd"/>
      <outfile xil_pn:name="../rtl/bram_Control.vhd"/>
      <outfile xil_pn:name="../rtl/pkg_dma.vhd"/>
      <outfile xil_pn:name="../rtl/rx_CplD_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/rx_MRd_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/rx_MWr_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/rx_Transact.vhd"/>
      <outfile xil_pn:name="../rtl/rx_dsDMA_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/rx_usDMA_Channel.vhd"/>
      <outfile xil_pn:name="../rtl/tlpControl.vhd"/>
      <outfile xil_pn:name="../rtl/tx_Mem_Reader.vhd"/>
      <outfile xil_pn:name="../rtl/tx_Transact.vhd"/>
      <outfile xil_pn:name="../rtl/v5pcieDMA.vhd"/>
      <outfile xil_pn:name="../sim/tf64_pcie_trn.v"/>
    </transform>
    <transform xil_pn:end_ts="1316006426" xil_pn:in_ck="-4617413950069613313" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-7601116106744018358" xil_pn:start_ts="1316006425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="tf64_pcie_trn.fdo"/>
    </transform>
  </transforms>

</generated_project>
