module lab04_1_1(clk,D,R,S,en,Q1,QT1,Q2,QT2);
input D,R,S,en,clk;
output reg Q1,QT1,Q2,QT2;
always @(posedge clk)
begin
	if(en)  Q1 = D;
	else Q1 = Q;
	QT1 = ~Q1;
end

always @(posedge clk)
begin
	if(en)
	begin
		case({R,S})
		2'b00:Q2 = Q2;
		2'b01:Q2 = 1;
		2'b10:Q2 = 0;
		2'b11:Q2 = 1'bx;
		endcase
	end
	else Q2 = Q2;
	QT2 = ~Q2;
end
endmodule
