INFO:sim:172 - Generating IP...
Resolving generics for 'slave_fifo_buffer_1flag'...
Applying external generics to 'slave_fifo_buffer_1flag'...
Delivering associated files for 'slave_fifo_buffer_1flag'...
WARNING:sim - Component fifo_generator_v9_1 does not have a valid model name for
   VHDL synthesis
Delivering EJava files for 'slave_fifo_buffer_1flag'...
Generating implementation netlist for 'slave_fifo_buffer_1flag'...
INFO:sim - Pre-processing HDL files for 'slave_fifo_buffer_1flag'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'slave_fifo_buffer_1flag'
Running ngcbuild...
Writing VHO instantiation template for 'slave_fifo_buffer_1flag'...
Writing VHDL behavioral simulation model for 'slave_fifo_buffer_1flag'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'slave_fifo_buffer_1flag'...
Generating metadata file...
Generating ISE project...
XCO file found: slave_fifo_buffer_1flag.xco
XMDF file found: slave_fifo_buffer_1flag_xmdf.tcl
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1
FLAG/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_1flag.asy -view all
-origin_type imported
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1
FLAG/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_1flag.ngc -view all
-origin_type created
Checking file "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08
Oprogramowanie/1 FLAG/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_1flag.ngc"
for project device match ...
File "C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1
FLAG/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_1flag.ngc" device
information matches project device.
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1
FLAG/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_1flag.sym -view all
-origin_type imported
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1
FLAG/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_1flag.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "C:/Users/MariuszKomp/Desktop/Praca
   inzynierska/08 Oprogramowanie/1 FLAG/Spartan
   3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_1flag.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/MariuszKomp/Desktop/Praca inzynierska/08 Oprogramowanie/1
FLAG/Spartan 3E/ipcore_dir/tmp/_cg/slave_fifo_buffer_1flag.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/slave_fifo_buffer_1flag"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'slave_fifo_buffer_1flag'.
