# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 0.000256 512 1.5 1410 83968 4.15693 2.18902 80.0977 65.4742 152.088 152.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 0.000256 512 1.5 1410 82944 4.17731 2.1872 97.7059 65.1255 169.374 169.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 0.000256 512 1.5 1410 83200 4.17866 2.19696 102.807 65.5213 174.879 175.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 0.000256 512 1.5 1410 82944 4.14566 2.18112 94.4233 65.1919 166.117 166.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 0.000256 512 1.5 1410 81600 4.18259 2.16976 94.4346 64.6811 165.641 165.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 0.000256 512 1.5 1410 82432 4.16768 2.18134 97.4196 65.2087 169.15 169.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 0.000256 512 1.5 1410 82560 4.13638 2.16886 99.0736 64.624 170.182 170.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 0.000256 512 1.5 1410 81920 4.16525 2.16912 95.9716 64.8834 167.362 167.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 0.000256 512 1.5 1410 79872 4.18426 2.14813 93.0506 64.2117 163.774 163.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 0.000256 512 1.5 1410 80000 4.25542 2.17302 101.325 64.6932 172.623 172.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 0.000256 512 1.5 1410 77824 4.19046 2.12928 111.662 63.5306 181.691 181.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1390 0.000256 512 1.5 1410 83456 4.15885 2.19341 82.0986 65.4377 154.062 154.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1390 0.000256 512 1.5 1410 83200 4.20288 2.19491 82.9716 65.4912 155.034 155.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 0.000256 512 1.5 1410 83712 4.17194 2.19846 83.7886 65.6325 155.968 156.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 0.000256 512 1.5 1410 82432 4.19206 2.18618 83.2771 65.1572 154.985 155.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 0.000256 512 1.5 1410 82944 4.20406 2.19341 84.3779 65.6536 156.6 156.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 0.000256 512 1.5 1410 82944 4.16221 2.1841 99.1231 65.1256 170.777 170.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 0.000256 512 1.5 1410 83200 4.17766 2.19418 97.7862 65.525 169.854 169.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 0.000256 512 1.5 1410 82944 4.14442 2.17786 103.552 65.1894 175.24 175.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 0.000256 512 1.5 1410 81600 4.18675 2.17293 103.891 64.6875 175.11 175.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 0.000256 512 1.5 1410 82432 4.17008 2.18058 103.192 65.21 174.928 175.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 0.000256 512 1.5 1410 80640 4.21312 2.1687 100.641 64.6981 171.894 172.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 0.000256 512 1.5 1410 81920 4.16419 2.17075 97.4 64.881 168.79 168.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 0.000256 512 1.5 1410 79872 4.19203 2.14941 104.725 64.2367 175.479 175.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 0.000256 512 1.5 1410 80000 4.22643 2.17072 112.108 64.6913 183.37 183.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 0.000256 512 1.5 1410 77824 4.19648 2.12787 99.5584 63.5952 169.65 169.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1390 0.000256 512 1.5 1420 83968 4.14106 2.19024 78.763 65.5002 150.766 150.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1390 0.000256 512 1.5 1420 83840 4.16954 2.20064 88.7448 65.4984 160.788 160.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 0.000256 512 1.5 1420 84480 4.1416 2.19578 84.3653 65.625 156.503 156.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 0.000256 512 1.5 1420 83328 4.16224 2.18534 84.576 65.1744 156.271 156.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 0.000256 512 1.5 1420 83968 4.16336 2.18928 82.341 65.5301 154.401 154.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 0.000256 512 1.5 1420 82944 4.17213 2.18522 106.194 65.1189 177.845 177.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 0.000256 512 1.5 1420 82944 4.15501 2.18317 75.5442 65.2341 147.289 147.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 0.000256 512 1.5 1420 83200 4.18035 2.19136 105.504 65.4852 177.534 177.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 0.000256 512 1.5 1420 81920 4.24138 2.19085 72.2537 65.5802 144.443 144.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 0.000256 512 1.5 1420 82944 4.14022 2.17907 96.843 65.1956 168.532 168.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 0.000256 512 1.5 1420 79872 4.18189 2.1463 66.3509 64.2252 137.081 137.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 0.000256 512 1.5 1420 81600 4.18208 2.17411 97.8525 64.6132 168.995 169.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 0.000256 512 1.5 1420 80000 4.25584 2.17072 68.655 64.6836 139.94 140.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 0.000256 512 1.5 1420 82432 4.04714 2.18326 121.225 65.1339 192.758 192.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 0.000256 512 1.5 1420 82432 4.18122 2.1801 80.6474 65.2889 152.465 152.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 0.000256 512 1.5 1420 82560 4.0697 2.17088 119.164 64.6229 190.197 190.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 0.000256 512 1.5 1420 80640 4.20426 2.16678 80.2085 64.7106 151.463 151.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 0.000256 512 1.5 1420 81920 4.10096 2.17107 115.662 64.8282 186.935 187.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 0.000256 512 1.5 1420 77824 4.1912 2.12877 75.6958 63.5755 145.761 145.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 0.000256 512 1.5 1420 79872 4.19226 2.1463 100.826 64.1792 171.514 171.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 0.000256 512 1.5 1420 73728 4.2111 2.08374 65.4292 62.2413 134.143 134.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 0.000256 512 1.5 1420 80000 4.25066 2.17293 105.971 64.7565 177.323 177.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 0.000256 512 1.5 1420 76800 4.37357 2.16739 74.4731 64.83 146.016 146.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1390 0.000256 512 1.5 1416 83456 4.16106 2.19338 78.547 65.4955 150.575 150.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1390 0.000256 512 1.5 1416 83200 4.19699 2.19728 82.8471 65.4448 154.86 154.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 0.000256 512 1.5 1416 83712 4.1719 2.19395 82.4962 65.6311 154.666 154.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1390 0.000256 512 1.5 1416 82944 4.1449 2.18077 54.6445 65.1397 126.287 126.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 0.000256 512 1.5 1416 82432 4.19277 2.18112 92.9043 65.1155 164.563 164.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 0.000256 512 1.5 1416 82432 4.17226 2.18064 61.4977 65.2068 133.232 133.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 0.000256 512 1.5 1416 82944 4.1976 2.1905 89.4436 65.4714 161.479 161.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 0.000256 512 1.5 1416 81920 4.16394 2.16883 56.9259 64.8677 128.296 128.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 0.000256 512 1.5 1416 82944 4.16854 2.1872 101.61 65.1697 173.315 173.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 0.000256 512 1.5 1416 82944 4.14534 2.18211 73.2247 65.2228 144.943 145.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 0.000256 512 1.5 1416 83200 4.18019 2.1935 98.1123 65.4807 170.145 170.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 0.000256 512 1.5 1416 81920 4.24176 2.19318 68.7318 65.5875 140.928 141.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 0.000256 512 1.5 1416 82944 4.01171 2.18301 118.403 65.1981 189.964 190.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 0.000256 512 1.5 1416 79872 4.18842 2.14592 75.5068 64.2198 146.235 146.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 0.000256 512 1.5 1416 81600 4.10205 2.17498 117.069 64.6798 188.192 188.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 0.000256 512 1.5 1416 80000 4.2617 2.17027 79.1657 64.6979 150.47 150.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 0.000256 512 1.5 1416 82432 4.14413 2.18317 114.536 65.1412 186.176 186.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 0.000256 512 1.5 1416 82432 4.18074 2.18106 77.2317 65.2261 148.987 149.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 0.000256 512 1.5 1416 80640 4.21552 2.16941 106.039 64.6913 177.289 177.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 0.000256 512 1.5 1416 80640 4.20467 2.16883 74.6254 64.7191 145.898 146.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 0.000256 512 1.5 1416 81920 4.16806 2.1688 105.32 64.8737 176.704 176.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 0.000256 512 1.5 1416 77824 4.19952 2.12582 70.6396 63.5813 140.719 140.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1390 0.000256 512 1.5 1425 83968 4.14 2.18931 88.6182 65.4403 160.564 160.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1390 0.000256 512 1.5 1425 83840 4.1673 2.20365 80.4417 65.4316 152.418 152.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1390 0.000256 512 1.5 1425 83200 4.18058 2.19546 52.4932 65.4802 124.53 124.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 0.000256 512 1.5 1425 83712 4.17155 2.20237 86.0208 65.6393 158.213 158.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1390 0.000256 512 1.5 1425 82944 4.14566 2.17936 56.8123 65.1474 128.456 128.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 0.000256 512 1.5 1425 83328 4.1593 2.18518 90.3105 65.1143 161.947 162.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 0.000256 512 1.5 1425 82432 4.1673 2.17869 59.2154 65.1983 130.931 131.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 0.000256 512 1.5 1425 83968 4.16381 2.18998 90.9941 65.5139 163.043 163.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 0.000256 512 1.5 1425 81920 4.1705 2.1712 59.2785 64.8832 130.676 130.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 0.000256 512 1.5 1425 82944 4.17203 2.18707 103.619 65.1757 175.33 175.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 0.000256 512 1.5 1425 82944 4.1519 2.18374 73.7652 65.2221 145.495 145.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 0.000256 512 1.5 1425 83200 4.17331 2.19725 98.9989 65.5377 171.083 171.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 0.000256 512 1.5 1425 81920 4.23882 2.19546 69.1973 65.5763 141.384 141.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 0.000256 512 1.5 1425 82944 4.01642 2.17923 116.107 65.1985 187.668 187.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 0.000256 512 1.5 1425 79872 4.19194 2.14989 76.1817 64.2315 146.929 147.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 0.000256 512 1.5 1425 81600 4.12643 2.17293 116.422 64.6222 187.517 187.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 0.000256 512 1.5 1425 80000 4.25971 2.16842 79.3082 64.739 150.649 150.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 0.000256 512 1.5 1425 82432 4.14877 2.18682 110.992 65.1557 182.652 182.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 0.000256 512 1.5 1425 82432 4.18454 2.18093 75.6831 65.2344 147.455 147.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 0.000256 512 1.5 1425 82560 4.13578 2.17053 108.035 64.642 179.154 179.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 0.000256 512 1.5 1425 80640 4.20317 2.16502 74.0382 64.7285 145.314 145.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 0.000256 512 1.5 1425 81920 4.16845 2.17293 108.305 64.8781 179.701 179.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 0.000256 512 1.5 1425 77824 4.19075 2.12413 71.1195 63.583 141.193 141.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1390 0.000256 512 1.5 1408 82944 4.18042 2.19136 77.0926 65.4995 149.137 149.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1390 0.000256 512 1.5 1408 82944 4.20918 2.18726 50.7124 65.5098 122.789 122.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 0.000256 512 1.5 1408 82560 4.23117 2.1959 79.1707 65.5037 151.274 151.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1390 0.000256 512 1.5 1408 81920 4.24371 2.19136 52.359 65.482 124.457 124.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 0.000256 512 1.5 1408 82944 4.20838 2.1975 88.0342 65.6264 160.246 160.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 0.000256 512 1.5 1408 81408 4.21728 2.17898 54.7803 65.1945 126.548 126.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 0.000256 512 1.5 1408 82432 4.19024 2.1832 82.5955 65.1637 154.308 154.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 0.000256 512 1.5 1408 82432 4.17302 2.1831 54.3926 65.1984 126.124 126.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 0.000256 512 1.5 1408 80640 4.28931 2.1855 45.1745 65.2436 117.067 117.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 0.000256 512 1.5 1408 82944 4.20323 2.19341 82.7334 65.5192 154.819 154.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 0.000256 512 1.5 1408 81920 4.1712 2.17318 54.1943 64.8706 125.584 125.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 0.000256 512 1.5 1408 79872 4.18947 2.14835 44.1898 64.2149 114.916 115.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 0.000256 512 1.5 1408 81792 3.97107 2.18726 112.913 65.1716 184.409 184.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 0.000256 512 1.5 1408 80640 4.25174 2.18634 75.8765 65.229 147.715 147.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 0.000256 512 1.5 1408 79488 4.34003 2.188 63.366 65.2269 135.303 135.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 0.000256 512 1.5 1408 81920 4.20902 2.19331 112.239 65.5304 184.348 184.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 0.000256 512 1.5 1408 81920 4.23958 2.19674 78.1615 65.5821 150.347 150.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 0.000256 512 1.5 1408 80640 4.20624 2.16691 62.4498 64.7199 133.713 133.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 0.000256 512 1.5 1408 81408 4.21165 2.17917 101.522 65.1948 173.288 173.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 0.000256 512 1.5 1408 79872 4.18691 2.14506 69.9844 64.2351 140.726 140.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 0.000256 512 1.5 1408 78336 4.35536 2.18541 61.4559 65.2592 133.429 133.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 0.000256 512 1.5 1408 81600 4.18986 2.16883 107.106 64.6853 178.323 178.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 0.000256 512 1.5 1408 80000 4.26387 2.17088 72.4227 64.6972 143.734 143.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 0.000256 512 1.5 1408 81600 4.2095 2.17702 64.3494 64.8166 135.729 135.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 0.000256 512 1.5 1408 82432 4.17485 2.18147 102.096 65.1618 173.793 173.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 0.000256 512 1.5 1408 82432 4.1832 2.18512 72.8724 65.2251 144.638 144.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 0.000256 512 1.5 1408 80640 4.27706 2.18323 60.7497 65.3546 132.737 132.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 0.000256 512 1.5 1408 80640 4.21914 2.16893 102.279 64.6511 173.498 173.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 0.000256 512 1.5 1408 80640 4.20678 2.16755 72.0344 64.7705 143.358 143.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 0.000256 512 1.5 1408 74880 4.18435 2.09232 57.1515 62.2138 125.825 125.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 0.000256 512 1.5 1408 81920 4.17168 2.16838 100.497 64.8223 171.836 171.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 0.000256 512 1.5 1408 77824 4.20019 2.12826 70.2707 63.5825 140.355 140.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 0.000256 512 1.5 1408 73728 4.22112 2.08486 56.6395 62.2945 125.409 125.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1390 0.000256 512 1.5 1440 82944 4.18621 2.18726 81.1325 65.4436 153.129 153.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1390 0.000256 512 1.5 1440 82944 4.20445 2.19136 53.6671 65.4777 125.711 125.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 0.000256 512 1.5 1440 83200 4.19827 2.1975 90.4265 65.4481 162.442 162.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1390 0.000256 512 1.5 1440 83200 4.18048 2.19546 60.1606 65.4775 132.191 132.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1390 0.000256 512 1.5 1440 80640 4.2241 2.1704 49.0351 64.7007 120.307 120.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 0.000256 512 1.5 1440 82944 4.20326 2.20022 85.5602 65.6335 157.769 157.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 0.000256 512 1.5 1440 81408 4.21469 2.18317 54.933 65.1499 126.653 126.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1390 0.000256 512 1.5 1440 80640 4.25802 2.18291 45.717 65.1576 117.485 117.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 0.000256 512 1.5 1440 82432 4.12304 2.18122 112.616 65.1122 184.202 184.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 0.000256 512 1.5 1440 82432 4.17152 2.17907 73.6418 65.1337 145.303 145.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 0.000256 512 1.5 1440 80640 4.28349 2.18317 61.3143 65.2445 133.197 133.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 0.000256 512 1.5 1440 82944 4.20378 2.1911 107.64 65.455 179.663 179.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 0.000256 512 1.5 1440 81920 4.16714 2.16906 68.8604 64.8666 140.238 140.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 0.000256 512 1.5 1440 79872 4.1881 2.14672 54.6668 64.1925 125.369 125.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 0.000256 512 1.5 1440 81792 4.19443 2.18931 109.377 65.1248 181.051 181.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 0.000256 512 1.5 1440 80640 4.25414 2.17632 75.493 65.2357 147.334 147.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 0.000256 512 1.5 1440 79488 4.33091 2.18371 65.5605 65.2224 137.47 137.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 0.000256 512 1.5 1440 78336 4.36093 2.18726 57.7956 65.2684 129.786 129.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 0.000256 512 1.5 1440 83200 4.11741 2.19558 108.491 65.517 180.503 180.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 0.000256 512 1.5 1440 81920 4.25014 2.19578 74.9224 65.5922 147.141 147.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 0.000256 512 1.5 1440 80640 4.2103 2.16662 65.0988 64.7083 136.358 136.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 0.000256 512 1.5 1440 81920 4.27613 2.20099 59.6517 65.6314 131.933 132.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 0.000256 512 1.5 1440 81408 4.21501 2.18112 102.878 65.1975 174.649 174.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 0.000256 512 1.5 1440 79872 4.19235 2.1488 70.9703 64.1778 141.668 141.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 0.000256 512 1.5 1440 78336 4.36202 2.18522 59.5662 65.2679 131.551 131.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 0.000256 512 1.5 1440 73728 4.24934 2.0961 51.6173 62.256 120.433 120.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 0.000256 512 1.5 1440 81600 4.20192 2.1753 104.825 64.6285 176.025 176.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 0.000256 512 1.5 1440 80000 4.26173 2.16893 75.5863 64.7555 146.943 147.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 0.000256 512 1.5 1440 81600 4.21171 2.17498 64.4758 64.8284 135.867 136.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 0.000256 512 1.5 1440 76800 4.37786 2.17117 56.6309 64.828 128.182 128.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1390 0.000256 512 1.5 1440 81408 4.25661 2.18915 88.7597 65.4365 160.814 160.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1390 0.000256 512 1.5 1440 80896 4.29162 2.18906 55.6889 65.5263 127.867 128.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1390 0.000256 512 1.5 1440 79872 4.27795 2.17978 45.8504 65.1373 117.622 117.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 0.000256 512 1.5 1440 81280 4.28963 2.1944 84.0374 65.4461 156.141 156.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1390 0.000256 512 1.5 1440 80640 4.29446 2.19379 54.758 65.5215 126.941 127.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1390 0.000256 512 1.5 1440 78720 4.30016 2.16832 44.8869 64.6963 116.223 116.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 0.000256 512 1.5 1440 81408 4.27386 2.20464 109.823 65.6063 182.084 182.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 0.000256 512 1.5 1440 79872 4.27466 2.17923 69.8168 65.1477 141.593 141.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 0.000256 512 1.5 1440 80640 4.25229 2.18512 59.9303 65.2234 131.766 131.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1390 0.000256 512 1.5 1440 76800 4.31091 2.14832 48.7699 64.1567 119.565 119.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 0.000256 512 1.5 1440 80640 4.26698 2.18387 104.09 65.1133 175.827 175.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 0.000256 512 1.5 1440 80640 4.25552 2.17907 68.5009 65.159 140.27 140.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 0.000256 512 1.5 1440 80640 4.28691 2.1865 57.2428 65.2322 129.12 129.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 0.000256 512 1.5 1440 78848 4.33891 2.17946 49.8153 65.2815 121.793 121.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 0.000256 512 1.5 1440 80896 4.29219 2.18573 100.017 65.5249 172.194 172.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 0.000256 512 1.5 1440 79872 4.25795 2.17088 65.2108 64.8775 136.69 136.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 0.000256 512 1.5 1440 76800 4.31254 2.14627 51.9207 64.1841 122.737 122.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 0.000256 512 1.5 1440 77824 4.19325 2.12854 47.5213 63.586 117.601 117.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 0.000256 512 1.5 1440 80640 4.27414 2.18323 103.86 65.1227 175.615 175.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 0.000256 512 1.5 1440 80640 4.25021 2.18237 73.4195 65.1812 145.206 145.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 0.000256 512 1.5 1440 79488 4.33155 2.18781 62.1958 65.2781 134.17 134.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 0.000256 512 1.5 1440 78336 4.36317 2.18317 57.7269 65.2587 129.707 129.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 0.000256 512 1.5 1440 80640 4.28627 2.19341 103.24 65.4739 175.368 175.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 0.000256 512 1.5 1440 79360 4.34806 2.19341 71.6645 65.5298 143.909 144.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 0.000256 512 1.5 1440 76800 4.36141 2.1672 59.7863 64.7685 131.26 131.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 0.000256 512 1.5 1440 76800 4.49053 2.1953 55.2014 65.6327 127.692 127.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1390 0.000256 512 1.5 1450 82944 4.18768 2.19069 89.8596 65.5008 161.915 162.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1390 0.000256 512 1.5 1450 82944 4.21046 2.18726 59.8598 65.4718 131.902 132.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1390 0.000256 512 1.5 1450 81408 4.2193 2.17901 49.0876 65.2013 120.859 120.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 0.000256 512 1.5 1450 82560 4.23232 2.1935 84.3089 65.4323 156.339 156.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1390 0.000256 512 1.5 1450 81920 4.24266 2.19114 55.1102 65.5292 127.252 127.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1390 0.000256 512 1.5 1450 80640 4.21779 2.16845 45.6195 64.6979 116.884 117.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1390 0.000256 512 1.5 1450 81920 4.24058 2.19165 40.9815 65.6523 113.243 113.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 0.000256 512 1.5 1450 82944 4.20368 2.19821 109.38 65.6131 181.57 181.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 0.000256 512 1.5 1450 81408 4.21232 2.18342 69.6592 65.2033 141.434 141.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 0.000256 512 1.5 1450 80640 4.25754 2.17754 57.8548 65.173 129.639 129.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1390 0.000256 512 1.5 1450 79872 4.19286 2.14621 50.2732 64.1889 120.969 121.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 0.000256 512 1.5 1450 82432 4.19082 2.18522 103.373 65.1113 175.034 175.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 0.000256 512 1.5 1450 82432 4.17075 2.18128 68.6786 65.2073 140.414 140.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 0.000256 512 1.5 1450 80640 4.28214 2.18522 55.879 65.2421 127.757 127.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 0.000256 512 1.5 1450 82432 4.18778 2.18317 50.7135 65.2812 122.538 122.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 0.000256 512 1.5 1450 82944 4.20691 2.18726 100.251 65.52 172.334 172.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 0.000256 512 1.5 1450 81920 4.17277 2.17082 66.5429 64.8315 137.893 138.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 0.000256 512 1.5 1450 79872 4.19226 2.14835 55.2479 64.2277 125.991 126.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 0.000256 512 1.5 1450 77824 4.20154 2.13043 47.9354 63.5316 117.969 118.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 0.000256 512 1.5 1450 81792 4.21904 2.18726 108.487 65.1755 180.238 180.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 0.000256 512 1.5 1450 80640 4.25773 2.18317 75.3881 65.1689 147.169 147.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 0.000256 512 1.5 1450 79488 4.33597 2.18522 63.6408 65.205 135.541 135.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 0.000256 512 1.5 1450 78336 4.3664 2.18317 57.8669 65.268 129.859 129.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 0.000256 512 1.5 1450 74880 4.18704 2.08781 53.2234 62.286 121.956 122.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 0.000256 512 1.5 1450 81920 4.2369 2.19194 104.395 65.5333 176.532 176.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 0.000256 512 1.5 1450 81920 4.23664 2.1928 75.2997 65.5875 147.493 147.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 0.000256 512 1.5 1450 80640 4.20115 2.16515 62.7449 64.7186 134.001 134.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 0.000256 512 1.5 1450 81920 4.27763 2.19651 59.3082 65.6316 131.592 131.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 0.000256 512 1.5 1450 76800 4.37066 2.1704 56.8325 64.8332 128.381 128.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1390 0.000256 512 1.5 1440 80896 4.2751 2.18883 83.4644 65.5037 155.602 155.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1390 0.000256 512 1.5 1440 80896 4.29616 2.19024 54.9821 65.5269 127.171 127.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1390 0.000256 512 1.5 1440 79872 4.28221 2.17725 45.3365 65.2036 117.174 117.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1390 0.000256 512 1.5 1440 79872 4.26368 2.17248 39.9107 64.8217 111.344 111.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 0.000256 512 1.5 1440 81280 4.284 2.19523 107.931 65.4945 180.073 180.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 0.000256 512 1.5 1440 80640 4.29472 2.1872 69.7367 65.5293 141.924 142.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1390 0.000256 512 1.5 1440 78720 4.29686 2.17056 57.2397 64.6996 128.579 128.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1390 0.000256 512 1.5 1440 79360 4.35517 2.19002 50.3834 65.5257 122.634 122.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 0.000256 512 1.5 1440 81408 4.27549 2.19837 103.359 65.6784 175.689 175.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 0.000256 512 1.5 1440 79872 4.27635 2.1807 66.8147 65.1387 138.588 138.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 0.000256 512 1.5 1440 80640 4.25581 2.18179 56.2464 65.2135 128.075 128.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 0.000256 512 1.5 1440 76800 4.31578 2.14493 47.4138 64.1792 118.231 118.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1390 0.000256 512 1.5 1440 76800 4.36595 2.16717 42.3293 64.7659 113.797 113.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 0.000256 512 1.5 1440 80640 4.26829 2.18112 96.4021 65.1132 168.142 168.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 0.000256 512 1.5 1440 80640 4.25008 2.17946 65.1776 65.1517 136.931 137.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 0.000256 512 1.5 1440 80640 4.28685 2.18787 54.9719 65.1979 126.822 126.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 0.000256 512 1.5 1440 78848 4.33158 2.18189 47.3984 65.2744 119.36 119.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 0.000256 512 1.5 1440 76160 4.27302 2.12579 41.1145 63.5224 111.206 111.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 0.000256 512 1.5 1440 80896 4.29398 2.18768 93.4432 65.46 165.559 165.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 0.000256 512 1.5 1440 79872 4.2657 2.16925 63.2683 64.8846 134.764 134.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 0.000256 512 1.5 1440 76800 4.31152 2.1463 51.2328 64.1774 122.043 122.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 0.000256 512 1.5 1440 77824 4.20378 2.12627 46.7278 63.5326 116.764 116.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 0.000256 512 1.5 1440 76800 4.4936 2.19328 41.7845 65.6845 114.331 114.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1390 0.000256 512 1.5 1408 80384 4.29613 2.19533 78.9519 65.4505 151.064 151.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1390 0.000256 512 1.5 1408 79872 4.34086 2.18758 51.6573 65.5223 123.884 124.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1390 0.000256 512 1.5 1408 79872 4.28093 2.18112 43.3492 65.1434 115.125 115.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1390 0.000256 512 1.5 1408 77824 4.35165 2.17293 37.2627 64.8718 108.837 108.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 0.000256 512 1.5 1408 80640 4.31392 2.19677 101.215 65.4412 173.342 173.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 0.000256 512 1.5 1408 80640 4.28339 2.19341 65.8156 65.5408 138.003 138.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1390 0.000256 512 1.5 1408 78720 4.30275 2.17085 52.5826 64.6485 123.878 124.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1390 0.000256 512 1.5 1408 79360 4.34694 2.19418 47.2577 65.5247 119.498 119.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1390 0.000256 512 1.5 1408 76800 4.38755 2.16902 41.1646 64.7585 112.649 112.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 0.000256 512 1.5 1408 80640 4.31398 2.19955 96.658 65.6247 168.972 169.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 0.000256 512 1.5 1408 79872 4.2743 2.18179 63.1573 65.1948 134.983 135.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 0.000256 512 1.5 1408 78336 4.35094 2.18141 50.8174 65.2326 122.763 122.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 0.000256 512 1.5 1408 76800 4.31786 2.14502 44.8152 64.174 115.624 115.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1390 0.000256 512 1.5 1408 76800 4.35808 2.16474 39.1982 64.7794 110.67 110.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 0.000256 512 1.5 1408 79744 4.30397 2.18416 89.6292 65.1659 161.455 161.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 0.000256 512 1.5 1408 78848 4.3305 2.18048 59.1289 65.1583 130.974 131.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 0.000256 512 1.5 1408 77952 4.39136 2.1855 49.4342 65.2517 121.438 121.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 0.000256 512 1.5 1408 78848 4.3361 2.18269 44.2198 65.2342 116.149 116.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 0.000256 512 1.5 1408 76160 4.26634 2.12624 38.306 63.5205 108.394 108.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 0.000256 512 1.5 1408 79872 4.3367 2.19344 87.8731 65.4616 160.037 160.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 0.000256 512 1.5 1408 77824 4.35018 2.17098 58.3087 64.8159 129.819 129.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 0.000256 512 1.5 1408 76800 4.31418 2.14947 48.0476 64.1763 118.855 118.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 0.000256 512 1.5 1408 73728 4.36298 2.12442 41.9874 63.5904 112.241 112.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 0.000256 512 1.5 1408 76800 4.48922 2.1975 39.8874 65.683 112.429 112.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 0.000256 512 1.5 1408 73728 4.22451 2.08282 36.4793 62.2283 105.186 105.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1390 0.000256 512 1.5 1408 78336 4.40096 2.2016 77.1285 65.5989 149.503 149.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1390 0.000256 512 1.5 1408 77824 4.39949 2.19114 83.9881 65.4331 156.183 156.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1390 0.000256 512 1.5 1408 77824 4.42787 2.19251 58.1034 65.5204 130.415 130.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1390 0.000256 512 1.5 1408 76800 4.40944 2.18077 47.3164 65.147 119.23 119.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1390 0.000256 512 1.5 1408 75776 4.43354 2.17136 41.6446 64.8739 113.298 113.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1390 0.000256 512 1.5 1408 76800 4.4615 2.19024 38.6971 65.5711 111.094 111.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1390 0.000256 512 1.5 1408 73728 4.43251 2.15206 35.3583 64.1756 106.285 106.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1390 0.000256 512 1.5 1408 75264 4.48342 2.18435 33.5444 65.288 105.668 105.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1390 0.000256 512 1.5 1408 73728 4.36342 2.12566 32.2661 63.5902 102.517 102.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1390 0.000256 512 1.5 1440 78848 4.33789 2.18074 33.2636 65.2284 105.185 105.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1390 0.000256 512 1.5 1408 78848 4.32938 2.18147 32.0971 65.2359 104.014 104.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1390 0.000256 512 1.5 1450 76160 4.28061 2.12906 32.1183 63.4623 102.169 102.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1390 0.000256 512 1.5 1440 76160 4.27549 2.12582 32.0323 63.4736 102.078 102.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1390 0.000256 512 1.5 1408 81920 4.1697 2.17472 37.4355 64.8704 108.829 108.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1390 0.000256 512 1.5 1408 76800 4.08758 2.08611 51.098 62.3662 119.814 119.951
