INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/memory_access.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_access'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'write_back'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/sciv_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sciv_core'
