=====
SETUP
2.329
9.497
11.826
ALE_n_ibuf
5.000
5.688
DAL_latched_8_s0
6.627
6.859
n237_s0
8.948
9.497
dbg_tx_data[1]_0_s0
9.497
=====
SETUP
2.701
9.125
11.826
ALE_n_ibuf
5.000
5.688
DAL_latched_13_s0
6.627
6.859
n232_s0
8.663
9.125
dbg_tx_data[1]_5_s0
9.125
=====
SETUP
2.702
9.124
11.826
ALE_n_ibuf
5.000
5.688
DAL_latched_10_s0
6.627
6.859
n235_s0
8.662
9.124
dbg_tx_data[1]_2_s0
9.124
=====
SETUP
2.714
9.112
11.826
ALE_n_ibuf
5.000
5.688
AIO_latched_0_s0
6.627
6.859
n229_s0
8.741
9.112
dbg_tx_data[0]_0_s0
9.112
=====
SETUP
2.771
9.055
11.826
ALE_n_ibuf
5.000
5.688
DAL_latched_9_s0
6.627
6.859
n236_s0
8.684
9.055
dbg_tx_data[1]_1_s0
9.055
=====
SETUP
2.863
8.963
11.826
ALE_n_ibuf
5.000
5.688
DAL_latched_14_s0
6.627
6.859
n231_s0
8.592
8.963
dbg_tx_data[1]_6_s0
8.963
=====
SETUP
2.980
8.846
11.826
ALE_n_ibuf
5.000
5.688
AIO_latched_1_s0
6.627
6.859
n228_s0
8.475
8.846
dbg_tx_data[0]_1_s0
8.846
=====
SETUP
3.017
8.809
11.826
ALE_n_ibuf
5.000
5.688
DAL_latched_12_s0
6.627
6.859
n233_s0
8.438
8.809
dbg_tx_data[1]_4_s0
8.809
=====
SETUP
3.067
8.759
11.826
ALE_n_ibuf
5.000
5.688
AIO_latched_2_s0
6.627
6.859
n227_s0
8.388
8.759
dbg_tx_data[0]_2_s0
8.759
=====
SETUP
3.107
8.719
11.826
SCTL_n_ibuf
5.000
5.688
tx_data_2_s0
6.883
7.115
uart_tx_inst/n67_s14
8.149
8.719
uart_tx_inst/send_buf_3_s2
8.719
=====
SETUP
3.114
8.711
11.826
ALE_n_ibuf
5.000
5.688
DAL_latched_11_s0
6.627
6.859
n234_s0
8.141
8.711
dbg_tx_data[1]_3_s0
8.711
=====
SETUP
3.124
8.702
11.826
ALE_n_ibuf
5.000
5.688
AIO_latched_3_s0
6.627
6.859
n226_s0
8.132
8.702
dbg_tx_data[0]_3_s0
8.702
=====
SETUP
3.126
8.700
11.826
SCTL_n_ibuf
5.000
5.688
n1021_s2
7.058
7.575
n222_s1
8.001
8.550
dbg_tx_data[0]_5_s0
8.700
=====
SETUP
3.126
8.700
11.826
SCTL_n_ibuf
5.000
5.688
n1021_s2
7.058
7.575
n222_s1
8.001
8.550
dbg_tx_data[0]_6_s0
8.700
=====
SETUP
3.126
8.700
11.826
SCTL_n_ibuf
5.000
5.688
n1021_s2
7.058
7.575
n222_s1
8.001
8.550
dbg_tx_data[0]_7_s0
8.700
=====
SETUP
3.179
8.647
11.826
SCTL_n_ibuf
5.000
5.688
rx_clear_s0
6.883
7.115
uart_rx_inst/n56_s1
8.041
8.503
uart_rx_inst/rx_data_ready_s0
8.647
=====
SETUP
3.200
8.626
11.826
SCTL_n_ibuf
5.000
5.688
tx_data_1_s0
6.883
7.115
uart_tx_inst/n68_s14
8.056
8.626
uart_tx_inst/send_buf_2_s2
8.626
=====
SETUP
3.204
8.621
11.826
SCTL_n_ibuf
5.000
5.688
tx_data_4_s0
6.883
7.115
uart_tx_inst/n65_s14
8.072
8.621
uart_tx_inst/send_buf_5_s2
8.621
=====
SETUP
3.204
8.621
11.826
SCTL_n_ibuf
5.000
5.688
tx_data_6_s0
6.883
7.115
uart_tx_inst/n63_s14
8.072
8.621
uart_tx_inst/send_buf_7_s2
8.621
=====
SETUP
3.208
8.618
11.826
SCTL_n_ibuf
5.000
5.688
tx_data_3_s0
6.883
7.115
uart_tx_inst/n66_s14
8.069
8.618
uart_tx_inst/send_buf_4_s2
8.618
=====
SETUP
3.215
8.611
11.826
SCTL_n_ibuf
5.000
5.688
tx_data_5_s0
6.883
7.115
uart_tx_inst/n64_s14
8.149
8.611
uart_tx_inst/send_buf_6_s2
8.611
=====
SETUP
3.215
8.611
11.826
SCTL_n_ibuf
5.000
5.688
tx_data_7_s0
6.883
7.115
uart_tx_inst/n62_s14
8.149
8.611
uart_tx_inst/send_buf_8_s2
8.611
=====
SETUP
3.470
8.356
11.826
SCTL_n_ibuf
5.000
5.688
tx_send_s0
6.883
7.115
uart_tx_inst/n36_s2
7.786
8.356
uart_tx_inst/tx_ready_s0
8.356
=====
SETUP
3.491
8.335
11.826
SCTL_n_ibuf
5.000
5.688
tx_send_s0
6.883
7.115
uart_tx_inst/n25_s9
7.786
8.335
uart_tx_inst/state_1_s4
8.335
=====
SETUP
3.495
8.331
11.826
SCTL_n_ibuf
5.000
5.688
n272_s1
7.058
7.607
dbg_tx_send_1_s0
8.331
=====
HOLD
-0.910
0.675
1.585
SCTL_n_ibuf
0.000
0.675
last_SCTL_n_s0
0.675
=====
HOLD
0.147
6.808
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_7_s0
6.326
6.528
mem_lo_mem_lo_0_4_s
6.808
=====
HOLD
0.272
6.932
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_2_s0
6.326
6.528
mem_hi_mem_hi_1_5_s
6.932
=====
HOLD
0.273
6.934
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_6_s0
6.326
6.528
mem_hi_mem_hi_1_5_s
6.934
=====
HOLD
0.273
6.934
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_5_s0
6.326
6.528
mem_hi_mem_hi_1_5_s
6.934
=====
HOLD
0.277
6.938
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_6_s0
6.326
6.528
mem_lo_mem_lo_0_7_s
6.938
=====
HOLD
0.279
6.939
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_3_s0
6.326
6.528
mem_hi_mem_hi_1_0_s
6.939
=====
HOLD
0.282
6.943
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_5_s0
6.326
6.528
mem_lo_mem_lo_0_7_s
6.943
=====
HOLD
0.284
6.945
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_3_s0
6.326
6.528
mem_lo_mem_lo_0_4_s
6.945
=====
HOLD
0.284
6.945
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_3_s0
6.326
6.528
mem_hi_mem_hi_1_2_s
6.945
=====
HOLD
0.287
6.947
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_7_s0
6.326
6.528
mem_lo_mem_lo_0_7_s
6.947
=====
HOLD
0.288
6.948
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_6_s0
6.326
6.528
mem_hi_mem_hi_1_2_s
6.948
=====
HOLD
0.288
6.948
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_6_s0
6.326
6.528
mem_hi_mem_hi_1_0_s
6.948
=====
HOLD
0.288
6.948
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_7_s0
6.326
6.528
mem_hi_mem_hi_1_5_s
6.948
=====
HOLD
0.288
6.949
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_12_s0
6.326
6.528
mem_lo_mem_lo_0_1_s
6.949
=====
HOLD
0.290
6.951
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_5_s0
6.326
6.528
mem_hi_mem_hi_1_2_s
6.951
=====
HOLD
0.291
6.952
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_11_s0
6.326
6.528
mem_lo_mem_lo_0_3_s
6.952
=====
HOLD
0.296
6.957
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_11_s0
6.326
6.528
mem_lo_mem_lo_1_1_s
6.957
=====
HOLD
0.299
6.959
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_11_s0
6.326
6.528
mem_hi_mem_hi_1_7_s
6.959
=====
HOLD
0.299
6.959
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_6_s0
6.326
6.528
mem_hi_mem_hi_0_4_s
6.959
=====
HOLD
0.302
6.963
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_12_s0
6.326
6.528
mem_hi_mem_hi_1_7_s
6.963
=====
HOLD
0.303
6.963
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_11_s0
6.326
6.528
mem_lo_mem_lo_0_1_s
6.963
=====
HOLD
0.306
6.967
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_7_s0
6.326
6.528
mem_hi_mem_hi_1_2_s
6.967
=====
HOLD
0.317
6.977
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_12_s0
6.326
6.528
mem_lo_mem_lo_0_6_s
6.977
=====
HOLD
0.317
6.977
6.661
ALE_n_ibuf
5.000
5.677
DAL_latched_12_s0
6.326
6.528
mem_hi_mem_hi_1_4_s
6.977
