Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'm' is driven by invalid combination of procedural drivers [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/SystolicArray.sv:82]
WARNING: [VRFC 10-2921] 'm' driven by this always_ff block should not be driven by any other process [D:/digital design/Ordovician/Ordovician/Ordovician.srcs/sources_1/new/SystolicArray.sv:85]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
