--- stats_original.txt	2020-11-28 23:42:07.401717429 -0600
+++ stats_III.txt	2020-11-29 20:06:29.007522579 -0600
@@ -1,25 +1,25 @@
 
 ---------- Begin Simulation Statistics ----------
-final_tick                               202456649500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-host_inst_rate                                 603944                       # Simulator instruction rate (inst/s)
-host_mem_usage                                 654608                       # Number of bytes of host memory used
-host_op_rate                                   877641                       # Simulator op (including micro ops) rate (op/s)
-host_seconds                                   165.58                       # Real time elapsed on the host
-host_tick_rate                             1222724413                       # Simulator tick rate (ticks/s)
+final_tick                               204120896500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate                                 677918                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 654868                       # Number of bytes of host memory used
+host_op_rate                                   985138                       # Simulator op (including micro ops) rate (op/s)
+host_seconds                                   147.51                       # Real time elapsed on the host
+host_tick_rate                             1383769895                       # Simulator tick rate (ticks/s)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
 sim_insts                                   100000001                       # Number of instructions simulated
 sim_ops                                     145318341                       # Number of ops (including micro ops) simulated
-sim_seconds                                  0.202457                       # Number of seconds simulated
-sim_ticks                                202456649500                       # Number of ticks simulated
+sim_seconds                                  0.204121                       # Number of seconds simulated
+sim_ticks                                204120896500                       # Number of ticks simulated
 system.cpu.Branches                           8195186                       # Number of branches fetched
 system.cpu.committedInsts                   100000001                       # Number of instructions committed
 system.cpu.committedOps                     145318341                       # Number of ops (including micro ops) committed
 system.cpu.idle_fraction                            0                       # Percentage of idle cycles
 system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.numCycles                        404913299                       # number of cpu cycles simulated
+system.cpu.numCycles                        408241793                       # number of cpu cycles simulated
 system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
 system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.num_busy_cycles                  404913299                       # Number of busy cycles
+system.cpu.num_busy_cycles                  408241793                       # Number of busy cycles
 system.cpu.num_cc_register_reads             39537544                       # number of times the CC registers were read
 system.cpu.num_cc_register_writes            53965566                       # number of times the CC registers were written
 system.cpu.num_conditional_control_insts      6832024                       # number of instructions that are conditional controls
@@ -97,152 +97,152 @@
 system.cpu.workload.numSyscalls                    23                       # Number of system calls
 system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.hit_single_requests        25536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_single_requests        26731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
 system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.tot_requests         68253                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.tot_requests         70366                       # Total number of requests made to the snoop filter.
 system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
 system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.tol2bus.snoop_filter.hit_single_requests       419592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.tol2bus.snoop_filter.hit_single_snoops        12602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.tol2bus.snoop_filter.tot_requests       842262                       # Total number of requests made to the snoop filter.
-system.tol2bus.snoop_filter.tot_snoops          12602                       # Total number of snoops made to the snoop filter.
+system.tol2bus.snoop_filter.hit_single_requests       553963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.tol2bus.snoop_filter.hit_single_snoops         8353                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.tol2bus.snoop_filter.tot_requests      1109784                       # Total number of requests made to the snoop filter.
+system.tol2bus.snoop_filter.tot_snoops           8353                       # Total number of snoops made to the snoop filter.
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.cpu.dcache.demand_hits::.cpu.data     55549570                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         55549570                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::.cpu.data     55549879                       # number of overall hits
-system.cpu.dcache.overall_hits::total        55549879                       # number of overall hits
-system.cpu.dcache.demand_misses::.cpu.data       419672                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         419672                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::.cpu.data       423398                       # number of overall misses
-system.cpu.dcache.overall_misses::total        423398                       # number of overall misses
-system.cpu.dcache.demand_miss_latency::.cpu.data   8334854000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total   8334854000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::.cpu.data   8334854000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total   8334854000                       # number of overall miss cycles
+system.cpu.dcache.demand_hits::.cpu.data     55416428                       # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total         55416428                       # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::.cpu.data     55416729                       # number of overall hits
+system.cpu.dcache.overall_hits::total        55416729                       # number of overall hits
+system.cpu.dcache.demand_misses::.cpu.data       552814                       # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total         552814                       # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::.cpu.data       556548                       # number of overall misses
+system.cpu.dcache.overall_misses::total        556548                       # number of overall misses
+system.cpu.dcache.demand_miss_latency::.cpu.data  10130536000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total  10130536000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::.cpu.data  10130536000                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total  10130536000                       # number of overall miss cycles
 system.cpu.dcache.demand_accesses::.cpu.data     55969242                       # number of demand (read+write) accesses
 system.cpu.dcache.demand_accesses::total     55969242                       # number of demand (read+write) accesses
 system.cpu.dcache.overall_accesses::.cpu.data     55973277                       # number of overall (read+write) accesses
 system.cpu.dcache.overall_accesses::total     55973277                       # number of overall (read+write) accesses
-system.cpu.dcache.demand_miss_rate::.cpu.data     0.007498                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.007498                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::.cpu.data     0.007564                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.007564                       # miss rate for overall accesses
-system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19860.400503                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 19860.400503                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19685.624401                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 19685.624401                       # average overall miss latency
+system.cpu.dcache.demand_miss_rate::.cpu.data     0.009877                       # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total     0.009877                       # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::.cpu.data     0.009943                       # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total     0.009943                       # miss rate for overall accesses
+system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18325.396969                       # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 18325.396969                       # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18202.447947                       # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 18202.447947                       # average overall miss latency
 system.cpu.dcache.blocked_cycles::no_mshrs          548                       # number of cycles access was blocked
 system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
 system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
 system.cpu.dcache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
 system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::.writebacks       340683                       # number of writebacks
-system.cpu.dcache.writebacks::total            340683                       # number of writebacks
+system.cpu.dcache.writebacks::.writebacks       403382                       # number of writebacks
+system.cpu.dcache.writebacks::total            403382                       # number of writebacks
 system.cpu.dcache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
 system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
 system.cpu.dcache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
 system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
-system.cpu.dcache.demand_mshr_misses::.cpu.data       419663                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       419663                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::.cpu.data       421590                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       421590                       # number of overall MSHR misses
-system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7913053000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total   7913053000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8058100500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total   8058100500                       # number of overall MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007498                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.007498                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007532                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.007532                       # mshr miss rate for overall accesses
-system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18855.731861                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 18855.731861                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19113.594962                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 19113.594962                       # average overall mshr miss latency
-system.cpu.dcache.replacements                 419542                       # number of replacements
-system.cpu.dcache.ReadReq_hits::.cpu.data     42138978                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        42138978                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_misses::.cpu.data       300715                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        300715                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5218021000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   5218021000                       # number of ReadReq miss cycles
+system.cpu.dcache.demand_mshr_misses::.cpu.data       552805                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total       552805                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::.cpu.data       554740                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total       554740                       # number of overall MSHR misses
+system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9575593000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total   9575593000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9720730500                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total   9720730500                       # number of overall MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009877                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total     0.009877                       # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009911                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total     0.009911                       # mshr miss rate for overall accesses
+system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17321.827769                       # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 17321.827769                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17523.038721                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 17523.038721                       # average overall mshr miss latency
+system.cpu.dcache.replacements                 553716                       # number of replacements
+system.cpu.dcache.ReadReq_hits::.cpu.data     42030125                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total        42030125                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_misses::.cpu.data       409568                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total        409568                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6681835000                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total   6681835000                       # number of ReadReq miss cycles
 system.cpu.dcache.ReadReq_accesses::.cpu.data     42439693                       # number of ReadReq accesses(hits+misses)
 system.cpu.dcache.ReadReq_accesses::total     42439693                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007086                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.007086                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17352.047620                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 17352.047620                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009651                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total     0.009651                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16314.348289                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 16314.348289                       # average ReadReq miss latency
 system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
 system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       300706                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       300706                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4915177000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   4915177000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007085                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007085                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16345.457024                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16345.457024                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_hits::.cpu.data     13410592                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       13410592                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_misses::.cpu.data       118957                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       118957                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3116833000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   3116833000                       # number of WriteReq miss cycles
+system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       409559                       # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total       409559                       # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6270138000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total   6270138000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009650                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009650                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15309.486545                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15309.486545                       # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::.cpu.data     13386303                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total       13386303                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_misses::.cpu.data       143246                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total       143246                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3448701000                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total   3448701000                       # number of WriteReq miss cycles
 system.cpu.dcache.WriteReq_accesses::.cpu.data     13529549                       # number of WriteReq accesses(hits+misses)
 system.cpu.dcache.WriteReq_accesses::total     13529549                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008792                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.008792                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26201.341661                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 26201.341661                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       118957                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       118957                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2997876000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   2997876000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008792                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008792                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25201.341661                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25201.341661                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_hits::.cpu.data          309                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total           309                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_misses::.cpu.data         3726                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total         3726                       # number of SoftPFReq misses
+system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010588                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total     0.010588                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24075.373832                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 24075.373832                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       143246                       # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total       143246                       # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3305455000                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total   3305455000                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010588                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010588                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23075.373832                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23075.373832                       # average WriteReq mshr miss latency
+system.cpu.dcache.SoftPFReq_hits::.cpu.data          301                       # number of SoftPFReq hits
+system.cpu.dcache.SoftPFReq_hits::total           301                       # number of SoftPFReq hits
+system.cpu.dcache.SoftPFReq_misses::.cpu.data         3734                       # number of SoftPFReq misses
+system.cpu.dcache.SoftPFReq_misses::total         3734                       # number of SoftPFReq misses
 system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4035                       # number of SoftPFReq accesses(hits+misses)
 system.cpu.dcache.SoftPFReq_accesses::total         4035                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.923420                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.923420                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1927                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total         1927                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    145047500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    145047500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.477571                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.477571                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75271.146860                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75271.146860                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.tagsinuse          2003.085851                       # Cycle average of tags in use
+system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.925403                       # miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_miss_rate::total     0.925403                       # miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1935                       # number of SoftPFReq MSHR misses
+system.cpu.dcache.SoftPFReq_mshr_misses::total         1935                       # number of SoftPFReq MSHR misses
+system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    145137500                       # number of SoftPFReq MSHR miss cycles
+system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    145137500                       # number of SoftPFReq MSHR miss cycles
+system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.479554                       # mshr miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.479554                       # mshr miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75006.459948                       # average SoftPFReq mshr miss latency
+system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75006.459948                       # average SoftPFReq mshr miss latency
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.cpu.dcache.tags.tagsinuse          1016.061139                       # Cycle average of tags in use
 system.cpu.dcache.tags.total_refs            55971469                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            421590                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            132.762800                       # Average number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs            554740                       # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs            100.896761                       # Average number of references to valid blocks.
 system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::.cpu.data  2003.085851                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::.cpu.data     0.978069                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.978069                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
+system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.061139                       # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::.cpu.data     0.992247                       # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total     0.992247                       # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
 system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
 system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          841                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4          927                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3          578                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4          161                       # Occupied blocks per task id
 system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         112368144                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        112368144                       # Number of data accesses
-system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.dcache.tags.tag_accesses         112501294                       # Number of tag accesses
+system.cpu.dcache.tags.data_accesses        112501294                       # Number of data accesses
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
 system.cpu.dtb.rdAccesses                    42443730                       # TLB accesses on read requests
 system.cpu.dtb.wrAccesses                    13537941                       # TLB accesses on write requests
 system.cpu.dtb.rdMisses                         77228                       # TLB misses on read requests
 system.cpu.dtb.wrMisses                         75333                       # TLB misses on write requests
-system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
 system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
@@ -250,7 +250,7 @@
 system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
-system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
 system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
 system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
 system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
@@ -258,19 +258,19 @@
 system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
 system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
 system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
-system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.demand_hits::.cpu.inst    138482181                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        138482181                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::.cpu.inst    138482181                       # number of overall hits
-system.cpu.icache.overall_hits::total       138482181                       # number of overall hits
-system.cpu.icache.demand_misses::.cpu.inst         1080                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           1080                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::.cpu.inst         1080                       # number of overall misses
-system.cpu.icache.overall_misses::total          1080                       # number of overall misses
-system.cpu.icache.demand_miss_latency::.cpu.inst     85801500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     85801500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::.cpu.inst     85801500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     85801500                       # number of overall miss cycles
+system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.demand_hits::.cpu.inst    138482180                       # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total        138482180                       # number of demand (read+write) hits
+system.cpu.icache.overall_hits::.cpu.inst    138482180                       # number of overall hits
+system.cpu.icache.overall_hits::total       138482180                       # number of overall hits
+system.cpu.icache.demand_misses::.cpu.inst         1081                       # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total           1081                       # number of demand (read+write) misses
+system.cpu.icache.overall_misses::.cpu.inst         1081                       # number of overall misses
+system.cpu.icache.overall_misses::total          1081                       # number of overall misses
+system.cpu.icache.demand_miss_latency::.cpu.inst     87509500                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total     87509500                       # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::.cpu.inst     87509500                       # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total     87509500                       # number of overall miss cycles
 system.cpu.icache.demand_accesses::.cpu.inst    138483261                       # number of demand (read+write) accesses
 system.cpu.icache.demand_accesses::total    138483261                       # number of demand (read+write) accesses
 system.cpu.icache.overall_accesses::.cpu.inst    138483261                       # number of overall (read+write) accesses
@@ -279,77 +279,77 @@
 system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
 system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
 system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
-system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79445.833333                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 79445.833333                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79445.833333                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 79445.833333                       # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80952.358927                       # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 80952.358927                       # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80952.358927                       # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 80952.358927                       # average overall miss latency
 system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
 system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
 system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::.writebacks           50                       # number of writebacks
-system.cpu.icache.writebacks::total                50                       # number of writebacks
-system.cpu.icache.demand_mshr_misses::.cpu.inst         1080                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         1080                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::.cpu.inst         1080                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         1080                       # number of overall MSHR misses
-system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84721500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     84721500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84721500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     84721500                       # number of overall MSHR miss cycles
+system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
+system.cpu.icache.writebacks::total               247                       # number of writebacks
+system.cpu.icache.demand_mshr_misses::.cpu.inst         1081                       # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total         1081                       # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses::.cpu.inst         1081                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total         1081                       # number of overall MSHR misses
+system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86428500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total     86428500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86428500                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total     86428500                       # number of overall MSHR miss cycles
 system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
 system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
 system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
 system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
-system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78445.833333                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 78445.833333                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78445.833333                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 78445.833333                       # average overall mshr miss latency
-system.cpu.icache.replacements                     50                       # number of replacements
-system.cpu.icache.ReadReq_hits::.cpu.inst    138482181                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       138482181                       # number of ReadReq hits
-system.cpu.icache.ReadReq_misses::.cpu.inst         1080                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          1080                       # number of ReadReq misses
-system.cpu.icache.ReadReq_miss_latency::.cpu.inst     85801500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     85801500                       # number of ReadReq miss cycles
+system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79952.358927                       # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 79952.358927                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79952.358927                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 79952.358927                       # average overall mshr miss latency
+system.cpu.icache.replacements                    247                       # number of replacements
+system.cpu.icache.ReadReq_hits::.cpu.inst    138482180                       # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total       138482180                       # number of ReadReq hits
+system.cpu.icache.ReadReq_misses::.cpu.inst         1081                       # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total          1081                       # number of ReadReq misses
+system.cpu.icache.ReadReq_miss_latency::.cpu.inst     87509500                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total     87509500                       # number of ReadReq miss cycles
 system.cpu.icache.ReadReq_accesses::.cpu.inst    138483261                       # number of ReadReq accesses(hits+misses)
 system.cpu.icache.ReadReq_accesses::total    138483261                       # number of ReadReq accesses(hits+misses)
 system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
 system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79445.833333                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 79445.833333                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1080                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         1080                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84721500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     84721500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80952.358927                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 80952.358927                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1081                       # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total         1081                       # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86428500                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total     86428500                       # number of ReadReq MSHR miss cycles
 system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
 system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78445.833333                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78445.833333                       # average ReadReq mshr miss latency
-system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.tagsinuse           742.732482                       # Cycle average of tags in use
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79952.358927                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79952.358927                       # average ReadReq mshr miss latency
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.tags.tagsinuse           669.200407                       # Cycle average of tags in use
 system.cpu.icache.tags.total_refs           138483261                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              1080                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          128225.241667                       # Average number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs              1081                       # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs          128106.624422                       # Average number of references to valid blocks.
 system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::.cpu.inst   742.732482                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::.cpu.inst     0.362662                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.362662                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1030                       # Occupied blocks per task id
+system.cpu.icache.tags.occ_blocks::.cpu.inst   669.200407                       # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::.cpu.inst     0.653516                       # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total     0.653516                       # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
 system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1026                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.502930                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         276967602                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        276967602                       # Number of data accesses
-system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.tags.age_task_id_blocks_1024::4          830                       # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses         276967603                       # Number of tag accesses
+system.cpu.icache.tags.data_accesses        276967603                       # Number of data accesses
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
 system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
 system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
 system.cpu.itb.wrAccesses                   138483261                       # TLB accesses on write requests
 system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
 system.cpu.itb.wrMisses                            64                       # TLB misses on write requests
-system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
 system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
@@ -357,7 +357,7 @@
 system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu.itb_walker_cache.replacements            0                       # number of replacements
-system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
 system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
 system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
 system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
@@ -365,193 +365,193 @@
 system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
 system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
 system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
-system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.power_state.pwrStateResidencyTicks::ON 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.cpu.power_state.pwrStateResidencyTicks::ON 204120896500                       # Cumulative time (in ticks) in various power states
 system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
 system.cpu.thread_0.numOps                          0                       # Number of Ops committed
 system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
-system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
-system.l2.demand_hits::.cpu.data               379947                       # number of demand (read+write) hits
-system.l2.demand_hits::total                   379953                       # number of demand (read+write) hits
-system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
-system.l2.overall_hits::.cpu.data              379947                       # number of overall hits
-system.l2.overall_hits::total                  379953                       # number of overall hits
+system.l2.demand_hits::.cpu.inst                    7                       # number of demand (read+write) hits
+system.l2.demand_hits::.cpu.data               512179                       # number of demand (read+write) hits
+system.l2.demand_hits::total                   512186                       # number of demand (read+write) hits
+system.l2.overall_hits::.cpu.inst                   7                       # number of overall hits
+system.l2.overall_hits::.cpu.data              512179                       # number of overall hits
+system.l2.overall_hits::total                  512186                       # number of overall hits
 system.l2.demand_misses::.cpu.inst               1074                       # number of demand (read+write) misses
-system.l2.demand_misses::.cpu.data              41643                       # number of demand (read+write) misses
-system.l2.demand_misses::total                  42717                       # number of demand (read+write) misses
+system.l2.demand_misses::.cpu.data              42561                       # number of demand (read+write) misses
+system.l2.demand_misses::total                  43635                       # number of demand (read+write) misses
 system.l2.overall_misses::.cpu.inst              1074                       # number of overall misses
-system.l2.overall_misses::.cpu.data             41643                       # number of overall misses
-system.l2.overall_misses::total                 42717                       # number of overall misses
-system.l2.demand_miss_latency::.cpu.inst     83037500                       # number of demand (read+write) miss cycles
-system.l2.demand_miss_latency::.cpu.data   3436260000                       # number of demand (read+write) miss cycles
-system.l2.demand_miss_latency::total       3519297500                       # number of demand (read+write) miss cycles
-system.l2.overall_miss_latency::.cpu.inst     83037500                       # number of overall miss cycles
-system.l2.overall_miss_latency::.cpu.data   3436260000                       # number of overall miss cycles
-system.l2.overall_miss_latency::total      3519297500                       # number of overall miss cycles
-system.l2.demand_accesses::.cpu.inst             1080                       # number of demand (read+write) accesses
-system.l2.demand_accesses::.cpu.data           421590                       # number of demand (read+write) accesses
-system.l2.demand_accesses::total               422670                       # number of demand (read+write) accesses
-system.l2.overall_accesses::.cpu.inst            1080                       # number of overall (read+write) accesses
-system.l2.overall_accesses::.cpu.data          421590                       # number of overall (read+write) accesses
-system.l2.overall_accesses::total              422670                       # number of overall (read+write) accesses
-system.l2.demand_miss_rate::.cpu.inst        0.994444                       # miss rate for demand accesses
-system.l2.demand_miss_rate::.cpu.data        0.098776                       # miss rate for demand accesses
-system.l2.demand_miss_rate::total            0.101065                       # miss rate for demand accesses
-system.l2.overall_miss_rate::.cpu.inst       0.994444                       # miss rate for overall accesses
-system.l2.overall_miss_rate::.cpu.data       0.098776                       # miss rate for overall accesses
-system.l2.overall_miss_rate::total           0.101065                       # miss rate for overall accesses
-system.l2.demand_avg_miss_latency::.cpu.inst 77316.108007                       # average overall miss latency
-system.l2.demand_avg_miss_latency::.cpu.data 82517.109718                       # average overall miss latency
-system.l2.demand_avg_miss_latency::total 82386.345015                       # average overall miss latency
-system.l2.overall_avg_miss_latency::.cpu.inst 77316.108007                       # average overall miss latency
-system.l2.overall_avg_miss_latency::.cpu.data 82517.109718                       # average overall miss latency
-system.l2.overall_avg_miss_latency::total 82386.345015                       # average overall miss latency
+system.l2.overall_misses::.cpu.data             42561                       # number of overall misses
+system.l2.overall_misses::total                 43635                       # number of overall misses
+system.l2.demand_miss_latency::.cpu.inst     84731500                       # number of demand (read+write) miss cycles
+system.l2.demand_miss_latency::.cpu.data   3510738500                       # number of demand (read+write) miss cycles
+system.l2.demand_miss_latency::total       3595470000                       # number of demand (read+write) miss cycles
+system.l2.overall_miss_latency::.cpu.inst     84731500                       # number of overall miss cycles
+system.l2.overall_miss_latency::.cpu.data   3510738500                       # number of overall miss cycles
+system.l2.overall_miss_latency::total      3595470000                       # number of overall miss cycles
+system.l2.demand_accesses::.cpu.inst             1081                       # number of demand (read+write) accesses
+system.l2.demand_accesses::.cpu.data           554740                       # number of demand (read+write) accesses
+system.l2.demand_accesses::total               555821                       # number of demand (read+write) accesses
+system.l2.overall_accesses::.cpu.inst            1081                       # number of overall (read+write) accesses
+system.l2.overall_accesses::.cpu.data          554740                       # number of overall (read+write) accesses
+system.l2.overall_accesses::total              555821                       # number of overall (read+write) accesses
+system.l2.demand_miss_rate::.cpu.inst        0.993525                       # miss rate for demand accesses
+system.l2.demand_miss_rate::.cpu.data        0.076722                       # miss rate for demand accesses
+system.l2.demand_miss_rate::total            0.078505                       # miss rate for demand accesses
+system.l2.overall_miss_rate::.cpu.inst       0.993525                       # miss rate for overall accesses
+system.l2.overall_miss_rate::.cpu.data       0.076722                       # miss rate for overall accesses
+system.l2.overall_miss_rate::total           0.078505                       # miss rate for overall accesses
+system.l2.demand_avg_miss_latency::.cpu.inst 78893.389199                       # average overall miss latency
+system.l2.demand_avg_miss_latency::.cpu.data 82487.218345                       # average overall miss latency
+system.l2.demand_avg_miss_latency::total 82398.762461                       # average overall miss latency
+system.l2.overall_avg_miss_latency::.cpu.inst 78893.389199                       # average overall miss latency
+system.l2.overall_avg_miss_latency::.cpu.data 82487.218345                       # average overall miss latency
+system.l2.overall_avg_miss_latency::total 82398.762461                       # average overall miss latency
 system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
 system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
 system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
 system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
 system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
 system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2.writebacks::.writebacks                8794                       # number of writebacks
-system.l2.writebacks::total                      8794                       # number of writebacks
+system.l2.writebacks::.writebacks                9241                       # number of writebacks
+system.l2.writebacks::total                      9241                       # number of writebacks
 system.l2.demand_mshr_misses::.cpu.inst          1074                       # number of demand (read+write) MSHR misses
-system.l2.demand_mshr_misses::.cpu.data         41643                       # number of demand (read+write) MSHR misses
-system.l2.demand_mshr_misses::total             42717                       # number of demand (read+write) MSHR misses
+system.l2.demand_mshr_misses::.cpu.data         42561                       # number of demand (read+write) MSHR misses
+system.l2.demand_mshr_misses::total             43635                       # number of demand (read+write) MSHR misses
 system.l2.overall_mshr_misses::.cpu.inst         1074                       # number of overall MSHR misses
-system.l2.overall_mshr_misses::.cpu.data        41643                       # number of overall MSHR misses
-system.l2.overall_mshr_misses::total            42717                       # number of overall MSHR misses
-system.l2.demand_mshr_miss_latency::.cpu.inst     72297500                       # number of demand (read+write) MSHR miss cycles
-system.l2.demand_mshr_miss_latency::.cpu.data   3019830000                       # number of demand (read+write) MSHR miss cycles
-system.l2.demand_mshr_miss_latency::total   3092127500                       # number of demand (read+write) MSHR miss cycles
-system.l2.overall_mshr_miss_latency::.cpu.inst     72297500                       # number of overall MSHR miss cycles
-system.l2.overall_mshr_miss_latency::.cpu.data   3019830000                       # number of overall MSHR miss cycles
-system.l2.overall_mshr_miss_latency::total   3092127500                       # number of overall MSHR miss cycles
-system.l2.demand_mshr_miss_rate::.cpu.inst     0.994444                       # mshr miss rate for demand accesses
-system.l2.demand_mshr_miss_rate::.cpu.data     0.098776                       # mshr miss rate for demand accesses
-system.l2.demand_mshr_miss_rate::total       0.101065                       # mshr miss rate for demand accesses
-system.l2.overall_mshr_miss_rate::.cpu.inst     0.994444                       # mshr miss rate for overall accesses
-system.l2.overall_mshr_miss_rate::.cpu.data     0.098776                       # mshr miss rate for overall accesses
-system.l2.overall_mshr_miss_rate::total      0.101065                       # mshr miss rate for overall accesses
-system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67316.108007                       # average overall mshr miss latency
-system.l2.demand_avg_mshr_miss_latency::.cpu.data 72517.109718                       # average overall mshr miss latency
-system.l2.demand_avg_mshr_miss_latency::total 72386.345015                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67316.108007                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::.cpu.data 72517.109718                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::total 72386.345015                       # average overall mshr miss latency
-system.l2.replacements                          29481                       # number of replacements
-system.l2.WritebackDirty_hits::.writebacks       340683                       # number of WritebackDirty hits
-system.l2.WritebackDirty_hits::total           340683                       # number of WritebackDirty hits
-system.l2.WritebackDirty_accesses::.writebacks       340683                       # number of WritebackDirty accesses(hits+misses)
-system.l2.WritebackDirty_accesses::total       340683                       # number of WritebackDirty accesses(hits+misses)
-system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
-system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
-system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
-system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
-system.l2.CleanEvict_mshr_misses::.writebacks         8657                       # number of CleanEvict MSHR misses
-system.l2.CleanEvict_mshr_misses::total          8657                       # number of CleanEvict MSHR misses
+system.l2.overall_mshr_misses::.cpu.data        42561                       # number of overall MSHR misses
+system.l2.overall_mshr_misses::total            43635                       # number of overall MSHR misses
+system.l2.demand_mshr_miss_latency::.cpu.inst     73991500                       # number of demand (read+write) MSHR miss cycles
+system.l2.demand_mshr_miss_latency::.cpu.data   3085128500                       # number of demand (read+write) MSHR miss cycles
+system.l2.demand_mshr_miss_latency::total   3159120000                       # number of demand (read+write) MSHR miss cycles
+system.l2.overall_mshr_miss_latency::.cpu.inst     73991500                       # number of overall MSHR miss cycles
+system.l2.overall_mshr_miss_latency::.cpu.data   3085128500                       # number of overall MSHR miss cycles
+system.l2.overall_mshr_miss_latency::total   3159120000                       # number of overall MSHR miss cycles
+system.l2.demand_mshr_miss_rate::.cpu.inst     0.993525                       # mshr miss rate for demand accesses
+system.l2.demand_mshr_miss_rate::.cpu.data     0.076722                       # mshr miss rate for demand accesses
+system.l2.demand_mshr_miss_rate::total       0.078505                       # mshr miss rate for demand accesses
+system.l2.overall_mshr_miss_rate::.cpu.inst     0.993525                       # mshr miss rate for overall accesses
+system.l2.overall_mshr_miss_rate::.cpu.data     0.076722                       # mshr miss rate for overall accesses
+system.l2.overall_mshr_miss_rate::total      0.078505                       # mshr miss rate for overall accesses
+system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68893.389199                       # average overall mshr miss latency
+system.l2.demand_avg_mshr_miss_latency::.cpu.data 72487.218345                       # average overall mshr miss latency
+system.l2.demand_avg_mshr_miss_latency::total 72398.762461                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68893.389199                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::.cpu.data 72487.218345                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::total 72398.762461                       # average overall mshr miss latency
+system.l2.replacements                          29530                       # number of replacements
+system.l2.WritebackDirty_hits::.writebacks       403382                       # number of WritebackDirty hits
+system.l2.WritebackDirty_hits::total           403382                       # number of WritebackDirty hits
+system.l2.WritebackDirty_accesses::.writebacks       403382                       # number of WritebackDirty accesses(hits+misses)
+system.l2.WritebackDirty_accesses::total       403382                       # number of WritebackDirty accesses(hits+misses)
+system.l2.WritebackClean_hits::.writebacks          247                       # number of WritebackClean hits
+system.l2.WritebackClean_hits::total              247                       # number of WritebackClean hits
+system.l2.WritebackClean_accesses::.writebacks          247                       # number of WritebackClean accesses(hits+misses)
+system.l2.WritebackClean_accesses::total          247                       # number of WritebackClean accesses(hits+misses)
+system.l2.CleanEvict_mshr_misses::.writebacks         5554                       # number of CleanEvict MSHR misses
+system.l2.CleanEvict_mshr_misses::total          5554                       # number of CleanEvict MSHR misses
 system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2.ReadExReq_hits::.cpu.data             97307                       # number of ReadExReq hits
-system.l2.ReadExReq_hits::total                 97307                       # number of ReadExReq hits
-system.l2.ReadExReq_misses::.cpu.data           21650                       # number of ReadExReq misses
-system.l2.ReadExReq_misses::total               21650                       # number of ReadExReq misses
-system.l2.ReadExReq_miss_latency::.cpu.data   1797717000                       # number of ReadExReq miss cycles
-system.l2.ReadExReq_miss_latency::total    1797717000                       # number of ReadExReq miss cycles
-system.l2.ReadExReq_accesses::.cpu.data        118957                       # number of ReadExReq accesses(hits+misses)
-system.l2.ReadExReq_accesses::total            118957                       # number of ReadExReq accesses(hits+misses)
-system.l2.ReadExReq_miss_rate::.cpu.data     0.181999                       # miss rate for ReadExReq accesses
-system.l2.ReadExReq_miss_rate::total         0.181999                       # miss rate for ReadExReq accesses
-system.l2.ReadExReq_avg_miss_latency::.cpu.data 83035.427252                       # average ReadExReq miss latency
-system.l2.ReadExReq_avg_miss_latency::total 83035.427252                       # average ReadExReq miss latency
-system.l2.ReadExReq_mshr_misses::.cpu.data        21650                       # number of ReadExReq MSHR misses
-system.l2.ReadExReq_mshr_misses::total          21650                       # number of ReadExReq MSHR misses
-system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1581217000                       # number of ReadExReq MSHR miss cycles
-system.l2.ReadExReq_mshr_miss_latency::total   1581217000                       # number of ReadExReq MSHR miss cycles
-system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.181999                       # mshr miss rate for ReadExReq accesses
-system.l2.ReadExReq_mshr_miss_rate::total     0.181999                       # mshr miss rate for ReadExReq accesses
-system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73035.427252                       # average ReadExReq mshr miss latency
-system.l2.ReadExReq_avg_mshr_miss_latency::total 73035.427252                       # average ReadExReq mshr miss latency
-system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
-system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
+system.l2.ReadExReq_hits::.cpu.data            121302                       # number of ReadExReq hits
+system.l2.ReadExReq_hits::total                121302                       # number of ReadExReq hits
+system.l2.ReadExReq_misses::.cpu.data           21944                       # number of ReadExReq misses
+system.l2.ReadExReq_misses::total               21944                       # number of ReadExReq misses
+system.l2.ReadExReq_miss_latency::.cpu.data   1816914500                       # number of ReadExReq miss cycles
+system.l2.ReadExReq_miss_latency::total    1816914500                       # number of ReadExReq miss cycles
+system.l2.ReadExReq_accesses::.cpu.data        143246                       # number of ReadExReq accesses(hits+misses)
+system.l2.ReadExReq_accesses::total            143246                       # number of ReadExReq accesses(hits+misses)
+system.l2.ReadExReq_miss_rate::.cpu.data     0.153191                       # miss rate for ReadExReq accesses
+system.l2.ReadExReq_miss_rate::total         0.153191                       # miss rate for ReadExReq accesses
+system.l2.ReadExReq_avg_miss_latency::.cpu.data 82797.780715                       # average ReadExReq miss latency
+system.l2.ReadExReq_avg_miss_latency::total 82797.780715                       # average ReadExReq miss latency
+system.l2.ReadExReq_mshr_misses::.cpu.data        21944                       # number of ReadExReq MSHR misses
+system.l2.ReadExReq_mshr_misses::total          21944                       # number of ReadExReq MSHR misses
+system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1597474500                       # number of ReadExReq MSHR miss cycles
+system.l2.ReadExReq_mshr_miss_latency::total   1597474500                       # number of ReadExReq MSHR miss cycles
+system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.153191                       # mshr miss rate for ReadExReq accesses
+system.l2.ReadExReq_mshr_miss_rate::total     0.153191                       # mshr miss rate for ReadExReq accesses
+system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72797.780715                       # average ReadExReq mshr miss latency
+system.l2.ReadExReq_avg_mshr_miss_latency::total 72797.780715                       # average ReadExReq mshr miss latency
+system.l2.ReadCleanReq_hits::.cpu.inst              7                       # number of ReadCleanReq hits
+system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
 system.l2.ReadCleanReq_misses::.cpu.inst         1074                       # number of ReadCleanReq misses
 system.l2.ReadCleanReq_misses::total             1074                       # number of ReadCleanReq misses
-system.l2.ReadCleanReq_miss_latency::.cpu.inst     83037500                       # number of ReadCleanReq miss cycles
-system.l2.ReadCleanReq_miss_latency::total     83037500                       # number of ReadCleanReq miss cycles
-system.l2.ReadCleanReq_accesses::.cpu.inst         1080                       # number of ReadCleanReq accesses(hits+misses)
-system.l2.ReadCleanReq_accesses::total           1080                       # number of ReadCleanReq accesses(hits+misses)
-system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994444                       # miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_miss_rate::total      0.994444                       # miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77316.108007                       # average ReadCleanReq miss latency
-system.l2.ReadCleanReq_avg_miss_latency::total 77316.108007                       # average ReadCleanReq miss latency
+system.l2.ReadCleanReq_miss_latency::.cpu.inst     84731500                       # number of ReadCleanReq miss cycles
+system.l2.ReadCleanReq_miss_latency::total     84731500                       # number of ReadCleanReq miss cycles
+system.l2.ReadCleanReq_accesses::.cpu.inst         1081                       # number of ReadCleanReq accesses(hits+misses)
+system.l2.ReadCleanReq_accesses::total           1081                       # number of ReadCleanReq accesses(hits+misses)
+system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993525                       # miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_miss_rate::total      0.993525                       # miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78893.389199                       # average ReadCleanReq miss latency
+system.l2.ReadCleanReq_avg_miss_latency::total 78893.389199                       # average ReadCleanReq miss latency
 system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1074                       # number of ReadCleanReq MSHR misses
 system.l2.ReadCleanReq_mshr_misses::total         1074                       # number of ReadCleanReq MSHR misses
-system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72297500                       # number of ReadCleanReq MSHR miss cycles
-system.l2.ReadCleanReq_mshr_miss_latency::total     72297500                       # number of ReadCleanReq MSHR miss cycles
-system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994444                       # mshr miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_mshr_miss_rate::total     0.994444                       # mshr miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67316.108007                       # average ReadCleanReq mshr miss latency
-system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67316.108007                       # average ReadCleanReq mshr miss latency
-system.l2.ReadSharedReq_hits::.cpu.data        282640                       # number of ReadSharedReq hits
-system.l2.ReadSharedReq_hits::total            282640                       # number of ReadSharedReq hits
-system.l2.ReadSharedReq_misses::.cpu.data        19993                       # number of ReadSharedReq misses
-system.l2.ReadSharedReq_misses::total           19993                       # number of ReadSharedReq misses
-system.l2.ReadSharedReq_miss_latency::.cpu.data   1638543000                       # number of ReadSharedReq miss cycles
-system.l2.ReadSharedReq_miss_latency::total   1638543000                       # number of ReadSharedReq miss cycles
-system.l2.ReadSharedReq_accesses::.cpu.data       302633                       # number of ReadSharedReq accesses(hits+misses)
-system.l2.ReadSharedReq_accesses::total        302633                       # number of ReadSharedReq accesses(hits+misses)
-system.l2.ReadSharedReq_miss_rate::.cpu.data     0.066064                       # miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_miss_rate::total     0.066064                       # miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81955.834542                       # average ReadSharedReq miss latency
-system.l2.ReadSharedReq_avg_miss_latency::total 81955.834542                       # average ReadSharedReq miss latency
-system.l2.ReadSharedReq_mshr_misses::.cpu.data        19993                       # number of ReadSharedReq MSHR misses
-system.l2.ReadSharedReq_mshr_misses::total        19993                       # number of ReadSharedReq MSHR misses
-system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1438613000                       # number of ReadSharedReq MSHR miss cycles
-system.l2.ReadSharedReq_mshr_miss_latency::total   1438613000                       # number of ReadSharedReq MSHR miss cycles
-system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.066064                       # mshr miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_mshr_miss_rate::total     0.066064                       # mshr miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71955.834542                       # average ReadSharedReq mshr miss latency
-system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71955.834542                       # average ReadSharedReq mshr miss latency
-system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.l2.tags.tagsinuse                 14251.566986                       # Cycle average of tags in use
-system.l2.tags.total_refs                      833605                       # Total number of references to valid blocks.
-system.l2.tags.sampled_refs                     45737                       # Sample count of references to valid blocks.
-system.l2.tags.avg_refs                     18.226053                       # Average number of references to valid blocks.
+system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     73991500                       # number of ReadCleanReq MSHR miss cycles
+system.l2.ReadCleanReq_mshr_miss_latency::total     73991500                       # number of ReadCleanReq MSHR miss cycles
+system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993525                       # mshr miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_mshr_miss_rate::total     0.993525                       # mshr miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68893.389199                       # average ReadCleanReq mshr miss latency
+system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68893.389199                       # average ReadCleanReq mshr miss latency
+system.l2.ReadSharedReq_hits::.cpu.data        390877                       # number of ReadSharedReq hits
+system.l2.ReadSharedReq_hits::total            390877                       # number of ReadSharedReq hits
+system.l2.ReadSharedReq_misses::.cpu.data        20617                       # number of ReadSharedReq misses
+system.l2.ReadSharedReq_misses::total           20617                       # number of ReadSharedReq misses
+system.l2.ReadSharedReq_miss_latency::.cpu.data   1693824000                       # number of ReadSharedReq miss cycles
+system.l2.ReadSharedReq_miss_latency::total   1693824000                       # number of ReadSharedReq miss cycles
+system.l2.ReadSharedReq_accesses::.cpu.data       411494                       # number of ReadSharedReq accesses(hits+misses)
+system.l2.ReadSharedReq_accesses::total        411494                       # number of ReadSharedReq accesses(hits+misses)
+system.l2.ReadSharedReq_miss_rate::.cpu.data     0.050103                       # miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_miss_rate::total     0.050103                       # miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82156.666828                       # average ReadSharedReq miss latency
+system.l2.ReadSharedReq_avg_miss_latency::total 82156.666828                       # average ReadSharedReq miss latency
+system.l2.ReadSharedReq_mshr_misses::.cpu.data        20617                       # number of ReadSharedReq MSHR misses
+system.l2.ReadSharedReq_mshr_misses::total        20617                       # number of ReadSharedReq MSHR misses
+system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1487654000                       # number of ReadSharedReq MSHR miss cycles
+system.l2.ReadSharedReq_mshr_miss_latency::total   1487654000                       # number of ReadSharedReq MSHR miss cycles
+system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.050103                       # mshr miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_mshr_miss_rate::total     0.050103                       # mshr miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72156.666828                       # average ReadSharedReq mshr miss latency
+system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72156.666828                       # average ReadSharedReq mshr miss latency
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.l2.tags.tagsinuse                 14262.043110                       # Cycle average of tags in use
+system.l2.tags.total_refs                     1104230                       # Total number of references to valid blocks.
+system.l2.tags.sampled_refs                     45786                       # Sample count of references to valid blocks.
+system.l2.tags.avg_refs                     24.117197                       # Average number of references to valid blocks.
 system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
-system.l2.tags.occ_blocks::.writebacks     100.796915                       # Average occupied blocks per requestor
-system.l2.tags.occ_blocks::.cpu.inst       109.605463                       # Average occupied blocks per requestor
-system.l2.tags.occ_blocks::.cpu.data     14041.164608                       # Average occupied blocks per requestor
-system.l2.tags.occ_percent::.writebacks      0.006152                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::.cpu.inst        0.006690                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::.cpu.data        0.857005                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::total            0.869847                       # Average percentage of cache occupancy
+system.l2.tags.occ_blocks::.writebacks      62.143908                       # Average occupied blocks per requestor
+system.l2.tags.occ_blocks::.cpu.inst       111.446903                       # Average occupied blocks per requestor
+system.l2.tags.occ_blocks::.cpu.data     14088.452299                       # Average occupied blocks per requestor
+system.l2.tags.occ_percent::.writebacks      0.003793                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::.cpu.inst        0.006802                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::.cpu.data        0.859891                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::total            0.870486                       # Average percentage of cache occupancy
 system.l2.tags.occ_task_id_blocks::1024         16256                       # Occupied blocks per task id
 system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::4        16207                       # Occupied blocks per task id
+system.l2.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
+system.l2.tags.age_task_id_blocks_1024::4        16201                       # Occupied blocks per task id
 system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
-system.l2.tags.tag_accesses                    887999                       # Number of tag accesses
-system.l2.tags.data_accesses                   887999                       # Number of data accesses
-system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.avgPriority_.writebacks::samples      8790.00                       # Average QoS priority value for accepted requests
+system.l2.tags.tag_accesses                   1155570                       # Number of tag accesses
+system.l2.tags.data_accesses                  1155570                       # Number of data accesses
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.mem_ctrls.avgPriority_.writebacks::samples      9216.00                       # Average QoS priority value for accepted requests
 system.mem_ctrls.avgPriority_.cpu.inst::samples      1074.00                       # Average QoS priority value for accepted requests
-system.mem_ctrls.avgPriority_.cpu.data::samples     41436.00                       # Average QoS priority value for accepted requests
+system.mem_ctrls.avgPriority_.cpu.data::samples     42293.00                       # Average QoS priority value for accepted requests
 system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
-system.mem_ctrls.priorityMaxLatency      0.022858006500                       # per QoS priority maximum request to response latency (s)
-system.mem_ctrls.numReadWriteTurnArounds          490                       # Number of turnarounds from READ to WRITE
-system.mem_ctrls.numWriteReadTurnArounds          490                       # Number of turnarounds from WRITE to READ
-system.mem_ctrls.numStayReadState              145766                       # Number of times bus staying in READ state
-system.mem_ctrls.numStayWriteState               8278                       # Number of times bus staying in WRITE state
-system.mem_ctrls.readReqs                       42717                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                       8794                       # Number of write requests accepted
-system.mem_ctrls.readBursts                     42717                       # Number of controller read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                     8794                       # Number of controller write bursts, including those merged in the write queue
-system.mem_ctrls.servicedByWrQ                    207                       # Number of controller read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
+system.mem_ctrls.priorityMaxLatency      0.016640590500                       # per QoS priority maximum request to response latency (s)
+system.mem_ctrls.numReadWriteTurnArounds          516                       # Number of turnarounds from READ to WRITE
+system.mem_ctrls.numWriteReadTurnArounds          516                       # Number of turnarounds from WRITE to READ
+system.mem_ctrls.numStayReadState              148322                       # Number of times bus staying in READ state
+system.mem_ctrls.numStayWriteState               8688                       # Number of times bus staying in WRITE state
+system.mem_ctrls.readReqs                       43635                       # Number of read requests accepted
+system.mem_ctrls.writeReqs                       9241                       # Number of write requests accepted
+system.mem_ctrls.readBursts                     43635                       # Number of controller read bursts, including those serviced by the write queue
+system.mem_ctrls.writeBursts                     9241                       # Number of controller write bursts, including those merged in the write queue
+system.mem_ctrls.servicedByWrQ                    268                       # Number of controller read bursts serviced by the write queue
+system.mem_ctrls.mergedWrBursts                    25                       # Number of controller write bursts merged with an existing one
 system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
 system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                      20.13                       # Average write queue length when enqueuing
+system.mem_ctrls.avgWrQLen                      20.00                       # Average write queue length when enqueuing
 system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
 system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
 system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
@@ -560,15 +560,15 @@
 system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
 system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
 system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6                 42717                       # Read request sizes (log2)
+system.mem_ctrls.readPktSize::6                 43635                       # Read request sizes (log2)
 system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6                 8794                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                   42434                       # What read queue length does an incoming req see
+system.mem_ctrls.writePktSize::6                 9241                       # Write request sizes (log2)
+system.mem_ctrls.rdQLenPdf::0                   43291                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::2                      32                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
@@ -615,24 +615,24 @@
 system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                    461                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                    464                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23                    492                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                    490                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::15                    469                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::16                    472                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::17                    511                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::18                    517                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::19                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::20                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::21                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::22                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::23                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::24                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::25                    520                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::26                    520                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::27                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::28                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::29                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::30                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::31                    516                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::32                    516                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
@@ -664,240 +664,241 @@
 system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.rdPerTurnAround::samples          490                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean      86.736735                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev    616.673037                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::0-511           484     98.78%     98.78% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::512-1023            4      0.82%     99.59% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.20%     99.80% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.20%    100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total           490                       # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples          490                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean      17.889796                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean     17.883218                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev      0.470063                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16               27      5.51%      5.51% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::17                3      0.61%      6.12% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::18              457     93.27%     99.39% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::19                3      0.61%    100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total           490                       # Writes before turning the bus around for reads
-system.mem_ctrls.bytesReadWrQ                   13248                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesReadSys                 2733888                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys               562816                       # Total written bytes from the system interface side
-system.mem_ctrls.avgRdBWSys                     13.50                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                      2.78                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.totGap                  202170497500                       # Total gap between requests
-system.mem_ctrls.avgGap                    3924802.42                       # Average gap between requests
+system.mem_ctrls.rdPerTurnAround::samples          516                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::mean      83.998062                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::gmean     40.905437                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::stdev    600.141169                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::0-511           510     98.84%     98.84% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::512-1023            3      0.58%     99.42% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.39%     99.81% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.19%    100.00% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::total           516                       # Reads before turning the bus around for writes
+system.mem_ctrls.wrPerTurnAround::samples          516                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::mean      17.823643                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::gmean     17.813868                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::stdev      0.572766                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::16               45      8.72%      8.72% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::17                3      0.58%      9.30% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::18              466     90.31%     99.61% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::19                2      0.39%    100.00% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::total           516                       # Writes before turning the bus around for reads
+system.mem_ctrls.bytesReadWrQ                   17152                       # Total number of bytes read from write queue
+system.mem_ctrls.bytesReadSys                 2792640                       # Total read bytes from the system interface side
+system.mem_ctrls.bytesWrittenSys               591424                       # Total written bytes from the system interface side
+system.mem_ctrls.avgRdBWSys                     13.68                       # Average system read bandwidth in MiByte/s
+system.mem_ctrls.avgWrBWSys                      2.90                       # Average system write bandwidth in MiByte/s
+system.mem_ctrls.totGap                  203834744500                       # Total gap between requests
+system.mem_ctrls.avgGap                    3854957.72                       # Average gap between requests
 system.mem_ctrls.requestorReadBytes::.cpu.inst        68736                       # Per-requestor bytes read from memory
-system.mem_ctrls.requestorReadBytes::.cpu.data      2651904                       # Per-requestor bytes read from memory
-system.mem_ctrls.requestorWriteBytes::.writebacks       561024                       # Per-requestor bytes write to memory
-system.mem_ctrls.requestorReadRate::.cpu.inst 339509.718103874882                       # Per-requestor bytes read from memory rate (Bytes/sec)
-system.mem_ctrls.requestorReadRate::.cpu.data 13098626.330867931247                       # Per-requestor bytes read from memory rate (Bytes/sec)
-system.mem_ctrls.requestorWriteRate::.writebacks 2771082.112568498123                       # Per-requestor bytes write to memory rate (Bytes/sec)
+system.mem_ctrls.requestorReadBytes::.cpu.data      2706752                       # Per-requestor bytes read from memory
+system.mem_ctrls.requestorWriteBytes::.writebacks       588608                       # Per-requestor bytes write to memory
+system.mem_ctrls.requestorReadRate::.cpu.inst 336741.613321299490                       # Per-requestor bytes read from memory rate (Bytes/sec)
+system.mem_ctrls.requestorReadRate::.cpu.data 13260533.568154301494                       # Per-requestor bytes read from memory rate (Bytes/sec)
+system.mem_ctrls.requestorWriteRate::.writebacks 2883624.411281183828                       # Per-requestor bytes write to memory rate (Bytes/sec)
 system.mem_ctrls.requestorReadAccesses::.cpu.inst         1074                       # Per-requestor read serviced memory accesses
-system.mem_ctrls.requestorReadAccesses::.cpu.data        41643                       # Per-requestor read serviced memory accesses
-system.mem_ctrls.requestorWriteAccesses::.writebacks         8794                       # Per-requestor write serviced memory accesses
-system.mem_ctrls.requestorReadTotalLat::.cpu.inst     28467500                       # Per-requestor read total memory access latency
-system.mem_ctrls.requestorReadTotalLat::.cpu.data   1318731750                       # Per-requestor read total memory access latency
-system.mem_ctrls.requestorWriteTotalLat::.writebacks 3777224676000                       # Per-requestor write total memory access latency
-system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26506.05                       # Per-requestor read average memory access latency
-system.mem_ctrls.requestorReadAvgLat::.cpu.data     31667.55                       # Per-requestor read average memory access latency
-system.mem_ctrls.requestorWriteAvgLat::.writebacks 429522933.36                       # Per-requestor write average memory access latency
+system.mem_ctrls.requestorReadAccesses::.cpu.data        42561                       # Per-requestor read serviced memory accesses
+system.mem_ctrls.requestorWriteAccesses::.writebacks         9241                       # Per-requestor write serviced memory accesses
+system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30148250                       # Per-requestor read total memory access latency
+system.mem_ctrls.requestorReadTotalLat::.cpu.data   1347087500                       # Per-requestor read total memory access latency
+system.mem_ctrls.requestorWriteTotalLat::.writebacks 3847094205250                       # Per-requestor write total memory access latency
+system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28071.00                       # Per-requestor read average memory access latency
+system.mem_ctrls.requestorReadAvgLat::.cpu.data     31650.75                       # Per-requestor read average memory access latency
+system.mem_ctrls.requestorWriteAvgLat::.writebacks 416307131.83                       # Per-requestor write average memory access latency
 system.mem_ctrls.dram.bytes_read::.cpu.inst        68736                       # Number of bytes read from this memory
-system.mem_ctrls.dram.bytes_read::.cpu.data      2665152                       # Number of bytes read from this memory
-system.mem_ctrls.dram.bytes_read::total       2733888                       # Number of bytes read from this memory
+system.mem_ctrls.dram.bytes_read::.cpu.data      2723904                       # Number of bytes read from this memory
+system.mem_ctrls.dram.bytes_read::total       2792640                       # Number of bytes read from this memory
 system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68736                       # Number of instructions bytes read from this memory
 system.mem_ctrls.dram.bytes_inst_read::total        68736                       # Number of instructions bytes read from this memory
-system.mem_ctrls.dram.bytes_written::.writebacks       562816                       # Number of bytes written to this memory
-system.mem_ctrls.dram.bytes_written::total       562816                       # Number of bytes written to this memory
+system.mem_ctrls.dram.bytes_written::.writebacks       591424                       # Number of bytes written to this memory
+system.mem_ctrls.dram.bytes_written::total       591424                       # Number of bytes written to this memory
 system.mem_ctrls.dram.num_reads::.cpu.inst         1074                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_reads::.cpu.data        41643                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_reads::total          42717                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_writes::.writebacks         8794                       # Number of write requests responded to by this memory
-system.mem_ctrls.dram.num_writes::total          8794                       # Number of write requests responded to by this memory
-system.mem_ctrls.dram.bw_read::.cpu.inst       339510                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_read::.cpu.data     13164063                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_read::total         13503572                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_inst_read::.cpu.inst       339510                       # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_inst_read::total       339510                       # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_write::.writebacks      2779933                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_write::total         2779933                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.writebacks      2779933                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.cpu.inst       339510                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.cpu.data     13164063                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::total        16283506                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.readBursts                42510                       # Number of DRAM read bursts
-system.mem_ctrls.dram.writeBursts                8766                       # Number of DRAM write bursts
-system.mem_ctrls.dram.perBankRdBursts::0         2596                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::1         2621                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::2         3114                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::3         2681                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::4         2980                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::5         2782                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::6         2771                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::7         2951                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::8         2756                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::9         2861                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::10         2749                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::11         2699                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::12         2368                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::13         2100                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::14         2725                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::15         1756                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::0          503                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::1          522                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::2          754                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::3          549                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::4          530                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::5          502                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::6          574                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::7          606                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::8          506                       # Per bank write bursts
+system.mem_ctrls.dram.num_reads::.cpu.data        42561                       # Number of read requests responded to by this memory
+system.mem_ctrls.dram.num_reads::total          43635                       # Number of read requests responded to by this memory
+system.mem_ctrls.dram.num_writes::.writebacks         9241                       # Number of write requests responded to by this memory
+system.mem_ctrls.dram.num_writes::total          9241                       # Number of write requests responded to by this memory
+system.mem_ctrls.dram.bw_read::.cpu.inst       336742                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_read::.cpu.data     13344562                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_read::total         13681304                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_inst_read::.cpu.inst       336742                       # Instruction read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_inst_read::total       336742                       # Instruction read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_write::.writebacks      2897420                       # Write bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_write::total         2897420                       # Write bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.writebacks      2897420                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.cpu.inst       336742                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.cpu.data     13344562                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::total        16578724                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.readBursts                43367                       # Number of DRAM read bursts
+system.mem_ctrls.dram.writeBursts                9197                       # Number of DRAM write bursts
+system.mem_ctrls.dram.perBankRdBursts::0         2590                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::1         2683                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::2         3122                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::3         2698                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::4         2978                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::5         2778                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::6         2807                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::7         2911                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::8         2865                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::9         2914                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::10         2819                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::11         2849                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::12         2643                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::13         2208                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::14         2737                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::15         1765                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::0          513                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::1          539                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::2          776                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::3          581                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::4          556                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::5          510                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::6          597                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::7          617                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::8          557                       # Per bank write bursts
 system.mem_ctrls.dram.perBankWrBursts::9          526                       # Per bank write bursts
 system.mem_ctrls.dram.perBankWrBursts::10          456                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::11          497                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::12          516                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::13          592                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::14          798                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::15          335                       # Per bank write bursts
-system.mem_ctrls.dram.totQLat               550136750                       # Total ticks spent queuing
-system.mem_ctrls.dram.totBusLat             212550000                       # Total ticks spent in databus transfers
-system.mem_ctrls.dram.totMemAccLat         1347199250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.dram.avgQLat                12941.35                       # Average queueing delay per DRAM burst
+system.mem_ctrls.dram.perBankWrBursts::11          542                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::12          568                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::13          639                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::14          863                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::15          357                       # Per bank write bursts
+system.mem_ctrls.dram.totQLat               564104500                       # Total ticks spent queuing
+system.mem_ctrls.dram.totBusLat             216835000                       # Total ticks spent in databus transfers
+system.mem_ctrls.dram.totMemAccLat         1377235750                       # Total ticks spent from burst creation until serviced by the DRAM
+system.mem_ctrls.dram.avgQLat                13007.69                       # Average queueing delay per DRAM burst
 system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.dram.avgMemAccLat           31691.35                       # Average memory access latency per DRAM burst
-system.mem_ctrls.dram.readRowHits               19304                       # Number of row buffer hits during reads
-system.mem_ctrls.dram.writeRowHits               6416                       # Number of row buffer hits during writes
-system.mem_ctrls.dram.readRowHitRate            45.41                       # Row buffer hit rate for reads
-system.mem_ctrls.dram.writeRowHitRate           73.19                       # Row buffer hit rate for writes
-system.mem_ctrls.dram.bytesPerActivate::samples        25556                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::mean   128.410706                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::gmean    93.164590                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::stdev   162.165279                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::0-127        17711     69.30%     69.30% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::128-255         4644     18.17%     87.47% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::256-383         1898      7.43%     94.90% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::384-511          387      1.51%     96.42% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::512-639          191      0.75%     97.16% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::640-767          106      0.41%     97.58% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::768-895           80      0.31%     97.89% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::896-1023           85      0.33%     98.22% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::1024-1151          454      1.78%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::total        25556                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesRead               2720640                       # Total number of bytes read from DRAM
-system.mem_ctrls.dram.bytesWritten             561024                       # Total number of bytes written to DRAM
-system.mem_ctrls.dram.avgRdBW               13.438136                       # Average DRAM read bandwidth in MiBytes/s
-system.mem_ctrls.dram.avgWrBW                2.771082                       # Average DRAM write bandwidth in MiBytes/s
+system.mem_ctrls.dram.avgMemAccLat           31757.69                       # Average memory access latency per DRAM burst
+system.mem_ctrls.dram.readRowHits               19862                       # Number of row buffer hits during reads
+system.mem_ctrls.dram.writeRowHits               6804                       # Number of row buffer hits during writes
+system.mem_ctrls.dram.readRowHitRate            45.80                       # Row buffer hit rate for reads
+system.mem_ctrls.dram.writeRowHitRate           73.98                       # Row buffer hit rate for writes
+system.mem_ctrls.dram.bytesPerActivate::samples        25898                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::mean   129.897907                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::gmean    93.853202                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::stdev   163.986016                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::0-127        17837     68.87%     68.87% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::128-255         4759     18.38%     87.25% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::256-383         1909      7.37%     94.62% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::384-511          431      1.66%     96.29% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::512-639          196      0.76%     97.04% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::640-767          112      0.43%     97.47% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::768-895          105      0.41%     97.88% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::896-1023           90      0.35%     98.23% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::1024-1151          459      1.77%    100.00% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::total        25898                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesRead               2775488                       # Total number of bytes read from DRAM
+system.mem_ctrls.dram.bytesWritten             588608                       # Total number of bytes written to DRAM
+system.mem_ctrls.dram.avgRdBW               13.597275                       # Average DRAM read bandwidth in MiBytes/s
+system.mem_ctrls.dram.avgWrBW                2.883624                       # Average DRAM write bandwidth in MiBytes/s
 system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.mem_ctrls.dram.busUtil                    0.13                       # Data bus utilization in percentage
-system.mem_ctrls.dram.busUtilRead                0.10                       # Data bus utilization in percentage for reads
+system.mem_ctrls.dram.busUtilRead                0.11                       # Data bus utilization in percentage for reads
 system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
-system.mem_ctrls.dram.pageHitRate               50.16                       # Row buffer hit rate, read and write combined
-system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.dram.rank0.actEnergy        96047280                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls.dram.rank0.preEnergy        51050340                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls.dram.rank0.readEnergy      160621440                       # Energy for read commands per rank (pJ)
-system.mem_ctrls.dram.rank0.writeEnergy      23698800                       # Energy for write commands per rank (pJ)
-system.mem_ctrls.dram.rank0.refreshEnergy 15981254640.000002                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls.dram.rank0.actBackEnergy  18196440600                       # Energy for active background per rank (pJ)
-system.mem_ctrls.dram.rank0.preBackEnergy  62420035200                       # Energy for precharge background per rank (pJ)
+system.mem_ctrls.dram.pageHitRate               50.73                       # Row buffer hit rate, read and write combined
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.mem_ctrls.dram.rank0.actEnergy        96518520                       # Energy for activate commands per rank (pJ)
+system.mem_ctrls.dram.rank0.preEnergy        51300810                       # Energy for precharge commands per rank (pJ)
+system.mem_ctrls.dram.rank0.readEnergy      161128380                       # Energy for read commands per rank (pJ)
+system.mem_ctrls.dram.rank0.writeEnergy      24476580                       # Energy for write commands per rank (pJ)
+system.mem_ctrls.dram.rank0.refreshEnergy 16112787600.000002                       # Energy for refresh commands per rank (pJ)
+system.mem_ctrls.dram.rank0.actBackEnergy  18311236320                       # Energy for active background per rank (pJ)
+system.mem_ctrls.dram.rank0.preBackEnergy  62962436160                       # Energy for precharge background per rank (pJ)
 system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
 system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
 system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls.dram.rank0.totalEnergy   96929148300                       # Total energy per rank (pJ)
-system.mem_ctrls.dram.rank0.averagePower   478.764953                       # Core power per rank (mW)
+system.mem_ctrls.dram.rank0.totalEnergy   97719884370                       # Total energy per rank (pJ)
+system.mem_ctrls.dram.rank0.averagePower   478.735328                       # Core power per rank (mW)
 system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
-system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 162093660500                       # Time in different power states
-system.mem_ctrls.dram.rank0.pwrStateTime::REF   6760260000                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 163502577500                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::REF   6815900000                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33602729000                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33802419000                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank1.actEnergy        86422560                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls.dram.rank1.preEnergy        45934680                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls.dram.rank1.readEnergy      142899960                       # Energy for read commands per rank (pJ)
-system.mem_ctrls.dram.rank1.writeEnergy      22059720                       # Energy for write commands per rank (pJ)
-system.mem_ctrls.dram.rank1.refreshEnergy 15981254640.000002                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls.dram.rank1.actBackEnergy  17246846250                       # Energy for active background per rank (pJ)
-system.mem_ctrls.dram.rank1.preBackEnergy  63219693600                       # Energy for precharge background per rank (pJ)
+system.mem_ctrls.dram.rank1.actEnergy        88393200                       # Energy for activate commands per rank (pJ)
+system.mem_ctrls.dram.rank1.preEnergy        46982100                       # Energy for precharge commands per rank (pJ)
+system.mem_ctrls.dram.rank1.readEnergy      148512000                       # Energy for read commands per rank (pJ)
+system.mem_ctrls.dram.rank1.writeEnergy      23531760                       # Energy for write commands per rank (pJ)
+system.mem_ctrls.dram.rank1.refreshEnergy 16112787600.000002                       # Energy for refresh commands per rank (pJ)
+system.mem_ctrls.dram.rank1.actBackEnergy  17523992790                       # Energy for active background per rank (pJ)
+system.mem_ctrls.dram.rank1.preBackEnergy  63625378080                       # Energy for precharge background per rank (pJ)
 system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
 system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
 system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls.dram.rank1.totalEnergy   96745111410                       # Total energy per rank (pJ)
-system.mem_ctrls.dram.rank1.averagePower   477.855934                       # Core power per rank (mW)
+system.mem_ctrls.dram.rank1.totalEnergy   97569577530                       # Total energy per rank (pJ)
+system.mem_ctrls.dram.rank1.averagePower   477.998966                       # Core power per rank (mW)
 system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
-system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 164182260000                       # Time in different power states
-system.mem_ctrls.dram.rank1.pwrStateTime::REF   6760260000                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 165233866500                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::REF   6815900000                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31514129500                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT  32071130000                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
-system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp              21067                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty         8794                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            16742                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             21650                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            21650                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         21067                       # Transaction distribution
-system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       110970                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_count_system.l2.mem_side_port::total       110970                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_count::total                 110970                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3296704                       # Cumulative packet size per connected requestor and responder (bytes)
-system.membus.pkt_size_system.l2.mem_side_port::total      3296704                       # Cumulative packet size per connected requestor and responder (bytes)
-system.membus.pkt_size::total                 3296704                       # Cumulative packet size per connected requestor and responder (bytes)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.membus.trans_dist::ReadResp              21691                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty         9241                       # Transaction distribution
+system.membus.trans_dist::CleanEvict            17490                       # Transaction distribution
+system.membus.trans_dist::ReadExReq             21944                       # Transaction distribution
+system.membus.trans_dist::ReadExResp            21944                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq         21691                       # Transaction distribution
+system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       114001                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_count_system.l2.mem_side_port::total       114001                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_count::total                 114001                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3384064                       # Cumulative packet size per connected requestor and responder (bytes)
+system.membus.pkt_size_system.l2.mem_side_port::total      3384064                       # Cumulative packet size per connected requestor and responder (bytes)
+system.membus.pkt_size::total                 3384064                       # Cumulative packet size per connected requestor and responder (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
 system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples             42717                       # Request fanout histogram
+system.membus.snoop_fanout::samples             43635                       # Request fanout histogram
 system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
 system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   42717    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                   43635    100.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               42717                       # Request fanout histogram
-system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.membus.reqLayer2.occupancy           103462000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total               43635                       # Request fanout histogram
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.membus.reqLayer2.occupancy           107365500                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          230489750                       # Layer occupancy (ticks)
+system.membus.respLayer1.occupancy          235451250                       # Layer occupancy (ticks)
 system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-system.tol2bus.trans_dist::ReadResp            303713                       # Transaction distribution
-system.tol2bus.trans_dist::WritebackDirty       349477                       # Transaction distribution
-system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
-system.tol2bus.trans_dist::CleanEvict           99546                       # Transaction distribution
-system.tol2bus.trans_dist::ReadExReq           118957                       # Transaction distribution
-system.tol2bus.trans_dist::ReadExResp          118957                       # Transaction distribution
-system.tol2bus.trans_dist::ReadCleanReq          1080                       # Transaction distribution
-system.tol2bus.trans_dist::ReadSharedReq       302633                       # Transaction distribution
-system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2210                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1262722                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_count::total               1264932                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        72320                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     48785472                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.pkt_size::total               48857792                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.snoops                           29481                       # Total snoops (count)
-system.tol2bus.snoopTraffic                    562816                       # Total snoop traffic (bytes)
-system.tol2bus.snoop_fanout::samples           452151                       # Request fanout histogram
-system.tol2bus.snoop_fanout::mean            0.027871                       # Request fanout histogram
-system.tol2bus.snoop_fanout::stdev           0.164604                       # Request fanout histogram
+system.tol2bus.trans_dist::ReadResp            412575                       # Transaction distribution
+system.tol2bus.trans_dist::WritebackDirty       412623                       # Transaction distribution
+system.tol2bus.trans_dist::WritebackClean          247                       # Transaction distribution
+system.tol2bus.trans_dist::CleanEvict          170623                       # Transaction distribution
+system.tol2bus.trans_dist::ReadExReq           143246                       # Transaction distribution
+system.tol2bus.trans_dist::ReadExResp          143246                       # Transaction distribution
+system.tol2bus.trans_dist::ReadCleanReq          1081                       # Transaction distribution
+system.tol2bus.trans_dist::ReadSharedReq       411494                       # Transaction distribution
+system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2409                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1663196                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_count::total               1665605                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        84992                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61319808                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.pkt_size::total               61404800                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.snoops                           29530                       # Total snoops (count)
+system.tol2bus.snoopTraffic                    591424                       # Total snoop traffic (bytes)
+system.tol2bus.snoop_fanout::samples           585351                       # Request fanout histogram
+system.tol2bus.snoop_fanout::mean            0.014270                       # Request fanout histogram
+system.tol2bus.snoop_fanout::stdev           0.118602                       # Request fanout histogram
 system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::0                 439549     97.21%     97.21% # Request fanout histogram
-system.tol2bus.snoop_fanout::1                  12602      2.79%    100.00% # Request fanout histogram
+system.tol2bus.snoop_fanout::0                 576998     98.57%     98.57% # Request fanout histogram
+system.tol2bus.snoop_fanout::1                   8353      1.43%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.tol2bus.snoop_fanout::total             452151                       # Request fanout histogram
-system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.tol2bus.reqLayer0.occupancy          761864000                       # Layer occupancy (ticks)
-system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
-system.tol2bus.respLayer0.occupancy           1620000                       # Layer occupancy (ticks)
+system.tol2bus.snoop_fanout::total             585351                       # Request fanout histogram
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 204120896500                       # Cumulative time (in ticks) in various power states
+system.tol2bus.reqLayer0.occupancy          958521000                       # Layer occupancy (ticks)
+system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
+system.tol2bus.respLayer0.occupancy           1621500                       # Layer occupancy (ticks)
 system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.tol2bus.respLayer1.occupancy         632385000                       # Layer occupancy (ticks)
-system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
+system.tol2bus.respLayer1.occupancy         832110000                       # Layer occupancy (ticks)
+system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 
 ---------- End Simulation Statistics   ----------
