[submodule "verilog/rtl/example"]
	path = verilog/rtl/example
	url = git@github.com:Purdue-SoCET/example.git
