-- Generated by: xvhdl 2.49 31-Jul-2008
-- Date: 30-Nov-13 15:22:48
-- Path: /home/epo3-user/Downloads/ROM/test

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
LIBRARY CellsLib;
USE CellsLib.CellsLib_DECL_PACK.all;

-- user directives added from .sls2vhdl


ARCHITECTURE extracted OF Rom IS

  SIGNAL type2north_2_port: STD_LOGIC;
  SIGNAL type2north_3_port: STD_LOGIC;
  SIGNAL type2east_2_port: STD_LOGIC;
  SIGNAL type2east_3_port: STD_LOGIC;
  SIGNAL type2west_2_port: STD_LOGIC;
  SIGNAL type2west_3_port: STD_LOGIC;
  SIGNAL type2south_2_port: STD_LOGIC;
  SIGNAL type2south_3_port: STD_LOGIC;
  SIGNAL type2north_0_port: STD_LOGIC;
  SIGNAL type2north_1_port: STD_LOGIC;
  SIGNAL type2east_0_port: STD_LOGIC;
  SIGNAL type2east_1_port: STD_LOGIC;
  SIGNAL type2west_0_port: STD_LOGIC;
  SIGNAL type2west_1_port: STD_LOGIC;
  SIGNAL type2south_0_port: STD_LOGIC;
  SIGNAL type2south_1_port: STD_LOGIC;
  SIGNAL type3north_2_port: STD_LOGIC;
  SIGNAL type3north_3_port: STD_LOGIC;
  SIGNAL type3east_2_port: STD_LOGIC;
  SIGNAL type3east_3_port: STD_LOGIC;
  SIGNAL type3west_2_port: STD_LOGIC;
  SIGNAL type3west_3_port: STD_LOGIC;
  SIGNAL type3south_2_port: STD_LOGIC;
  SIGNAL type3south_3_port: STD_LOGIC;
  SIGNAL type3north_0_port: STD_LOGIC;
  SIGNAL type3north_1_port: STD_LOGIC;
  SIGNAL type3east_0_port: STD_LOGIC;
  SIGNAL type3east_1_port: STD_LOGIC;
  SIGNAL type3west_0_port: STD_LOGIC;
  SIGNAL type3west_1_port: STD_LOGIC;
  SIGNAL type3south_0_port: STD_LOGIC;
  SIGNAL type3south_1_port: STD_LOGIC;
  SIGNAL type2_2_port: STD_LOGIC;
  SIGNAL type2_3_port: STD_LOGIC;
  SIGNAL type1_2_port: STD_LOGIC;
  SIGNAL type1_3_port: STD_LOGIC;
  SIGNAL type3_2_port: STD_LOGIC;
  SIGNAL type3_3_port: STD_LOGIC;
  SIGNAL type4north_2_port: STD_LOGIC;
  SIGNAL type4north_3_port: STD_LOGIC;
  SIGNAL type4east_2_port: STD_LOGIC;
  SIGNAL type4east_3_port: STD_LOGIC;
  SIGNAL type4_2_port: STD_LOGIC;
  SIGNAL type4_3_port: STD_LOGIC;
  SIGNAL type4west_2_port: STD_LOGIC;
  SIGNAL type4west_3_port: STD_LOGIC;
  SIGNAL type4south_2_port: STD_LOGIC;
  SIGNAL type4south_3_port: STD_LOGIC;
  SIGNAL type2_0_port: STD_LOGIC;
  SIGNAL type2_1_port: STD_LOGIC;
  SIGNAL type1_0_port: STD_LOGIC;
  SIGNAL type1_1_port: STD_LOGIC;
  SIGNAL type3_0_port: STD_LOGIC;
  SIGNAL type3_1_port: STD_LOGIC;
  SIGNAL type4north_0_port: STD_LOGIC;
  SIGNAL type4north_1_port: STD_LOGIC;
  SIGNAL type4east_0_port: STD_LOGIC;
  SIGNAL type4east_1_port: STD_LOGIC;
  SIGNAL type4_0_port: STD_LOGIC;
  SIGNAL type4west_0_port: STD_LOGIC;
  SIGNAL type4west_1_port: STD_LOGIC;
  SIGNAL type4south_0_port: STD_LOGIC;
  SIGNAL type4south_1_port: STD_LOGIC;
  SIGNAL type4_1_port: STD_LOGIC;
  SIGNAL type5north_2_port: STD_LOGIC;
  SIGNAL type5north_3_port: STD_LOGIC;
  SIGNAL type5east_2_port: STD_LOGIC;
  SIGNAL type5east_3_port: STD_LOGIC;
  SIGNAL type5west_2_port: STD_LOGIC;
  SIGNAL type5west_3_port: STD_LOGIC;
  SIGNAL type5south_2_port: STD_LOGIC;
  SIGNAL type5south_3_port: STD_LOGIC;
  SIGNAL type5north_0_port: STD_LOGIC;
  SIGNAL type5north_1_port: STD_LOGIC;
  SIGNAL type5east_0_port: STD_LOGIC;
  SIGNAL type5east_1_port: STD_LOGIC;
  SIGNAL type5west_0_port: STD_LOGIC;
  SIGNAL type5west_1_port: STD_LOGIC;
  SIGNAL type5south_0_port: STD_LOGIC;
  SIGNAL type5south_1_port: STD_LOGIC;
  SIGNAL sub_data_1_0_port: STD_LOGIC;
  SIGNAL sub_data_1_3_port: STD_LOGIC;
  SIGNAL sub_data_1_2_port: STD_LOGIC;
  SIGNAL sub_data_1_1_port: STD_LOGIC;
  SIGNAL type6north_2_port: STD_LOGIC;
  SIGNAL type6north_3_port: STD_LOGIC;
  SIGNAL type6east_2_port: STD_LOGIC;
  SIGNAL type6east_3_port: STD_LOGIC;
  SIGNAL type6west_2_port: STD_LOGIC;
  SIGNAL type6west_3_port: STD_LOGIC;
  SIGNAL type6south_2_port: STD_LOGIC;
  SIGNAL type6south_3_port: STD_LOGIC;
  SIGNAL type6north_0_port: STD_LOGIC;
  SIGNAL type6north_1_port: STD_LOGIC;
  SIGNAL type6east_0_port: STD_LOGIC;
  SIGNAL type6east_1_port: STD_LOGIC;
  SIGNAL type6west_0_port: STD_LOGIC;
  SIGNAL type6west_1_port: STD_LOGIC;
  SIGNAL type6south_0_port: STD_LOGIC;
  SIGNAL type6south_1_port: STD_LOGIC;
  SIGNAL type6_2_port: STD_LOGIC;
  SIGNAL type6_3_port: STD_LOGIC;
  SIGNAL type5_2_port: STD_LOGIC;
  SIGNAL type5_3_port: STD_LOGIC;
  SIGNAL sub_data_2_2_port: STD_LOGIC;
  SIGNAL sub_data_2_3_port: STD_LOGIC;
  SIGNAL type7north_2_port: STD_LOGIC;
  SIGNAL type7north_3_port: STD_LOGIC;
  SIGNAL type7east_2_port: STD_LOGIC;
  SIGNAL type7east_3_port: STD_LOGIC;
  SIGNAL type7_3_port: STD_LOGIC;
  SIGNAL type7west_2_port: STD_LOGIC;
  SIGNAL type7west_3_port: STD_LOGIC;
  SIGNAL type7south_2_port: STD_LOGIC;
  SIGNAL type7south_3_port: STD_LOGIC;
  SIGNAL type6_0_port: STD_LOGIC;
  SIGNAL type6_1_port: STD_LOGIC;
  SIGNAL type7_2_port: STD_LOGIC;
  SIGNAL type5_0_port: STD_LOGIC;
  SIGNAL type5_1_port: STD_LOGIC;
  SIGNAL sub_data_2_0_port: STD_LOGIC;
  SIGNAL sub_data_2_1_port: STD_LOGIC;
  SIGNAL type7north_0_port: STD_LOGIC;
  SIGNAL type7north_1_port: STD_LOGIC;
  SIGNAL type7east_0_port: STD_LOGIC;
  SIGNAL type7east_1_port: STD_LOGIC;
  SIGNAL type7_0_port: STD_LOGIC;
  SIGNAL type7west_0_port: STD_LOGIC;
  SIGNAL type7west_1_port: STD_LOGIC;
  SIGNAL type7south_0_port: STD_LOGIC;
  SIGNAL type7south_1_port: STD_LOGIC;
  SIGNAL type7_1_port: STD_LOGIC;

  SIGNAL data_int: STD_LOGIC_VECTOR(3 DOWNTO 0);

  SIGNAL vss: STD_LOGIC;
  SIGNAL vdd: STD_LOGIC;
BEGIN
  vdd <= '1';
  vss <= '0';

  data <= data_int;


  ptype6north_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type6north_3_port);
  subresult1_bit4_U12: mu210 PORT MAP (addr(5), addr(4), type1_3_port, type3_3_port, type2_3_port, type4_3_port, sub_data_1_3_port);
  ptype6south_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type6south_3_port);
  ptype6west_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type6west_3_port);
  ptype4west_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vss, vss, vss, type4west_3_port);
  ptype4south_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type4south_3_port);
  ptype5west_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vss, type5west_3_port);
  ptype2east_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type2east_3_port);
  ptype2west_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type2west_3_port);
  ptype2south_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vdd, vdd, type2south_3_port);
  ptype1_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type1_3_port);
  ptype7south_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type7south_3_port);
  ptype7_bit4_U12: mu210 PORT MAP (addr(3), addr(2), type7north_3_port, type7south_3_port, type7east_3_port, type7west_3_port, type7_3_port);
  ptype6_bit4_U12: mu210 PORT MAP (addr(3), addr(2), type6north_3_port, type6south_3_port, type6east_3_port, type6west_3_port, type6_3_port);
  ptype6east_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type6east_3_port);
  ptype3south_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type3south_3_port);
  ptype3east_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type3east_3_port);
  ptype3_bit4_U12: mu210 PORT MAP (addr(3), addr(2), type3north_3_port, type3south_3_port, type3east_3_port, type3west_3_port, type3_3_port);
  ptype3north_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type3north_3_port);
  ptype5east_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type5east_3_port);
  ptype5_bit4_U12: mu210 PORT MAP (addr(3), addr(2), type5north_3_port, type5south_3_port, type5east_3_port, type5west_3_port, type5_3_port);
  ptype5south_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type5south_3_port);
  ptype5north_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type5north_3_port);
  ptype2_bit4_U12: mu210 PORT MAP (addr(3), addr(2), type2north_3_port, type2south_3_port, type2east_3_port, type2west_3_port, type2_3_port);
  ptype2north_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type2north_3_port);
  ptype3west_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vss, type3west_3_port);
  subresult2_bit4_U12: mu210 PORT MAP (addr(5), addr(4), type5_3_port, type7_3_port, type6_3_port, vss, sub_data_2_3_port);
  ptype7north_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type7north_3_port);
  ptype7west_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type7west_3_port);
  ptype7east_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type7east_3_port);
  ptype4east_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type4east_3_port);
  ptype4_bit4_U12: mu210 PORT MAP (addr(3), addr(2), type4north_3_port, type4south_3_port, type4east_3_port, type4west_3_port, type4_3_port);
  ptype4north_bit4_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type4north_3_port);
  ptype6north_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type6north_2_port);
  subresult1_bit3_U12: mu210 PORT MAP (addr(5), addr(4), type1_2_port, type3_2_port, type2_2_port, type4_2_port, sub_data_1_2_port);
  ptype6south_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type6south_2_port);
  ptype6west_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vdd, vss, type6west_2_port);
  ptype4west_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type4west_2_port);
  ptype4south_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type4south_2_port);
  ptype5west_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type5west_2_port);
  ptype2east_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vdd, type2east_2_port);
  ptype2west_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vdd, type2west_2_port);
  ptype2south_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type2south_2_port);
  ptype1_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type1_2_port);
  ptype7south_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type7south_2_port);
  ptype7_bit3_U12: mu210 PORT MAP (addr(3), addr(2), type7north_2_port, type7south_2_port, type7east_2_port, type7west_2_port, type7_2_port);
  ptype6_bit3_U12: mu210 PORT MAP (addr(3), addr(2), type6north_2_port, type6south_2_port, type6east_2_port, type6west_2_port, type6_2_port);
  ptype6east_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vdd, vss, type6east_2_port);
  ptype3south_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type3south_2_port);
  ptype3east_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vdd, vss, type3east_2_port);
  ptype3_bit3_U12: mu210 PORT MAP (addr(3), addr(2), type3north_2_port, type3south_2_port, type3east_2_port, type3west_2_port, type3_2_port);
  ptype3north_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vdd, vdd, type3north_2_port);
  ptype5east_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type5east_2_port);
  ptype5_bit3_U12: mu210 PORT MAP (addr(3), addr(2), type5north_2_port, type5south_2_port, type5east_2_port, type5west_2_port, type5_2_port);
  ptype5south_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type5south_2_port);
  ptype5north_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vdd, vdd, type5north_2_port);
  ptype2_bit3_U12: mu210 PORT MAP (addr(3), addr(2), type2north_2_port, type2south_2_port, type2east_2_port, type2west_2_port, type2_2_port);
  ptype2north_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vdd, vdd, type2north_2_port);
  ptype3west_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vdd, type3west_2_port);
  subresult2_bit3_U12: mu210 PORT MAP (addr(5), addr(4), type5_2_port, type7_2_port, type6_2_port, vss, sub_data_2_2_port);
  ptype7north_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type7north_2_port);
  ptype7west_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vss, vss, vdd, type7west_2_port);
  ptype7east_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vss, vss, vdd, type7east_2_port);
  ptype4east_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type4east_2_port);
  ptype4_bit3_U12: mu210 PORT MAP (addr(3), addr(2), type4north_2_port, type4south_2_port, type4east_2_port, type4west_2_port, type4_2_port);
  ptype4north_bit3_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vdd, vss, type4north_2_port);
  ptype6north_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type6north_1_port);
  subresult1_bit2_U12: mu210 PORT MAP (addr(5), addr(4), type1_1_port, type3_1_port, type2_1_port, type4_1_port, sub_data_1_1_port);
  ptype6south_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type6south_1_port);
  ptype6west_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type6west_1_port);
  ptype4west_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type4west_1_port);
  ptype4south_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type4south_1_port);
  ptype5west_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type5west_1_port);
  ptype2east_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vdd, vdd, type2east_1_port);
  ptype2west_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type2west_1_port);
  ptype2south_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type2south_1_port);
  ptype1_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type1_1_port);
  ptype7south_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type7south_1_port);
  ptype7_bit2_U12: mu210 PORT MAP (addr(3), addr(2), type7north_1_port, type7south_1_port, type7east_1_port, type7west_1_port, type7_1_port);
  ptype6_bit2_U12: mu210 PORT MAP (addr(3), addr(2), type6north_1_port, type6south_1_port, type6east_1_port, type6west_1_port, type6_1_port);
  ptype6east_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type6east_1_port);
  ptype3south_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vss, type3south_1_port);
  ptype3east_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type3east_1_port);
  ptype3_bit2_U12: mu210 PORT MAP (addr(3), addr(2), type3north_1_port, type3south_1_port, type3east_1_port, type3west_1_port, type3_1_port);
  ptype3north_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type3north_1_port);
  ptype5east_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type5east_1_port);
  ptype5_bit2_U12: mu210 PORT MAP (addr(3), addr(2), type5north_1_port, type5south_1_port, type5east_1_port, type5west_1_port, type5_1_port);
  ptype5south_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type5south_1_port);
  ptype5north_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type5north_1_port);
  ptype2_bit2_U12: mu210 PORT MAP (addr(3), addr(2), type2north_1_port, type2south_1_port, type2east_1_port, type2west_1_port, type2_1_port);
  ptype2north_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type2north_1_port);
  ptype3west_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vss, type3west_1_port);
  subresult2_bit2_U12: mu210 PORT MAP (addr(5), addr(4), type5_1_port, type7_1_port, type6_1_port, vss, sub_data_2_1_port);
  ptype7north_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type7north_1_port);
  ptype7west_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type7west_1_port);
  ptype7east_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type7east_1_port);
  ptype4east_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type4east_1_port);
  ptype4_bit2_U12: mu210 PORT MAP (addr(3), addr(2), type4north_1_port, type4south_1_port, type4east_1_port, type4west_1_port, type4_1_port);
  ptype4north_bit2_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type4north_1_port);
  ptype6north_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vss, vss, vdd, type6north_0_port);
  subresult1_bit1_U12: mu210 PORT MAP (addr(5), addr(4), type1_0_port, type3_0_port, type2_0_port, type4_0_port, sub_data_1_0_port);
  ptype6south_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vss, vss, vdd, type6south_0_port);
  ptype6west_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type6west_0_port);
  ptype4west_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vdd, vss, type4west_0_port);
  ptype4south_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type4south_0_port);
  ptype5west_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vdd, vss, type5west_0_port);
  ptype2east_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vss, type2east_0_port);
  ptype2west_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vdd, vdd, type2west_0_port);
  ptype2south_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vdd, type2south_0_port);
  ptype1_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vdd, type1_0_port);
  ptype7south_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vdd, vss, type7south_0_port);
  ptype7_bit1_U12: mu210 PORT MAP (addr(3), addr(2), type7north_0_port, type7south_0_port, type7east_0_port, type7west_0_port, type7_0_port);
  ptype6_bit1_U12: mu210 PORT MAP (addr(3), addr(2), type6north_0_port, type6south_0_port, type6east_0_port, type6west_0_port, type6_0_port);
  ptype6east_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type6east_0_port);
  ptype3south_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vdd, type3south_0_port);
  ptype3east_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vss, type3east_0_port);
  ptype3_bit1_U12: mu210 PORT MAP (addr(3), addr(2), type3north_0_port, type3south_0_port, type3east_0_port, type3west_0_port, type3_0_port);
  ptype3north_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vss, vss, type3north_0_port);
  ptype5east_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type5east_0_port);
  ptype5_bit1_U12: mu210 PORT MAP (addr(3), addr(2), type5north_0_port, type5south_0_port, type5east_0_port, type5west_0_port, type5_0_port);
  ptype5south_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type5south_0_port);
  ptype5north_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vss, type5north_0_port);
  ptype2_bit1_U12: mu210 PORT MAP (addr(3), addr(2), type2north_0_port, type2south_0_port, type2east_0_port, type2west_0_port, type2_0_port);
  ptype2north_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vdd, type2north_0_port);
  ptype3west_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vdd, vdd, vdd, vss, type3west_0_port);
  subresult2_bit1_U12: mu210 PORT MAP (addr(5), addr(4), type5_0_port, type7_0_port, type6_0_port, vss, sub_data_2_0_port);
  ptype7north_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vdd, vss, type7north_0_port);
  ptype7west_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type7west_0_port);
  ptype7east_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vdd, vss, vdd, type7east_0_port);
  ptype4east_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vss, vdd, type4east_0_port);
  ptype4_bit1_U12: mu210 PORT MAP (addr(3), addr(2), type4north_0_port, type4south_0_port, type4east_0_port, type4west_0_port, type4_0_port);
  ptype4north_bit1_U12: mu210 PORT MAP (addr(1), addr(0), vss, vss, vdd, vss, type4north_0_port);
  result_bit4_U5: mu111 PORT MAP (sub_data_1_3_port, sub_data_2_3_port, addr(6), data_int(3));
  result_bit3_U5: mu111 PORT MAP (sub_data_1_2_port, sub_data_2_2_port, addr(6), data_int(2));
  result_bit2_U5: mu111 PORT MAP (sub_data_1_1_port, sub_data_2_1_port, addr(6), data_int(1));
  result_bit1_U5: mu111 PORT MAP (sub_data_1_0_port, sub_data_2_0_port, addr(6), data_int(0));

END extracted;



