Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3813] value in initialization depends on signal 'screen_width' [D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/new/positie_balletje.vhd:38]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'screen_heigth' [D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/new/positie_balletje.vhd:39]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'x_start' [D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/new/positie_balletje.vhd:42]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'y_start' [D:/_code/Git/Fontys/Jaar_2/mo6-digitaal-totaal/mo6-digitaal-selfdriving-car.srcs/sources_1/new/positie_balletje.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.aanraking_herkennen [aanraking_herkennen_default]
Compiling architecture design_1_aanraking_herkennen_0_0_arch of entity xil_defaultlib.design_1_aanraking_herkennen_0_0 [design_1_aanraking_herkennen_0_0...]
Compiling architecture rtl of entity xil_defaultlib.beeld_generator [beeld_generator_default]
Compiling architecture design_1_beeld_generator_0_0_arch of entity xil_defaultlib.design_1_beeld_generator_0_0 [design_1_beeld_generator_0_0_def...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_scherm_breedte_2
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [\clk_divider(division=750000)\]
Compiling architecture design_1_clk_divider_0_2_arch of entity xil_defaultlib.design_1_clk_divider_0_2 [design_1_clk_divider_0_2_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_scherm_breedte_3
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_scherm_breedte_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_scherm_breedte_0
Compiling architecture behavioral of entity xil_defaultlib.object_positie [object_positie_default]
Compiling architecture design_1_object_positie_1_0_arch of entity xil_defaultlib.design_1_object_positie_1_0 [design_1_object_positie_1_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.clk_divider [\clk_divider(division=200000)\]
Compiling architecture design_1_clk_divider_0_0_arch of entity xil_defaultlib.design_1_clk_divider_0_0 [design_1_clk_divider_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.controller_draadloos [controller_draadloos_default]
Compiling architecture design_1_controller_draadloos_0_0_arch of entity xil_defaultlib.design_1_controller_draadloos_0_0 [design_1_controller_draadloos_0_...]
Compiling architecture behavioral of entity xil_defaultlib.controller_inductief [controller_inductief_default]
Compiling architecture design_1_controller_inductief_0_0_arch of entity xil_defaultlib.design_1_controller_inductief_0_0 [design_1_controller_inductief_0_...]
Compiling architecture behavioral of entity xil_defaultlib.controller_interconnect [controller_interconnect_default]
Compiling architecture design_1_controller_interconn_0_0_arch of entity xil_defaultlib.design_1_controller_interconn_0_0 [design_1_controller_interconn_0_...]
Compiling architecture behavioral of entity xil_defaultlib.controller_ultrasoon [controller_ultrasoon_default]
Compiling architecture design_1_controller_ultrasoon_0_0_arch of entity xil_defaultlib.design_1_controller_ultrasoon_0_0 [design_1_controller_ultrasoon_0_...]
Compiling architecture structure of entity xil_defaultlib.ontvangen_controllers_imp_RFQXIP [ontvangen_controllers_imp_rfqxip...]
Compiling architecture behavioral of entity xil_defaultlib.positie_balletje [positie_balletje_default]
Compiling architecture design_1_positie_balletje_0_0_arch of entity xil_defaultlib.design_1_positie_balletje_0_0 [design_1_positie_balletje_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.tekenen_object [tekenen_object_default]
Compiling architecture design_1_tekenen_object_0_0_arch of entity xil_defaultlib.design_1_tekenen_object_0_0 [design_1_tekenen_object_0_0_defa...]
Compiling architecture design_1_tekenen_object_0_1_arch of entity xil_defaultlib.design_1_tekenen_object_0_1 [design_1_tekenen_object_0_1_defa...]
Compiling architecture design_1_tekenen_object_1_0_arch of entity xil_defaultlib.design_1_tekenen_object_1_0 [design_1_tekenen_object_1_0_defa...]
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
