# Verilog Hands-On Projects

This repository contains my Verilog HDL practice programs and  projects developed as part of my VLSI learning.

## ğŸ“ Project Categories
- Combinational Circuits
- Sequential Circuits
- Counters
- Finite State Machines (FSM)
- Memory
- Logic Gates
- Shift Registers
- Miscellaneous

## ğŸ›  Tool Used
- Xilinx Vivado

Each project folder includes:
- Verilog Design File (.v)
- Testbench File
- Simulation 
- schematic
- Synthesis 

## ğŸ‘©â€ğŸ’» Author
Vasamshetti Meghana  
Electronics and Communication Engineering (ECE)  
BVRIT-N
