{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764307080868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764307080869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 10:48:00 2025 " "Processing started: Fri Nov 28 10:48:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764307080869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307080869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS_busSystem -c ADS_busSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307080869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764307081077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764307081077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../ads-system-bus-main/rtl/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bram " "Found entity 1: top_with_bram" {  } { { "../ads-system-bus-main/rtl/top_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bb_v1 " "Found entity 1: top_with_bb_v1" {  } { { "../ads-system-bus-main/rtl/top_with_bb_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bb " "Found entity 1: top_with_bb" {  } { { "../ads-system-bus-main/rtl/top_with_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../ads-system-bus-main/rtl/top.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory " "Found entity 1: slave_memory" {  } { { "../ads-system-bus-main/rtl/slave_memory.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../ads-system-bus-main/rtl/slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/mem_test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/mem_test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_test_top " "Found entity 1: mem_test_top" {  } { { "../ads-system-bus-main/rtl/mem_test_top.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/mem_test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port_v1.v(31) " "Verilog HDL Declaration information at master_port_v1.v(31): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../ads-system-bus-main/rtl/master_port_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port_v1.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port_v1.v(33) " "Verilog HDL Declaration information at master_port_v1.v(33): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../ads-system-bus-main/rtl/master_port_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port_v1.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port_v1.v(30) " "Verilog HDL Declaration information at master_port_v1.v(30): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../ads-system-bus-main/rtl/master_port_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port_v1.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/master_port_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/master_port_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port_v1 " "Found entity 1: master_port_v1" {  } { { "../ads-system-bus-main/rtl/master_port_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../ads-system-bus-main/rtl/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb " "Found entity 1: demo_top_bb" {  } { { "../ads-system-bus-main/rtl/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s1 " "Found entity 1: bus_m2_s1" {  } { { "../ads-system-bus-main/rtl/bus_m2_s1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "../ads-system-bus-main/rtl/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "../ads-system-bus-main/rtl/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "../ads-system-bus-main/rtl/bus.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "../ads-system-bus-main/rtl/addr_convert.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/addr_convert.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram " "Found entity 1: slave_bram" {  } { { "RTL_files/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/slave_bram_2k.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/slave_bram_2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram_2k " "Found entity 1: slave_bram_2k" {  } { { "RTL_files/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl_files/master_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl_files/master_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_bram " "Found entity 1: master_bram" {  } { { "RTL_files/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(27) " "Verilog HDL Declaration information at slave_port.v(27): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(28) " "Verilog HDL Declaration information at slave_port.v(28): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(26) " "Verilog HDL Declaration information at slave_port.v(26): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(19) " "Verilog HDL Declaration information at slave_port.v(19): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(7) " "Verilog HDL Declaration information at slave_port.v(7): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "debug DEBUG slave_port.v(23) " "Verilog HDL Declaration information at slave_port.v(23): object \"debug\" differs only in case from object \"DEBUG\" in the same scope" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "../ads-system-bus-main/rtl/slave_memory_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../ads-system-bus-main/rtl/mux3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../ads-system-bus-main/rtl/mux2.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(232) " "Verilog HDL Declaration information at master_port.v(232): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(231) " "Verilog HDL Declaration information at master_port.v(231): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(231) " "Verilog HDL Declaration information at master_port.v(231): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../ads-system-bus-main/rtl/arbiter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/arbiter.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../ads-system-bus-main/rtl/addr_decoder.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/addr_decoder.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/slave_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_with_bram " "Found entity 1: slave_with_bram" {  } { { "../ads-system-bus-main/rtl/slave_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "debug DEBUG demo_master.v(208) " "Verilog HDL Declaration information at demo_master.v(208): object \"debug\" differs only in case from object \"DEBUG\" in the same scope" {  } { { "../ads-system-bus-main/rtl/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_master.v" 208 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764307086911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/demo_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/demo_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_master " "Found entity 1: demo_master" {  } { { "../ads-system-bus-main/rtl/demo_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_master.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "../ads-system-bus-main/rtl/bus_m2_s3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top " "Found entity 1: demo_top" {  } { { "../ads-system-bus-main/rtl/demo_top.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pasir/desktop/github/ads-system-bus-main/ads-system-bus-main/rtl/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "../ads-system-bus-main/rtl/dec3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/dec3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307086914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307086914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_select bus.v(63) " "Verilog HDL Implicit Net warning at bus.v(63): created implicit net for \"master_select\"" {  } { { "../ads-system-bus-main/rtl/bus.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307086914 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m3_rdata bus.v(119) " "Verilog HDL Implicit Net warning at bus.v(119): created implicit net for \"m3_rdata\"" {  } { { "../ads-system-bus-main/rtl/bus.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307086914 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bus.v(105) " "Verilog HDL Instantiation warning at bus.v(105): instance has no name" {  } { { "../ads-system-bus-main/rtl/bus.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764307086919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_top_bb " "Elaborating entity \"demo_top_bb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764307086981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(140) " "Verilog HDL assignment warning at demo_top_bb.v(140): truncated value with size 32 to match size of target (2)" {  } { { "../ads-system-bus-main/rtl/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top_bb.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307086986 "|demo_top_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(145) " "Verilog HDL assignment warning at demo_top_bb.v(145): truncated value with size 32 to match size of target (2)" {  } { { "../ads-system-bus-main/rtl/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top_bb.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307086987 "|demo_top_bb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_with_bb_v1 top_with_bb_v1:bus " "Elaborating entity \"top_with_bb_v1\" for hierarchy \"top_with_bb_v1:bus\"" {  } { { "../ads-system-bus-main/rtl/demo_top_bb.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top_bb.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port top_with_bb_v1:bus\|master_port:master1 " "Elaborating entity \"master_port\" for hierarchy \"top_with_bb_v1:bus\|master_port:master1\"" {  } { { "../ads-system-bus-main/rtl/top_with_bb_v1.v" "master1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(294) " "Verilog HDL assignment warning at master_port.v(294): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087018 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(300) " "Verilog HDL assignment warning at master_port.v(300): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087019 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(315) " "Verilog HDL assignment warning at master_port.v(315): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087019 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(329) " "Verilog HDL assignment warning at master_port.v(329): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087019 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(341) " "Verilog HDL assignment warning at master_port.v(341): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/master_port.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087019 "|demo_top_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master top_with_bb_v1:bus\|bus_bridge_master:bb_master " "Elaborating entity \"bus_bridge_master\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\"" {  } { { "../ads-system-bus-main/rtl/top_with_bb_v1.v" "bb_master" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\"" {  } { { "../ads-system-bus-main/rtl/bus_bridge_master.v" "fifo_queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_master.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3)" {  } { { "../ads-system-bus-main/rtl/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087042 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(35) " "Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3)" {  } { { "../ads-system-bus-main/rtl/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/fifo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087043 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart:uart_module\"" {  } { { "../ads-system-bus-main/rtl/bus_bridge_master.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_master.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../ads-system-bus-main/rtl/uart.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087054 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(60) " "Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (3)" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087054 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087054 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087054 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../ads-system-bus-main/rtl/uart.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(53) " "Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087062 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087063 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087063 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(71) " "Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087063 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart:uart_module|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_convert top_with_bb_v1:bus\|bus_bridge_master:bb_master\|addr_convert:addr_convert_module " "Elaborating entity \"addr_convert\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|addr_convert:addr_convert_module\"" {  } { { "../ads-system-bus-main/rtl/bus_bridge_master.v" "addr_convert_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_master.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram top_with_bb_v1:bus\|slave_with_bram:slave1 " "Elaborating entity \"slave_with_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\"" {  } { { "../ads-system-bus-main/rtl/top_with_bb_v1.v" "slave1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp\"" {  } { { "../ads-system-bus-main/rtl/slave_with_bram.v" "sp" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_with_bram.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(79) " "Verilog HDL assignment warning at slave_port.v(79): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087080 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(95) " "Verilog HDL assignment warning at slave_port.v(95): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087080 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(128) " "Verilog HDL assignment warning at slave_port.v(128): truncated value with size 32 to match size of target (4)" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087081 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(152) " "Verilog HDL assignment warning at slave_port.v(152): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087081 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(166) " "Verilog HDL assignment warning at slave_port.v(166): truncated value with size 32 to match size of target (8)" {  } { { "../ads-system-bus-main/rtl/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_port.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307087081 "|demo_top_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\"" {  } { { "../ads-system-bus-main/rtl/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_with_bram.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram_2k top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory " "Elaborating entity \"slave_bram_2k\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\"" {  } { { "../ads-system-bus-main/rtl/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory_bram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/slave_bram_2k.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307087314 ""}  } { { "RTL_files/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram_2k.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764307087314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5uh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5uh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5uh1 " "Found entity 1: altsyncram_5uh1" {  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307087381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307087381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5uh1 top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated " "Elaborating entity \"altsyncram_5uh1\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pe82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pe82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pe82 " "Found entity 1: altsyncram_pe82" {  } { { "db/altsyncram_pe82.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_pe82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307087417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307087417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pe82 top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|altsyncram_pe82:altsyncram1 " "Elaborating entity \"altsyncram_pe82\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|altsyncram_pe82:altsyncram1\"" {  } { { "db/altsyncram_5uh1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307087417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5uh1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395785728 " "Parameter \"NODE_NAME\" = \"1395785728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088363 ""}  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764307088363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram top_with_bb_v1:bus\|slave_with_bram:slave2 " "Elaborating entity \"slave_with_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\"" {  } { { "../ads-system-bus-main/rtl/top_with_bb_v1.v" "slave2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\"" {  } { { "../ads-system-bus-main/rtl/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_with_bram.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory " "Elaborating entity \"slave_bram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\"" {  } { { "../ads-system-bus-main/rtl/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/slave_memory_bram.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/slave_bram.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088760 ""}  } { { "RTL_files/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/slave_bram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764307088760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auh1 " "Found entity 1: altsyncram_auh1" {  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307088790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307088790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_auh1 top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated " "Elaborating entity \"altsyncram_auh1\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5f82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5f82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5f82 " "Found entity 1: altsyncram_5f82" {  } { { "db/altsyncram_5f82.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_5f82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307088829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307088829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5f82 top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|altsyncram_5f82:altsyncram1 " "Elaborating entity \"altsyncram_5f82\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|altsyncram_5f82:altsyncram1\"" {  } { { "db/altsyncram_auh1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_auh1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395720192 " "Parameter \"NODE_NAME\" = \"1395720192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088845 ""}  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764307088845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_slave top_with_bb_v1:bus\|bus_bridge_slave:bb_slave " "Elaborating entity \"bus_bridge_slave\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\"" {  } { { "../ads-system-bus-main/rtl/top_with_bb_v1.v" "bb_slave" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart:uart_module " "Elaborating entity \"uart\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart:uart_module\"" {  } { { "../ads-system-bus-main/rtl/bus_bridge_slave.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_bridge_slave.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart:uart_module\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart:uart_module\|uart_tx:transmitter\"" {  } { { "../ads-system-bus-main/rtl/uart.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088864 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_tx.v(60) " "Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (5)" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088864 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(65) " "Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088864 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart:uart_module|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088864 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart:uart_module|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart:uart_module\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart:uart_module\|uart_rx:receiver\"" {  } { { "../ads-system-bus-main/rtl/uart.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(53) " "Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088873 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(62) " "Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (3)" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088873 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088873 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart:uart_module|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(71) " "Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13)" {  } { { "../ads-system-bus-main/rtl/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088874 "|demo_top_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart:uart_module|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 top_with_bb_v1:bus\|bus_m2_s3:bus " "Elaborating entity \"bus_m2_s3\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\"" {  } { { "../ads-system-bus-main/rtl/top_with_bb_v1.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/top_with_bb_v1.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter top_with_bb_v1:bus\|bus_m2_s3:bus\|arbiter:bus_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|arbiter:bus_arbiter\"" {  } { { "../ads-system-bus-main/rtl/bus_m2_s3.v" "bus_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder:decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder:decoder\"" {  } { { "../ads-system-bus-main/rtl/bus_m2_s3.v" "decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder.v(231) " "Verilog HDL assignment warning at addr_decoder.v(231): truncated value with size 32 to match size of target (4)" {  } { { "../ads-system-bus-main/rtl/addr_decoder.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/addr_decoder.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764307088898 "|demo_top_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder:decoder\|dec3:mvalid_decoder\"" {  } { { "../ads-system-bus-main/rtl/addr_decoder.v" "mvalid_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/addr_decoder.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:wdata_mux\"" {  } { { "../ads-system-bus-main/rtl/bus_m2_s3.v" "wdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:mctrl_mux\"" {  } { { "../ads-system-bus-main/rtl/bus_m2_s3.v" "mctrl_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 top_with_bb_v1:bus\|bus_m2_s3:bus\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"top_with_bb_v1:bus\|bus_m2_s3:bus\|mux3:rdata_mux\"" {  } { { "../ads-system-bus-main/rtl/bus_m2_s3.v" "rdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/bus_m2_s3.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_bram master_bram:memory " "Elaborating entity \"master_bram\" for hierarchy \"master_bram:memory\"" {  } { { "../ads-system-bus-main/rtl/demo_top_bb.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/demo_top_bb.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_bram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"master_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/master_bram.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_bram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_bram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"master_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL_files/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_bram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307088983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_bram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"master_bram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../meminit/master_init.mif " "Parameter \"init_file\" = \"../meminit/master_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307088983 ""}  } { { "RTL_files/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_bram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764307088983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubl1 " "Found entity 1: altsyncram_ubl1" {  } { { "db/altsyncram_ubl1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307089009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307089009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubl1 master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated " "Elaborating entity \"altsyncram_ubl1\" for hierarchy \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307089009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ob2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ob2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ob2 " "Found entity 1: altsyncram_3ob2" {  } { { "db/altsyncram_3ob2.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_3ob2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307089045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307089045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ob2 master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|altsyncram_3ob2:altsyncram1 " "Elaborating entity \"altsyncram_3ob2\" for hierarchy \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|altsyncram_3ob2:altsyncram1\"" {  } { { "db/altsyncram_ubl1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307089045 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "../meminit/master_init.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../meminit/master_init.mif -- setting all initial values to 0" {  } { { "RTL_files/master_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/RTL_files/master_bram.v" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1764307089048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ubl1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307089055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ubl1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307089064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"master_bram:memory\|altsyncram:altsyncram_component\|altsyncram_ubl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307089064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307089064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307089064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1295056896 " "Parameter \"NODE_NAME\" = \"1295056896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307089064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307089064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307089064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307089064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764307089064 ""}  } { { "db/altsyncram_ubl1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/altsyncram_ubl1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764307089064 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764307089236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.11.28.10:48:11 Progress: Loading sld0a6ed9bf/alt_sld_fab_wrapper_hw.tcl " "2025.11.28.10:48:11 Progress: Loading sld0a6ed9bf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307091768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307094368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307094493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307098145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307098236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307098325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307098430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307098444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307098444 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764307099161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0a6ed9bf/alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307099354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307099354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307099441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307099441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307099479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307099479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307099526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307099526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307099612 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307099612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307099612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/db/ip/sld0a6ed9bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764307099667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307099667 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\|queue " "RAM logic \"top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "../ads-system-bus-main/rtl/fifo.v" "queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/fifo.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1764307100761 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764307100761 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764307101315 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../ads-system-bus-main/rtl/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ads-system-bus-main/rtl/uart_tx.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764307101372 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764307101372 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307102194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764307103006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/ADS_busSystem/output_files/ADS_busSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307103212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764307103824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764307103824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1666 " "Implemented 1666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764307103976 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764307103976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1628 " "Implemented 1628 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764307103976 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764307103976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764307103976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764307104015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 10:48:24 2025 " "Processing ended: Fri Nov 28 10:48:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764307104015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764307104015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764307104015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764307104015 ""}
