#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000027cfea81040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027cfea811d0 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_0000027cfea90d50 .functor NOT 1, L_0000027cfeaeab70, C4<0>, C4<0>, C4<0>;
L_0000027cfea892a0 .functor XOR 1, L_0000027cfeaea990, L_0000027cfeaeaa30, C4<0>, C4<0>;
L_0000027cfeec0230 .functor XOR 1, L_0000027cfea892a0, L_0000027cfeaeb9d0, C4<0>, C4<0>;
v0000027cfeaeaad0_0 .net *"_ivl_10", 0 0, L_0000027cfeaeb9d0;  1 drivers
v0000027cfeaea5d0_0 .net *"_ivl_12", 0 0, L_0000027cfeec0230;  1 drivers
v0000027cfeaebcf0_0 .net *"_ivl_2", 0 0, L_0000027cfeaeafd0;  1 drivers
v0000027cfeaea530_0 .net *"_ivl_4", 0 0, L_0000027cfeaea990;  1 drivers
v0000027cfeaea2b0_0 .net *"_ivl_6", 0 0, L_0000027cfeaeaa30;  1 drivers
v0000027cfeaebd90_0 .net *"_ivl_8", 0 0, L_0000027cfea892a0;  1 drivers
v0000027cfeaeb7f0_0 .net "a", 0 0, v0000027cfea7b3b0_0;  1 drivers
v0000027cfeaeac10_0 .net "b", 0 0, v0000027cfea7bb30_0;  1 drivers
v0000027cfeaeb4d0_0 .var "clk", 0 0;
v0000027cfeaea3f0_0 .net "q_dut", 0 0, L_0000027cfea90ab0;  1 drivers
v0000027cfeaebed0_0 .net "q_ref", 0 0, L_0000027cfea91530;  1 drivers
v0000027cfeaea490_0 .var/2u "stats1", 159 0;
v0000027cfeaea670_0 .var/2u "strobe", 0 0;
v0000027cfeaea710_0 .net "tb_match", 0 0, L_0000027cfeaeab70;  1 drivers
v0000027cfeaeaf30_0 .net "tb_mismatch", 0 0, L_0000027cfea90d50;  1 drivers
v0000027cfeaebf70_0 .net "wavedrom_enable", 0 0, v0000027cfea7bc70_0;  1 drivers
v0000027cfeaea850_0 .net "wavedrom_title", 511 0, v0000027cfea7be50_0;  1 drivers
L_0000027cfeaeafd0 .concat [ 1 0 0 0], L_0000027cfea91530;
L_0000027cfeaea990 .concat [ 1 0 0 0], L_0000027cfea91530;
L_0000027cfeaeaa30 .concat [ 1 0 0 0], L_0000027cfea90ab0;
L_0000027cfeaeb9d0 .concat [ 1 0 0 0], L_0000027cfea91530;
L_0000027cfeaeab70 .cmp/eeq 1, L_0000027cfeaeafd0, L_0000027cfeec0230;
S_0000027cfea876e0 .scope module, "good1" "RefModule" 3 82, 4 2 0, S_0000027cfea811d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_0000027cfea91530 .functor AND 1, v0000027cfea7b3b0_0, v0000027cfea7bb30_0, C4<1>, C4<1>;
v0000027cfea7b770_0 .net "a", 0 0, v0000027cfea7b3b0_0;  alias, 1 drivers
v0000027cfea7b950_0 .net "b", 0 0, v0000027cfea7bb30_0;  alias, 1 drivers
v0000027cfea7b090_0 .net "q", 0 0, L_0000027cfea91530;  alias, 1 drivers
S_0000027cfea87870 .scope module, "stim1" "stimulus_gen" 3 77, 3 6 0, S_0000027cfea811d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0000027cfea7b3b0_0 .var "a", 0 0;
v0000027cfea7bb30_0 .var "b", 0 0;
v0000027cfea7b130_0 .net "clk", 0 0, v0000027cfeaeb4d0_0;  1 drivers
v0000027cfea7bc70_0 .var "wavedrom_enable", 0 0;
v0000027cfea7be50_0 .var "wavedrom_title", 511 0;
E_0000027cfea7f290/0 .event negedge, v0000027cfea7b130_0;
E_0000027cfea7f290/1 .event posedge, v0000027cfea7b130_0;
E_0000027cfea7f290 .event/or E_0000027cfea7f290/0, E_0000027cfea7f290/1;
E_0000027cfea7f5d0 .event negedge, v0000027cfea7b130_0;
E_0000027cfea7f110 .event posedge, v0000027cfea7b130_0;
S_0000027cfea87a00 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000027cfea87870;
 .timescale -12 -12;
v0000027cfea7bdb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000027cfea94c10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000027cfea87870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000027cfea94da0 .scope module, "top_module1" "TopModule" 3 87, 5 3 0, S_0000027cfea811d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_0000027cfea915a0 .functor AND 1, L_0000027cfeaea350, L_0000027cfeaeadf0, C4<1>, C4<1>;
L_0000027cfea90960 .functor AND 1, L_0000027cfeaeae90, L_0000027cfeaec010, C4<1>, C4<1>;
L_0000027cfea90ab0 .functor OR 1, L_0000027cfea915a0, L_0000027cfea90960, C4<0>, C4<0>;
v0000027cfea7b1d0_0 .net *"_ivl_0", 31 0, L_0000027cfeaeb890;  1 drivers
L_0000027cfeaec1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027cfea7b450_0 .net *"_ivl_11", 30 0, L_0000027cfeaec1c8;  1 drivers
L_0000027cfeaec210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027cfea7b310_0 .net/2u *"_ivl_12", 31 0, L_0000027cfeaec210;  1 drivers
v0000027cfea7b4f0_0 .net *"_ivl_14", 0 0, L_0000027cfeaeadf0;  1 drivers
v0000027cfea7bef0_0 .net *"_ivl_17", 0 0, L_0000027cfea915a0;  1 drivers
v0000027cfea7b590_0 .net *"_ivl_18", 31 0, L_0000027cfeaeb1b0;  1 drivers
L_0000027cfeaec258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027cfea7b6d0_0 .net *"_ivl_21", 30 0, L_0000027cfeaec258;  1 drivers
L_0000027cfeaec2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027cfeaebbb0_0 .net/2u *"_ivl_22", 31 0, L_0000027cfeaec2a0;  1 drivers
v0000027cfeaeba70_0 .net *"_ivl_24", 0 0, L_0000027cfeaeae90;  1 drivers
v0000027cfeaea210_0 .net *"_ivl_26", 31 0, L_0000027cfeaeb2f0;  1 drivers
L_0000027cfeaec2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027cfeaead50_0 .net *"_ivl_29", 30 0, L_0000027cfeaec2e8;  1 drivers
L_0000027cfeaec138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027cfeaea7b0_0 .net *"_ivl_3", 30 0, L_0000027cfeaec138;  1 drivers
L_0000027cfeaec330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027cfeaeb070_0 .net/2u *"_ivl_30", 31 0, L_0000027cfeaec330;  1 drivers
v0000027cfeaeb610_0 .net *"_ivl_32", 0 0, L_0000027cfeaec010;  1 drivers
v0000027cfeaeb390_0 .net *"_ivl_35", 0 0, L_0000027cfea90960;  1 drivers
L_0000027cfeaec180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027cfeaea170_0 .net/2u *"_ivl_4", 31 0, L_0000027cfeaec180;  1 drivers
v0000027cfeaeb570_0 .net *"_ivl_6", 0 0, L_0000027cfeaea350;  1 drivers
v0000027cfeaebc50_0 .net *"_ivl_8", 31 0, L_0000027cfeaea8f0;  1 drivers
v0000027cfeaebe30_0 .net "a", 0 0, v0000027cfea7b3b0_0;  alias, 1 drivers
v0000027cfeaeb430_0 .net "b", 0 0, v0000027cfea7bb30_0;  alias, 1 drivers
v0000027cfeaeb930_0 .net "q", 0 0, L_0000027cfea90ab0;  alias, 1 drivers
L_0000027cfeaeb890 .concat [ 1 31 0 0], v0000027cfea7b3b0_0, L_0000027cfeaec138;
L_0000027cfeaea350 .cmp/eq 32, L_0000027cfeaeb890, L_0000027cfeaec180;
L_0000027cfeaea8f0 .concat [ 1 31 0 0], v0000027cfea7bb30_0, L_0000027cfeaec1c8;
L_0000027cfeaeadf0 .cmp/eq 32, L_0000027cfeaea8f0, L_0000027cfeaec210;
L_0000027cfeaeb1b0 .concat [ 1 31 0 0], v0000027cfea7b3b0_0, L_0000027cfeaec258;
L_0000027cfeaeae90 .cmp/eq 32, L_0000027cfeaeb1b0, L_0000027cfeaec2a0;
L_0000027cfeaeb2f0 .concat [ 1 31 0 0], v0000027cfea7bb30_0, L_0000027cfeaec2e8;
L_0000027cfeaec010 .cmp/eq 32, L_0000027cfeaeb2f0, L_0000027cfeaec330;
S_0000027cfea94f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 94, 3 94 0, S_0000027cfea811d0;
 .timescale -12 -12;
E_0000027cfea7f490 .event edge, v0000027cfeaea670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000027cfeaea670_0;
    %nor/r;
    %assign/vec4 v0000027cfeaea670_0, 0;
    %wait E_0000027cfea7f490;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000027cfea87870;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000027cfea7bb30_0, 0;
    %assign/vec4 v0000027cfea7b3b0_0, 0;
    %wait E_0000027cfea7f5d0;
    %wait E_0000027cfea7f110;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000027cfea7bb30_0, 0;
    %assign/vec4 v0000027cfea7b3b0_0, 0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027cfea7f110;
    %load/vec4 v0000027cfea7b3b0_0;
    %load/vec4 v0000027cfea7bb30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000027cfea7bb30_0, 0;
    %assign/vec4 v0000027cfea7b3b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0000027cfea7f5d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000027cfea94c10;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027cfea7f290;
    %vpi_func 3 35 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0000027cfea7bb30_0, 0;
    %assign/vec4 v0000027cfea7b3b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000027cfea811d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027cfeaeb4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027cfeaea670_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000027cfea811d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000027cfeaeb4d0_0;
    %inv;
    %store/vec4 v0000027cfeaeb4d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000027cfea811d0;
T_6 ;
    %vpi_call/w 3 69 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 70 "$dumpvars", 32'sb00000000000000000000000000000001, v0000027cfea7b130_0, v0000027cfeaeaf30_0, v0000027cfeaeb7f0_0, v0000027cfeaeac10_0, v0000027cfeaebed0_0, v0000027cfeaea3f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027cfea811d0;
T_7 ;
    %load/vec4 v0000027cfeaea490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 103 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v0000027cfeaea490_0, 64, 32>, &PV<v0000027cfeaea490_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 104 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 106 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000027cfeaea490_0, 128, 32>, &PV<v0000027cfeaea490_0, 0, 32> {0 0 0};
    %vpi_call/w 3 107 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 108 "$display", "Mismatches: %1d in %1d samples", &PV<v0000027cfeaea490_0, 128, 32>, &PV<v0000027cfeaea490_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000027cfea811d0;
T_8 ;
    %wait E_0000027cfea7f290;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027cfeaea490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027cfeaea490_0, 4, 32;
    %load/vec4 v0000027cfeaea710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000027cfeaea490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 119 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027cfeaea490_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027cfeaea490_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027cfeaea490_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000027cfeaebed0_0;
    %load/vec4 v0000027cfeaebed0_0;
    %load/vec4 v0000027cfeaea3f0_0;
    %xor;
    %load/vec4 v0000027cfeaebed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000027cfeaea490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027cfeaea490_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000027cfeaea490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027cfeaea490_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027cfea811d0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 131 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 132 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob090_circuit1_test.sv";
    "dataset_code-complete-iccad2023/Prob090_circuit1_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob090_circuit1/Prob090_circuit1_sample01.sv";
