[ START MERGED ]
[ END MERGED ]
[ START CLIPPED ]
pwm_clk_div/count_1440_add_4_33/S1
pwm_clk_div/count_1440_add_4_33/CO
pwm_clk_div/add_11945_2/S1
pwm_clk_div/add_11945_2/S0
pwm_clk_div/add_11945_2/CI
pwm_clk_div/add_11945_4/S1
pwm_clk_div/add_11945_4/S0
pwm_clk_div/add_11945_6/S1
pwm_clk_div/add_11945_6/S0
pwm_clk_div/add_11945_8/S1
pwm_clk_div/add_11945_8/S0
pwm_clk_div/add_11945_10/S1
pwm_clk_div/add_11945_10/S0
pwm_clk_div/add_11945_12/S1
pwm_clk_div/add_11945_12/S0
pwm_clk_div/add_11945_14/S1
pwm_clk_div/add_11945_14/S0
pwm_clk_div/add_11945_16/S1
pwm_clk_div/add_11945_16/S0
pwm_clk_div/add_11945_18/S1
pwm_clk_div/add_11945_18/S0
pwm_clk_div/add_11945_20/S1
pwm_clk_div/add_11945_20/S0
pwm_clk_div/add_11945_22/S1
pwm_clk_div/add_11945_22/S0
pwm_clk_div/add_11945_24/S1
pwm_clk_div/add_11945_24/S0
pwm_clk_div/add_11945_26/S1
pwm_clk_div/add_11945_26/S0
pwm_clk_div/add_11945_28/S1
pwm_clk_div/add_11945_28/S0
pwm_clk_div/add_11945_30/S1
pwm_clk_div/add_11945_30/S0
pwm_clk_div/add_11945_32/S0
pwm_clk_div/add_11945_32/CO
pwm_clk_div/count_1440_add_4_1/S0
pwm_clk_div/count_1440_add_4_1/CI
protocol_interface/uart_input/baud_gen/count_1441_add_4_1/S0
protocol_interface/uart_input/baud_gen/count_1441_add_4_1/CI
protocol_interface/uart_input/baud_gen/count_1441_add_4_33/S1
protocol_interface/uart_input/baud_gen/count_1441_add_4_33/CO
protocol_interface/uart_input/baud_gen/sub_1194_add_2_2/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_2/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_2/CI
protocol_interface/uart_input/baud_gen/sub_1194_add_2_4/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_4/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_6/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_6/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_8/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_8/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_10/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_10/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_12/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_12/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_14/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_14/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_16/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_16/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_18/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_18/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_20/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_20/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_22/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_22/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_24/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_24/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_26/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_26/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_28/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_28/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_30/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_30/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_32/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_32/S0
protocol_interface/uart_input/baud_gen/sub_1194_add_2_cout/S1
protocol_interface/uart_input/baud_gen/sub_1194_add_2_cout/CO
protocol_interface/uart_output/baud_gen/sub_1196_add_2_4/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_4/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_30/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_30/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_32/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_32/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_12/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_12/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_14/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_14/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_16/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_16/S0
protocol_interface/uart_output/baud_gen/count_1442_add_4_1/S0
protocol_interface/uart_output/baud_gen/count_1442_add_4_1/CI
protocol_interface/uart_output/baud_gen/sub_1196_add_2_6/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_6/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_8/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_8/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_cout/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_cout/CO
protocol_interface/uart_output/baud_gen/count_1442_add_4_33/S1
protocol_interface/uart_output/baud_gen/count_1442_add_4_33/CO
protocol_interface/uart_output/baud_gen/sub_1196_add_2_18/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_18/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_20/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_20/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_22/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_22/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_24/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_24/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_10/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_10/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_26/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_26/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_28/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_28/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_2/S1
protocol_interface/uart_output/baud_gen/sub_1196_add_2_2/S0
protocol_interface/uart_output/baud_gen/sub_1196_add_2_2/CI
rc_receiver/recv_ch1/sub_53_add_2_1/S0
rc_receiver/recv_ch1/sub_53_add_2_1/CI
rc_receiver/recv_ch1/add_1084_1/S0
rc_receiver/recv_ch1/add_1084_1/CI
rc_receiver/recv_ch1/sub_53_add_2_9/S1
rc_receiver/recv_ch1/sub_53_add_2_9/CO
rc_receiver/recv_ch1/add_1084_17/S1
rc_receiver/recv_ch1/add_1084_17/CO
rc_receiver/recv_ch2/add_1088_1/S0
rc_receiver/recv_ch2/add_1088_1/CI
rc_receiver/recv_ch2/sub_54_add_2_1/S0
rc_receiver/recv_ch2/sub_54_add_2_1/CI
rc_receiver/recv_ch2/sub_54_add_2_9/S1
rc_receiver/recv_ch2/sub_54_add_2_9/CO
rc_receiver/recv_ch2/add_1088_17/S1
rc_receiver/recv_ch2/add_1088_17/CO
rc_receiver/recv_ch3/sub_55_add_2_1/S0
rc_receiver/recv_ch3/sub_55_add_2_1/CI
rc_receiver/recv_ch3/add_1092_17/S1
rc_receiver/recv_ch3/add_1092_17/CO
rc_receiver/recv_ch3/sub_55_add_2_9/S1
rc_receiver/recv_ch3/sub_55_add_2_9/CO
rc_receiver/recv_ch3/add_1092_1/S0
rc_receiver/recv_ch3/add_1092_1/CI
rc_receiver/recv_ch4/sub_56_add_2_1/S0
rc_receiver/recv_ch4/sub_56_add_2_1/CI
rc_receiver/recv_ch4/sub_56_add_2_9/S1
rc_receiver/recv_ch4/sub_56_add_2_9/CO
rc_receiver/recv_ch4/add_1096_1/S0
rc_receiver/recv_ch4/add_1096_1/CI
rc_receiver/recv_ch4/add_1096_17/S1
rc_receiver/recv_ch4/add_1096_17/CO
rc_receiver/recv_ch7/sub_57_add_2_9/S1
rc_receiver/recv_ch7/sub_57_add_2_9/CO
rc_receiver/recv_ch7/add_1100_1/S0
rc_receiver/recv_ch7/add_1100_1/CI
rc_receiver/recv_ch7/add_1100_17/S1
rc_receiver/recv_ch7/add_1100_17/CO
rc_receiver/recv_ch7/sub_57_add_2_1/S0
rc_receiver/recv_ch7/sub_57_add_2_1/CI
rc_receiver/recv_ch8/add_1104_1/S0
rc_receiver/recv_ch8/add_1104_1/CI
rc_receiver/recv_ch8/add_1104_17/S1
rc_receiver/recv_ch8/add_1104_17/CO
rc_receiver/recv_ch8/sub_58_add_2_1/S0
rc_receiver/recv_ch8/sub_58_add_2_1/CI
rc_receiver/recv_ch8/sub_58_add_2_9/S1
rc_receiver/recv_ch8/sub_58_add_2_9/CO
reset_count_1438_1439_add_4_1/S0
reset_count_1438_1439_add_4_1/CI
reset_count_1438_1439_add_4_15/CO
motor_pwm/left/add_1436_1/S0
motor_pwm/left/add_1436_1/CI
motor_pwm/left/add_1436_9/CO
motor_pwm/left/add_9_1/S0
motor_pwm/left/add_9_1/CI
motor_pwm/left/add_9_13/CO
motor_pwm/right/add_1435_9/CO
motor_pwm/right/add_9_1/S0
motor_pwm/right/add_9_1/CI
motor_pwm/right/add_9_13/CO
motor_pwm/right/add_1435_1/S0
motor_pwm/right/add_1435_1/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.4.1.213 -- WARNING: Map write only section -- Sun Jan 10 00:39:28 2016

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE ;
LOCATE COMP "rc_ch8" SITE "41" ;
LOCATE COMP "rc_ch7" SITE "42" ;
LOCATE COMP "rc_ch4" SITE "43" ;
LOCATE COMP "rc_ch3" SITE "44" ;
LOCATE COMP "rc_ch2" SITE "45" ;
LOCATE COMP "rc_ch1" SITE "47" ;
LOCATE COMP "clk_12MHz" SITE "128" ;
LOCATE COMP "uart_rx" SITE "133" ;
LOCATE COMP "debug[0]" SITE "111" ;
LOCATE COMP "debug[1]" SITE "112" ;
LOCATE COMP "debug[2]" SITE "113" ;
LOCATE COMP "debug[3]" SITE "114" ;
LOCATE COMP "debug[4]" SITE "115" ;
LOCATE COMP "debug[5]" SITE "117" ;
LOCATE COMP "debug[6]" SITE "119" ;
LOCATE COMP "debug[7]" SITE "121" ;
LOCATE COMP "debug[8]" SITE "122" ;
LOCATE COMP "motor_pwm_r" SITE "6" ;
LOCATE COMP "motor_pwm_l" SITE "5" ;
LOCATE COMP "signal_light" SITE "57" ;
LOCATE COMP "expansion5" SITE "62" ;
LOCATE COMP "expansion4" SITE "61" ;
LOCATE COMP "expansion3" SITE "60" ;
LOCATE COMP "expansion2" SITE "59" ;
LOCATE COMP "expansion1" SITE "58" ;
LOCATE COMP "Stepper_A_En" SITE "69" ;
LOCATE COMP "Stepper_A_M2" SITE "73" ;
LOCATE COMP "Stepper_A_M1" SITE "71" ;
LOCATE COMP "Stepper_A_M0" SITE "70" ;
LOCATE COMP "Stepper_A_Dir" SITE "75" ;
LOCATE COMP "Stepper_A_Step" SITE "74" ;
LOCATE COMP "Stepper_Z_En" SITE "77" ;
LOCATE COMP "Stepper_Z_M2" SITE "82" ;
LOCATE COMP "Stepper_Z_M1" SITE "81" ;
LOCATE COMP "Stepper_Z_M0" SITE "78" ;
LOCATE COMP "Stepper_Z_Dir" SITE "84" ;
LOCATE COMP "Stepper_Z_Step" SITE "83" ;
LOCATE COMP "Stepper_Y_En" SITE "96" ;
LOCATE COMP "Stepper_Y_M2" SITE "93" ;
LOCATE COMP "Stepper_Y_M1" SITE "94" ;
LOCATE COMP "Stepper_Y_M0" SITE "95" ;
LOCATE COMP "Stepper_Y_Dir" SITE "86" ;
LOCATE COMP "Stepper_Y_Step" SITE "87" ;
LOCATE COMP "Stepper_X_En" SITE "105" ;
LOCATE COMP "Stepper_X_M2" SITE "100" ;
LOCATE COMP "Stepper_X_M1" SITE "103" ;
LOCATE COMP "Stepper_X_M0" SITE "104" ;
LOCATE COMP "Stepper_X_Dir" SITE "98" ;
LOCATE COMP "Stepper_X_Step" SITE "99" ;
LOCATE COMP "status_led[0]" SITE "110" ;
LOCATE COMP "status_led[1]" SITE "109" ;
LOCATE COMP "status_led[2]" SITE "107" ;
LOCATE COMP "uart_tx" SITE "132" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
