Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2b1f6b9fd6f3467ebb5c1162ae3a02ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_first_fpga_test_behav xil_defaultlib.my_first_fpga_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_first_fpga
Compiling module xil_defaultlib.my_first_fpga_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_first_fpga_test_behav
