#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5638238ee2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5638238eda20 .scope module, "filter_manager_tb" "filter_manager_tb" 3 4;
 .timescale -9 -12;
v0x563823963b60_0 .var "axiid", 7 0;
v0x563823963c40_0 .var "axiiv", 0 0;
v0x563823963d00_0 .var "clk", 0 0;
v0x563823963dd0_0 .var "rst", 0 0;
v0x563823963ec0_0 .var "trigger", 0 0;
S_0x5638238db590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 49, 3 49 0, S_0x5638238eda20;
 .timescale -9 -12;
v0x5638239416b0_0 .var/2s "i", 31 0;
S_0x5638238dbd40 .scope module, "filter_manager_inst" "filter_manager" 3 18, 4 4 0, S_0x5638238eda20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 1 "axiiv";
    .port_info 4 /INPUT 8 "axiid";
    .port_info 5 /OUTPUT 1 "uart_tx";
P_0x5638238db9c0 .param/l "CAPTURE_LENGTH" 0 4 4, +C4<00000000000000000000001111101000>;
P_0x5638238dba00 .param/l "SAMPLE_DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5638238dba40 .param/l "STATE_CAPTURE" 1 4 51, C4<0010>;
P_0x5638238dba80 .param/l "STATE_DUMP" 1 4 52, C4<0100>;
P_0x5638238dbac0 .param/l "STATE_FILTER" 1 4 53, C4<1000>;
P_0x5638238dbb00 .param/l "STATE_START" 1 4 50, C4<0001>;
L_0x56382390e550 .functor AND 1, v0x563823963c40_0, v0x5638239631a0_0, C4<1>, C4<1>;
v0x563823962ff0_0 .net "axiid", 7 0, v0x563823963b60_0;  1 drivers
v0x563823963100_0 .net "axiiv", 0 0, v0x563823963c40_0;  1 drivers
v0x5638239631a0_0 .var "capturing", 0 0;
v0x563823963270_0 .net "clk", 0 0, v0x563823963d00_0;  1 drivers
v0x563823963310_0 .var "ram_read_addr", 9 0;
v0x563823963420_0 .net "ram_read_data", 7 0, L_0x563823911670;  1 drivers
v0x5638239634c0_0 .var "ram_write_addr", 9 0;
v0x563823963590_0 .net "rst", 0 0, v0x563823963dd0_0;  1 drivers
v0x563823963660_0 .var "state", 3 0;
v0x563823963700_0 .net "trigger", 0 0, v0x563823963ec0_0;  1 drivers
v0x5638239637c0_0 .var "uart_axiid", 7 0;
v0x5638239638b0_0 .var "uart_axiiv", 0 0;
v0x563823963980_0 .net "uart_axiready", 0 0, v0x5638239628a0_0;  1 drivers
v0x563823963a50_0 .net "uart_tx", 0 0, v0x563823962e70_0;  1 drivers
S_0x5638239601f0 .scope module, "capture_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 4 19, 5 11 0, S_0x5638238dbd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 8 "douta";
    .port_info 14 /OUTPUT 8 "doutb";
P_0x5638239603d0 .param/str "INIT_FILE" 0 5 15, "\000";
P_0x563823960410 .param/str "NAME" 0 5 16, "Filter manager capture buffer";
P_0x563823960450 .param/l "RAM_DEPTH" 0 5 13, +C4<00000000000000000000001111101000>;
P_0x563823960490 .param/str "RAM_PERFORMANCE" 0 5 14, "HIGH_PERFORMANCE";
P_0x5638239604d0 .param/l "RAM_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
v0x563823961150 .array "BRAM", 0 999, 7 0;
v0x563823961230_0 .net "addra", 9 0, v0x5638239634c0_0;  1 drivers
v0x563823961310_0 .net "addrb", 9 0, v0x563823963310_0;  1 drivers
v0x563823961400_0 .net "clka", 0 0, v0x563823963d00_0;  alias, 1 drivers
v0x5638239614c0_0 .net "dina", 7 0, v0x563823963b60_0;  alias, 1 drivers
o0x7f72c79ee1f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5638239615f0_0 .net "dinb", 7 0, o0x7f72c79ee1f8;  0 drivers
v0x5638239616d0_0 .net "douta", 7 0, L_0x5638239410b0;  1 drivers
v0x5638239617b0_0 .net "doutb", 7 0, L_0x563823911670;  alias, 1 drivers
L_0x7f72c79a5060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563823961890_0 .net "ena", 0 0, L_0x7f72c79a5060;  1 drivers
L_0x7f72c79a50a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563823961950_0 .net "enb", 0 0, L_0x7f72c79a50a8;  1 drivers
v0x563823961a10_0 .var "ram_data_a", 7 0;
v0x563823961af0_0 .var "ram_data_b", 7 0;
L_0x7f72c79a5180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563823961bd0_0 .net "regcea", 0 0, L_0x7f72c79a5180;  1 drivers
L_0x7f72c79a51c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563823961c90_0 .net "regceb", 0 0, L_0x7f72c79a51c8;  1 drivers
L_0x7f72c79a50f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563823961d50_0 .net "rsta", 0 0, L_0x7f72c79a50f0;  1 drivers
L_0x7f72c79a5138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563823961e10_0 .net "rstb", 0 0, L_0x7f72c79a5138;  1 drivers
v0x563823961ed0_0 .net "wea", 0 0, L_0x56382390e550;  1 drivers
L_0x7f72c79a5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563823961f90_0 .net "web", 0 0, L_0x7f72c79a5018;  1 drivers
S_0x5638239608b0 .scope function.vec4.u32, "clogb2" "clogb2" 5 102, 5 102 0, S_0x5638239601f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x5638239608b0
v0x56382390ed80_0 .var/i "depth", 31 0;
TD_filter_manager_tb.filter_manager_inst.capture_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x56382390ed80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x56382390ed80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x56382390ed80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x563823960b00 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 41, 5 41 0, S_0x5638239601f0;
 .timescale -9 -12;
v0x56382390c8e0_0 .var/i "ram_index", 31 0;
S_0x563823960d40 .scope generate, "output_register" "output_register" 5 70, 5 70 0, S_0x5638239601f0;
 .timescale -9 -12;
L_0x5638239410b0 .functor BUFZ 8, v0x563823960f70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x563823911670 .functor BUFZ 8, v0x563823961070_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563823960f70_0 .var "douta_reg", 7 0;
v0x563823961070_0 .var "doutb_reg", 7 0;
E_0x563823919150 .event posedge, v0x563823961400_0;
S_0x563823962230 .scope module, "uart_inst" "uart" 4 41, 6 4 0, S_0x5638238dbd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 8 "axiid";
    .port_info 4 /OUTPUT 1 "axiready";
    .port_info 5 /OUTPUT 1 "uart_tx";
P_0x563823915cb0 .param/l "BAUD_RATE" 0 6 4, +C4<00000000000000011100001000000000>;
P_0x563823915cf0 .param/l "CLOCK_CYCLES_PER_BIT" 1 6 13, +C4<00000000000000000000001101100100>;
P_0x563823915d30 .param/l "STATE_START" 1 6 22, C4<01>;
P_0x563823915d70 .param/l "STATE_TRANSMIT" 1 6 23, C4<10>;
v0x563823962630_0 .net "axiid", 7 0, v0x5638239637c0_0;  1 drivers
v0x563823962710_0 .net "axiid_parity", 0 0, L_0x563823964250;  1 drivers
v0x5638239627d0_0 .net "axiiv", 0 0, v0x5638239638b0_0;  1 drivers
v0x5638239628a0_0 .var "axiready", 0 0;
v0x563823962960_0 .net "clk", 0 0, v0x563823963d00_0;  alias, 1 drivers
v0x563823962a50_0 .net "rst", 0 0, v0x563823963dd0_0;  alias, 1 drivers
v0x563823962af0_0 .var "state", 1 0;
v0x563823962bd0_0 .var "tx_bit_counter", 4 0;
v0x563823962cb0_0 .var "tx_buffer", 15 0;
v0x563823962d90_0 .var "tx_clock_counter", 9 0;
v0x563823962e70_0 .var "uart_tx", 0 0;
L_0x563823964250 .reduce/xor v0x5638239637c0_0;
    .scope S_0x563823960b00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56382390c8e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x56382390c8e0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x56382390c8e0_0;
    %store/vec4a v0x563823961150, 4, 0;
    %load/vec4 v0x56382390c8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56382390c8e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x563823960d40;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563823960f70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563823961070_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x563823960d40;
T_3 ;
    %wait E_0x563823919150;
    %load/vec4 v0x563823961d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563823960f70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x563823961bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x563823961a10_0;
    %assign/vec4 v0x563823960f70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563823960d40;
T_4 ;
    %wait E_0x563823919150;
    %load/vec4 v0x563823961e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563823961070_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563823961c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x563823961af0_0;
    %assign/vec4 v0x563823961070_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5638239601f0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563823961a10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563823961af0_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_0x5638239601f0;
T_6 ;
    %wait E_0x563823919150;
    %load/vec4 v0x563823961890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x563823961ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5638239614c0_0;
    %load/vec4 v0x563823961230_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563823961150, 0, 4;
    %vpi_call/w 5 56 "$display", "Writing %d to RAM %s at address %d.", v0x5638239614c0_0, P_0x563823960410, v0x563823961230_0 {0 0 0};
T_6.2 ;
    %load/vec4 v0x563823961230_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x563823961150, 4;
    %assign/vec4 v0x563823961a10_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5638239601f0;
T_7 ;
    %wait E_0x563823919150;
    %load/vec4 v0x563823961950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x563823961f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5638239615f0_0;
    %load/vec4 v0x563823961310_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563823961150, 0, 4;
T_7.2 ;
    %load/vec4 v0x563823961310_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x563823961150, 4;
    %assign/vec4 v0x563823961af0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563823962230;
T_8 ;
    %wait E_0x563823919150;
    %load/vec4 v0x563823962a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563823962cb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563823962d90_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x563823962bd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563823962af0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563823962af0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563823962af0_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x5638239627d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x563823962630_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563823962630_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563823962630_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563823962630_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563823962630_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563823962630_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563823962630_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563823962630_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563823962710_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %concati/vec4 31, 0, 5;
    %assign/vec4 v0x563823962cb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563823962d90_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x563823962bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638239628a0_0, 0;
    %vpi_call/w 6 41 "$display", "UART transmitting decimal %d hex %h.", v0x563823962630_0, v0x563823962630_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563823962af0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563823962e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638239628a0_0, 0;
T_8.7 ;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x563823962d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x563823962bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563823962af0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x563823962cb0_0;
    %load/vec4 v0x563823962bd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x563823962e70_0, 0;
    %load/vec4 v0x563823962bd0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x563823962bd0_0, 0;
    %load/vec4 v0x563823962d90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x563823962d90_0, 0;
T_8.11 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x563823962d90_0;
    %pad/u 32;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563823962d90_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x563823962d90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x563823962d90_0, 0;
T_8.13 ;
T_8.9 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5638238dbd40;
T_9 ;
    %wait E_0x563823919150;
    %load/vec4 v0x563823963590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x563823963660_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5638239634c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563823963310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638239631a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638239638b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5638239637c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x563823963660_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x563823963660_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x563823963700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638239631a0_0, 0;
    %vpi_call/w 4 70 "$display", "Filter manager entering CAPTURE state." {0 0 0};
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x563823963660_0, 0;
T_9.8 ;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5638239634c0_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5638239634c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563823963310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638239631a0_0, 0;
    %vpi_call/w 4 79 "$display", "Filter manager entering DUMP state." {0 0 0};
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x563823963660_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x563823963100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0x5638239634c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5638239634c0_0, 0;
T_9.12 ;
T_9.11 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x563823963310_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563823963310_0, 0;
    %vpi_call/w 4 89 "$display", "Filter manager entering FILTER state." {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x563823963660_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x563823963980_0;
    %load/vec4 v0x5638239638b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638239638b0_0, 0;
    %load/vec4 v0x563823963420_0;
    %assign/vec4 v0x5638239637c0_0, 0;
    %load/vec4 v0x563823963310_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x563823963310_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638239638b0_0, 0;
T_9.17 ;
T_9.15 ;
    %jmp T_9.7;
T_9.5 ;
    %vpi_call/w 4 102 "$display", "Running filters..." {0 0 0};
    %vpi_call/w 4 103 "$display", "Filter manager entering START state." {0 0 0};
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x563823963660_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5638238eda20;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x563823963d00_0;
    %inv;
    %store/vec4 v0x563823963d00_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5638238eda20;
T_11 ;
    %vpi_call/w 3 27 "$dumpfile", "filter_manager.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5638238eda20 {0 0 0};
    %vpi_call/w 3 29 "$display", "Starting sim..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563823963d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563823963dd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563823963dd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563823963dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563823963c40_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563823963b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563823963ec0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563823963ec0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563823963ec0_0, 0, 1;
    %delay 100000, 0;
    %fork t_1, S_0x5638238db590;
    %jmp t_0;
    .scope S_0x5638238db590;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5638239416b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5638239416b0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563823963c40_0, 0, 1;
    %load/vec4 v0x5638239416b0_0;
    %pad/s 8;
    %store/vec4 v0x563823963b60_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563823963c40_0, 0, 1;
    %delay 20000000, 0;
    %load/vec4 v0x5638239416b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5638239416b0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0x5638238eda20;
t_0 %join;
    %delay 705032704, 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/filter_manager_tb.sv";
    "src/filter_manager.sv";
    "src/xilinx_true_dual_port_read_first_1_clock_ram.v";
    "src/uart.sv";
