Source Block: hdl/projects/common/a5gte/system_top.v@97:107@HdlIdDef
  wire    [ 4:0]  eth_tx_data_l;
  wire    [ 4:0]  phy_rx_data_h;
  wire    [ 4:0]  phy_rx_data_l;

  reg     [ 4:0]  eth_tx_data_h_d;
  reg     [ 4:0]  phy_rx_data_h_d;

  // RX path

  altera_pll #(
    .fractional_vco_multiplier("false"),

Diff Content:
+ 102   reg     [ 4:0]  phy_rx_data_h_d1;
+ 102   reg     [ 4:0]  phy_rx_data_l_d;

Clone Blocks:
Clone Blocks 1:
hdl/projects/common/a5gte/system_top.v@93:103

  wire            eth_rx_clk_90;
  wire            eth_tx_clk_90;
  wire    [ 4:0]  eth_tx_data_h;
  wire    [ 4:0]  eth_tx_data_l;
  wire    [ 4:0]  phy_rx_data_h;
  wire    [ 4:0]  phy_rx_data_l;

  reg     [ 4:0]  eth_tx_data_h_d;
  reg     [ 4:0]  phy_rx_data_h_d;


Clone Blocks 2:
hdl/projects/common/a5gte/system_top.v@96:106
  wire    [ 4:0]  eth_tx_data_h;
  wire    [ 4:0]  eth_tx_data_l;
  wire    [ 4:0]  phy_rx_data_h;
  wire    [ 4:0]  phy_rx_data_l;

  reg     [ 4:0]  eth_tx_data_h_d;
  reg     [ 4:0]  phy_rx_data_h_d;

  // RX path

  altera_pll #(

Clone Blocks 3:
hdl/projects/common/a5gte/system_top.v@94:104
  wire            eth_rx_clk_90;
  wire            eth_tx_clk_90;
  wire    [ 4:0]  eth_tx_data_h;
  wire    [ 4:0]  eth_tx_data_l;
  wire    [ 4:0]  phy_rx_data_h;
  wire    [ 4:0]  phy_rx_data_l;

  reg     [ 4:0]  eth_tx_data_h_d;
  reg     [ 4:0]  phy_rx_data_h_d;

  // RX path

