Protel Design System Design Rule Check
PCB File : C:\Users\austi\Documents\CurrentDevelopment\ChristmasGift\Hardware\ChristmasTree\ChristmasTree.PcbDoc
Date     : 2/23/2018
Time     : 9:44:10 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (-1889.764mil,960.63mil)(-1496.063mil,960.63mil) on Top Overlay And Pad U6-1(-1867.913mil,917.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,960.63mil)(-1496.063mil,960.63mil) on Top Overlay And Pad U6-2(-1817.913mil,917.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,960.63mil)(-1496.063mil,960.63mil) on Top Overlay And Pad U6-3(-1767.913mil,917.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,960.63mil)(-1496.063mil,960.63mil) on Top Overlay And Pad U6-4(-1717.913mil,917.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,960.63mil)(-1496.063mil,960.63mil) on Top Overlay And Pad U6-5(-1667.913mil,917.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,960.63mil)(-1496.063mil,960.63mil) on Top Overlay And Pad U6-6(-1617.913mil,917.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,960.63mil)(-1496.063mil,960.63mil) on Top Overlay And Pad U6-7(-1567.913mil,917.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,960.63mil)(-1496.063mil,960.63mil) on Top Overlay And Pad U6-8(-1517.913mil,917.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,1086.614mil)(-1496.063mil,1086.614mil) on Top Overlay And Pad U6-16(-1867.913mil,1129.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,1086.614mil)(-1496.063mil,1086.614mil) on Top Overlay And Pad U6-15(-1817.913mil,1129.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,1086.614mil)(-1496.063mil,1086.614mil) on Top Overlay And Pad U6-14(-1767.913mil,1129.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,1086.614mil)(-1496.063mil,1086.614mil) on Top Overlay And Pad U6-13(-1717.913mil,1129.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,1086.614mil)(-1496.063mil,1086.614mil) on Top Overlay And Pad U6-12(-1667.913mil,1129.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,1086.614mil)(-1496.063mil,1086.614mil) on Top Overlay And Pad U6-11(-1617.913mil,1129.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,1086.614mil)(-1496.063mil,1086.614mil) on Top Overlay And Pad U6-10(-1567.913mil,1129.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (-1889.764mil,1086.614mil)(-1496.063mil,1086.614mil) on Top Overlay And Pad U6-9(-1517.913mil,1129.921mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3011.811mil,2102.362mil)(3405.512mil,2102.362mil) on Top Overlay And Pad U5-1(3033.661mil,2059.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2102.362mil)(3405.512mil,2102.362mil) on Top Overlay And Pad U5-2(3083.661mil,2059.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2102.362mil)(3405.512mil,2102.362mil) on Top Overlay And Pad U5-3(3133.661mil,2059.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2102.362mil)(3405.512mil,2102.362mil) on Top Overlay And Pad U5-4(3183.661mil,2059.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2102.362mil)(3405.512mil,2102.362mil) on Top Overlay And Pad U5-5(3233.661mil,2059.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2102.362mil)(3405.512mil,2102.362mil) on Top Overlay And Pad U5-6(3283.661mil,2059.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2102.362mil)(3405.512mil,2102.362mil) on Top Overlay And Pad U5-7(3333.661mil,2059.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2102.362mil)(3405.512mil,2102.362mil) on Top Overlay And Pad U5-8(3383.661mil,2059.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2228.347mil)(3405.512mil,2228.347mil) on Top Overlay And Pad U5-16(3033.661mil,2271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2228.347mil)(3405.512mil,2228.347mil) on Top Overlay And Pad U5-15(3083.661mil,2271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2228.347mil)(3405.512mil,2228.347mil) on Top Overlay And Pad U5-14(3133.661mil,2271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2228.347mil)(3405.512mil,2228.347mil) on Top Overlay And Pad U5-13(3183.661mil,2271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2228.347mil)(3405.512mil,2228.347mil) on Top Overlay And Pad U5-12(3233.661mil,2271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2228.347mil)(3405.512mil,2228.347mil) on Top Overlay And Pad U5-11(3283.661mil,2271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2228.347mil)(3405.512mil,2228.347mil) on Top Overlay And Pad U5-10(3333.661mil,2271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (3011.811mil,2228.347mil)(3405.512mil,2228.347mil) on Top Overlay And Pad U5-9(3383.661mil,2271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (5452.756mil,2397.638mil)(5846.457mil,2397.638mil) on Top Overlay And Pad U4-1(5474.606mil,2354.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2397.638mil)(5846.457mil,2397.638mil) on Top Overlay And Pad U4-2(5524.606mil,2354.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2397.638mil)(5846.457mil,2397.638mil) on Top Overlay And Pad U4-3(5574.606mil,2354.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2397.638mil)(5846.457mil,2397.638mil) on Top Overlay And Pad U4-4(5624.606mil,2354.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2397.638mil)(5846.457mil,2397.638mil) on Top Overlay And Pad U4-5(5674.606mil,2354.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2397.638mil)(5846.457mil,2397.638mil) on Top Overlay And Pad U4-6(5724.606mil,2354.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2397.638mil)(5846.457mil,2397.638mil) on Top Overlay And Pad U4-7(5774.606mil,2354.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2397.638mil)(5846.457mil,2397.638mil) on Top Overlay And Pad U4-8(5824.606mil,2354.331mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2523.622mil)(5846.457mil,2523.622mil) on Top Overlay And Pad U4-16(5474.606mil,2566.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2523.622mil)(5846.457mil,2523.622mil) on Top Overlay And Pad U4-15(5524.606mil,2566.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2523.622mil)(5846.457mil,2523.622mil) on Top Overlay And Pad U4-14(5574.606mil,2566.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2523.622mil)(5846.457mil,2523.622mil) on Top Overlay And Pad U4-13(5624.606mil,2566.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2523.622mil)(5846.457mil,2523.622mil) on Top Overlay And Pad U4-12(5674.606mil,2566.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2523.622mil)(5846.457mil,2523.622mil) on Top Overlay And Pad U4-11(5724.606mil,2566.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2523.622mil)(5846.457mil,2523.622mil) on Top Overlay And Pad U4-10(5774.606mil,2566.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (5452.756mil,2523.622mil)(5846.457mil,2523.622mil) on Top Overlay And Pad U4-9(5824.606mil,2566.929mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (7322.834mil,2338.583mil)(7716.535mil,2338.583mil) on Top Overlay And Pad U2-1(7344.685mil,2295.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2338.583mil)(7716.535mil,2338.583mil) on Top Overlay And Pad U2-2(7394.685mil,2295.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2338.583mil)(7716.535mil,2338.583mil) on Top Overlay And Pad U2-3(7444.685mil,2295.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2338.583mil)(7716.535mil,2338.583mil) on Top Overlay And Pad U2-4(7494.685mil,2295.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2338.583mil)(7716.535mil,2338.583mil) on Top Overlay And Pad U2-5(7544.685mil,2295.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2338.583mil)(7716.535mil,2338.583mil) on Top Overlay And Pad U2-6(7594.685mil,2295.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2338.583mil)(7716.535mil,2338.583mil) on Top Overlay And Pad U2-7(7644.685mil,2295.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2338.583mil)(7716.535mil,2338.583mil) on Top Overlay And Pad U2-8(7694.685mil,2295.276mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2464.567mil)(7716.535mil,2464.567mil) on Top Overlay And Pad U2-16(7344.685mil,2507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2464.567mil)(7716.535mil,2464.567mil) on Top Overlay And Pad U2-15(7394.685mil,2507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2464.567mil)(7716.535mil,2464.567mil) on Top Overlay And Pad U2-14(7444.685mil,2507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2464.567mil)(7716.535mil,2464.567mil) on Top Overlay And Pad U2-13(7494.685mil,2507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2464.567mil)(7716.535mil,2464.567mil) on Top Overlay And Pad U2-12(7544.685mil,2507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2464.567mil)(7716.535mil,2464.567mil) on Top Overlay And Pad U2-11(7594.685mil,2507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2464.567mil)(7716.535mil,2464.567mil) on Top Overlay And Pad U2-10(7644.685mil,2507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (7322.834mil,2464.567mil)(7716.535mil,2464.567mil) on Top Overlay And Pad U2-9(7694.685mil,2507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (4314.96mil,3442.913mil)(4314.96mil,3643.701mil) on Top Overlay And Pad U1-5(4358.267mil,3468.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (4314.96mil,3442.913mil)(4314.96mil,3643.701mil) on Top Overlay And Pad U1-6(4358.267mil,3518.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (4314.96mil,3442.913mil)(4314.96mil,3643.701mil) on Top Overlay And Pad U1-7(4358.267mil,3568.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (4314.96mil,3442.913mil)(4314.96mil,3643.701mil) on Top Overlay And Pad U1-8(4358.267mil,3618.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (4188.976mil,3442.913mil)(4188.976mil,3643.701mil) on Top Overlay And Pad U1-4(4145.669mil,3468.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (4188.976mil,3442.913mil)(4188.976mil,3643.701mil) on Top Overlay And Pad U1-3(4145.669mil,3518.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.756mil < 10mil) Between Track (4188.976mil,3442.913mil)(4188.976mil,3643.701mil) on Top Overlay And Pad U1-2(4145.669mil,3568.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4188.976mil,3442.913mil)(4188.976mil,3643.701mil) on Top Overlay And Pad U1-1(4145.669mil,3618.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-842.52mil,578.74mil)(-822.835mil,578.74mil) on Top Overlay And Pad R47-1(-854.331mil,610.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-842.52mil,641.732mil)(-822.835mil,641.732mil) on Top Overlay And Pad R47-1(-854.331mil,610.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-822.835mil,578.74mil)(-822.835mil,641.732mil) on Top Overlay And Pad R47-1(-854.331mil,610.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-948.819mil,578.74mil)(-929.134mil,578.74mil) on Top Overlay And Pad R47-2(-917.323mil,610.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-948.819mil,641.732mil)(-929.134mil,641.732mil) on Top Overlay And Pad R47-2(-917.323mil,610.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-948.819mil,578.74mil)(-948.819mil,641.732mil) on Top Overlay And Pad R47-2(-917.323mil,610.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R45" (-1080.205mil,557.496mil) on Top Overlay And Pad R47-2(-917.323mil,610.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8334.646mil,429.134mil)(8334.646mil,448.819mil) on Top Overlay And Pad R32-1(8366.142mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (8334.646mil,429.134mil)(8397.638mil,429.134mil) on Top Overlay And Pad R32-1(8366.142mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8397.638mil,429.134mil)(8397.638mil,448.819mil) on Top Overlay And Pad R32-1(8366.142mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8334.646mil,535.433mil)(8334.646mil,555.118mil) on Top Overlay And Pad R32-2(8366.142mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (8334.646mil,555.118mil)(8397.638mil,555.118mil) on Top Overlay And Pad R32-2(8366.142mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8397.638mil,535.433mil)(8397.638mil,555.118mil) on Top Overlay And Pad R32-2(8366.142mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-862.205mil,381.89mil)(-862.205mil,444.882mil) on Top Overlay And Pad R46-1(-893.701mil,413.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-881.89mil,381.89mil)(-862.205mil,381.89mil) on Top Overlay And Pad R46-1(-893.701mil,413.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-881.89mil,444.882mil)(-862.205mil,444.882mil) on Top Overlay And Pad R46-1(-893.701mil,413.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-988.189mil,381.89mil)(-968.504mil,381.89mil) on Top Overlay And Pad R46-2(-956.693mil,413.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-988.189mil,444.882mil)(-968.504mil,444.882mil) on Top Overlay And Pad R46-2(-956.693mil,413.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-988.189mil,381.89mil)(-988.189mil,444.882mil) on Top Overlay And Pad R46-2(-956.693mil,413.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8108.217mil,429.129mil)(8108.217mil,448.814mil) on Top Overlay And Pad R31-1(8139.713mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8171.209mil,429.129mil)(8171.209mil,448.814mil) on Top Overlay And Pad R31-1(8139.713mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (8108.217mil,429.129mil)(8171.209mil,429.129mil) on Top Overlay And Pad R31-1(8139.713mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8108.217mil,535.428mil)(8108.217mil,555.113mil) on Top Overlay And Pad R31-2(8139.713mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8171.209mil,535.428mil)(8171.209mil,555.113mil) on Top Overlay And Pad R31-2(8139.713mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (8108.217mil,555.113mil)(8171.209mil,555.113mil) on Top Overlay And Pad R31-2(8139.713mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-980.315mil,460.63mil)(-960.63mil,460.63mil) on Top Overlay And Pad R45-1(-992.126mil,492.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-980.315mil,523.622mil)(-960.63mil,523.622mil) on Top Overlay And Pad R45-1(-992.126mil,492.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-960.63mil,460.63mil)(-960.63mil,523.622mil) on Top Overlay And Pad R45-1(-992.126mil,492.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1086.614mil,460.63mil)(-1066.929mil,460.63mil) on Top Overlay And Pad R45-2(-1055.118mil,492.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1086.614mil,523.622mil)(-1066.929mil,523.622mil) on Top Overlay And Pad R45-2(-1055.118mil,492.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-1086.614mil,460.63mil)(-1086.614mil,523.622mil) on Top Overlay And Pad R45-2(-1055.118mil,492.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7871.997mil,429.129mil)(7871.997mil,448.814mil) on Top Overlay And Pad R30-1(7903.493mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7934.989mil,429.129mil)(7934.989mil,448.814mil) on Top Overlay And Pad R30-1(7903.493mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7871.997mil,429.129mil)(7934.989mil,429.129mil) on Top Overlay And Pad R30-1(7903.493mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7871.997mil,535.428mil)(7871.997mil,555.113mil) on Top Overlay And Pad R30-2(7903.493mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7934.989mil,535.428mil)(7934.989mil,555.113mil) on Top Overlay And Pad R30-2(7903.493mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7871.997mil,555.113mil)(7934.989mil,555.113mil) on Top Overlay And Pad R30-2(7903.493mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1106.299mil,1090.551mil)(-1086.614mil,1090.551mil) on Top Overlay And Pad R44-1(-1074.803mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1106.299mil,1090.551mil)(-1106.299mil,1153.543mil) on Top Overlay And Pad R44-1(-1074.803mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1106.299mil,1153.543mil)(-1086.614mil,1153.543mil) on Top Overlay And Pad R44-1(-1074.803mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1000mil,1090.551mil)(-980.315mil,1090.551mil) on Top Overlay And Pad R44-2(-1011.811mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1000mil,1153.543mil)(-980.315mil,1153.543mil) on Top Overlay And Pad R44-2(-1011.811mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-980.315mil,1090.551mil)(-980.315mil,1153.543mil) on Top Overlay And Pad R44-2(-1011.811mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7645.62mil,429.129mil)(7645.62mil,448.814mil) on Top Overlay And Pad R29-1(7677.116mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7708.612mil,429.129mil)(7708.612mil,448.814mil) on Top Overlay And Pad R29-1(7677.116mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7645.62mil,429.129mil)(7708.612mil,429.129mil) on Top Overlay And Pad R29-1(7677.116mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7645.62mil,535.428mil)(7645.62mil,555.113mil) on Top Overlay And Pad R29-2(7677.116mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7708.612mil,535.428mil)(7708.612mil,555.113mil) on Top Overlay And Pad R29-2(7677.116mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7645.62mil,555.113mil)(7708.612mil,555.113mil) on Top Overlay And Pad R29-2(7677.116mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1106.299mil,1011.811mil)(-1086.614mil,1011.811mil) on Top Overlay And Pad R43-1(-1074.803mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1106.299mil,1011.811mil)(-1106.299mil,1074.803mil) on Top Overlay And Pad R43-1(-1074.803mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1106.299mil,1074.803mil)(-1086.614mil,1074.803mil) on Top Overlay And Pad R43-1(-1074.803mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q26" (-1149.205mil,1024.866mil) on Top Overlay And Pad R43-1(-1074.803mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1000mil,1011.811mil)(-980.315mil,1011.811mil) on Top Overlay And Pad R43-2(-1011.811mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1000mil,1074.803mil)(-980.315mil,1074.803mil) on Top Overlay And Pad R43-2(-1011.811mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-980.315mil,1011.811mil)(-980.315mil,1074.803mil) on Top Overlay And Pad R43-2(-1011.811mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q26" (-1149.205mil,1024.866mil) on Top Overlay And Pad R43-2(-1011.811mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.478mil < 10mil) Between Text "Q27" (-985.205mil,1031.496mil) on Top Overlay And Pad R43-2(-1011.811mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7419.242mil,429.129mil)(7419.242mil,448.814mil) on Top Overlay And Pad R28-1(7450.738mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7482.234mil,429.129mil)(7482.234mil,448.814mil) on Top Overlay And Pad R28-1(7450.738mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7419.242mil,429.129mil)(7482.234mil,429.129mil) on Top Overlay And Pad R28-1(7450.738mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7419.242mil,535.428mil)(7419.242mil,555.113mil) on Top Overlay And Pad R28-2(7450.738mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7482.234mil,535.428mil)(7482.234mil,555.113mil) on Top Overlay And Pad R28-2(7450.738mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7419.242mil,555.113mil)(7482.234mil,555.113mil) on Top Overlay And Pad R28-2(7450.738mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1196.85mil,1090.551mil)(-1177.165mil,1090.551mil) on Top Overlay And Pad R42-1(-1208.661mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1177.165mil,1090.551mil)(-1177.165mil,1153.543mil) on Top Overlay And Pad R42-1(-1208.661mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1196.85mil,1153.543mil)(-1177.165mil,1153.543mil) on Top Overlay And Pad R42-1(-1208.661mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q25" (-1326.725mil,1103.737mil) on Top Overlay And Pad R42-1(-1208.661mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R43" (-1140.672mil,1017.511mil) on Top Overlay And Pad R42-1(-1208.661mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R44" (-1140.672mil,1097.031mil) on Top Overlay And Pad R42-1(-1208.661mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-1303.15mil,1090.551mil)(-1303.15mil,1153.543mil) on Top Overlay And Pad R42-2(-1271.654mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1303.15mil,1090.551mil)(-1283.465mil,1090.551mil) on Top Overlay And Pad R42-2(-1271.654mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1303.15mil,1153.543mil)(-1283.465mil,1153.543mil) on Top Overlay And Pad R42-2(-1271.654mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q25" (-1326.725mil,1103.737mil) on Top Overlay And Pad R42-2(-1271.654mil,1122.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7212.598mil,429.134mil)(7212.598mil,448.819mil) on Top Overlay And Pad R27-1(7244.094mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7212.598mil,429.134mil)(7275.59mil,429.134mil) on Top Overlay And Pad R27-1(7244.094mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7275.59mil,429.134mil)(7275.59mil,448.819mil) on Top Overlay And Pad R27-1(7244.094mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7212.598mil,535.433mil)(7212.598mil,555.118mil) on Top Overlay And Pad R27-2(7244.094mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7212.598mil,555.118mil)(7275.59mil,555.118mil) on Top Overlay And Pad R27-2(7244.094mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7275.59mil,535.433mil)(7275.59mil,555.118mil) on Top Overlay And Pad R27-2(7244.094mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2543.307mil,897.638mil)(-2523.622mil,897.638mil) on Top Overlay And Pad R41-1(-2511.811mil,866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-2543.307mil,834.646mil)(-2543.307mil,897.638mil) on Top Overlay And Pad R41-1(-2511.811mil,866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2543.307mil,834.646mil)(-2523.622mil,834.646mil) on Top Overlay And Pad R41-1(-2511.811mil,866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2437.008mil,897.638mil)(-2417.323mil,897.638mil) on Top Overlay And Pad R41-2(-2448.819mil,866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-2417.323mil,834.646mil)(-2417.323mil,897.638mil) on Top Overlay And Pad R41-2(-2448.819mil,866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2437.008mil,834.646mil)(-2417.323mil,834.646mil) on Top Overlay And Pad R41-2(-2448.819mil,866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6976.33mil,429.129mil)(6976.33mil,448.814mil) on Top Overlay And Pad R26-1(7007.826mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (6976.33mil,429.129mil)(7039.322mil,429.129mil) on Top Overlay And Pad R26-1(7007.826mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7039.322mil,429.129mil)(7039.322mil,448.814mil) on Top Overlay And Pad R26-1(7007.826mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6976.33mil,535.428mil)(6976.33mil,555.113mil) on Top Overlay And Pad R26-2(7007.826mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (6976.33mil,555.113mil)(7039.322mil,555.113mil) on Top Overlay And Pad R26-2(7007.826mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7039.322mil,535.428mil)(7039.322mil,555.113mil) on Top Overlay And Pad R26-2(7007.826mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2576.808mil,535.438mil)(2576.808mil,555.123mil) on Top Overlay And Pad R40-1(2608.305mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2576.808mil,555.123mil)(2639.801mil,555.123mil) on Top Overlay And Pad R40-1(2608.305mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2639.801mil,535.438mil)(2639.801mil,555.123mil) on Top Overlay And Pad R40-1(2608.305mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2576.808mil,429.139mil)(2576.808mil,448.824mil) on Top Overlay And Pad R40-2(2608.305mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2639.801mil,429.139mil)(2639.801mil,448.824mil) on Top Overlay And Pad R40-2(2608.305mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (2576.808mil,429.139mil)(2639.801mil,429.139mil) on Top Overlay And Pad R40-2(2608.305mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6346.409mil,429.129mil)(6346.409mil,448.814mil) on Top Overlay And Pad R25-1(6377.905mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6409.401mil,429.129mil)(6409.401mil,448.814mil) on Top Overlay And Pad R25-1(6377.905mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (6346.409mil,429.129mil)(6409.401mil,429.129mil) on Top Overlay And Pad R25-1(6377.905mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6346.409mil,535.428mil)(6346.409mil,555.113mil) on Top Overlay And Pad R25-2(6377.905mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6409.401mil,535.428mil)(6409.401mil,555.113mil) on Top Overlay And Pad R25-2(6377.905mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (6346.409mil,555.113mil)(6409.401mil,555.113mil) on Top Overlay And Pad R25-2(6377.905mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2803.186mil,555.123mil)(2866.178mil,555.123mil) on Top Overlay And Pad R39-1(2834.682mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2866.178mil,535.438mil)(2866.178mil,555.123mil) on Top Overlay And Pad R39-1(2834.682mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2803.186mil,535.438mil)(2803.186mil,555.123mil) on Top Overlay And Pad R39-1(2834.682mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2866.178mil,429.139mil)(2866.178mil,448.824mil) on Top Overlay And Pad R39-2(2834.682mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (2803.186mil,429.139mil)(2866.178mil,429.139mil) on Top Overlay And Pad R39-2(2834.682mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2803.186mil,429.139mil)(2803.186mil,448.824mil) on Top Overlay And Pad R39-2(2834.682mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6120.031mil,429.129mil)(6120.031mil,448.814mil) on Top Overlay And Pad R24-1(6151.527mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6183.023mil,429.129mil)(6183.023mil,448.814mil) on Top Overlay And Pad R24-1(6151.527mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (6120.031mil,429.129mil)(6183.023mil,429.129mil) on Top Overlay And Pad R24-1(6151.527mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6120.031mil,535.428mil)(6120.031mil,555.113mil) on Top Overlay And Pad R24-2(6151.527mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6183.023mil,535.428mil)(6183.023mil,555.113mil) on Top Overlay And Pad R24-2(6151.527mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (6120.031mil,555.113mil)(6183.023mil,555.113mil) on Top Overlay And Pad R24-2(6151.527mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3102.398mil,535.438mil)(3102.398mil,555.123mil) on Top Overlay And Pad R38-1(3070.902mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3039.406mil,555.123mil)(3102.398mil,555.123mil) on Top Overlay And Pad R38-1(3070.902mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3039.406mil,535.438mil)(3039.406mil,555.123mil) on Top Overlay And Pad R38-1(3070.902mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3102.398mil,429.139mil)(3102.398mil,448.824mil) on Top Overlay And Pad R38-2(3070.902mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3039.406mil,429.139mil)(3102.398mil,429.139mil) on Top Overlay And Pad R38-2(3070.902mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3039.406mil,429.139mil)(3039.406mil,448.824mil) on Top Overlay And Pad R38-2(3070.902mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5893.654mil,429.129mil)(5893.654mil,448.814mil) on Top Overlay And Pad R23-1(5925.15mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5956.646mil,429.129mil)(5956.646mil,448.814mil) on Top Overlay And Pad R23-1(5925.15mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5893.654mil,429.129mil)(5956.646mil,429.129mil) on Top Overlay And Pad R23-1(5925.15mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5893.654mil,535.428mil)(5893.654mil,555.113mil) on Top Overlay And Pad R23-2(5925.15mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5956.646mil,535.428mil)(5956.646mil,555.113mil) on Top Overlay And Pad R23-2(5925.15mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5893.654mil,555.113mil)(5956.646mil,555.113mil) on Top Overlay And Pad R23-2(5925.15mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3265.783mil,535.438mil)(3265.783mil,555.123mil) on Top Overlay And Pad R37-1(3297.28mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3328.776mil,535.438mil)(3328.776mil,555.123mil) on Top Overlay And Pad R37-1(3297.28mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3265.783mil,555.123mil)(3328.776mil,555.123mil) on Top Overlay And Pad R37-1(3297.28mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3265.783mil,429.139mil)(3265.783mil,448.824mil) on Top Overlay And Pad R37-2(3297.28mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3328.776mil,429.139mil)(3328.776mil,448.824mil) on Top Overlay And Pad R37-2(3297.28mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3265.783mil,429.139mil)(3328.776mil,429.139mil) on Top Overlay And Pad R37-2(3297.28mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5740.157mil,429.134mil)(5740.157mil,448.819mil) on Top Overlay And Pad R22-1(5708.661mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5677.165mil,429.134mil)(5740.157mil,429.134mil) on Top Overlay And Pad R22-1(5708.661mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5677.165mil,429.134mil)(5677.165mil,448.819mil) on Top Overlay And Pad R22-1(5708.661mil,460.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5740.157mil,535.433mil)(5740.157mil,555.118mil) on Top Overlay And Pad R22-2(5708.661mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5677.165mil,535.433mil)(5677.165mil,555.118mil) on Top Overlay And Pad R22-2(5708.661mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5677.165mil,555.118mil)(5740.157mil,555.118mil) on Top Overlay And Pad R22-2(5708.661mil,523.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3492.161mil,535.438mil)(3492.161mil,555.123mil) on Top Overlay And Pad R36-1(3523.657mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3555.153mil,535.438mil)(3555.153mil,555.123mil) on Top Overlay And Pad R36-1(3523.657mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3492.161mil,555.123mil)(3555.153mil,555.123mil) on Top Overlay And Pad R36-1(3523.657mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3492.161mil,429.139mil)(3492.161mil,448.824mil) on Top Overlay And Pad R36-2(3523.657mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3555.153mil,429.139mil)(3555.153mil,448.824mil) on Top Overlay And Pad R36-2(3523.657mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3492.161mil,429.139mil)(3555.153mil,429.139mil) on Top Overlay And Pad R36-2(3523.657mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5450.741mil,429.129mil)(5450.741mil,448.814mil) on Top Overlay And Pad R21-1(5482.237mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5450.741mil,429.129mil)(5513.733mil,429.129mil) on Top Overlay And Pad R21-1(5482.237mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5513.733mil,429.129mil)(5513.733mil,448.814mil) on Top Overlay And Pad R21-1(5482.237mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5450.741mil,535.428mil)(5450.741mil,555.113mil) on Top Overlay And Pad R21-2(5482.237mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5450.741mil,555.113mil)(5513.733mil,555.113mil) on Top Overlay And Pad R21-2(5482.237mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5513.733mil,535.428mil)(5513.733mil,555.113mil) on Top Overlay And Pad R21-2(5482.237mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3728.381mil,535.438mil)(3728.381mil,555.123mil) on Top Overlay And Pad R35-1(3759.877mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3791.374mil,535.438mil)(3791.374mil,555.123mil) on Top Overlay And Pad R35-1(3759.877mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3728.381mil,555.123mil)(3791.374mil,555.123mil) on Top Overlay And Pad R35-1(3759.877mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3728.381mil,429.139mil)(3728.381mil,448.824mil) on Top Overlay And Pad R35-2(3759.877mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3791.374mil,429.139mil)(3791.374mil,448.824mil) on Top Overlay And Pad R35-2(3759.877mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3728.381mil,429.139mil)(3791.374mil,429.139mil) on Top Overlay And Pad R35-2(3759.877mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5224.364mil,429.129mil)(5224.364mil,448.814mil) on Top Overlay And Pad R20-1(5255.86mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5287.356mil,429.129mil)(5287.356mil,448.814mil) on Top Overlay And Pad R20-1(5255.86mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5224.364mil,429.129mil)(5287.356mil,429.129mil) on Top Overlay And Pad R20-1(5255.86mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5224.364mil,535.428mil)(5224.364mil,555.113mil) on Top Overlay And Pad R20-2(5255.86mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5287.356mil,535.428mil)(5287.356mil,555.113mil) on Top Overlay And Pad R20-2(5255.86mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5224.364mil,555.113mil)(5287.356mil,555.113mil) on Top Overlay And Pad R20-2(5255.86mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3954.758mil,535.438mil)(3954.758mil,555.123mil) on Top Overlay And Pad R34-1(3986.255mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4017.751mil,535.438mil)(4017.751mil,555.123mil) on Top Overlay And Pad R34-1(3986.255mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3954.758mil,555.123mil)(4017.751mil,555.123mil) on Top Overlay And Pad R34-1(3986.255mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3954.758mil,429.139mil)(3954.758mil,448.824mil) on Top Overlay And Pad R34-2(3986.255mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4017.751mil,429.139mil)(4017.751mil,448.824mil) on Top Overlay And Pad R34-2(3986.255mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3954.758mil,429.139mil)(4017.751mil,429.139mil) on Top Overlay And Pad R34-2(3986.255mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4988.144mil,429.129mil)(4988.144mil,448.814mil) on Top Overlay And Pad R19-1(5019.64mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5051.136mil,429.129mil)(5051.136mil,448.814mil) on Top Overlay And Pad R19-1(5019.64mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (4988.144mil,429.129mil)(5051.136mil,429.129mil) on Top Overlay And Pad R19-1(5019.64mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4988.144mil,535.428mil)(4988.144mil,555.113mil) on Top Overlay And Pad R19-2(5019.64mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5051.136mil,535.428mil)(5051.136mil,555.113mil) on Top Overlay And Pad R19-2(5019.64mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (4988.144mil,555.113mil)(5051.136mil,555.113mil) on Top Overlay And Pad R19-2(5019.64mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4181.136mil,535.438mil)(4181.136mil,555.123mil) on Top Overlay And Pad R33-1(4212.632mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4244.128mil,535.438mil)(4244.128mil,555.123mil) on Top Overlay And Pad R33-1(4212.632mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (4181.136mil,555.123mil)(4244.128mil,555.123mil) on Top Overlay And Pad R33-1(4212.632mil,523.627mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4181.136mil,429.139mil)(4181.136mil,448.824mil) on Top Overlay And Pad R33-2(4212.632mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4244.128mil,429.139mil)(4244.128mil,448.824mil) on Top Overlay And Pad R33-2(4212.632mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (4181.136mil,429.139mil)(4244.128mil,429.139mil) on Top Overlay And Pad R33-2(4212.632mil,460.635mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4761.766mil,429.129mil)(4761.766mil,448.814mil) on Top Overlay And Pad R18-1(4793.262mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4824.758mil,429.129mil)(4824.758mil,448.814mil) on Top Overlay And Pad R18-1(4793.262mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (4761.766mil,429.129mil)(4824.758mil,429.129mil) on Top Overlay And Pad R18-1(4793.262mil,460.625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4761.766mil,535.428mil)(4761.766mil,555.113mil) on Top Overlay And Pad R18-2(4793.262mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4824.758mil,535.428mil)(4824.758mil,555.113mil) on Top Overlay And Pad R18-2(4793.262mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (4761.766mil,555.113mil)(4824.758mil,555.113mil) on Top Overlay And Pad R18-2(4793.262mil,523.617mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5017.662mil,1570.861mil)(5017.662mil,1590.546mil) on Top Overlay And Pad R16-1(5049.158mil,1602.358mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5080.654mil,1570.861mil)(5080.654mil,1590.546mil) on Top Overlay And Pad R16-1(5049.158mil,1602.358mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5017.662mil,1570.861mil)(5080.654mil,1570.861mil) on Top Overlay And Pad R16-1(5049.158mil,1602.358mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5017.662mil,1677.161mil)(5017.662mil,1696.846mil) on Top Overlay And Pad R16-2(5049.158mil,1665.35mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5080.654mil,1677.161mil)(5080.654mil,1696.846mil) on Top Overlay And Pad R16-2(5049.158mil,1665.35mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5017.662mil,1696.846mil)(5080.654mil,1696.846mil) on Top Overlay And Pad R16-2(5049.158mil,1665.35mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5480.315mil,1570.866mil)(5480.315mil,1590.551mil) on Top Overlay And Pad R14-1(5511.811mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5543.307mil,1570.866mil)(5543.307mil,1590.551mil) on Top Overlay And Pad R14-1(5511.811mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5480.315mil,1570.866mil)(5543.307mil,1570.866mil) on Top Overlay And Pad R14-1(5511.811mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5480.315mil,1677.165mil)(5480.315mil,1696.85mil) on Top Overlay And Pad R14-2(5511.811mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5543.307mil,1677.165mil)(5543.307mil,1696.85mil) on Top Overlay And Pad R14-2(5511.811mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5480.315mil,1696.85mil)(5543.307mil,1696.85mil) on Top Overlay And Pad R14-2(5511.811mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5893.7mil,1570.866mil)(5893.7mil,1590.551mil) on Top Overlay And Pad R12-1(5925.197mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5956.693mil,1570.866mil)(5956.693mil,1590.551mil) on Top Overlay And Pad R12-1(5925.197mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5893.7mil,1570.866mil)(5956.693mil,1570.866mil) on Top Overlay And Pad R12-1(5925.197mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5893.7mil,1677.165mil)(5893.7mil,1696.85mil) on Top Overlay And Pad R12-2(5925.197mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5956.693mil,1677.165mil)(5956.693mil,1696.85mil) on Top Overlay And Pad R12-2(5925.197mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5893.7mil,1696.85mil)(5956.693mil,1696.85mil) on Top Overlay And Pad R12-2(5925.197mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6307.086mil,1570.866mil)(6307.086mil,1590.551mil) on Top Overlay And Pad R10-1(6338.582mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6370.078mil,1570.866mil)(6370.078mil,1590.551mil) on Top Overlay And Pad R10-1(6338.582mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (6307.086mil,1570.866mil)(6370.078mil,1570.866mil) on Top Overlay And Pad R10-1(6338.582mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6307.086mil,1677.165mil)(6307.086mil,1696.85mil) on Top Overlay And Pad R10-2(6338.582mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6370.078mil,1677.165mil)(6370.078mil,1696.85mil) on Top Overlay And Pad R10-2(6338.582mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (6307.086mil,1696.85mil)(6370.078mil,1696.85mil) on Top Overlay And Pad R10-2(6338.582mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7074.803mil,1677.165mil)(7074.803mil,1696.85mil) on Top Overlay And Pad R8-1(7106.299mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7137.795mil,1677.165mil)(7137.795mil,1696.85mil) on Top Overlay And Pad R8-1(7106.299mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7074.803mil,1696.85mil)(7137.795mil,1696.85mil) on Top Overlay And Pad R8-1(7106.299mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7074.803mil,1570.866mil)(7074.803mil,1590.551mil) on Top Overlay And Pad R8-2(7106.299mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7137.795mil,1570.866mil)(7137.795mil,1590.551mil) on Top Overlay And Pad R8-2(7106.299mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7074.803mil,1570.866mil)(7137.795mil,1570.866mil) on Top Overlay And Pad R8-2(7106.299mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7566.929mil,1570.866mil)(7566.929mil,1590.551mil) on Top Overlay And Pad R5-1(7598.425mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7629.921mil,1570.866mil)(7629.921mil,1590.551mil) on Top Overlay And Pad R5-1(7598.425mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7566.929mil,1570.866mil)(7629.921mil,1570.866mil) on Top Overlay And Pad R5-1(7598.425mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7566.929mil,1677.165mil)(7566.929mil,1696.85mil) on Top Overlay And Pad R5-2(7598.425mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7629.921mil,1677.165mil)(7629.921mil,1696.85mil) on Top Overlay And Pad R5-2(7598.425mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7566.929mil,1696.85mil)(7629.921mil,1696.85mil) on Top Overlay And Pad R5-2(7598.425mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7940.944mil,1570.866mil)(7940.944mil,1590.551mil) on Top Overlay And Pad R3-1(7972.44mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8003.937mil,1570.866mil)(8003.937mil,1590.551mil) on Top Overlay And Pad R3-1(7972.44mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7940.944mil,1570.866mil)(8003.937mil,1570.866mil) on Top Overlay And Pad R3-1(7972.44mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7940.944mil,1677.165mil)(7940.944mil,1696.85mil) on Top Overlay And Pad R3-2(7972.44mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8003.937mil,1677.165mil)(8003.937mil,1696.85mil) on Top Overlay And Pad R3-2(7972.44mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7940.944mil,1696.85mil)(8003.937mil,1696.85mil) on Top Overlay And Pad R3-2(7972.44mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1350.394mil,732.283mil)(-1287.401mil,732.283mil) on Top Overlay And Pad R61-1(-1318.898mil,700.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1287.401mil,712.598mil)(-1287.401mil,732.283mil) on Top Overlay And Pad R61-1(-1318.898mil,700.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1350.394mil,712.598mil)(-1350.394mil,732.283mil) on Top Overlay And Pad R61-1(-1318.898mil,700.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q29" (-1417.835mil,638.181mil) on Top Overlay And Pad R61-1(-1318.898mil,700.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1287.401mil,606.299mil)(-1287.401mil,625.984mil) on Top Overlay And Pad R61-2(-1318.898mil,637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-1350.394mil,606.299mil)(-1287.401mil,606.299mil) on Top Overlay And Pad R61-2(-1318.898mil,637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1350.394mil,606.299mil)(-1350.394mil,625.984mil) on Top Overlay And Pad R61-2(-1318.898mil,637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q29" (-1417.835mil,638.181mil) on Top Overlay And Pad R61-2(-1318.898mil,637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1086.614mil,775.591mil)(-1066.929mil,775.591mil) on Top Overlay And Pad R59-1(-1055.118mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1086.614mil,838.583mil)(-1066.929mil,838.583mil) on Top Overlay And Pad R59-1(-1055.118mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1086.614mil,775.591mil)(-1086.614mil,838.583mil) on Top Overlay And Pad R59-1(-1055.118mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.308mil < 10mil) Between Text "Q30" (-1083.74mil,716.701mil) on Top Overlay And Pad R59-1(-1055.118mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.308mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R62" (-1080.52mil,794.071mil) on Top Overlay And Pad R59-1(-1055.118mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.64mil < 10mil) Between Text "R60" (-1245.835mil,766.496mil) on Top Overlay And Pad R59-1(-1055.118mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-980.315mil,775.591mil)(-960.63mil,775.591mil) on Top Overlay And Pad R59-2(-992.126mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-980.315mil,838.583mil)(-960.63mil,838.583mil) on Top Overlay And Pad R59-2(-992.126mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.308mil < 10mil) Between Text "Q30" (-1083.74mil,716.701mil) on Top Overlay And Pad R59-2(-992.126mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.308mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R62" (-1080.52mil,794.071mil) on Top Overlay And Pad R59-2(-992.126mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-960.63mil,775.591mil)(-960.63mil,838.583mil) on Top Overlay And Pad R59-2(-992.126mil,807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1460.63mil,1011.811mil)(-1460.63mil,1074.803mil) on Top Overlay And Pad R57-1(-1429.134mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1460.63mil,1011.811mil)(-1440.945mil,1011.811mil) on Top Overlay And Pad R57-1(-1429.134mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1460.63mil,1074.803mil)(-1440.945mil,1074.803mil) on Top Overlay And Pad R57-1(-1429.134mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1354.331mil,1011.811mil)(-1334.646mil,1011.811mil) on Top Overlay And Pad R57-2(-1366.142mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1354.331mil,1074.803mil)(-1334.646mil,1074.803mil) on Top Overlay And Pad R57-2(-1366.142mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-1334.646mil,1011.811mil)(-1334.646mil,1074.803mil) on Top Overlay And Pad R57-2(-1366.142mil,1043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2685.039mil,1177.165mil)(2685.039mil,1196.85mil) on Top Overlay And Pad R55-1(2716.535mil,1208.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2748.032mil,1177.165mil)(2748.032mil,1196.85mil) on Top Overlay And Pad R55-1(2716.535mil,1208.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2685.039mil,1177.165mil)(2748.032mil,1177.165mil) on Top Overlay And Pad R55-1(2716.535mil,1208.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2685.039mil,1283.465mil)(2685.039mil,1303.15mil) on Top Overlay And Pad R55-2(2716.535mil,1271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2748.032mil,1283.465mil)(2748.032mil,1303.15mil) on Top Overlay And Pad R55-2(2716.535mil,1271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (2685.039mil,1303.15mil)(2748.032mil,1303.15mil) on Top Overlay And Pad R55-2(2716.535mil,1271.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3106.272mil,1238.184mil)(3106.272mil,1301.176mil) on Top Overlay And Pad R53-1(3137.768mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3106.272mil,1301.176mil)(3125.957mil,1301.176mil) on Top Overlay And Pad R53-1(3137.768mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3106.272mil,1238.184mil)(3125.957mil,1238.184mil) on Top Overlay And Pad R53-1(3137.768mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3212.571mil,1301.176mil)(3232.256mil,1301.176mil) on Top Overlay And Pad R53-2(3200.76mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3232.256mil,1238.184mil)(3232.256mil,1301.176mil) on Top Overlay And Pad R53-2(3200.76mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3212.571mil,1238.184mil)(3232.256mil,1238.184mil) on Top Overlay And Pad R53-2(3200.76mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3492.097mil,1196.846mil)(3492.097mil,1216.531mil) on Top Overlay And Pad R51-1(3523.593mil,1228.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3555.09mil,1196.846mil)(3555.09mil,1216.531mil) on Top Overlay And Pad R51-1(3523.593mil,1228.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3492.097mil,1196.846mil)(3555.09mil,1196.846mil) on Top Overlay And Pad R51-1(3523.593mil,1228.342mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3492.097mil,1303.145mil)(3492.097mil,1322.83mil) on Top Overlay And Pad R51-2(3523.593mil,1291.334mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3555.09mil,1303.145mil)(3555.09mil,1322.83mil) on Top Overlay And Pad R51-2(3523.593mil,1291.334mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3492.097mil,1322.83mil)(3555.09mil,1322.83mil) on Top Overlay And Pad R51-2(3523.593mil,1291.334mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3962.568mil,1257.869mil)(3982.253mil,1257.869mil) on Top Overlay And Pad R49-1(3994.064mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3962.568mil,1320.861mil)(3982.253mil,1320.861mil) on Top Overlay And Pad R49-1(3994.064mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3962.568mil,1257.869mil)(3962.568mil,1320.861mil) on Top Overlay And Pad R49-1(3994.064mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (4088.552mil,1257.869mil)(4088.552mil,1320.861mil) on Top Overlay And Pad R49-2(4057.056mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4068.867mil,1257.869mil)(4088.552mil,1257.869mil) on Top Overlay And Pad R49-2(4057.056mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4068.867mil,1320.861mil)(4088.552mil,1320.861mil) on Top Overlay And Pad R49-2(4057.056mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4751.968mil,1551.181mil)(4751.968mil,1570.866mil) on Top Overlay And Pad R17-1(4783.465mil,1582.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4814.961mil,1551.181mil)(4814.961mil,1570.866mil) on Top Overlay And Pad R17-1(4783.465mil,1582.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (4751.968mil,1551.181mil)(4814.961mil,1551.181mil) on Top Overlay And Pad R17-1(4783.465mil,1582.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4751.968mil,1657.48mil)(4751.968mil,1677.165mil) on Top Overlay And Pad R17-2(4783.465mil,1645.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4814.961mil,1657.48mil)(4814.961mil,1677.165mil) on Top Overlay And Pad R17-2(4783.465mil,1645.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (4751.968mil,1677.165mil)(4814.961mil,1677.165mil) on Top Overlay And Pad R17-2(4783.465mil,1645.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5263.779mil,1570.866mil)(5263.779mil,1590.551mil) on Top Overlay And Pad R15-1(5295.275mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5326.771mil,1570.866mil)(5326.771mil,1590.551mil) on Top Overlay And Pad R15-1(5295.275mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5263.779mil,1570.866mil)(5326.771mil,1570.866mil) on Top Overlay And Pad R15-1(5295.275mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5263.779mil,1677.165mil)(5263.779mil,1696.85mil) on Top Overlay And Pad R15-2(5295.275mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5326.771mil,1677.165mil)(5326.771mil,1696.85mil) on Top Overlay And Pad R15-2(5295.275mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5263.779mil,1696.85mil)(5326.771mil,1696.85mil) on Top Overlay And Pad R15-2(5295.275mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5740.157mil,1570.866mil)(5740.157mil,1590.551mil) on Top Overlay And Pad R13-1(5708.661mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (5677.165mil,1570.866mil)(5740.157mil,1570.866mil) on Top Overlay And Pad R13-1(5708.661mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5677.165mil,1570.866mil)(5677.165mil,1590.551mil) on Top Overlay And Pad R13-1(5708.661mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5740.157mil,1677.165mil)(5740.157mil,1696.85mil) on Top Overlay And Pad R13-2(5708.661mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5677.165mil,1677.165mil)(5677.165mil,1696.85mil) on Top Overlay And Pad R13-2(5708.661mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (5677.165mil,1696.85mil)(5740.157mil,1696.85mil) on Top Overlay And Pad R13-2(5708.661mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6110.236mil,1570.866mil)(6110.236mil,1590.551mil) on Top Overlay And Pad R11-1(6141.732mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6173.229mil,1570.866mil)(6173.229mil,1590.551mil) on Top Overlay And Pad R11-1(6141.732mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (6110.236mil,1570.866mil)(6173.229mil,1570.866mil) on Top Overlay And Pad R11-1(6141.732mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6110.236mil,1677.165mil)(6110.236mil,1696.85mil) on Top Overlay And Pad R11-2(6141.732mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6173.229mil,1677.165mil)(6173.229mil,1696.85mil) on Top Overlay And Pad R11-2(6141.732mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (6110.236mil,1696.85mil)(6173.229mil,1696.85mil) on Top Overlay And Pad R11-2(6141.732mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6917.323mil,1570.866mil)(6917.323mil,1590.551mil) on Top Overlay And Pad R9-1(6948.819mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6980.315mil,1570.866mil)(6980.315mil,1590.551mil) on Top Overlay And Pad R9-1(6948.819mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (6917.323mil,1570.866mil)(6980.315mil,1570.866mil) on Top Overlay And Pad R9-1(6948.819mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6917.323mil,1677.165mil)(6917.323mil,1696.85mil) on Top Overlay And Pad R9-2(6948.819mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6980.315mil,1677.165mil)(6980.315mil,1696.85mil) on Top Overlay And Pad R9-2(6948.819mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (6917.323mil,1696.85mil)(6980.315mil,1696.85mil) on Top Overlay And Pad R9-2(6948.819mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7350.394mil,1590.551mil)(7350.394mil,1610.236mil) on Top Overlay And Pad R6-1(7381.89mil,1622.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7413.386mil,1590.551mil)(7413.386mil,1610.236mil) on Top Overlay And Pad R6-1(7381.89mil,1622.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7350.394mil,1590.551mil)(7413.386mil,1590.551mil) on Top Overlay And Pad R6-1(7381.89mil,1622.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7350.394mil,1696.85mil)(7350.394mil,1716.535mil) on Top Overlay And Pad R6-2(7381.89mil,1685.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7413.386mil,1696.85mil)(7413.386mil,1716.535mil) on Top Overlay And Pad R6-2(7381.89mil,1685.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7350.394mil,1716.535mil)(7413.386mil,1716.535mil) on Top Overlay And Pad R6-2(7381.89mil,1685.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7744.095mil,1570.866mil)(7744.095mil,1590.551mil) on Top Overlay And Pad R4-1(7775.591mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7807.087mil,1570.866mil)(7807.087mil,1590.551mil) on Top Overlay And Pad R4-1(7775.591mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (7744.095mil,1570.866mil)(7807.087mil,1570.866mil) on Top Overlay And Pad R4-1(7775.591mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7744.095mil,1677.165mil)(7744.095mil,1696.85mil) on Top Overlay And Pad R4-2(7775.591mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7807.087mil,1677.165mil)(7807.087mil,1696.85mil) on Top Overlay And Pad R4-2(7775.591mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (7744.095mil,1696.85mil)(7807.087mil,1696.85mil) on Top Overlay And Pad R4-2(7775.591mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8220.472mil,1570.866mil)(8220.472mil,1590.551mil) on Top Overlay And Pad R1-1(8188.976mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (8157.48mil,1570.866mil)(8220.472mil,1570.866mil) on Top Overlay And Pad R1-1(8188.976mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8157.48mil,1570.866mil)(8157.48mil,1590.551mil) on Top Overlay And Pad R1-1(8188.976mil,1602.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8220.472mil,1677.165mil)(8220.472mil,1696.85mil) on Top Overlay And Pad R1-2(8188.976mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (8157.48mil,1677.165mil)(8157.48mil,1696.85mil) on Top Overlay And Pad R1-2(8188.976mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (8157.48mil,1696.85mil)(8220.472mil,1696.85mil) on Top Overlay And Pad R1-2(8188.976mil,1665.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1086.614mil,696.85mil)(-1066.929mil,696.85mil) on Top Overlay And Pad R62-1(-1055.118mil,728.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1086.614mil,759.843mil)(-1066.929mil,759.843mil) on Top Overlay And Pad R62-1(-1055.118mil,728.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1086.614mil,696.85mil)(-1086.614mil,759.843mil) on Top Overlay And Pad R62-1(-1055.118mil,728.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q30" (-1083.74mil,716.701mil) on Top Overlay And Pad R62-1(-1055.118mil,728.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-980.315mil,696.85mil)(-960.63mil,696.85mil) on Top Overlay And Pad R62-2(-992.126mil,728.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-980.315mil,759.843mil)(-960.63mil,759.843mil) on Top Overlay And Pad R62-2(-992.126mil,728.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q30" (-1083.74mil,716.701mil) on Top Overlay And Pad R62-2(-992.126mil,728.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-960.63mil,696.85mil)(-960.63mil,759.843mil) on Top Overlay And Pad R62-2(-992.126mil,728.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1251.968mil,712.598mil)(-1251.968mil,732.283mil) on Top Overlay And Pad R60-1(-1220.472mil,700.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1188.976mil,712.598mil)(-1188.976mil,732.283mil) on Top Overlay And Pad R60-1(-1220.472mil,700.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1251.968mil,732.283mil)(-1188.976mil,732.283mil) on Top Overlay And Pad R60-1(-1220.472mil,700.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q28" (-1247.78mil,631.441mil) on Top Overlay And Pad R60-1(-1220.472mil,700.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1251.968mil,606.299mil)(-1251.968mil,625.984mil) on Top Overlay And Pad R60-2(-1220.472mil,637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1188.976mil,606.299mil)(-1188.976mil,625.984mil) on Top Overlay And Pad R60-2(-1220.472mil,637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-1251.968mil,606.299mil)(-1188.976mil,606.299mil) on Top Overlay And Pad R60-2(-1220.472mil,637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q28" (-1247.78mil,631.441mil) on Top Overlay And Pad R60-2(-1220.472mil,637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1342.52mil,854.331mil)(-1322.835mil,854.331mil) on Top Overlay And Pad R58-1(-1311.024mil,885.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1342.52mil,917.323mil)(-1322.835mil,917.323mil) on Top Overlay And Pad R58-1(-1311.024mil,885.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-1342.52mil,854.331mil)(-1342.52mil,917.323mil) on Top Overlay And Pad R58-1(-1311.024mil,885.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1236.22mil,854.331mil)(-1216.535mil,854.331mil) on Top Overlay And Pad R58-2(-1248.032mil,885.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1236.22mil,917.323mil)(-1216.535mil,917.323mil) on Top Overlay And Pad R58-2(-1248.032mil,885.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-1216.535mil,854.331mil)(-1216.535mil,917.323mil) on Top Overlay And Pad R58-2(-1248.032mil,885.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R57" (-1300.512mil,1068.685mil) on Top Overlay And Pad R58-2(-1248.032mil,885.827mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2228.346mil,795.276mil)(-2208.661mil,795.276mil) on Top Overlay And Pad R56-1(-2196.85mil,826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2228.346mil,858.268mil)(-2208.661mil,858.268mil) on Top Overlay And Pad R56-1(-2196.85mil,826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (-2228.346mil,795.276mil)(-2228.346mil,858.268mil) on Top Overlay And Pad R56-1(-2196.85mil,826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2122.047mil,795.276mil)(-2102.362mil,795.276mil) on Top Overlay And Pad R56-2(-2133.858mil,826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2122.047mil,858.268mil)(-2102.362mil,858.268mil) on Top Overlay And Pad R56-2(-2133.858mil,826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (-2102.362mil,795.276mil)(-2102.362mil,858.268mil) on Top Overlay And Pad R56-2(-2133.858mil,826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2919.264mil,1238.184mil)(2919.264mil,1301.176mil) on Top Overlay And Pad R54-1(2950.76mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2919.264mil,1301.176mil)(2938.949mil,1301.176mil) on Top Overlay And Pad R54-1(2950.76mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2919.264mil,1238.184mil)(2938.949mil,1238.184mil) on Top Overlay And Pad R54-1(2950.76mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3045.248mil,1238.184mil)(3045.248mil,1301.176mil) on Top Overlay And Pad R54-2(3013.752mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3025.563mil,1301.176mil)(3045.248mil,1301.176mil) on Top Overlay And Pad R54-2(3013.752mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3025.563mil,1238.184mil)(3045.248mil,1238.184mil) on Top Overlay And Pad R54-2(3013.752mil,1269.68mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3312.963mil,1257.869mil)(3332.648mil,1257.869mil) on Top Overlay And Pad R52-1(3344.459mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3312.963mil,1320.861mil)(3332.648mil,1320.861mil) on Top Overlay And Pad R52-1(3344.459mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3312.963mil,1257.869mil)(3312.963mil,1320.861mil) on Top Overlay And Pad R52-1(3344.459mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3419.263mil,1257.869mil)(3438.948mil,1257.869mil) on Top Overlay And Pad R52-2(3407.452mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3419.263mil,1320.861mil)(3438.948mil,1320.861mil) on Top Overlay And Pad R52-2(3407.452mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3438.948mil,1257.869mil)(3438.948mil,1320.861mil) on Top Overlay And Pad R52-2(3407.452mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3726.348mil,1257.869mil)(3746.033mil,1257.869mil) on Top Overlay And Pad R50-1(3757.845mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3726.348mil,1320.861mil)(3746.033mil,1320.861mil) on Top Overlay And Pad R50-1(3757.845mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3726.348mil,1257.869mil)(3726.348mil,1320.861mil) on Top Overlay And Pad R50-1(3757.845mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (3852.333mil,1257.869mil)(3852.333mil,1320.861mil) on Top Overlay And Pad R50-2(3820.837mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3832.648mil,1257.869mil)(3852.333mil,1257.869mil) on Top Overlay And Pad R50-2(3820.837mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3832.648mil,1320.861mil)(3852.333mil,1320.861mil) on Top Overlay And Pad R50-2(3820.837mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4179.103mil,1257.869mil)(4198.788mil,1257.869mil) on Top Overlay And Pad R48-1(4210.599mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4179.103mil,1320.861mil)(4198.788mil,1320.861mil) on Top Overlay And Pad R48-1(4210.599mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (4179.103mil,1257.869mil)(4179.103mil,1320.861mil) on Top Overlay And Pad R48-1(4210.599mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4285.402mil,1257.869mil)(4305.087mil,1257.869mil) on Top Overlay And Pad R48-2(4273.591mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (4285.402mil,1320.861mil)(4305.087mil,1320.861mil) on Top Overlay And Pad R48-2(4273.591mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Track (4305.087mil,1257.869mil)(4305.087mil,1320.861mil) on Top Overlay And Pad R48-2(4273.591mil,1289.365mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2350.394mil,807.087mil)(-2350.394mil,838.583mil) on Top Overlay And Pad Q24-3(-2370.079mil,866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-2350.394mil,893.701mil)(-2350.394mil,925.197mil) on Top Overlay And Pad Q24-3(-2370.079mil,866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.094mil,1574.803mil)(2744.094mil,1606.299mil) on Top Overlay And Pad Q23-3(2763.779mil,1633.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.094mil,1661.417mil)(2744.094mil,1692.913mil) on Top Overlay And Pad Q23-3(2763.779mil,1633.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6385.826mil,1129.921mil)(6385.826mil,1161.417mil) on Top Overlay And Pad Q8-3(6405.511mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6385.826mil,1043.307mil)(6385.826mil,1074.803mil) on Top Overlay And Pad Q8-3(6405.511mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7015.748mil,1129.921mil)(7015.748mil,1161.417mil) on Top Overlay And Pad Q7-3(7035.433mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7015.748mil,1043.307mil)(7015.748mil,1074.803mil) on Top Overlay And Pad Q7-3(7035.433mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1232.284mil,944.882mil)(-1232.284mil,976.378mil) on Top Overlay And Pad Q25-3(-1212.598mil,1003.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1232.284mil,1031.496mil)(-1232.284mil,1062.992mil) on Top Overlay And Pad Q25-3(-1212.598mil,1003.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.836mil < 10mil) Between Text "R57" (-1300.512mil,1068.685mil) on Top Overlay And Pad Q25-3(-1212.598mil,1003.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.836mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R58" (-1336.575mil,951.496mil) on Top Overlay And Pad Q25-3(-1212.598mil,1003.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R43" (-1140.672mil,1017.511mil) on Top Overlay And Pad Q25-3(-1212.598mil,1003.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R57" (-1300.512mil,1068.685mil) on Top Overlay And Pad Q25-2(-1307.087mil,966.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R58" (-1336.575mil,951.496mil) on Top Overlay And Pad Q25-2(-1307.087mil,966.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (-1334.646mil,1011.811mil)(-1334.646mil,1074.803mil) on Top Overlay And Pad Q25-1(-1307.087mil,1041.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R57" (-1300.512mil,1068.685mil) on Top Overlay And Pad Q25-1(-1307.087mil,1041.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.702mil < 10mil) Between Text "R58" (-1336.575mil,951.496mil) on Top Overlay And Pad Q25-1(-1307.087mil,1041.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.702mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2980.315mil,1574.803mil)(2980.315mil,1606.299mil) on Top Overlay And Pad Q22-3(3000mil,1633.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2980.315mil,1661.417mil)(2980.315mil,1692.913mil) on Top Overlay And Pad Q22-3(3000mil,1633.858mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6129.867mil,1139.759mil)(6129.867mil,1171.255mil) on Top Overlay And Pad Q9-3(6149.552mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (6129.867mil,1053.145mil)(6129.867mil,1084.641mil) on Top Overlay And Pad Q9-3(6149.552mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7232.283mil,1129.921mil)(7232.283mil,1161.417mil) on Top Overlay And Pad Q6-3(7251.968mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7232.283mil,1043.307mil)(7232.283mil,1074.803mil) on Top Overlay And Pad Q6-3(7251.968mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1055.118mil,866.142mil)(-1055.118mil,897.638mil) on Top Overlay And Pad Q26-3(-1035.433mil,925.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1055.118mil,952.756mil)(-1055.118mil,984.252mil) on Top Overlay And Pad Q26-3(-1035.433mil,925.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3196.818mil,1564.956mil)(3196.818mil,1596.452mil) on Top Overlay And Pad Q21-3(3216.503mil,1624.011mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3196.818mil,1651.57mil)(3196.818mil,1683.066mil) on Top Overlay And Pad Q21-3(3216.503mil,1624.011mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5893.647mil,1139.759mil)(5893.647mil,1171.255mil) on Top Overlay And Pad Q10-3(5913.332mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5893.647mil,1053.145mil)(5893.647mil,1084.641mil) on Top Overlay And Pad Q10-3(5913.332mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7488.189mil,1129.921mil)(7488.189mil,1161.417mil) on Top Overlay And Pad Q5-3(7507.874mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7488.189mil,1043.307mil)(7488.189mil,1074.803mil) on Top Overlay And Pad Q5-3(7507.874mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-984.252mil,952.756mil)(-952.756mil,952.756mil) on Top Overlay And Pad Q27-3(-925.197mil,972.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-897.638mil,952.756mil)(-866.142mil,952.756mil) on Top Overlay And Pad Q27-3(-925.197mil,972.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R62" (-1080.52mil,794.071mil) on Top Overlay And Pad Q27-1(-962.598mil,877.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3403.511mil,1564.956mil)(3403.511mil,1596.452mil) on Top Overlay And Pad Q20-3(3423.196mil,1624.011mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3403.511mil,1651.57mil)(3403.511mil,1683.066mil) on Top Overlay And Pad Q20-3(3423.196mil,1624.011mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5677.112mil,1139.759mil)(5677.112mil,1171.255mil) on Top Overlay And Pad Q11-3(5696.797mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5677.112mil,1053.145mil)(5677.112mil,1084.641mil) on Top Overlay And Pad Q11-3(5696.797mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7704.724mil,1129.921mil)(7704.724mil,1161.417mil) on Top Overlay And Pad Q4-3(7724.409mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7704.724mil,1043.307mil)(7704.724mil,1074.803mil) on Top Overlay And Pad Q4-3(7724.409mil,1102.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1153.543mil,472.441mil)(-1153.543mil,503.937mil) on Top Overlay And Pad Q28-3(-1133.858mil,531.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (-1153.543mil,559.055mil)(-1153.543mil,590.551mil) on Top Overlay And Pad Q28-3(-1133.858mil,531.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3620.046mil,1564.956mil)(3620.046mil,1596.452mil) on Top Overlay And Pad Q19-3(3639.731mil,1624.011mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3620.046mil,1651.57mil)(3620.046mil,1683.066mil) on Top Overlay And Pad Q19-3(3639.731mil,1624.011mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5460.577mil,1139.759mil)(5460.577mil,1171.255mil) on Top Overlay And Pad Q12-3(5480.262mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (5460.577mil,1053.145mil)(5460.577mil,1084.641mil) on Top Overlay And Pad Q12-3(5480.262mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (7911.348mil,1139.759mil)(7911.348mil,1171.255mil) on Top Overlay And Pad Q3-3(7931.033mil,1112.2mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :500

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=196.85mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6.5mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01