==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.4
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@W [HLS-40] Cannot find source file dummy_hwhb_generator.cpp; skipping it.
@I [HLS-10] Analyzing design file 'dummy_hwhb_generator/src/dummy_hwhb_generator.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-102] Partitioning array 'buff' (dummy_hwhb_generator/src/dummy_hwhb_generator.cpp:37) automatically.
@I [HLS-111] Elapsed time: 1.81 seconds; current memory usage: 49.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dummy_hwhb_generator' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dummy_hwhb_generator' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'dummy_hwhb_generator'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus request on port 'sensor_bus' (dummy_hwhb_generator/src/dummy_hwhb_generator.cpp:43) and bus request on port 'sensor_bus' (dummy_hwhb_generator/src/dummy_hwhb_generator.cpp:41).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 49.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dummy_hwhb_generator' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 49.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dummy_hwhb_generator' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dummy_hwhb_generator/sensor_bus' to 'ap_bus'.
@I [RTGEN-500] Setting interface mode on port 'dummy_hwhb_generator/debug1' to 'ap_none' (register).
@I [RTGEN-500] Setting interface mode on function 'dummy_hwhb_generator' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'dummy_hwhb_generator/debug1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'dummy_hwhb_generator'.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 49.9 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dummy_hwhb_generator'.
@I [WVHDL-304] Generating RTL VHDL for 'dummy_hwhb_generator'.
@I [WVLOG-307] Generating RTL Verilog for 'dummy_hwhb_generator'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 33.224 seconds; peak memory usage: 49.9 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
