-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\AN_Simulink_Model_v1\Calculate_C1filterout.vhd
-- Created: 2020-04-16 16:05:25
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Calculate_C1filterout
-- Source Path: AN_Simulink_Model_v1/Auditory Nerve Model/C1 Chirp Filter/Calculate C1filterout
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Calculate_C1filterout IS
  PORT( C1filterouttmp                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        C1filterout                       :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END Calculate_C1filterout;


ARCHITECTURE rtl OF Calculate_C1filterout IS

BEGIN
  C1filterout <= C1filterouttmp;

END rtl;

