

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Tue Dec  3 18:13:14 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1807|     1807| 18.070 us | 18.070 us |  1807|  1807|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3  |     1805|     1805|        81|          3|          1|   576|    yes   |
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 1
  Pipeline-0 : II = 3, D = 81, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 83 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 2 
83 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%w_scale_V_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %w_scale_V)" [./layer.h:112]   --->   Operation 84 'read' 'w_scale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%scales_0_V_read_1 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %scales_0_V_read)" [./layer.h:112]   --->   Operation 85 'read' 'scales_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i22 %w_scale_V_read to i61" [./layer.h:119]   --->   Operation 86 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)" [./layer.h:119]   --->   Operation 87 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i40 %scales_0_V_read_1 to i61" [./layer.h:134]   --->   Operation 88 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (8.51ns)   --->   "%mul_ln1148 = mul i61 %zext_ln119, %sext_ln1148" [./layer.h:134]   --->   Operation 89 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i61 %mul_ln1148 to i72" [./layer.h:120]   --->   Operation 90 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln120_1, %ifFalse ]" [./layer.h:120]   --->   Operation 92 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%j_0_0 = phi i7 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %select_ln124_1, %ifFalse ]" [./layer.h:124]   --->   Operation 93 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln121, %ifFalse ]" [./layer.h:121]   --->   Operation 94 'phi' 'ko_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.77ns)   --->   "%icmp_ln120 = icmp eq i10 %indvar_flatten, -448" [./layer.h:120]   --->   Operation 95 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln120_1 = add i10 %indvar_flatten, 1" [./layer.h:120]   --->   Operation 96 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3" [./layer.h:120]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.87ns)   --->   "%add_ln120 = add i7 1, %j_0_0" [./layer.h:120]   --->   Operation 98 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.13ns)   --->   "%icmp_ln121 = icmp eq i3 %ko_0_0, -2" [./layer.h:121]   --->   Operation 99 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.98ns)   --->   "%select_ln124 = select i1 %icmp_ln121, i3 0, i3 %ko_0_0" [./layer.h:124]   --->   Operation 100 'select' 'select_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i3 %select_ln124 to i64" [./layer.h:124]   --->   Operation 101 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%input_0_0_0_V_add = getelementptr [6 x i8]* %input_0_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 102 'getelementptr' 'input_0_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (2.32ns)   --->   "%input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 103 'load' 'input_0_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%input_0_1_0_V_add = getelementptr [6 x i8]* %input_0_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 104 'getelementptr' 'input_0_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (2.32ns)   --->   "%input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 105 'load' 'input_0_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%input_0_2_0_V_add = getelementptr [6 x i8]* %input_0_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 106 'getelementptr' 'input_0_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.32ns)   --->   "%input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 107 'load' 'input_0_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%input_0_3_0_V_add = getelementptr [6 x i8]* %input_0_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 108 'getelementptr' 'input_0_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 109 'load' 'input_0_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%input_1_0_0_V_add = getelementptr [6 x i8]* %input_1_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 110 'getelementptr' 'input_1_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.32ns)   --->   "%input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 111 'load' 'input_1_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%input_1_1_0_V_add = getelementptr [6 x i8]* %input_1_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 112 'getelementptr' 'input_1_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.32ns)   --->   "%input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 113 'load' 'input_1_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%input_1_2_0_V_add = getelementptr [6 x i8]* %input_1_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 114 'getelementptr' 'input_1_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.32ns)   --->   "%input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 115 'load' 'input_1_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%input_1_3_0_V_add = getelementptr [6 x i8]* %input_1_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 116 'getelementptr' 'input_1_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.32ns)   --->   "%input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 117 'load' 'input_1_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%input_2_0_0_V_add = getelementptr [6 x i8]* %input_2_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 118 'getelementptr' 'input_2_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.32ns)   --->   "%input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 119 'load' 'input_2_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%input_2_1_0_V_add = getelementptr [6 x i8]* %input_2_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 120 'getelementptr' 'input_2_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.32ns)   --->   "%input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 121 'load' 'input_2_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%input_2_2_0_V_add = getelementptr [6 x i8]* %input_2_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 122 'getelementptr' 'input_2_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.32ns)   --->   "%input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 123 'load' 'input_2_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%input_2_3_0_V_add = getelementptr [6 x i8]* %input_2_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 124 'getelementptr' 'input_2_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 125 'load' 'input_2_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%input_3_0_0_V_add = getelementptr [6 x i8]* %input_3_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 126 'getelementptr' 'input_3_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.32ns)   --->   "%input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 127 'load' 'input_3_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%input_3_1_0_V_add = getelementptr [6 x i8]* %input_3_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 128 'getelementptr' 'input_3_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.32ns)   --->   "%input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 129 'load' 'input_3_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%input_3_2_0_V_add = getelementptr [6 x i8]* %input_3_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 130 'getelementptr' 'input_3_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (2.32ns)   --->   "%input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 131 'load' 'input_3_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%input_3_3_0_V_add = getelementptr [6 x i8]* %input_3_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 132 'getelementptr' 'input_3_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 133 'load' 'input_3_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 134 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 135 [1/1] (0.99ns)   --->   "%select_ln124_1 = select i1 %icmp_ln121, i7 %add_ln120, i7 %j_0_0" [./layer.h:124]   --->   Operation 135 'select' 'select_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i7 %select_ln124_1 to i11" [./layer.h:121]   --->   Operation 136 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_56 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %select_ln124, i7 0)" [./layer.h:124]   --->   Operation 137 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i10 %tmp_56 to i11" [./layer.h:124]   --->   Operation 138 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln124, i5 0)" [./layer.h:124]   --->   Operation 139 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i8 %tmp_57 to i11" [./layer.h:124]   --->   Operation 140 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln124 = sub i11 %zext_ln124_2, %zext_ln124_3" [./layer.h:124]   --->   Operation 141 'sub' 'sub_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i11 %zext_ln121, %sub_ln124" [./layer.h:124]   --->   Operation 142 'add' 'add_ln124' <Predicate = (!icmp_ln120)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i11 %add_ln124 to i64" [./layer.h:124]   --->   Operation 143 'sext' 'sext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%packed_weights_0_ad = getelementptr [576 x i8]* %packed_weights_0, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 144 'getelementptr' 'packed_weights_0_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%packed_weights_1_ad = getelementptr [576 x i8]* %packed_weights_1, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 145 'getelementptr' 'packed_weights_1_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%packed_weights_2_ad = getelementptr [576 x i8]* %packed_weights_2, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 146 'getelementptr' 'packed_weights_2_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%packed_weights_3_ad = getelementptr [576 x i8]* %packed_weights_3, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 147 'getelementptr' 'packed_weights_3_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (3.25ns)   --->   "%packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1" [./layer.h:124]   --->   Operation 148 'load' 'packed_weights_0_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 149 [1/2] (2.32ns)   --->   "%input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 149 'load' 'input_0_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 150 [1/2] (2.32ns)   --->   "%input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 150 'load' 'input_0_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 151 [1/2] (2.32ns)   --->   "%input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 151 'load' 'input_0_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 152 [1/2] (2.32ns)   --->   "%input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 152 'load' 'input_0_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 153 [2/2] (3.25ns)   --->   "%packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1" [./layer.h:124]   --->   Operation 153 'load' 'packed_weights_1_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 154 [1/2] (2.32ns)   --->   "%input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 154 'load' 'input_1_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 155 [1/2] (2.32ns)   --->   "%input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 155 'load' 'input_1_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 156 [1/2] (2.32ns)   --->   "%input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 156 'load' 'input_1_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 157 [1/2] (2.32ns)   --->   "%input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 157 'load' 'input_1_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 158 [2/2] (3.25ns)   --->   "%packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1" [./layer.h:124]   --->   Operation 158 'load' 'packed_weights_2_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 159 [1/2] (2.32ns)   --->   "%input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 159 'load' 'input_2_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 160 [1/2] (2.32ns)   --->   "%input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 160 'load' 'input_2_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 161 [1/2] (2.32ns)   --->   "%input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 161 'load' 'input_2_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 162 [1/2] (2.32ns)   --->   "%input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 162 'load' 'input_2_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 163 [2/2] (3.25ns)   --->   "%packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1" [./layer.h:124]   --->   Operation 163 'load' 'packed_weights_3_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 164 [1/2] (2.32ns)   --->   "%input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 164 'load' 'input_3_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 165 [1/2] (2.32ns)   --->   "%input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 165 'load' 'input_3_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 166 [1/2] (2.32ns)   --->   "%input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 166 'load' 'input_3_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 167 [1/2] (2.32ns)   --->   "%input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 167 'load' 'input_3_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 7.77>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %select_ln124_1 to i64" [./layer.h:124]   --->   Operation 168 'zext' 'zext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 169 [1/2] (3.25ns)   --->   "%packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1" [./layer.h:124]   --->   Operation 169 'load' 'packed_weights_0_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %packed_weights_0_lo to i2" [./layer.h:126]   --->   Operation 170 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.95ns)   --->   "%icmp_ln128 = icmp eq i2 %trunc_ln126, 1" [./layer.h:128]   --->   Operation 171 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.95ns)   --->   "%icmp_ln129 = icmp eq i2 %trunc_ln126, -2" [./layer.h:129]   --->   Operation 172 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (1.91ns)   --->   "%sub_ln701 = sub i8 0, %input_0_0_0_V_loa" [./layer.h:129]   --->   Operation 173 'sub' 'sub_ln701' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%xor_ln128 = xor i1 %icmp_ln128, true" [./layer.h:128]   --->   Operation 174 'xor' 'xor_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%and_ln129 = and i1 %icmp_ln129, %xor_ln128" [./layer.h:129]   --->   Operation 175 'and' 'and_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [96 x i40]* %output_0_V, i64 0, i64 %zext_ln124" [./layer.h:130]   --->   Operation 176 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 177 [2/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 177 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %input_0_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 178 'select' 'select_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln129 = select i1 %and_ln129, i8 %sub_ln701, i8 %select_ln128" [./layer.h:129]   --->   Operation 179 'select' 'select_ln129' <Predicate = (!icmp_ln120)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 180 'partselect' 'trunc_ln126_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.95ns)   --->   "%icmp_ln128_1 = icmp eq i2 %trunc_ln126_3, 1" [./layer.h:128]   --->   Operation 181 'icmp' 'icmp_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.95ns)   --->   "%icmp_ln129_1 = icmp eq i2 %trunc_ln126_3, -2" [./layer.h:129]   --->   Operation 182 'icmp' 'icmp_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (1.91ns)   --->   "%sub_ln701_1 = sub i8 0, %input_0_1_0_V_loa" [./layer.h:129]   --->   Operation 183 'sub' 'sub_ln701_1' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%xor_ln128_1 = xor i1 %icmp_ln128_1, true" [./layer.h:128]   --->   Operation 184 'xor' 'xor_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%and_ln129_1 = and i1 %icmp_ln129_1, %xor_ln128_1" [./layer.h:129]   --->   Operation 185 'and' 'and_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%select_ln128_1 = select i1 %icmp_ln128_1, i8 %input_0_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 186 'select' 'select_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%select_ln129_1 = select i1 %and_ln129_1, i8 %sub_ln701_1, i8 %select_ln128_1" [./layer.h:129]   --->   Operation 187 'select' 'select_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%shl_ln703_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_1, i16 0)" [./layer.h:130]   --->   Operation 188 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%sext_ln703_1 = sext i24 %shl_ln703_1 to i25" [./layer.h:130]   --->   Operation 189 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 190 'partselect' 'trunc_ln126_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.95ns)   --->   "%icmp_ln128_2 = icmp eq i2 %trunc_ln126_4, 1" [./layer.h:128]   --->   Operation 191 'icmp' 'icmp_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.95ns)   --->   "%icmp_ln129_2 = icmp eq i2 %trunc_ln126_4, -2" [./layer.h:129]   --->   Operation 192 'icmp' 'icmp_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (1.91ns)   --->   "%sub_ln701_2 = sub i8 0, %input_0_2_0_V_loa" [./layer.h:129]   --->   Operation 193 'sub' 'sub_ln701_2' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%xor_ln128_2 = xor i1 %icmp_ln128_2, true" [./layer.h:128]   --->   Operation 194 'xor' 'xor_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%and_ln129_2 = and i1 %icmp_ln129_2, %xor_ln128_2" [./layer.h:129]   --->   Operation 195 'and' 'and_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln128_2 = select i1 %icmp_ln128_2, i8 %input_0_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 196 'select' 'select_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln129_2 = select i1 %and_ln129_2, i8 %sub_ln701_2, i8 %select_ln128_2" [./layer.h:129]   --->   Operation 197 'select' 'select_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_2, i16 0)" [./layer.h:130]   --->   Operation 198 'bitconcatenate' 'shl_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_27)   --->   "%sext_ln703_2 = sext i24 %shl_ln703_2 to i25" [./layer.h:130]   --->   Operation 199 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 200 'partselect' 'trunc_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 201 [1/2] (3.25ns)   --->   "%packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1" [./layer.h:124]   --->   Operation 201 'load' 'packed_weights_1_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln126_2 = trunc i8 %packed_weights_1_lo to i2" [./layer.h:126]   --->   Operation 202 'trunc' 'trunc_ln126_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln126_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 203 'partselect' 'trunc_ln126_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln126_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 204 'partselect' 'trunc_ln126_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln128_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 205 'partselect' 'trunc_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.95ns)   --->   "%icmp_ln128_7 = icmp eq i2 %trunc_ln128_1, 1" [./layer.h:128]   --->   Operation 206 'icmp' 'icmp_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.95ns)   --->   "%icmp_ln129_7 = icmp eq i2 %trunc_ln128_1, -2" [./layer.h:129]   --->   Operation 207 'icmp' 'icmp_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (1.91ns)   --->   "%sub_ln701_7 = sub i8 0, %input_1_3_0_V_loa" [./layer.h:129]   --->   Operation 208 'sub' 'sub_ln701_7' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%xor_ln128_7 = xor i1 %icmp_ln128_7, true" [./layer.h:128]   --->   Operation 209 'xor' 'xor_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%and_ln129_7 = and i1 %icmp_ln129_7, %xor_ln128_7" [./layer.h:129]   --->   Operation 210 'and' 'and_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln128_7 = select i1 %icmp_ln128_7, i8 %input_1_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 211 'select' 'select_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln129_7 = select i1 %and_ln129_7, i8 %sub_ln701_7, i8 %select_ln128_7" [./layer.h:129]   --->   Operation 212 'select' 'select_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%shl_ln703_7 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_7, i16 0)" [./layer.h:130]   --->   Operation 213 'bitconcatenate' 'shl_ln703_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_7 = sext i24 %shl_ln703_7 to i25" [./layer.h:130]   --->   Operation 214 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 215 [1/2] (3.25ns)   --->   "%packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1" [./layer.h:124]   --->   Operation 215 'load' 'packed_weights_2_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln126_6 = trunc i8 %packed_weights_2_lo to i2" [./layer.h:126]   --->   Operation 216 'trunc' 'trunc_ln126_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.95ns)   --->   "%icmp_ln128_8 = icmp eq i2 %trunc_ln126_6, 1" [./layer.h:128]   --->   Operation 217 'icmp' 'icmp_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.95ns)   --->   "%icmp_ln129_8 = icmp eq i2 %trunc_ln126_6, -2" [./layer.h:129]   --->   Operation 218 'icmp' 'icmp_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (1.91ns)   --->   "%sub_ln701_8 = sub i8 0, %input_2_0_0_V_loa" [./layer.h:129]   --->   Operation 219 'sub' 'sub_ln701_8' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%xor_ln128_8 = xor i1 %icmp_ln128_8, true" [./layer.h:128]   --->   Operation 220 'xor' 'xor_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%and_ln129_8 = and i1 %icmp_ln129_8, %xor_ln128_8" [./layer.h:129]   --->   Operation 221 'and' 'and_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln128_8 = select i1 %icmp_ln128_8, i8 %input_2_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 222 'select' 'select_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln129_8 = select i1 %and_ln129_8, i8 %sub_ln701_8, i8 %select_ln128_8" [./layer.h:129]   --->   Operation 223 'select' 'select_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_8 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_8, i16 0)" [./layer.h:130]   --->   Operation 224 'bitconcatenate' 'shl_ln703_8' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_8 = sext i24 %shl_ln703_8 to i25" [./layer.h:130]   --->   Operation 225 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 226 'partselect' 'trunc_ln126_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.95ns)   --->   "%icmp_ln128_9 = icmp eq i2 %trunc_ln126_1, 1" [./layer.h:128]   --->   Operation 227 'icmp' 'icmp_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.95ns)   --->   "%icmp_ln129_9 = icmp eq i2 %trunc_ln126_1, -2" [./layer.h:129]   --->   Operation 228 'icmp' 'icmp_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (1.91ns)   --->   "%sub_ln701_9 = sub i8 0, %input_2_1_0_V_loa" [./layer.h:129]   --->   Operation 229 'sub' 'sub_ln701_9' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%xor_ln128_9 = xor i1 %icmp_ln128_9, true" [./layer.h:128]   --->   Operation 230 'xor' 'xor_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%and_ln129_9 = and i1 %icmp_ln129_9, %xor_ln128_9" [./layer.h:129]   --->   Operation 231 'and' 'and_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln128_9 = select i1 %icmp_ln128_9, i8 %input_2_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 232 'select' 'select_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln129_9 = select i1 %and_ln129_9, i8 %sub_ln701_9, i8 %select_ln128_9" [./layer.h:129]   --->   Operation 233 'select' 'select_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%shl_ln703_9 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_9, i16 0)" [./layer.h:130]   --->   Operation 234 'bitconcatenate' 'shl_ln703_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_9 = sext i24 %shl_ln703_9 to i25" [./layer.h:130]   --->   Operation 235 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln126_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 236 'partselect' 'trunc_ln126_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.95ns)   --->   "%icmp_ln128_10 = icmp eq i2 %trunc_ln126_5, 1" [./layer.h:128]   --->   Operation 237 'icmp' 'icmp_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.95ns)   --->   "%icmp_ln129_10 = icmp eq i2 %trunc_ln126_5, -2" [./layer.h:129]   --->   Operation 238 'icmp' 'icmp_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (1.91ns)   --->   "%sub_ln701_10 = sub i8 0, %input_2_2_0_V_loa" [./layer.h:129]   --->   Operation 239 'sub' 'sub_ln701_10' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%xor_ln128_10 = xor i1 %icmp_ln128_10, true" [./layer.h:128]   --->   Operation 240 'xor' 'xor_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%and_ln129_10 = and i1 %icmp_ln129_10, %xor_ln128_10" [./layer.h:129]   --->   Operation 241 'and' 'and_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln128_10 = select i1 %icmp_ln128_10, i8 %input_2_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 242 'select' 'select_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln129_10 = select i1 %and_ln129_10, i8 %sub_ln701_10, i8 %select_ln128_10" [./layer.h:129]   --->   Operation 243 'select' 'select_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_10, i16 0)" [./layer.h:130]   --->   Operation 244 'bitconcatenate' 'shl_ln703_s' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_10 = sext i24 %shl_ln703_s to i25" [./layer.h:130]   --->   Operation 245 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln128_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 246 'partselect' 'trunc_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.95ns)   --->   "%icmp_ln128_11 = icmp eq i2 %trunc_ln128_2, 1" [./layer.h:128]   --->   Operation 247 'icmp' 'icmp_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.95ns)   --->   "%icmp_ln129_11 = icmp eq i2 %trunc_ln128_2, -2" [./layer.h:129]   --->   Operation 248 'icmp' 'icmp_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (1.91ns)   --->   "%sub_ln701_11 = sub i8 0, %input_2_3_0_V_loa" [./layer.h:129]   --->   Operation 249 'sub' 'sub_ln701_11' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%xor_ln128_11 = xor i1 %icmp_ln128_11, true" [./layer.h:128]   --->   Operation 250 'xor' 'xor_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%and_ln129_11 = and i1 %icmp_ln129_11, %xor_ln128_11" [./layer.h:129]   --->   Operation 251 'and' 'and_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln128_11 = select i1 %icmp_ln128_11, i8 %input_2_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 252 'select' 'select_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln129_11 = select i1 %and_ln129_11, i8 %sub_ln701_11, i8 %select_ln128_11" [./layer.h:129]   --->   Operation 253 'select' 'select_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%shl_ln703_10 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_11, i16 0)" [./layer.h:130]   --->   Operation 254 'bitconcatenate' 'shl_ln703_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_11 = sext i24 %shl_ln703_10 to i25" [./layer.h:130]   --->   Operation 255 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 256 [1/2] (3.25ns)   --->   "%packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1" [./layer.h:124]   --->   Operation 256 'load' 'packed_weights_3_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln126_7 = trunc i8 %packed_weights_3_lo to i2" [./layer.h:126]   --->   Operation 257 'trunc' 'trunc_ln126_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.95ns)   --->   "%icmp_ln128_12 = icmp eq i2 %trunc_ln126_7, 1" [./layer.h:128]   --->   Operation 258 'icmp' 'icmp_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.95ns)   --->   "%icmp_ln129_12 = icmp eq i2 %trunc_ln126_7, -2" [./layer.h:129]   --->   Operation 259 'icmp' 'icmp_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (1.91ns)   --->   "%sub_ln701_12 = sub i8 0, %input_3_0_0_V_loa" [./layer.h:129]   --->   Operation 260 'sub' 'sub_ln701_12' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%xor_ln128_12 = xor i1 %icmp_ln128_12, true" [./layer.h:128]   --->   Operation 261 'xor' 'xor_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%and_ln129_12 = and i1 %icmp_ln129_12, %xor_ln128_12" [./layer.h:129]   --->   Operation 262 'and' 'and_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln128_12 = select i1 %icmp_ln128_12, i8 %input_3_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 263 'select' 'select_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln129_12 = select i1 %and_ln129_12, i8 %sub_ln701_12, i8 %select_ln128_12" [./layer.h:129]   --->   Operation 264 'select' 'select_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_11 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_12, i16 0)" [./layer.h:130]   --->   Operation 265 'bitconcatenate' 'shl_ln703_11' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_12 = sext i24 %shl_ln703_11 to i25" [./layer.h:130]   --->   Operation 266 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln126_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 267 'partselect' 'trunc_ln126_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (1.91ns)   --->   "%sub_ln701_13 = sub i8 0, %input_3_1_0_V_loa" [./layer.h:129]   --->   Operation 268 'sub' 'sub_ln701_13' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln126_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 269 'partselect' 'trunc_ln126_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.95ns)   --->   "%icmp_ln128_14 = icmp eq i2 %trunc_ln126_10, 1" [./layer.h:128]   --->   Operation 270 'icmp' 'icmp_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.95ns)   --->   "%icmp_ln129_14 = icmp eq i2 %trunc_ln126_10, -2" [./layer.h:129]   --->   Operation 271 'icmp' 'icmp_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (1.91ns)   --->   "%sub_ln701_14 = sub i8 0, %input_3_2_0_V_loa" [./layer.h:129]   --->   Operation 272 'sub' 'sub_ln701_14' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%xor_ln128_14 = xor i1 %icmp_ln128_14, true" [./layer.h:128]   --->   Operation 273 'xor' 'xor_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%and_ln129_14 = and i1 %icmp_ln129_14, %xor_ln128_14" [./layer.h:129]   --->   Operation 274 'and' 'and_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%select_ln128_14 = select i1 %icmp_ln128_14, i8 %input_3_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 275 'select' 'select_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%select_ln129_14 = select i1 %and_ln129_14, i8 %sub_ln701_14, i8 %select_ln128_14" [./layer.h:129]   --->   Operation 276 'select' 'select_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%shl_ln703_13 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_14, i16 0)" [./layer.h:130]   --->   Operation 277 'bitconcatenate' 'shl_ln703_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%sext_ln703_14 = sext i24 %shl_ln703_13 to i25" [./layer.h:130]   --->   Operation 278 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln128_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 279 'partselect' 'trunc_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.95ns)   --->   "%icmp_ln128_15 = icmp eq i2 %trunc_ln128_3, 1" [./layer.h:128]   --->   Operation 280 'icmp' 'icmp_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.95ns)   --->   "%icmp_ln129_15 = icmp eq i2 %trunc_ln128_3, -2" [./layer.h:129]   --->   Operation 281 'icmp' 'icmp_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (1.91ns)   --->   "%sub_ln701_15 = sub i8 0, %input_3_3_0_V_loa" [./layer.h:129]   --->   Operation 282 'sub' 'sub_ln701_15' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_14)   --->   "%xor_ln128_15 = xor i1 %icmp_ln128_15, true" [./layer.h:128]   --->   Operation 283 'xor' 'xor_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_14)   --->   "%and_ln129_15 = and i1 %icmp_ln129_15, %xor_ln128_15" [./layer.h:129]   --->   Operation 284 'and' 'and_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_14)   --->   "%select_ln128_15 = select i1 %icmp_ln128_15, i8 %input_3_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 285 'select' 'select_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_14)   --->   "%select_ln129_15 = select i1 %and_ln129_15, i8 %sub_ln701_15, i8 %select_ln128_15" [./layer.h:129]   --->   Operation 286 'select' 'select_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_14 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_15, i16 0)" [./layer.h:130]   --->   Operation 287 'bitconcatenate' 'shl_ln703_14' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_37)   --->   "%sext_ln703_15 = sext i24 %shl_ln703_14 to i25" [./layer.h:130]   --->   Operation 288 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_27 = add i25 %sext_ln703_1, %sext_ln703_2" [./layer.h:130]   --->   Operation 289 'add' 'add_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_33 = add i25 %sext_ln703_7, %sext_ln703_8" [./layer.h:130]   --->   Operation 290 'add' 'add_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_34 = add i25 %sext_ln703_9, %sext_ln703_10" [./layer.h:130]   --->   Operation 291 'add' 'add_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_36 = add i25 %sext_ln703_11, %sext_ln703_12" [./layer.h:130]   --->   Operation 292 'add' 'add_ln703_36' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_37 = add i25 %sext_ln703_14, %sext_ln703_15" [./layer.h:130]   --->   Operation 293 'add' 'add_ln703_37' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (1.65ns)   --->   "%add_ln121 = add i3 1, %select_ln124" [./layer.h:121]   --->   Operation 294 'add' 'add_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 295 [1/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 295 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129, i16 0)" [./layer.h:130]   --->   Operation 296 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %shl_ln to i40" [./layer.h:130]   --->   Operation 297 'sext' 'sext_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.95ns)   --->   "%icmp_ln128_3 = icmp eq i2 %trunc_ln, 1" [./layer.h:128]   --->   Operation 298 'icmp' 'icmp_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.95ns)   --->   "%icmp_ln129_3 = icmp eq i2 %trunc_ln, -2" [./layer.h:129]   --->   Operation 299 'icmp' 'icmp_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (1.91ns)   --->   "%sub_ln701_3 = sub i8 0, %input_0_3_0_V_loa" [./layer.h:129]   --->   Operation 300 'sub' 'sub_ln701_3' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%xor_ln128_3 = xor i1 %icmp_ln128_3, true" [./layer.h:128]   --->   Operation 301 'xor' 'xor_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%and_ln129_3 = and i1 %icmp_ln129_3, %xor_ln128_3" [./layer.h:129]   --->   Operation 302 'and' 'and_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%select_ln128_3 = select i1 %icmp_ln128_3, i8 %input_0_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 303 'select' 'select_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%select_ln129_3 = select i1 %and_ln129_3, i8 %sub_ln701_3, i8 %select_ln128_3" [./layer.h:129]   --->   Operation 304 'select' 'select_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%shl_ln703_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_3, i16 0)" [./layer.h:130]   --->   Operation 305 'bitconcatenate' 'shl_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%sext_ln703_3 = sext i24 %shl_ln703_3 to i25" [./layer.h:130]   --->   Operation 306 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.95ns)   --->   "%icmp_ln128_4 = icmp eq i2 %trunc_ln126_2, 1" [./layer.h:128]   --->   Operation 307 'icmp' 'icmp_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.95ns)   --->   "%icmp_ln129_4 = icmp eq i2 %trunc_ln126_2, -2" [./layer.h:129]   --->   Operation 308 'icmp' 'icmp_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (1.91ns)   --->   "%sub_ln701_4 = sub i8 0, %input_1_0_0_V_loa" [./layer.h:129]   --->   Operation 309 'sub' 'sub_ln701_4' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%xor_ln128_4 = xor i1 %icmp_ln128_4, true" [./layer.h:128]   --->   Operation 310 'xor' 'xor_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%and_ln129_4 = and i1 %icmp_ln129_4, %xor_ln128_4" [./layer.h:129]   --->   Operation 311 'and' 'and_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln128_4 = select i1 %icmp_ln128_4, i8 %input_1_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 312 'select' 'select_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln129_4 = select i1 %and_ln129_4, i8 %sub_ln701_4, i8 %select_ln128_4" [./layer.h:129]   --->   Operation 313 'select' 'select_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_4 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_4, i16 0)" [./layer.h:130]   --->   Operation 314 'bitconcatenate' 'shl_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_5 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_29)   --->   "%sext_ln703_4 = sext i24 %shl_ln703_4 to i25" [./layer.h:130]   --->   Operation 315 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.95ns)   --->   "%icmp_ln128_5 = icmp eq i2 %trunc_ln126_8, 1" [./layer.h:128]   --->   Operation 316 'icmp' 'icmp_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.95ns)   --->   "%icmp_ln129_5 = icmp eq i2 %trunc_ln126_8, -2" [./layer.h:129]   --->   Operation 317 'icmp' 'icmp_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (1.91ns)   --->   "%sub_ln701_5 = sub i8 0, %input_1_1_0_V_loa" [./layer.h:129]   --->   Operation 318 'sub' 'sub_ln701_5' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%xor_ln128_5 = xor i1 %icmp_ln128_5, true" [./layer.h:128]   --->   Operation 319 'xor' 'xor_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%and_ln129_5 = and i1 %icmp_ln129_5, %xor_ln128_5" [./layer.h:129]   --->   Operation 320 'and' 'and_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%select_ln128_5 = select i1 %icmp_ln128_5, i8 %input_1_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 321 'select' 'select_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%select_ln129_5 = select i1 %and_ln129_5, i8 %sub_ln701_5, i8 %select_ln128_5" [./layer.h:129]   --->   Operation 322 'select' 'select_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%shl_ln703_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_5, i16 0)" [./layer.h:130]   --->   Operation 323 'bitconcatenate' 'shl_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%sext_ln703_5 = sext i24 %shl_ln703_5 to i25" [./layer.h:130]   --->   Operation 324 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.95ns)   --->   "%icmp_ln128_6 = icmp eq i2 %trunc_ln126_9, 1" [./layer.h:128]   --->   Operation 325 'icmp' 'icmp_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.95ns)   --->   "%icmp_ln129_6 = icmp eq i2 %trunc_ln126_9, -2" [./layer.h:129]   --->   Operation 326 'icmp' 'icmp_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (1.91ns)   --->   "%sub_ln701_6 = sub i8 0, %input_1_2_0_V_loa" [./layer.h:129]   --->   Operation 327 'sub' 'sub_ln701_6' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%xor_ln128_6 = xor i1 %icmp_ln128_6, true" [./layer.h:128]   --->   Operation 328 'xor' 'xor_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%and_ln129_6 = and i1 %icmp_ln129_6, %xor_ln128_6" [./layer.h:129]   --->   Operation 329 'and' 'and_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln128_6 = select i1 %icmp_ln128_6, i8 %input_1_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 330 'select' 'select_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln129_6 = select i1 %and_ln129_6, i8 %sub_ln701_6, i8 %select_ln128_6" [./layer.h:129]   --->   Operation 331 'select' 'select_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_6 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_6, i16 0)" [./layer.h:130]   --->   Operation 332 'bitconcatenate' 'shl_ln703_6' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_5 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_30)   --->   "%sext_ln703_6 = sext i24 %shl_ln703_6 to i25" [./layer.h:130]   --->   Operation 333 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.95ns)   --->   "%icmp_ln128_13 = icmp eq i2 %trunc_ln126_s, 1" [./layer.h:128]   --->   Operation 334 'icmp' 'icmp_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.95ns)   --->   "%icmp_ln129_13 = icmp eq i2 %trunc_ln126_s, -2" [./layer.h:129]   --->   Operation 335 'icmp' 'icmp_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_38)   --->   "%xor_ln128_13 = xor i1 %icmp_ln128_13, true" [./layer.h:128]   --->   Operation 336 'xor' 'xor_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_38)   --->   "%and_ln129_13 = and i1 %icmp_ln129_13, %xor_ln128_13" [./layer.h:129]   --->   Operation 337 'and' 'and_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_38)   --->   "%select_ln128_13 = select i1 %icmp_ln128_13, i8 %input_3_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 338 'select' 'select_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_38)   --->   "%select_ln129_13 = select i1 %and_ln129_13, i8 %sub_ln701_13, i8 %select_ln128_13" [./layer.h:129]   --->   Operation 339 'select' 'select_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_38)   --->   "%shl_ln703_12 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129_13, i16 0)" [./layer.h:130]   --->   Operation 340 'bitconcatenate' 'shl_ln703_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_38)   --->   "%sext_ln703_13 = sext i24 %shl_ln703_12 to i26" [./layer.h:130]   --->   Operation 341 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i40 %output_0_V_load, %sext_ln703" [./layer.h:130]   --->   Operation 342 'add' 'add_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i25 %add_ln703_27 to i40" [./layer.h:130]   --->   Operation 343 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_28 = add i40 %sext_ln703_16, %add_ln703" [./layer.h:130]   --->   Operation 344 'add' 'add_ln703_28' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 345 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_29 = add i25 %sext_ln703_3, %sext_ln703_4" [./layer.h:130]   --->   Operation 345 'add' 'add_ln703_29' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i25 %add_ln703_29 to i26" [./layer.h:130]   --->   Operation 346 'sext' 'sext_ln703_17' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln703_30 = add i25 %sext_ln703_5, %sext_ln703_6" [./layer.h:130]   --->   Operation 347 'add' 'add_ln703_30' <Predicate = (!icmp_ln120)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i25 %add_ln703_30 to i26" [./layer.h:130]   --->   Operation 348 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (2.34ns)   --->   "%add_ln703_31 = add i26 %sext_ln703_18, %sext_ln703_17" [./layer.h:130]   --->   Operation 349 'add' 'add_ln703_31' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i25 %add_ln703_33 to i26" [./layer.h:130]   --->   Operation 350 'sext' 'sext_ln703_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i25 %add_ln703_34 to i26" [./layer.h:130]   --->   Operation 351 'sext' 'sext_ln703_21' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (2.34ns)   --->   "%add_ln703_35 = add i26 %sext_ln703_21, %sext_ln703_20" [./layer.h:130]   --->   Operation 352 'add' 'add_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i26 %add_ln703_35 to i28" [./layer.h:130]   --->   Operation 353 'sext' 'sext_ln703_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i25 %add_ln703_36 to i27" [./layer.h:130]   --->   Operation 354 'sext' 'sext_ln703_23' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_38)   --->   "%sext_ln703_24 = sext i25 %add_ln703_37 to i26" [./layer.h:130]   --->   Operation 355 'sext' 'sext_ln703_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (2.34ns) (out node of the LUT)   --->   "%add_ln703_38 = add i26 %sext_ln703_24, %sext_ln703_13" [./layer.h:130]   --->   Operation 356 'add' 'add_ln703_38' <Predicate = (!icmp_ln120)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i26 %add_ln703_38 to i27" [./layer.h:130]   --->   Operation 357 'sext' 'sext_ln703_25' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (2.37ns)   --->   "%add_ln703_39 = add i27 %sext_ln703_25, %sext_ln703_23" [./layer.h:130]   --->   Operation 358 'add' 'add_ln703_39' <Predicate = (!icmp_ln120)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i27 %add_ln703_39 to i28" [./layer.h:130]   --->   Operation 359 'sext' 'sext_ln703_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (2.40ns)   --->   "%add_ln703_40 = add i28 %sext_ln703_26, %sext_ln703_22" [./layer.h:130]   --->   Operation 360 'add' 'add_ln703_40' <Predicate = (!icmp_ln120)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.85>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i26 %add_ln703_31 to i40" [./layer.h:130]   --->   Operation 361 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_32 = add i40 %sext_ln703_19, %add_ln703_28" [./layer.h:130]   --->   Operation 362 'add' 'add_ln703_32' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i28 %add_ln703_40 to i40" [./layer.h:130]   --->   Operation 363 'sext' 'sext_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (4.60ns) (root node of TernaryAdder)   --->   "%add_ln703_41 = add i40 %sext_ln703_27, %add_ln703_32" [./layer.h:130]   --->   Operation 364 'add' 'add_ln703_41' <Predicate = (!icmp_ln120)> <Delay = 4.60> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 365 [1/1] (3.25ns)   --->   "store i40 %add_ln703_41, i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 365 'store' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @LINEAR_FORWARD_NO_MU)"   --->   Operation 366 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 367 'speclooptripcount' 'empty_96' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind" [./layer.h:121]   --->   Operation 368 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1838)" [./layer.h:121]   --->   Operation 369 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [./layer.h:122]   --->   Operation 370 'specpipeline' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1838, i32 %tmp_s)" [./layer.h:133]   --->   Operation 371 'specregionend' 'empty_97' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (1.13ns)   --->   "%icmp_ln121_1 = icmp eq i3 %add_ln121, -2" [./layer.h:121]   --->   Operation 372 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121_1, label %ifTrue, label %ifFalse" [./layer.h:121]   --->   Operation 373 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln2 = call i72 @_ssdm_op_BitConcatenate.i72.i40.i32(i40 %add_ln703_41, i32 0)" [./layer.h:134]   --->   Operation 374 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_7 : Operation 375 [76/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 375 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.27>
ST_8 : Operation 376 [75/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 376 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 377 [74/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 377 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 378 [73/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 378 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 379 [72/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 379 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 380 [71/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 380 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 381 [70/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 381 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 382 [69/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 382 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 383 [68/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 383 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 384 [67/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 384 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 385 [66/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 385 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 386 [65/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 386 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 387 [64/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 387 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 388 [63/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 388 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 389 [62/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 389 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 390 [61/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 390 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 391 [60/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 391 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 392 [59/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 392 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 393 [58/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 393 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 394 [57/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 394 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 395 [56/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 395 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 396 [55/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 396 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 397 [54/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 397 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 398 [53/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 398 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 399 [52/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 399 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 400 [51/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 400 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 401 [50/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 401 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 402 [49/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 402 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 403 [48/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 403 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 404 [47/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 404 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 405 [46/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 405 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 406 [45/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 406 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 407 [44/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 407 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 408 [43/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 408 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 409 [42/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 409 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 410 [41/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 410 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 411 [40/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 411 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 412 [39/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 412 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 413 [38/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 413 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 414 [37/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 414 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 415 [36/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 415 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 416 [35/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 416 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 417 [34/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 417 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 418 [33/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 418 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 419 [32/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 419 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 420 [31/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 420 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 421 [30/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 421 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 422 [29/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 422 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 423 [28/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 423 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 424 [27/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 424 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 425 [26/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 425 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 426 [25/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 426 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 427 [24/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 427 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 428 [23/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 428 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 429 [22/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 429 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 430 [21/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 430 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 431 [20/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 431 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 432 [19/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 432 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 433 [18/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 433 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 434 [17/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 434 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 435 [16/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 435 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.27>
ST_68 : Operation 436 [15/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 436 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.27>
ST_69 : Operation 437 [14/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 437 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.27>
ST_70 : Operation 438 [13/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 438 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.27>
ST_71 : Operation 439 [12/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 439 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.27>
ST_72 : Operation 440 [11/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 440 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.27>
ST_73 : Operation 441 [10/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 441 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.27>
ST_74 : Operation 442 [9/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 442 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.27>
ST_75 : Operation 443 [8/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 443 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.27>
ST_76 : Operation 444 [7/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 444 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.27>
ST_77 : Operation 445 [6/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 445 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.27>
ST_78 : Operation 446 [5/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 446 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.27>
ST_79 : Operation 447 [4/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 447 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.27>
ST_80 : Operation 448 [3/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 448 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.27>
ST_81 : Operation 449 [2/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 449 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.52>
ST_82 : Operation 450 [1/76] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln120" [./layer.h:134]   --->   Operation 450 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 75> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i72 %sdiv_ln1148 to i40" [./layer.h:134]   --->   Operation 451 'trunc' 'trunc_ln703' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_82 : Operation 452 [1/1] (3.25ns)   --->   "store i40 %trunc_ln703, i40* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 452 'store' <Predicate = (icmp_ln121_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_82 : Operation 453 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 453 'br' <Predicate = (icmp_ln121_1)> <Delay = 0.00>

State 83 <SV = 2> <Delay = 0.00>
ST_83 : Operation 454 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp)" [./layer.h:136]   --->   Operation 454 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 455 [1/1] (0.00ns)   --->   "ret void" [./layer.h:137]   --->   Operation 455 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'w_scale_V' (./layer.h:112) [24]  (0 ns)
	'mul' operation ('mul_ln1148', ./layer.h:134) [29]  (8.51 ns)

 <State 2>: 4.43ns
The critical path consists of the following:
	'phi' operation ('ko_0_0', ./layer.h:121) with incoming values : ('add_ln121', ./layer.h:121) [35]  (0 ns)
	'icmp' operation ('icmp_ln121', ./layer.h:121) [43]  (1.13 ns)
	'select' operation ('select_ln124', ./layer.h:124) [44]  (0.98 ns)
	'getelementptr' operation ('input_0_0_0_V_add', ./layer.h:128) [66]  (0 ns)
	'load' operation ('input_0_0_0_V_loa', ./layer.h:128) on array 'input_0_0_0_V' [67]  (2.32 ns)

 <State 3>: 8ns
The critical path consists of the following:
	'select' operation ('select_ln124_1', ./layer.h:124) [45]  (0.993 ns)
	'add' operation ('add_ln124', ./layer.h:124) [57]  (3.76 ns)
	'getelementptr' operation ('packed_weights_0_ad', ./layer.h:124) [59]  (0 ns)
	'load' operation ('packed_weights_0_lo', ./layer.h:124) on array 'packed_weights_0' [63]  (3.25 ns)

 <State 4>: 7.78ns
The critical path consists of the following:
	'load' operation ('packed_weights_0_lo', ./layer.h:124) on array 'packed_weights_0' [63]  (3.25 ns)
	'icmp' operation ('icmp_ln129_2', ./layer.h:129) [94]  (0.959 ns)
	'and' operation ('and_ln129_2', ./layer.h:129) [97]  (0 ns)
	'select' operation ('select_ln129_2', ./layer.h:129) [99]  (0 ns)
	'add' operation ('add_ln703_27', ./layer.h:130) [262]  (2.31 ns)
	blocking operation 1.25 ns on control path)

 <State 5>: 8.08ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln128_13', ./layer.h:128) [226]  (0.959 ns)
	'xor' operation ('xor_ln128_13', ./layer.h:128) [231]  (0 ns)
	'and' operation ('and_ln129_13', ./layer.h:129) [232]  (0 ns)
	'select' operation ('select_ln129_13', ./layer.h:129) [234]  (0 ns)
	'add' operation ('add_ln703_38', ./layer.h:130) [282]  (2.34 ns)
	'add' operation ('add_ln703_39', ./layer.h:130) [284]  (2.37 ns)
	'add' operation ('add_ln703_40', ./layer.h:130) [286]  (2.4 ns)

 <State 6>: 7.86ns
The critical path consists of the following:
	'add' operation ('add_ln703_32', ./layer.h:130) [271]  (0 ns)
	'add' operation ('add_ln703_41', ./layer.h:130) [288]  (4.61 ns)
	'store' operation ('store_ln130', ./layer.h:130) of variable 'add_ln703_41', ./layer.h:130 on array 'output_0_V' [289]  (3.25 ns)

 <State 7>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 8>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 10>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 11>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 12>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 13>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 14>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 15>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 26>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 27>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 28>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 29>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 30>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 31>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 32>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 33>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 34>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 36>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 37>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 38>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 39>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 40>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 41>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 42>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 43>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 44>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 46>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 47>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 48>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 49>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 50>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 51>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 52>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 53>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 54>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 55>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 56>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 57>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 58>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 59>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 60>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 61>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 62>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 63>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 64>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 65>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 66>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 67>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 68>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 69>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 70>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 71>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 72>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 73>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 74>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 75>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 76>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 77>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 78>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 79>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 80>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 81>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 82>: 8.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)
	'store' operation ('store_ln134', ./layer.h:134) of variable 'trunc_ln703', ./layer.h:134 on array 'output_0_V' [298]  (3.25 ns)

 <State 83>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
