;redcode
;assert 1
	SPL -9, -42
	SPL -9, -42
	ADD 421, 1
	ADD 421, 1
	SUB 421, 1
	SPL 0, <-742
	MOV -7, <-20
	SPL 0, -742
	SPL 0, <400
	MOV -9, <-80
	DJN -1, @-20
	DJN -1, @-20
	ADD 70, 50
	SPL <0, <2
	MOV -507, <-27
	SUB #2, 804
	JMZ 90, 90
	SUB @0, @2
	SUB #0, @2
	SPL <0, <2
	MOV -507, <-27
	ADD 290, 60
	SUB #0, 4
	CMP @0, 2
	SUB 421, 1
	DAT #127, #-106
	ADD 270, 60
	MOV -507, <-27
	SLT 70, 50
	SUB <0, @2
	ADD 290, 60
	CMP #0, @2
	SUB @0, 2
	CMP @0, 2
	SUB #0, 4
	SUB #0, 4
	SLT @1, 1
	SLT 290, 60
	SUB 421, 1
	SUB @0, @2
	SLT 10, 10
	ADD 70, 50
	DAT #127, #-106
	DAT #127, #-106
	ADD 848, 60
	SLT 1, 21
	JMN 421, 1
	SUB 421, 1
	SPL -9, -42
	SUB 421, 1
	SPL -9, -42
