library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity d_ff is
	port (
		clk : in std_logic;
		rst_n : in std_logic;
		set_n : in std_logic;
		d : in std_logic;
		q : out std_logic;
		q_n : out std_logic);
end d_ff;

architecture struct of d_ff is


signal y0, y1, y2, y3: std_logic;
signal y4 : std_logic; -- := '0';
signal y5 : std_logic; -- := '1';

begin -- struct

y0 <= nand set_n nand y1 nand y3;
y1 <= nand clk nand rst_n nand y0;
y2 <= nand clk nand y3 nand y1;
y3 <= nand d nand rst_n nand y2;
y4 <= nand set_n nand y1 nand y5;
y5 <= nand rst_n nand y2 nand y4;

q <= y4;
q_n <= y5;

end struct;
