<profile>

<section name = "Vivado HLS Report for 'vadd'" level="0">
<item name = "Date">Fri Apr 19 12:11:39 2019
</item>
<item name = "Version">2019.1 (Build 2514601 on Mon Apr 15 08:45:15 MDT 2019)</item>
<item name = "Project">vadd</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33, 2.433, 0.90</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">16502, 16514, 16502, 16514, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">16500, 16512, 4125 ~ 4128, -, -, 4, no</column>
<column name=" + read1">1025, 1025, 3, 1, 1, 1024, yes</column>
<column name=" + read2">1025, 1025, 3, 1, 1, 1024, yes</column>
<column name=" + vadd">1025, 1025, 3, 1, 1, 1024, yes</column>
<column name=" + write">1025, 1025, 3, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 744, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 796, 1068, -</column>
<column name="Memory">6, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 381, -</column>
<column name="Register">-, -, 1270, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="vadd_control_s_axi_U">vadd_control_s_axi, 0, 0, 284, 488, 0</column>
<column name="vadd_gmem_m_axi_U">vadd_gmem_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="v1_buffer_U">vadd_v1_buffer, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="v2_buffer_U">vadd_v1_buffer, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="vout_buffer_U">vadd_v1_buffer, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln101_fu_442_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln107_fu_473_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln116_fu_524_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln123_fu_530_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln85_fu_341_p2">+, 0, 0, 32, 32, 10</column>
<column name="i_fu_414_p2">+, 0, 0, 32, 32, 11</column>
<column name="j_1_fu_492_p2">+, 0, 0, 31, 31, 1</column>
<column name="j_2_fu_512_p2">+, 0, 0, 31, 31, 1</column>
<column name="j_3_fu_549_p2">+, 0, 0, 31, 31, 1</column>
<column name="j_fu_462_p2">+, 0, 0, 31, 31, 1</column>
<column name="chunk_size_fu_425_p2">-, 0, 0, 32, 32, 32</column>
<column name="sub_ln85_1_fu_369_p2">-, 0, 0, 22, 1, 22</column>
<column name="sub_ln85_fu_354_p2">-, 0, 0, 32, 11, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state23_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state33_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state38">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln104_fu_487_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln112_fu_507_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln120_fu_544_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln123_fu_560_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln85_fu_409_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln89_fu_420_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln98_fu_457_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="select_ln85_1_fu_393_p3">select, 0, 0, 22, 1, 1</column>
<column name="select_ln85_fu_385_p3">select, 0, 0, 22, 1, 22</column>
<column name="select_ln89_fu_430_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">141, 31, 1, 31</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_j1_0_phi_fu_265_p4">9, 2, 31, 62</column>
<column name="ap_phi_mux_j_0_phi_fu_253_p4">9, 2, 31, 62</column>
<column name="gmem_ARADDR">15, 3, 64, 192</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_0_reg_238">9, 2, 32, 64</column>
<column name="j1_0_reg_261">9, 2, 31, 62</column>
<column name="j2_0_reg_273">9, 2, 31, 62</column>
<column name="j3_0_reg_284">9, 2, 31, 62</column>
<column name="j_0_reg_249">9, 2, 31, 62</column>
<column name="v1_buffer_address0">15, 3, 10, 30</column>
<column name="v2_buffer_address0">15, 3, 10, 30</column>
<column name="vout_buffer_address0">15, 3, 10, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln116_reg_699">32, 0, 32, 0</column>
<column name="ap_CS_fsm">30, 0, 30, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="empty_7_reg_594">62, 0, 64, 2</column>
<column name="empty_8_reg_599">62, 0, 64, 2</column>
<column name="empty_reg_589">62, 0, 64, 2</column>
<column name="gmem_addr_1_read_reg_670">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_655">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_704">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_650">32, 0, 32, 0</column>
<column name="gmem_addr_reg_635">64, 0, 64, 0</column>
<column name="i_0_reg_238">32, 0, 32, 0</column>
<column name="i_reg_612">32, 0, 32, 0</column>
<column name="icmp_ln104_reg_661">1, 0, 1, 0</column>
<column name="icmp_ln104_reg_661_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln112_reg_675">1, 0, 1, 0</column>
<column name="icmp_ln112_reg_675_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln120_reg_710">1, 0, 1, 0</column>
<column name="icmp_ln120_reg_710_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln123_reg_729">1, 0, 1, 0</column>
<column name="icmp_ln98_reg_641">1, 0, 1, 0</column>
<column name="icmp_ln98_reg_641_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="in3_reg_584">62, 0, 62, 0</column>
<column name="in_reg_579">62, 0, 62, 0</column>
<column name="j1_0_reg_261">31, 0, 31, 0</column>
<column name="j1_0_reg_261_pp1_iter1_reg">31, 0, 31, 0</column>
<column name="j2_0_reg_273">31, 0, 31, 0</column>
<column name="j3_0_reg_284">31, 0, 31, 0</column>
<column name="j_0_reg_249">31, 0, 31, 0</column>
<column name="j_0_reg_249_pp0_iter1_reg">31, 0, 31, 0</column>
<column name="j_1_reg_665">31, 0, 31, 0</column>
<column name="j_reg_645">31, 0, 31, 0</column>
<column name="out_r5_reg_574">62, 0, 62, 0</column>
<column name="select_ln89_reg_617">32, 0, 32, 0</column>
<column name="sext_ln101_reg_629">64, 0, 64, 0</column>
<column name="size_read_reg_565">32, 0, 32, 0</column>
<column name="tmp_8_reg_604">22, 0, 32, 10</column>
<column name="vout_buffer_load_reg_724">32, 0, 32, 0</column>
<column name="zext_ln116_reg_684">31, 0, 64, 33</column>
<column name="zext_ln116_reg_684_pp2_iter1_reg">31, 0, 64, 33</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, vadd, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, vadd, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, vadd, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
