Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6baac21219ff402ab24a5797986a332b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cordic_alu_tb_behav xil_defaultlib.cordic_alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.cordic_alu [cordic_alu_default]
Compiling architecture tb of entity xil_defaultlib.cordic_alu_tb
Built simulation snapshot cordic_alu_tb_behav
