% *************************************************************
% * This file is automatically generated WAVES vector file,   *
% * and can be used in Test Bench generator.                  *
% * ACTIVE-VHDL Testbench Generator ver. 1.15.           *
% * Copyright (C) ALDEC Inc.                                  *
% *                                                           *
% * This file was generated on:              13:33:50 16.02.2021    *
% *************************************************************
%
% Begin Comment
%
% operand1 : in bit_32
% operand2 : in bit_32
% command : in ALU_command
%
% 1. us : END_SIMULATION_TIME
% End Comment
%
% Begin Clocks
%
% End Clocks
% 
% Begin of Vectors
%
%@ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   1  

00000000000000000000000000000110 00000000000000000000000000000010 disable : 100 ns ; % 0 ps
00000000000000000000000000000110 00000000000000000000000000000010 pass1 : 100 ns ; % 100 ns
00000000000000000000000000000110 00000000000000000000000000000010 log_and : 100 ns ; % 200 ns
00000000000000000000000000000110 00000000000000000000000000000010 log_or : 100 ns ; % 300 ns
00000000000000000000000000000110 00000000000000000000000000000010 log_xor : 100 ns ; % 400 ns
00000000000000000000000000000110 00000000000000000000000000000010 log_mask : 100 ns ; % 500 ns
00000000000000000000000000000110 00000000000000000000000000000010 incr1 : 100 ns ; % 600 ns
00000000000000000000000000000110 00000000000000000000000000000010 add : 100 ns ; % 700 ns
00000000000000000000000000000110 00000000000000000000000000000010 subtract : 100 ns ; % 800 ns
00000000000000000000000000000110 00000000000000000000000000000010 multiply : 100 ns ; % 900 ns

%@ END_VECTORS 