
Drone_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008714  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  081089b4  081089b4  000099b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08108abc  08108abc  00009abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08108ac4  08108ac4  00009ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08108ac8  08108ac8  00009ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  10000000  08108acc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000dc4  1000006c  08108b38  0000a06c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  10000e30  08108b38  0000ae30  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00029079  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000510d  00000000  00000000  00033115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002220  00000000  00000000  00038228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001a79  00000000  00000000  0003a448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00047375  00000000  00000000  0003bec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002c629  00000000  00000000  00083236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001c09a9  00000000  00000000  000af85f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00270208  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000992c  00000000  00000000  0027024c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000050  00000000  00000000  00279b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	1000006c 	.word	0x1000006c
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810899c 	.word	0x0810899c

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000070 	.word	0x10000070
 81002dc:	0810899c 	.word	0x0810899c

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <CriticalErrorHandler>:
    else if (v > upper) return upper;
    else return v;
}

 void CriticalErrorHandler(void)
 {
 8100380:	b480      	push	{r7}
 8100382:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100384:	b672      	cpsid	i
}
 8100386:	bf00      	nop
   __disable_irq();
   while (1);
 8100388:	bf00      	nop
 810038a:	e7fd      	b.n	8100388 <CriticalErrorHandler+0x8>

0810038c <__assert_func>:
 }

void __assert_func(
    const char *file, int line, const char *func, const char *failedexpr
) 
{
 810038c:	b580      	push	{r7, lr}
 810038e:	b084      	sub	sp, #16
 8100390:	af00      	add	r7, sp, #0
 8100392:	60f8      	str	r0, [r7, #12]
 8100394:	60b9      	str	r1, [r7, #8]
 8100396:	607a      	str	r2, [r7, #4]
 8100398:	603b      	str	r3, [r7, #0]
    __BKPT(1);
 810039a:	be01      	bkpt	0x0001
    // asm volatile ("bkpt 1");
    CriticalErrorHandler();
 810039c:	f7ff fff0 	bl	8100380 <CriticalErrorHandler>
 81003a0:	bf00      	nop
 81003a2:	3710      	adds	r7, #16
 81003a4:	46bd      	mov	sp, r7
 81003a6:	bd80      	pop	{r7, pc}

081003a8 <__io_putchar>:

static STATUS_TYPE LoggerSyncUARTTaskHandler(void);
static STATUS_TYPE LoggerWriteToUART(RingBuff volatile *pBuff);

PUTCHAR_PROTOTYPE
{
 81003a8:	b580      	push	{r7, lr}
 81003aa:	b084      	sub	sp, #16
 81003ac:	af00      	add	r7, sp, #0
 81003ae:	6078      	str	r0, [r7, #4]
    if(HAL_GetCurrentCPUID() == CM7_CPUID)
 81003b0:	f002 f8a0 	bl	81024f4 <HAL_GetCurrentCPUID>
 81003b4:	4603      	mov	r3, r0
 81003b6:	2b03      	cmp	r3, #3
 81003b8:	d11e      	bne.n	81003f8 <__io_putchar+0x50>
    {
        RingBuffWrite(pCM7RingBuf, (void*)&ch, 1);
 81003ba:	4b23      	ldr	r3, [pc, #140]	@ (8100448 <__io_putchar+0xa0>)
 81003bc:	681b      	ldr	r3, [r3, #0]
 81003be:	1d39      	adds	r1, r7, #4
 81003c0:	2201      	movs	r2, #1
 81003c2:	4618      	mov	r0, r3
 81003c4:	f000 f94a 	bl	810065c <RingBuffWrite>
        ASSERT(RingBuffIsValid(pCM7RingBuf) == 1);
 81003c8:	4b1f      	ldr	r3, [pc, #124]	@ (8100448 <__io_putchar+0xa0>)
 81003ca:	681b      	ldr	r3, [r3, #0]
 81003cc:	4618      	mov	r0, r3
 81003ce:	f000 f91d 	bl	810060c <RingBuffIsValid>
 81003d2:	4603      	mov	r3, r0
 81003d4:	2b01      	cmp	r3, #1
 81003d6:	d005      	beq.n	81003e4 <__io_putchar+0x3c>
 81003d8:	4b1c      	ldr	r3, [pc, #112]	@ (810044c <__io_putchar+0xa4>)
 81003da:	4a1d      	ldr	r2, [pc, #116]	@ (8100450 <__io_putchar+0xa8>)
 81003dc:	211d      	movs	r1, #29
 81003de:	481d      	ldr	r0, [pc, #116]	@ (8100454 <__io_putchar+0xac>)
 81003e0:	f7ff ffd4 	bl	810038c <__assert_func>
        if((char)ch == '\n')
 81003e4:	687b      	ldr	r3, [r7, #4]
 81003e6:	b2db      	uxtb	r3, r3
 81003e8:	2b0a      	cmp	r3, #10
 81003ea:	d127      	bne.n	810043c <__io_putchar+0x94>
        {
            LoggerWriteToUART(pCM7RingBuf);
 81003ec:	4b16      	ldr	r3, [pc, #88]	@ (8100448 <__io_putchar+0xa0>)
 81003ee:	681b      	ldr	r3, [r3, #0]
 81003f0:	4618      	mov	r0, r3
 81003f2:	f000 f871 	bl	81004d8 <LoggerWriteToUART>
 81003f6:	e021      	b.n	810043c <__io_putchar+0x94>
        }
    }
    else 
    {
        RingBuffWrite(pCM4RingBuf, (void*)&ch, 1);
 81003f8:	4b17      	ldr	r3, [pc, #92]	@ (8100458 <__io_putchar+0xb0>)
 81003fa:	681b      	ldr	r3, [r3, #0]
 81003fc:	1d39      	adds	r1, r7, #4
 81003fe:	2201      	movs	r2, #1
 8100400:	4618      	mov	r0, r3
 8100402:	f000 f92b 	bl	810065c <RingBuffWrite>
        ASSERT(RingBuffIsValid(pCM4RingBuf) == 1);
 8100406:	4b14      	ldr	r3, [pc, #80]	@ (8100458 <__io_putchar+0xb0>)
 8100408:	681b      	ldr	r3, [r3, #0]
 810040a:	4618      	mov	r0, r3
 810040c:	f000 f8fe 	bl	810060c <RingBuffIsValid>
 8100410:	4603      	mov	r3, r0
 8100412:	2b01      	cmp	r3, #1
 8100414:	d005      	beq.n	8100422 <__io_putchar+0x7a>
 8100416:	4b11      	ldr	r3, [pc, #68]	@ (810045c <__io_putchar+0xb4>)
 8100418:	4a0d      	ldr	r2, [pc, #52]	@ (8100450 <__io_putchar+0xa8>)
 810041a:	2126      	movs	r1, #38	@ 0x26
 810041c:	480d      	ldr	r0, [pc, #52]	@ (8100454 <__io_putchar+0xac>)
 810041e:	f7ff ffb5 	bl	810038c <__assert_func>
        if((char)ch == '\n')
 8100422:	687b      	ldr	r3, [r7, #4]
 8100424:	b2db      	uxtb	r3, r3
 8100426:	2b0a      	cmp	r3, #10
 8100428:	d108      	bne.n	810043c <__io_putchar+0x94>
        {
            /*
            * CM4 sends signal to CM7 to send CM4's ring buffer to the UART interface
            */
            uint32_t taskID = SYNC_TASKID_UART_OUT;
 810042a:	2300      	movs	r3, #0
 810042c:	60fb      	str	r3, [r7, #12]
            SyncMailBoxWriteNotify(MAILBOX_CM7_ID, (uint8_t*)&taskID, sizeof(uint32_t));
 810042e:	f107 030c 	add.w	r3, r7, #12
 8100432:	2204      	movs	r2, #4
 8100434:	4619      	mov	r1, r3
 8100436:	2001      	movs	r0, #1
 8100438:	f000 fb0f 	bl	8100a5a <SyncMailBoxWriteNotify>
        }
    }
    return ch;
 810043c:	687b      	ldr	r3, [r7, #4]
}
 810043e:	4618      	mov	r0, r3
 8100440:	3710      	adds	r7, #16
 8100442:	46bd      	mov	sp, r7
 8100444:	bd80      	pop	{r7, pc}
 8100446:	bf00      	nop
 8100448:	1000008c 	.word	0x1000008c
 810044c:	081089b4 	.word	0x081089b4
 8100450:	08108a68 	.word	0x08108a68
 8100454:	081089d8 	.word	0x081089d8
 8100458:	10000088 	.word	0x10000088
 810045c:	08108a08 	.word	0x08108a08

08100460 <LoggerInit>:

STATUS_TYPE LoggerInit(UART_HandleTypeDef *pUART_)
{
 8100460:	b580      	push	{r7, lr}
 8100462:	b082      	sub	sp, #8
 8100464:	af00      	add	r7, sp, #0
 8100466:	6078      	str	r0, [r7, #4]
    pUART = NULL;
 8100468:	4b15      	ldr	r3, [pc, #84]	@ (81004c0 <LoggerInit+0x60>)
 810046a:	2200      	movs	r2, #0
 810046c:	601a      	str	r2, [r3, #0]
    if(HAL_GetCurrentCPUID() == CM7_CPUID && pUART_ != NULL)
 810046e:	f002 f841 	bl	81024f4 <HAL_GetCurrentCPUID>
 8100472:	4603      	mov	r3, r0
 8100474:	2b03      	cmp	r3, #3
 8100476:	d105      	bne.n	8100484 <LoggerInit+0x24>
 8100478:	687b      	ldr	r3, [r7, #4]
 810047a:	2b00      	cmp	r3, #0
 810047c:	d002      	beq.n	8100484 <LoggerInit+0x24>
    {
        pUART = pUART_;
 810047e:	4a10      	ldr	r2, [pc, #64]	@ (81004c0 <LoggerInit+0x60>)
 8100480:	687b      	ldr	r3, [r7, #4]
 8100482:	6013      	str	r3, [r2, #0]
    }
    /*
    * Local variables are not shared among the cores. 
    * So each ring buffer pointer needs to be inited for each core
    */
    pCM4RingBuf = RingBuffCreate((void*)MEM_SHARED_CM4_UART_RINGBUFF_START, MEM_SHARED_CM4_UART_RINGBUFF_TOTAL_LEN);
 8100484:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8100488:	480e      	ldr	r0, [pc, #56]	@ (81004c4 <LoggerInit+0x64>)
 810048a:	f000 f88f 	bl	81005ac <RingBuffCreate>
 810048e:	4603      	mov	r3, r0
 8100490:	4a0d      	ldr	r2, [pc, #52]	@ (81004c8 <LoggerInit+0x68>)
 8100492:	6013      	str	r3, [r2, #0]
    pCM7RingBuf = RingBuffCreate((void*)MEM_SHARED_CM7_UART_RINGBUFF_START, MEM_SHARED_CM7_UART_RINGBUFF_TOTAL_LEN);
 8100494:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8100498:	480c      	ldr	r0, [pc, #48]	@ (81004cc <LoggerInit+0x6c>)
 810049a:	f000 f887 	bl	81005ac <RingBuffCreate>
 810049e:	4603      	mov	r3, r0
 81004a0:	4a0b      	ldr	r2, [pc, #44]	@ (81004d0 <LoggerInit+0x70>)
 81004a2:	6013      	str	r3, [r2, #0]

    if(SyncRegisterHandler(LoggerSyncUARTTaskHandler, SYNC_TASKID_UART_OUT) != 1)
 81004a4:	2100      	movs	r1, #0
 81004a6:	480b      	ldr	r0, [pc, #44]	@ (81004d4 <LoggerInit+0x74>)
 81004a8:	f000 fb2c 	bl	8100b04 <SyncRegisterHandler>
 81004ac:	4603      	mov	r3, r0
 81004ae:	2b01      	cmp	r3, #1
 81004b0:	d001      	beq.n	81004b6 <LoggerInit+0x56>
    {
        return eSTATUS_FAILURE;
 81004b2:	2300      	movs	r3, #0
 81004b4:	e000      	b.n	81004b8 <LoggerInit+0x58>
    }

    return eSTATUS_SUCCESS;
 81004b6:	2301      	movs	r3, #1
}
 81004b8:	4618      	mov	r0, r3
 81004ba:	3708      	adds	r7, #8
 81004bc:	46bd      	mov	sp, r7
 81004be:	bd80      	pop	{r7, pc}
 81004c0:	10000090 	.word	0x10000090
 81004c4:	38000008 	.word	0x38000008
 81004c8:	10000088 	.word	0x10000088
 81004cc:	38000128 	.word	0x38000128
 81004d0:	1000008c 	.word	0x1000008c
 81004d4:	08100529 	.word	0x08100529

081004d8 <LoggerWriteToUART>:

static STATUS_TYPE LoggerWriteToUART(RingBuff volatile *pRingBuf)
{
 81004d8:	b580      	push	{r7, lr}
 81004da:	b084      	sub	sp, #16
 81004dc:	af00      	add	r7, sp, #0
 81004de:	6078      	str	r0, [r7, #4]
    uint32_t len = 0;
 81004e0:	2300      	movs	r3, #0
 81004e2:	60fb      	str	r3, [r7, #12]
    void *pBufToTransmit = NULL;
 81004e4:	2300      	movs	r3, #0
 81004e6:	60bb      	str	r3, [r7, #8]

    send:
    len = RingBuffGetLinearBlockReadLength(pRingBuf);
 81004e8:	6878      	ldr	r0, [r7, #4]
 81004ea:	f000 f9f3 	bl	81008d4 <RingBuffGetLinearBlockReadLength>
 81004ee:	60f8      	str	r0, [r7, #12]
    if(len > 0)
 81004f0:	68fb      	ldr	r3, [r7, #12]
 81004f2:	2b00      	cmp	r3, #0
 81004f4:	d011      	beq.n	810051a <LoggerWriteToUART+0x42>
    {
        pBufToTransmit = RingBuffGetLinearBlockReadAddress(pRingBuf);
 81004f6:	6878      	ldr	r0, [r7, #4]
 81004f8:	f000 f9c2 	bl	8100880 <RingBuffGetLinearBlockReadAddress>
 81004fc:	60b8      	str	r0, [r7, #8]
        HAL_UART_Transmit(pUART, pBufToTransmit, len, 1000);
 81004fe:	4b09      	ldr	r3, [pc, #36]	@ (8100524 <LoggerWriteToUART+0x4c>)
 8100500:	6818      	ldr	r0, [r3, #0]
 8100502:	68fb      	ldr	r3, [r7, #12]
 8100504:	b29a      	uxth	r2, r3
 8100506:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 810050a:	68b9      	ldr	r1, [r7, #8]
 810050c:	f006 fc20 	bl	8106d50 <HAL_UART_Transmit>
        RingBuffSkip(pRingBuf, len);
 8100510:	68f9      	ldr	r1, [r7, #12]
 8100512:	6878      	ldr	r0, [r7, #4]
 8100514:	f000 fa20 	bl	8100958 <RingBuffSkip>
        /* Check for anything in the overflow buffer */
        goto send;
 8100518:	e7e6      	b.n	81004e8 <LoggerWriteToUART+0x10>
    }
    return eSTATUS_SUCCESS;
 810051a:	2301      	movs	r3, #1
}
 810051c:	4618      	mov	r0, r3
 810051e:	3710      	adds	r7, #16
 8100520:	46bd      	mov	sp, r7
 8100522:	bd80      	pop	{r7, pc}
 8100524:	10000090 	.word	0x10000090

08100528 <LoggerSyncUARTTaskHandler>:

static STATUS_TYPE LoggerSyncUARTTaskHandler(void)
{
 8100528:	b580      	push	{r7, lr}
 810052a:	af00      	add	r7, sp, #0
    if(HAL_GetCurrentCPUID() == CM7_CPUID)
 810052c:	f001 ffe2 	bl	81024f4 <HAL_GetCurrentCPUID>
 8100530:	4603      	mov	r3, r0
 8100532:	2b03      	cmp	r3, #3
 8100534:	d104      	bne.n	8100540 <LoggerSyncUARTTaskHandler+0x18>
    {
        LoggerWriteToUART(pCM4RingBuf);
 8100536:	4b04      	ldr	r3, [pc, #16]	@ (8100548 <LoggerSyncUARTTaskHandler+0x20>)
 8100538:	681b      	ldr	r3, [r3, #0]
 810053a:	4618      	mov	r0, r3
 810053c:	f7ff ffcc 	bl	81004d8 <LoggerWriteToUART>
    }
    return eSTATUS_SUCCESS;
 8100540:	2301      	movs	r3, #1
 8100542:	4618      	mov	r0, r3
 8100544:	bd80      	pop	{r7, pc}
 8100546:	bf00      	nop
 8100548:	10000088 	.word	0x10000088

0810054c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 810054c:	b480      	push	{r7}
 810054e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100550:	4b09      	ldr	r3, [pc, #36]	@ (8100578 <SystemInit+0x2c>)
 8100552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8100556:	4a08      	ldr	r2, [pc, #32]	@ (8100578 <SystemInit+0x2c>)
 8100558:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 810055c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100560:	4b05      	ldr	r3, [pc, #20]	@ (8100578 <SystemInit+0x2c>)
 8100562:	691b      	ldr	r3, [r3, #16]
 8100564:	4a04      	ldr	r2, [pc, #16]	@ (8100578 <SystemInit+0x2c>)
 8100566:	f043 0310 	orr.w	r3, r3, #16
 810056a:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 810056c:	bf00      	nop
 810056e:	46bd      	mov	sp, r7
 8100570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100574:	4770      	bx	lr
 8100576:	bf00      	nop
 8100578:	e000ed00 	.word	0xe000ed00

0810057c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 810057c:	b480      	push	{r7}
 810057e:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8100580:	4b09      	ldr	r3, [pc, #36]	@ (81005a8 <ExitRun0Mode+0x2c>)
 8100582:	68db      	ldr	r3, [r3, #12]
 8100584:	4a08      	ldr	r2, [pc, #32]	@ (81005a8 <ExitRun0Mode+0x2c>)
 8100586:	f023 0302 	bic.w	r3, r3, #2
 810058a:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 810058c:	bf00      	nop
 810058e:	4b06      	ldr	r3, [pc, #24]	@ (81005a8 <ExitRun0Mode+0x2c>)
 8100590:	685b      	ldr	r3, [r3, #4]
 8100592:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8100596:	2b00      	cmp	r3, #0
 8100598:	d0f9      	beq.n	810058e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 810059a:	bf00      	nop
 810059c:	bf00      	nop
 810059e:	46bd      	mov	sp, r7
 81005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81005a4:	4770      	bx	lr
 81005a6:	bf00      	nop
 81005a8:	58024800 	.word	0x58024800

081005ac <RingBuffCreate>:
 * \param[in]       buff: Buffer handle
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
RINGBUFF_VOLATILE RingBuff* RingBuffCreate(void* pBuff, size_t size) {
 81005ac:	b580      	push	{r7, lr}
 81005ae:	b084      	sub	sp, #16
 81005b0:	af00      	add	r7, sp, #0
 81005b2:	6078      	str	r0, [r7, #4]
 81005b4:	6039      	str	r1, [r7, #0]
    if (pBuff == NULL || size == 0 || size < (sizeof(RingBuff) + 1)) {
 81005b6:	687b      	ldr	r3, [r7, #4]
 81005b8:	2b00      	cmp	r3, #0
 81005ba:	d005      	beq.n	81005c8 <RingBuffCreate+0x1c>
 81005bc:	683b      	ldr	r3, [r7, #0]
 81005be:	2b00      	cmp	r3, #0
 81005c0:	d002      	beq.n	81005c8 <RingBuffCreate+0x1c>
 81005c2:	683b      	ldr	r3, [r7, #0]
 81005c4:	2b20      	cmp	r3, #32
 81005c6:	d801      	bhi.n	81005cc <RingBuffCreate+0x20>
        return NULL;
 81005c8:	2300      	movs	r3, #0
 81005ca:	e017      	b.n	81005fc <RingBuffCreate+0x50>
    }

    RINGBUFF_VOLATILE RingBuff *pRingBuf = (RingBuff*)pBuff;
 81005cc:	687b      	ldr	r3, [r7, #4]
 81005ce:	60fb      	str	r3, [r7, #12]
    BUF_MEMSET((void *)pRingBuf, 0x00, sizeof(RingBuff));
 81005d0:	2220      	movs	r2, #32
 81005d2:	2100      	movs	r1, #0
 81005d4:	68f8      	ldr	r0, [r7, #12]
 81005d6:	f007 fc51 	bl	8107e7c <memset>

    pRingBuf->size = size - sizeof(RingBuff);
 81005da:	683b      	ldr	r3, [r7, #0]
 81005dc:	f1a3 0220 	sub.w	r2, r3, #32
 81005e0:	68fb      	ldr	r3, [r7, #12]
 81005e2:	609a      	str	r2, [r3, #8]
    pRingBuf->buff = ((uint8_t*) ((uintptr_t)pBuff) + sizeof(RingBuff));
 81005e4:	687b      	ldr	r3, [r7, #4]
 81005e6:	f103 0220 	add.w	r2, r3, #32
 81005ea:	68fb      	ldr	r3, [r7, #12]
 81005ec:	605a      	str	r2, [r3, #4]

    pRingBuf->magic1 = 0xDEADBEEF;
 81005ee:	68fb      	ldr	r3, [r7, #12]
 81005f0:	4a04      	ldr	r2, [pc, #16]	@ (8100604 <RingBuffCreate+0x58>)
 81005f2:	601a      	str	r2, [r3, #0]
    pRingBuf->magic2 = ~0xDEADBEEF;
 81005f4:	68fb      	ldr	r3, [r7, #12]
 81005f6:	4a04      	ldr	r2, [pc, #16]	@ (8100608 <RingBuffCreate+0x5c>)
 81005f8:	619a      	str	r2, [r3, #24]

    return pRingBuf;
 81005fa:	68fb      	ldr	r3, [r7, #12]
}
 81005fc:	4618      	mov	r0, r3
 81005fe:	3710      	adds	r7, #16
 8100600:	46bd      	mov	sp, r7
 8100602:	bd80      	pop	{r7, pc}
 8100604:	deadbeef 	.word	0xdeadbeef
 8100608:	21524110 	.word	0x21524110

0810060c <RingBuffIsValid>:
/**
 * \brief           Check if ringbuff is initialized and ready to use
 * \param[in]       buff: Buffer handle
 * \return          `1` if ready, `0` otherwise
 */
STATUS_TYPE RingBuffIsValid(RINGBUFF_VOLATILE RingBuff* buff) {
 810060c:	b480      	push	{r7}
 810060e:	b083      	sub	sp, #12
 8100610:	af00      	add	r7, sp, #0
 8100612:	6078      	str	r0, [r7, #4]
    return BUF_IS_VALID(buff);
 8100614:	687b      	ldr	r3, [r7, #4]
 8100616:	2b00      	cmp	r3, #0
 8100618:	d013      	beq.n	8100642 <RingBuffIsValid+0x36>
 810061a:	687b      	ldr	r3, [r7, #4]
 810061c:	681b      	ldr	r3, [r3, #0]
 810061e:	4a0d      	ldr	r2, [pc, #52]	@ (8100654 <RingBuffIsValid+0x48>)
 8100620:	4293      	cmp	r3, r2
 8100622:	d10e      	bne.n	8100642 <RingBuffIsValid+0x36>
 8100624:	687b      	ldr	r3, [r7, #4]
 8100626:	699b      	ldr	r3, [r3, #24]
 8100628:	4a0b      	ldr	r2, [pc, #44]	@ (8100658 <RingBuffIsValid+0x4c>)
 810062a:	4293      	cmp	r3, r2
 810062c:	d109      	bne.n	8100642 <RingBuffIsValid+0x36>
 810062e:	687b      	ldr	r3, [r7, #4]
 8100630:	685b      	ldr	r3, [r3, #4]
 8100632:	2b00      	cmp	r3, #0
 8100634:	d005      	beq.n	8100642 <RingBuffIsValid+0x36>
 8100636:	687b      	ldr	r3, [r7, #4]
 8100638:	689b      	ldr	r3, [r3, #8]
 810063a:	2b00      	cmp	r3, #0
 810063c:	d001      	beq.n	8100642 <RingBuffIsValid+0x36>
 810063e:	2301      	movs	r3, #1
 8100640:	e000      	b.n	8100644 <RingBuffIsValid+0x38>
 8100642:	2300      	movs	r3, #0
 8100644:	b2db      	uxtb	r3, r3
}
 8100646:	4618      	mov	r0, r3
 8100648:	370c      	adds	r7, #12
 810064a:	46bd      	mov	sp, r7
 810064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100650:	4770      	bx	lr
 8100652:	bf00      	nop
 8100654:	deadbeef 	.word	0xdeadbeef
 8100658:	21524110 	.word	0x21524110

0810065c <RingBuffWrite>:
 * \return          Number of bytes written to buffer.
 *                      When returned value is less than `btw`, there was no enough memory available
 *                      to copy full data array
 */
size_t
RingBuffWrite(RINGBUFF_VOLATILE RingBuff* buff, const void* data, size_t btw) {
 810065c:	b580      	push	{r7, lr}
 810065e:	b088      	sub	sp, #32
 8100660:	af00      	add	r7, sp, #0
 8100662:	60f8      	str	r0, [r7, #12]
 8100664:	60b9      	str	r1, [r7, #8]
 8100666:	607a      	str	r2, [r7, #4]
    size_t tocopy, free;
    const uint8_t* d = data;
 8100668:	68bb      	ldr	r3, [r7, #8]
 810066a:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 810066c:	68fb      	ldr	r3, [r7, #12]
 810066e:	2b00      	cmp	r3, #0
 8100670:	d017      	beq.n	81006a2 <RingBuffWrite+0x46>
 8100672:	68fb      	ldr	r3, [r7, #12]
 8100674:	681b      	ldr	r3, [r3, #0]
 8100676:	4a3b      	ldr	r2, [pc, #236]	@ (8100764 <RingBuffWrite+0x108>)
 8100678:	4293      	cmp	r3, r2
 810067a:	d112      	bne.n	81006a2 <RingBuffWrite+0x46>
 810067c:	68fb      	ldr	r3, [r7, #12]
 810067e:	699b      	ldr	r3, [r3, #24]
 8100680:	4a39      	ldr	r2, [pc, #228]	@ (8100768 <RingBuffWrite+0x10c>)
 8100682:	4293      	cmp	r3, r2
 8100684:	d10d      	bne.n	81006a2 <RingBuffWrite+0x46>
 8100686:	68fb      	ldr	r3, [r7, #12]
 8100688:	685b      	ldr	r3, [r3, #4]
 810068a:	2b00      	cmp	r3, #0
 810068c:	d009      	beq.n	81006a2 <RingBuffWrite+0x46>
 810068e:	68fb      	ldr	r3, [r7, #12]
 8100690:	689b      	ldr	r3, [r3, #8]
 8100692:	2b00      	cmp	r3, #0
 8100694:	d005      	beq.n	81006a2 <RingBuffWrite+0x46>
 8100696:	68bb      	ldr	r3, [r7, #8]
 8100698:	2b00      	cmp	r3, #0
 810069a:	d002      	beq.n	81006a2 <RingBuffWrite+0x46>
 810069c:	687b      	ldr	r3, [r7, #4]
 810069e:	2b00      	cmp	r3, #0
 81006a0:	d101      	bne.n	81006a6 <RingBuffWrite+0x4a>
        return 0;
 81006a2:	2300      	movs	r3, #0
 81006a4:	e059      	b.n	810075a <RingBuffWrite+0xfe>
    }

    /* Calculate maximum number of bytes available to write */
    free = RingBuffGetFree(buff);
 81006a6:	68f8      	ldr	r0, [r7, #12]
 81006a8:	f000 f860 	bl	810076c <RingBuffGetFree>
 81006ac:	61b8      	str	r0, [r7, #24]
    btw = BUF_MIN(free, btw);
 81006ae:	687a      	ldr	r2, [r7, #4]
 81006b0:	69bb      	ldr	r3, [r7, #24]
 81006b2:	4293      	cmp	r3, r2
 81006b4:	bf28      	it	cs
 81006b6:	4613      	movcs	r3, r2
 81006b8:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 81006ba:	687b      	ldr	r3, [r7, #4]
 81006bc:	2b00      	cmp	r3, #0
 81006be:	d101      	bne.n	81006c4 <RingBuffWrite+0x68>
        return 0;
 81006c0:	2300      	movs	r3, #0
 81006c2:	e04a      	b.n	810075a <RingBuffWrite+0xfe>
    }

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->w, btw);
 81006c4:	68fb      	ldr	r3, [r7, #12]
 81006c6:	689a      	ldr	r2, [r3, #8]
 81006c8:	68fb      	ldr	r3, [r7, #12]
 81006ca:	691b      	ldr	r3, [r3, #16]
 81006cc:	1ad3      	subs	r3, r2, r3
 81006ce:	687a      	ldr	r2, [r7, #4]
 81006d0:	429a      	cmp	r2, r3
 81006d2:	d905      	bls.n	81006e0 <RingBuffWrite+0x84>
 81006d4:	68fb      	ldr	r3, [r7, #12]
 81006d6:	689a      	ldr	r2, [r3, #8]
 81006d8:	68fb      	ldr	r3, [r7, #12]
 81006da:	691b      	ldr	r3, [r3, #16]
 81006dc:	1ad3      	subs	r3, r2, r3
 81006de:	e000      	b.n	81006e2 <RingBuffWrite+0x86>
 81006e0:	687b      	ldr	r3, [r7, #4]
 81006e2:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(&buff->buff[buff->w], d, tocopy);
 81006e4:	68fb      	ldr	r3, [r7, #12]
 81006e6:	685a      	ldr	r2, [r3, #4]
 81006e8:	68fb      	ldr	r3, [r7, #12]
 81006ea:	691b      	ldr	r3, [r3, #16]
 81006ec:	4413      	add	r3, r2
 81006ee:	697a      	ldr	r2, [r7, #20]
 81006f0:	69f9      	ldr	r1, [r7, #28]
 81006f2:	4618      	mov	r0, r3
 81006f4:	f007 fc3d 	bl	8107f72 <memcpy>
    buff->w += tocopy;
 81006f8:	68fb      	ldr	r3, [r7, #12]
 81006fa:	691a      	ldr	r2, [r3, #16]
 81006fc:	697b      	ldr	r3, [r7, #20]
 81006fe:	441a      	add	r2, r3
 8100700:	68fb      	ldr	r3, [r7, #12]
 8100702:	611a      	str	r2, [r3, #16]
    btw -= tocopy;
 8100704:	687a      	ldr	r2, [r7, #4]
 8100706:	697b      	ldr	r3, [r7, #20]
 8100708:	1ad3      	subs	r3, r2, r3
 810070a:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 810070c:	687b      	ldr	r3, [r7, #4]
 810070e:	2b00      	cmp	r3, #0
 8100710:	d00b      	beq.n	810072a <RingBuffWrite+0xce>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 8100712:	68fb      	ldr	r3, [r7, #12]
 8100714:	6858      	ldr	r0, [r3, #4]
 8100716:	69fa      	ldr	r2, [r7, #28]
 8100718:	697b      	ldr	r3, [r7, #20]
 810071a:	4413      	add	r3, r2
 810071c:	687a      	ldr	r2, [r7, #4]
 810071e:	4619      	mov	r1, r3
 8100720:	f007 fc27 	bl	8107f72 <memcpy>
        buff->w = btw;
 8100724:	68fb      	ldr	r3, [r7, #12]
 8100726:	687a      	ldr	r2, [r7, #4]
 8100728:	611a      	str	r2, [r3, #16]
    }

    /* Step 3: Check end of buffer */
    if (buff->w >= buff->size) {
 810072a:	68fb      	ldr	r3, [r7, #12]
 810072c:	691a      	ldr	r2, [r3, #16]
 810072e:	68fb      	ldr	r3, [r7, #12]
 8100730:	689b      	ldr	r3, [r3, #8]
 8100732:	429a      	cmp	r2, r3
 8100734:	d302      	bcc.n	810073c <RingBuffWrite+0xe0>
        buff->w = 0;
 8100736:	68fb      	ldr	r3, [r7, #12]
 8100738:	2200      	movs	r2, #0
 810073a:	611a      	str	r2, [r3, #16]
    }
    BUF_SEND_EVT(buff, RINGBUFF_EVT_WRITE, tocopy + btw);
 810073c:	68fb      	ldr	r3, [r7, #12]
 810073e:	695b      	ldr	r3, [r3, #20]
 8100740:	2b00      	cmp	r3, #0
 8100742:	d007      	beq.n	8100754 <RingBuffWrite+0xf8>
 8100744:	68fb      	ldr	r3, [r7, #12]
 8100746:	695b      	ldr	r3, [r3, #20]
 8100748:	6979      	ldr	r1, [r7, #20]
 810074a:	687a      	ldr	r2, [r7, #4]
 810074c:	440a      	add	r2, r1
 810074e:	2101      	movs	r1, #1
 8100750:	68f8      	ldr	r0, [r7, #12]
 8100752:	4798      	blx	r3
    return tocopy + btw;
 8100754:	697a      	ldr	r2, [r7, #20]
 8100756:	687b      	ldr	r3, [r7, #4]
 8100758:	4413      	add	r3, r2
}
 810075a:	4618      	mov	r0, r3
 810075c:	3720      	adds	r7, #32
 810075e:	46bd      	mov	sp, r7
 8100760:	bd80      	pop	{r7, pc}
 8100762:	bf00      	nop
 8100764:	deadbeef 	.word	0xdeadbeef
 8100768:	21524110 	.word	0x21524110

0810076c <RingBuffGetFree>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
RingBuffGetFree(RINGBUFF_VOLATILE RingBuff* buff) {
 810076c:	b480      	push	{r7}
 810076e:	b087      	sub	sp, #28
 8100770:	af00      	add	r7, sp, #0
 8100772:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 8100774:	687b      	ldr	r3, [r7, #4]
 8100776:	2b00      	cmp	r3, #0
 8100778:	d011      	beq.n	810079e <RingBuffGetFree+0x32>
 810077a:	687b      	ldr	r3, [r7, #4]
 810077c:	681b      	ldr	r3, [r3, #0]
 810077e:	4a1c      	ldr	r2, [pc, #112]	@ (81007f0 <RingBuffGetFree+0x84>)
 8100780:	4293      	cmp	r3, r2
 8100782:	d10c      	bne.n	810079e <RingBuffGetFree+0x32>
 8100784:	687b      	ldr	r3, [r7, #4]
 8100786:	699b      	ldr	r3, [r3, #24]
 8100788:	4a1a      	ldr	r2, [pc, #104]	@ (81007f4 <RingBuffGetFree+0x88>)
 810078a:	4293      	cmp	r3, r2
 810078c:	d107      	bne.n	810079e <RingBuffGetFree+0x32>
 810078e:	687b      	ldr	r3, [r7, #4]
 8100790:	685b      	ldr	r3, [r3, #4]
 8100792:	2b00      	cmp	r3, #0
 8100794:	d003      	beq.n	810079e <RingBuffGetFree+0x32>
 8100796:	687b      	ldr	r3, [r7, #4]
 8100798:	689b      	ldr	r3, [r3, #8]
 810079a:	2b00      	cmp	r3, #0
 810079c:	d101      	bne.n	81007a2 <RingBuffGetFree+0x36>
        return 0;
 810079e:	2300      	movs	r3, #0
 81007a0:	e01f      	b.n	81007e2 <RingBuffGetFree+0x76>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 81007a2:	687b      	ldr	r3, [r7, #4]
 81007a4:	691b      	ldr	r3, [r3, #16]
 81007a6:	613b      	str	r3, [r7, #16]
    r = buff->r;
 81007a8:	687b      	ldr	r3, [r7, #4]
 81007aa:	68db      	ldr	r3, [r3, #12]
 81007ac:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 81007ae:	693a      	ldr	r2, [r7, #16]
 81007b0:	68fb      	ldr	r3, [r7, #12]
 81007b2:	429a      	cmp	r2, r3
 81007b4:	d103      	bne.n	81007be <RingBuffGetFree+0x52>
        size = buff->size;
 81007b6:	687b      	ldr	r3, [r7, #4]
 81007b8:	689b      	ldr	r3, [r3, #8]
 81007ba:	617b      	str	r3, [r7, #20]
 81007bc:	e00f      	b.n	81007de <RingBuffGetFree+0x72>
    } else if (r > w) {
 81007be:	68fa      	ldr	r2, [r7, #12]
 81007c0:	693b      	ldr	r3, [r7, #16]
 81007c2:	429a      	cmp	r2, r3
 81007c4:	d904      	bls.n	81007d0 <RingBuffGetFree+0x64>
        size = r - w;
 81007c6:	68fa      	ldr	r2, [r7, #12]
 81007c8:	693b      	ldr	r3, [r7, #16]
 81007ca:	1ad3      	subs	r3, r2, r3
 81007cc:	617b      	str	r3, [r7, #20]
 81007ce:	e006      	b.n	81007de <RingBuffGetFree+0x72>
    } else {
        size = buff->size - (w - r);
 81007d0:	687b      	ldr	r3, [r7, #4]
 81007d2:	689a      	ldr	r2, [r3, #8]
 81007d4:	68f9      	ldr	r1, [r7, #12]
 81007d6:	693b      	ldr	r3, [r7, #16]
 81007d8:	1acb      	subs	r3, r1, r3
 81007da:	4413      	add	r3, r2
 81007dc:	617b      	str	r3, [r7, #20]
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 81007de:	697b      	ldr	r3, [r7, #20]
 81007e0:	3b01      	subs	r3, #1
}
 81007e2:	4618      	mov	r0, r3
 81007e4:	371c      	adds	r7, #28
 81007e6:	46bd      	mov	sp, r7
 81007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007ec:	4770      	bx	lr
 81007ee:	bf00      	nop
 81007f0:	deadbeef 	.word	0xdeadbeef
 81007f4:	21524110 	.word	0x21524110

081007f8 <RingBuffGetFull>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
RingBuffGetFull(RINGBUFF_VOLATILE RingBuff* buff) {
 81007f8:	b480      	push	{r7}
 81007fa:	b087      	sub	sp, #28
 81007fc:	af00      	add	r7, sp, #0
 81007fe:	6078      	str	r0, [r7, #4]
    size_t w, r, size;

    if (!BUF_IS_VALID(buff)) {
 8100800:	687b      	ldr	r3, [r7, #4]
 8100802:	2b00      	cmp	r3, #0
 8100804:	d011      	beq.n	810082a <RingBuffGetFull+0x32>
 8100806:	687b      	ldr	r3, [r7, #4]
 8100808:	681b      	ldr	r3, [r3, #0]
 810080a:	4a1b      	ldr	r2, [pc, #108]	@ (8100878 <RingBuffGetFull+0x80>)
 810080c:	4293      	cmp	r3, r2
 810080e:	d10c      	bne.n	810082a <RingBuffGetFull+0x32>
 8100810:	687b      	ldr	r3, [r7, #4]
 8100812:	699b      	ldr	r3, [r3, #24]
 8100814:	4a19      	ldr	r2, [pc, #100]	@ (810087c <RingBuffGetFull+0x84>)
 8100816:	4293      	cmp	r3, r2
 8100818:	d107      	bne.n	810082a <RingBuffGetFull+0x32>
 810081a:	687b      	ldr	r3, [r7, #4]
 810081c:	685b      	ldr	r3, [r3, #4]
 810081e:	2b00      	cmp	r3, #0
 8100820:	d003      	beq.n	810082a <RingBuffGetFull+0x32>
 8100822:	687b      	ldr	r3, [r7, #4]
 8100824:	689b      	ldr	r3, [r3, #8]
 8100826:	2b00      	cmp	r3, #0
 8100828:	d101      	bne.n	810082e <RingBuffGetFull+0x36>
        return 0;
 810082a:	2300      	movs	r3, #0
 810082c:	e01d      	b.n	810086a <RingBuffGetFull+0x72>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 810082e:	687b      	ldr	r3, [r7, #4]
 8100830:	691b      	ldr	r3, [r3, #16]
 8100832:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8100834:	687b      	ldr	r3, [r7, #4]
 8100836:	68db      	ldr	r3, [r3, #12]
 8100838:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 810083a:	693a      	ldr	r2, [r7, #16]
 810083c:	68fb      	ldr	r3, [r7, #12]
 810083e:	429a      	cmp	r2, r3
 8100840:	d102      	bne.n	8100848 <RingBuffGetFull+0x50>
        size = 0;
 8100842:	2300      	movs	r3, #0
 8100844:	617b      	str	r3, [r7, #20]
 8100846:	e00f      	b.n	8100868 <RingBuffGetFull+0x70>
    } else if (w > r) {
 8100848:	693a      	ldr	r2, [r7, #16]
 810084a:	68fb      	ldr	r3, [r7, #12]
 810084c:	429a      	cmp	r2, r3
 810084e:	d904      	bls.n	810085a <RingBuffGetFull+0x62>
        size = w - r;
 8100850:	693a      	ldr	r2, [r7, #16]
 8100852:	68fb      	ldr	r3, [r7, #12]
 8100854:	1ad3      	subs	r3, r2, r3
 8100856:	617b      	str	r3, [r7, #20]
 8100858:	e006      	b.n	8100868 <RingBuffGetFull+0x70>
    } else {
        size = buff->size - (r - w);
 810085a:	687b      	ldr	r3, [r7, #4]
 810085c:	689a      	ldr	r2, [r3, #8]
 810085e:	6939      	ldr	r1, [r7, #16]
 8100860:	68fb      	ldr	r3, [r7, #12]
 8100862:	1acb      	subs	r3, r1, r3
 8100864:	4413      	add	r3, r2
 8100866:	617b      	str	r3, [r7, #20]
    }
    return size;
 8100868:	697b      	ldr	r3, [r7, #20]
}
 810086a:	4618      	mov	r0, r3
 810086c:	371c      	adds	r7, #28
 810086e:	46bd      	mov	sp, r7
 8100870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100874:	4770      	bx	lr
 8100876:	bf00      	nop
 8100878:	deadbeef 	.word	0xdeadbeef
 810087c:	21524110 	.word	0x21524110

08100880 <RingBuffGetLinearBlockReadAddress>:
 * \brief           Get linear address for buffer for fast read
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer start address
 */
void *
RingBuffGetLinearBlockReadAddress(RINGBUFF_VOLATILE RingBuff* buff) {
 8100880:	b480      	push	{r7}
 8100882:	b083      	sub	sp, #12
 8100884:	af00      	add	r7, sp, #0
 8100886:	6078      	str	r0, [r7, #4]
    if (!BUF_IS_VALID(buff)) {
 8100888:	687b      	ldr	r3, [r7, #4]
 810088a:	2b00      	cmp	r3, #0
 810088c:	d011      	beq.n	81008b2 <RingBuffGetLinearBlockReadAddress+0x32>
 810088e:	687b      	ldr	r3, [r7, #4]
 8100890:	681b      	ldr	r3, [r3, #0]
 8100892:	4a0e      	ldr	r2, [pc, #56]	@ (81008cc <RingBuffGetLinearBlockReadAddress+0x4c>)
 8100894:	4293      	cmp	r3, r2
 8100896:	d10c      	bne.n	81008b2 <RingBuffGetLinearBlockReadAddress+0x32>
 8100898:	687b      	ldr	r3, [r7, #4]
 810089a:	699b      	ldr	r3, [r3, #24]
 810089c:	4a0c      	ldr	r2, [pc, #48]	@ (81008d0 <RingBuffGetLinearBlockReadAddress+0x50>)
 810089e:	4293      	cmp	r3, r2
 81008a0:	d107      	bne.n	81008b2 <RingBuffGetLinearBlockReadAddress+0x32>
 81008a2:	687b      	ldr	r3, [r7, #4]
 81008a4:	685b      	ldr	r3, [r3, #4]
 81008a6:	2b00      	cmp	r3, #0
 81008a8:	d003      	beq.n	81008b2 <RingBuffGetLinearBlockReadAddress+0x32>
 81008aa:	687b      	ldr	r3, [r7, #4]
 81008ac:	689b      	ldr	r3, [r3, #8]
 81008ae:	2b00      	cmp	r3, #0
 81008b0:	d101      	bne.n	81008b6 <RingBuffGetLinearBlockReadAddress+0x36>
        return NULL;
 81008b2:	2300      	movs	r3, #0
 81008b4:	e004      	b.n	81008c0 <RingBuffGetLinearBlockReadAddress+0x40>
    }
    return &buff->buff[buff->r];
 81008b6:	687b      	ldr	r3, [r7, #4]
 81008b8:	685a      	ldr	r2, [r3, #4]
 81008ba:	687b      	ldr	r3, [r7, #4]
 81008bc:	68db      	ldr	r3, [r3, #12]
 81008be:	4413      	add	r3, r2
}
 81008c0:	4618      	mov	r0, r3
 81008c2:	370c      	adds	r7, #12
 81008c4:	46bd      	mov	sp, r7
 81008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008ca:	4770      	bx	lr
 81008cc:	deadbeef 	.word	0xdeadbeef
 81008d0:	21524110 	.word	0x21524110

081008d4 <RingBuffGetLinearBlockReadLength>:
 * \brief           Get length of linear block address before it overflows for read operation
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer size in units of bytes for read operation
 */
size_t
RingBuffGetLinearBlockReadLength(RINGBUFF_VOLATILE RingBuff* buff) {
 81008d4:	b480      	push	{r7}
 81008d6:	b087      	sub	sp, #28
 81008d8:	af00      	add	r7, sp, #0
 81008da:	6078      	str	r0, [r7, #4]
    size_t w, r, len;

    if (!BUF_IS_VALID(buff)) {
 81008dc:	687b      	ldr	r3, [r7, #4]
 81008de:	2b00      	cmp	r3, #0
 81008e0:	d011      	beq.n	8100906 <RingBuffGetLinearBlockReadLength+0x32>
 81008e2:	687b      	ldr	r3, [r7, #4]
 81008e4:	681b      	ldr	r3, [r3, #0]
 81008e6:	4a1a      	ldr	r2, [pc, #104]	@ (8100950 <RingBuffGetLinearBlockReadLength+0x7c>)
 81008e8:	4293      	cmp	r3, r2
 81008ea:	d10c      	bne.n	8100906 <RingBuffGetLinearBlockReadLength+0x32>
 81008ec:	687b      	ldr	r3, [r7, #4]
 81008ee:	699b      	ldr	r3, [r3, #24]
 81008f0:	4a18      	ldr	r2, [pc, #96]	@ (8100954 <RingBuffGetLinearBlockReadLength+0x80>)
 81008f2:	4293      	cmp	r3, r2
 81008f4:	d107      	bne.n	8100906 <RingBuffGetLinearBlockReadLength+0x32>
 81008f6:	687b      	ldr	r3, [r7, #4]
 81008f8:	685b      	ldr	r3, [r3, #4]
 81008fa:	2b00      	cmp	r3, #0
 81008fc:	d003      	beq.n	8100906 <RingBuffGetLinearBlockReadLength+0x32>
 81008fe:	687b      	ldr	r3, [r7, #4]
 8100900:	689b      	ldr	r3, [r3, #8]
 8100902:	2b00      	cmp	r3, #0
 8100904:	d101      	bne.n	810090a <RingBuffGetLinearBlockReadLength+0x36>
        return 0;
 8100906:	2300      	movs	r3, #0
 8100908:	e01b      	b.n	8100942 <RingBuffGetLinearBlockReadLength+0x6e>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 810090a:	687b      	ldr	r3, [r7, #4]
 810090c:	691b      	ldr	r3, [r3, #16]
 810090e:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8100910:	687b      	ldr	r3, [r7, #4]
 8100912:	68db      	ldr	r3, [r3, #12]
 8100914:	60fb      	str	r3, [r7, #12]
    if (w > r) {
 8100916:	693a      	ldr	r2, [r7, #16]
 8100918:	68fb      	ldr	r3, [r7, #12]
 810091a:	429a      	cmp	r2, r3
 810091c:	d904      	bls.n	8100928 <RingBuffGetLinearBlockReadLength+0x54>
        len = w - r;
 810091e:	693a      	ldr	r2, [r7, #16]
 8100920:	68fb      	ldr	r3, [r7, #12]
 8100922:	1ad3      	subs	r3, r2, r3
 8100924:	617b      	str	r3, [r7, #20]
 8100926:	e00b      	b.n	8100940 <RingBuffGetLinearBlockReadLength+0x6c>
    } else if (r > w) {
 8100928:	68fa      	ldr	r2, [r7, #12]
 810092a:	693b      	ldr	r3, [r7, #16]
 810092c:	429a      	cmp	r2, r3
 810092e:	d905      	bls.n	810093c <RingBuffGetLinearBlockReadLength+0x68>
        len = buff->size - r;
 8100930:	687b      	ldr	r3, [r7, #4]
 8100932:	689a      	ldr	r2, [r3, #8]
 8100934:	68fb      	ldr	r3, [r7, #12]
 8100936:	1ad3      	subs	r3, r2, r3
 8100938:	617b      	str	r3, [r7, #20]
 810093a:	e001      	b.n	8100940 <RingBuffGetLinearBlockReadLength+0x6c>
    } else {
        len = 0;
 810093c:	2300      	movs	r3, #0
 810093e:	617b      	str	r3, [r7, #20]
    }
    return len;
 8100940:	697b      	ldr	r3, [r7, #20]
}
 8100942:	4618      	mov	r0, r3
 8100944:	371c      	adds	r7, #28
 8100946:	46bd      	mov	sp, r7
 8100948:	f85d 7b04 	ldr.w	r7, [sp], #4
 810094c:	4770      	bx	lr
 810094e:	bf00      	nop
 8100950:	deadbeef 	.word	0xdeadbeef
 8100954:	21524110 	.word	0x21524110

08100958 <RingBuffSkip>:
 * \param[in]       buff: Buffer handle
 * \param[in]       len: Number of bytes to skip and mark as read
 * \return          Number of bytes skipped
 */
size_t
RingBuffSkip(RINGBUFF_VOLATILE RingBuff* buff, size_t len) {
 8100958:	b580      	push	{r7, lr}
 810095a:	b084      	sub	sp, #16
 810095c:	af00      	add	r7, sp, #0
 810095e:	6078      	str	r0, [r7, #4]
 8100960:	6039      	str	r1, [r7, #0]
    size_t full;

    if (!BUF_IS_VALID(buff) || len == 0) {
 8100962:	687b      	ldr	r3, [r7, #4]
 8100964:	2b00      	cmp	r3, #0
 8100966:	d014      	beq.n	8100992 <RingBuffSkip+0x3a>
 8100968:	687b      	ldr	r3, [r7, #4]
 810096a:	681b      	ldr	r3, [r3, #0]
 810096c:	4a20      	ldr	r2, [pc, #128]	@ (81009f0 <RingBuffSkip+0x98>)
 810096e:	4293      	cmp	r3, r2
 8100970:	d10f      	bne.n	8100992 <RingBuffSkip+0x3a>
 8100972:	687b      	ldr	r3, [r7, #4]
 8100974:	699b      	ldr	r3, [r3, #24]
 8100976:	4a1f      	ldr	r2, [pc, #124]	@ (81009f4 <RingBuffSkip+0x9c>)
 8100978:	4293      	cmp	r3, r2
 810097a:	d10a      	bne.n	8100992 <RingBuffSkip+0x3a>
 810097c:	687b      	ldr	r3, [r7, #4]
 810097e:	685b      	ldr	r3, [r3, #4]
 8100980:	2b00      	cmp	r3, #0
 8100982:	d006      	beq.n	8100992 <RingBuffSkip+0x3a>
 8100984:	687b      	ldr	r3, [r7, #4]
 8100986:	689b      	ldr	r3, [r3, #8]
 8100988:	2b00      	cmp	r3, #0
 810098a:	d002      	beq.n	8100992 <RingBuffSkip+0x3a>
 810098c:	683b      	ldr	r3, [r7, #0]
 810098e:	2b00      	cmp	r3, #0
 8100990:	d101      	bne.n	8100996 <RingBuffSkip+0x3e>
        return 0;
 8100992:	2300      	movs	r3, #0
 8100994:	e027      	b.n	81009e6 <RingBuffSkip+0x8e>
    }

    full = RingBuffGetFull(buff);             /* Get buffer used length */
 8100996:	6878      	ldr	r0, [r7, #4]
 8100998:	f7ff ff2e 	bl	81007f8 <RingBuffGetFull>
 810099c:	60f8      	str	r0, [r7, #12]
    len = BUF_MIN(len, full);                   /* Calculate max skip */
 810099e:	683a      	ldr	r2, [r7, #0]
 81009a0:	68fb      	ldr	r3, [r7, #12]
 81009a2:	4293      	cmp	r3, r2
 81009a4:	bf28      	it	cs
 81009a6:	4613      	movcs	r3, r2
 81009a8:	603b      	str	r3, [r7, #0]
    buff->r += len;                             /* Advance read pointer */
 81009aa:	687b      	ldr	r3, [r7, #4]
 81009ac:	68da      	ldr	r2, [r3, #12]
 81009ae:	683b      	ldr	r3, [r7, #0]
 81009b0:	441a      	add	r2, r3
 81009b2:	687b      	ldr	r3, [r7, #4]
 81009b4:	60da      	str	r2, [r3, #12]
    if (buff->r >= buff->size) {                /* Subtract possible overflow */
 81009b6:	687b      	ldr	r3, [r7, #4]
 81009b8:	68da      	ldr	r2, [r3, #12]
 81009ba:	687b      	ldr	r3, [r7, #4]
 81009bc:	689b      	ldr	r3, [r3, #8]
 81009be:	429a      	cmp	r2, r3
 81009c0:	d306      	bcc.n	81009d0 <RingBuffSkip+0x78>
        buff->r -= buff->size;
 81009c2:	687b      	ldr	r3, [r7, #4]
 81009c4:	689b      	ldr	r3, [r3, #8]
 81009c6:	687a      	ldr	r2, [r7, #4]
 81009c8:	68d2      	ldr	r2, [r2, #12]
 81009ca:	1ad2      	subs	r2, r2, r3
 81009cc:	687b      	ldr	r3, [r7, #4]
 81009ce:	60da      	str	r2, [r3, #12]
    }
    BUF_SEND_EVT(buff, RINGBUFF_EVT_READ, len);
 81009d0:	687b      	ldr	r3, [r7, #4]
 81009d2:	695b      	ldr	r3, [r3, #20]
 81009d4:	2b00      	cmp	r3, #0
 81009d6:	d005      	beq.n	81009e4 <RingBuffSkip+0x8c>
 81009d8:	687b      	ldr	r3, [r7, #4]
 81009da:	695b      	ldr	r3, [r3, #20]
 81009dc:	683a      	ldr	r2, [r7, #0]
 81009de:	2100      	movs	r1, #0
 81009e0:	6878      	ldr	r0, [r7, #4]
 81009e2:	4798      	blx	r3
    return len;
 81009e4:	683b      	ldr	r3, [r7, #0]
}
 81009e6:	4618      	mov	r0, r3
 81009e8:	3710      	adds	r7, #16
 81009ea:	46bd      	mov	sp, r7
 81009ec:	bd80      	pop	{r7, pc}
 81009ee:	bf00      	nop
 81009f0:	deadbeef 	.word	0xdeadbeef
 81009f4:	21524110 	.word	0x21524110

081009f8 <SyncMailBoxGet>:
#include "mem/mem.h"

static uint8_t volatile* SyncMailBoxGet(uint32_t mbID);

static uint8_t volatile* SyncMailBoxGet(uint32_t mbID)
{
 81009f8:	b480      	push	{r7}
 81009fa:	b085      	sub	sp, #20
 81009fc:	af00      	add	r7, sp, #0
 81009fe:	6078      	str	r0, [r7, #4]
    uint8_t volatile *pMB = NULL;
 8100a00:	2300      	movs	r3, #0
 8100a02:	60fb      	str	r3, [r7, #12]
    if(mbID == MAILBOX_CM7_ID) pMB = (uint8_t volatile*)MEM_SHARED_MAILBOX_CM7_START;
 8100a04:	687b      	ldr	r3, [r7, #4]
 8100a06:	2b01      	cmp	r3, #1
 8100a08:	d103      	bne.n	8100a12 <SyncMailBoxGet+0x1a>
 8100a0a:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 8100a0e:	60fb      	str	r3, [r7, #12]
 8100a10:	e001      	b.n	8100a16 <SyncMailBoxGet+0x1e>
    else pMB = (uint8_t volatile*)MEM_SHARED_MAILBOX_CM4_START;
 8100a12:	4b04      	ldr	r3, [pc, #16]	@ (8100a24 <SyncMailBoxGet+0x2c>)
 8100a14:	60fb      	str	r3, [r7, #12]
    return pMB;
 8100a16:	68fb      	ldr	r3, [r7, #12]
}
 8100a18:	4618      	mov	r0, r3
 8100a1a:	3714      	adds	r7, #20
 8100a1c:	46bd      	mov	sp, r7
 8100a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a22:	4770      	bx	lr
 8100a24:	38000004 	.word	0x38000004

08100a28 <SyncMailBoxWrite>:

STATUS_TYPE SyncMailBoxWrite(uint32_t mbID, uint8_t *pBuffer, uint32_t len)
{
 8100a28:	b580      	push	{r7, lr}
 8100a2a:	b086      	sub	sp, #24
 8100a2c:	af00      	add	r7, sp, #0
 8100a2e:	60f8      	str	r0, [r7, #12]
 8100a30:	60b9      	str	r1, [r7, #8]
 8100a32:	607a      	str	r2, [r7, #4]
    if(len > MEM_SHARED_MAILBOX_LEN) return eSTATUS_FAILURE;
 8100a34:	687b      	ldr	r3, [r7, #4]
 8100a36:	2b04      	cmp	r3, #4
 8100a38:	d901      	bls.n	8100a3e <SyncMailBoxWrite+0x16>
 8100a3a:	2300      	movs	r3, #0
 8100a3c:	e009      	b.n	8100a52 <SyncMailBoxWrite+0x2a>
    uint8_t volatile *pMB = SyncMailBoxGet(mbID);
 8100a3e:	68f8      	ldr	r0, [r7, #12]
 8100a40:	f7ff ffda 	bl	81009f8 <SyncMailBoxGet>
 8100a44:	6178      	str	r0, [r7, #20]
    memcpy((void*)pMB, (void*)pBuffer, len);
 8100a46:	687a      	ldr	r2, [r7, #4]
 8100a48:	68b9      	ldr	r1, [r7, #8]
 8100a4a:	6978      	ldr	r0, [r7, #20]
 8100a4c:	f007 fa91 	bl	8107f72 <memcpy>
    return eSTATUS_SUCCESS;
 8100a50:	2301      	movs	r3, #1
}
 8100a52:	4618      	mov	r0, r3
 8100a54:	3718      	adds	r7, #24
 8100a56:	46bd      	mov	sp, r7
 8100a58:	bd80      	pop	{r7, pc}

08100a5a <SyncMailBoxWriteNotify>:

STATUS_TYPE SyncMailBoxWriteNotify(uint32_t mbID, uint8_t *pBuffer, uint32_t len)
{
 8100a5a:	b580      	push	{r7, lr}
 8100a5c:	b086      	sub	sp, #24
 8100a5e:	af00      	add	r7, sp, #0
 8100a60:	60f8      	str	r0, [r7, #12]
 8100a62:	60b9      	str	r1, [r7, #8]
 8100a64:	607a      	str	r2, [r7, #4]
    STATUS_TYPE status = SyncMailBoxWrite(mbID, pBuffer, len);
 8100a66:	687a      	ldr	r2, [r7, #4]
 8100a68:	68b9      	ldr	r1, [r7, #8]
 8100a6a:	68f8      	ldr	r0, [r7, #12]
 8100a6c:	f7ff ffdc 	bl	8100a28 <SyncMailBoxWrite>
 8100a70:	4603      	mov	r3, r0
 8100a72:	75fb      	strb	r3, [r7, #23]
    if(status != eSTATUS_SUCCESS) return eSTATUS_FAILURE;
 8100a74:	7dfb      	ldrb	r3, [r7, #23]
 8100a76:	2b01      	cmp	r3, #1
 8100a78:	d001      	beq.n	8100a7e <SyncMailBoxWriteNotify+0x24>
 8100a7a:	2300      	movs	r3, #0
 8100a7c:	e003      	b.n	8100a86 <SyncMailBoxWriteNotify+0x2c>
    asm volatile ("dsb");
 8100a7e:	f3bf 8f4f 	dsb	sy
    asm volatile ("sev");
 8100a82:	bf40      	sev
    return eSTATUS_SUCCESS;
 8100a84:	2301      	movs	r3, #1
}
 8100a86:	4618      	mov	r0, r3
 8100a88:	3718      	adds	r7, #24
 8100a8a:	46bd      	mov	sp, r7
 8100a8c:	bd80      	pop	{r7, pc}

08100a8e <SyncMailBoxRead>:

STATUS_TYPE SyncMailBoxRead(uint32_t mbID, uint8_t *pBuffer, uint32_t len)
{
 8100a8e:	b580      	push	{r7, lr}
 8100a90:	b086      	sub	sp, #24
 8100a92:	af00      	add	r7, sp, #0
 8100a94:	60f8      	str	r0, [r7, #12]
 8100a96:	60b9      	str	r1, [r7, #8]
 8100a98:	607a      	str	r2, [r7, #4]
    if(len > MEM_SHARED_MAILBOX_LEN) return eSTATUS_FAILURE;
 8100a9a:	687b      	ldr	r3, [r7, #4]
 8100a9c:	2b04      	cmp	r3, #4
 8100a9e:	d901      	bls.n	8100aa4 <SyncMailBoxRead+0x16>
 8100aa0:	2300      	movs	r3, #0
 8100aa2:	e009      	b.n	8100ab8 <SyncMailBoxRead+0x2a>
    uint8_t volatile *pMB = SyncMailBoxGet(mbID);
 8100aa4:	68f8      	ldr	r0, [r7, #12]
 8100aa6:	f7ff ffa7 	bl	81009f8 <SyncMailBoxGet>
 8100aaa:	6178      	str	r0, [r7, #20]
    memcpy((void*)pBuffer, (void*)pMB, len);
 8100aac:	687a      	ldr	r2, [r7, #4]
 8100aae:	6979      	ldr	r1, [r7, #20]
 8100ab0:	68b8      	ldr	r0, [r7, #8]
 8100ab2:	f007 fa5e 	bl	8107f72 <memcpy>
    return eSTATUS_SUCCESS;
 8100ab6:	2301      	movs	r3, #1
}
 8100ab8:	4618      	mov	r0, r3
 8100aba:	3718      	adds	r7, #24
 8100abc:	46bd      	mov	sp, r7
 8100abe:	bd80      	pop	{r7, pc}

08100ac0 <SyncGetTaskHandler>:
#define NUM_TASK_TYPES 2

task_handler_fn_t handlers[NUM_TASK_TYPES];

task_handler_fn_t SyncGetTaskHandler(uint32_t taskID)
{
 8100ac0:	b480      	push	{r7}
 8100ac2:	b083      	sub	sp, #12
 8100ac4:	af00      	add	r7, sp, #0
 8100ac6:	6078      	str	r0, [r7, #4]
    if(taskID > NUM_TASK_TYPES) return NULL;
 8100ac8:	687b      	ldr	r3, [r7, #4]
 8100aca:	2b02      	cmp	r3, #2
 8100acc:	d901      	bls.n	8100ad2 <SyncGetTaskHandler+0x12>
 8100ace:	2300      	movs	r3, #0
 8100ad0:	e003      	b.n	8100ada <SyncGetTaskHandler+0x1a>
    return handlers[taskID];
 8100ad2:	4a05      	ldr	r2, [pc, #20]	@ (8100ae8 <SyncGetTaskHandler+0x28>)
 8100ad4:	687b      	ldr	r3, [r7, #4]
 8100ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8100ada:	4618      	mov	r0, r3
 8100adc:	370c      	adds	r7, #12
 8100ade:	46bd      	mov	sp, r7
 8100ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ae4:	4770      	bx	lr
 8100ae6:	bf00      	nop
 8100ae8:	10000094 	.word	0x10000094

08100aec <SyncInit>:

/*
* \brief Each core needs to call SyncInit
*/
STATUS_TYPE SyncInit(void)
{
 8100aec:	b580      	push	{r7, lr}
 8100aee:	af00      	add	r7, sp, #0
    memset(handlers, 0, sizeof(handlers));
 8100af0:	2208      	movs	r2, #8
 8100af2:	2100      	movs	r1, #0
 8100af4:	4802      	ldr	r0, [pc, #8]	@ (8100b00 <SyncInit+0x14>)
 8100af6:	f007 f9c1 	bl	8107e7c <memset>
    return eSTATUS_SUCCESS;
 8100afa:	2301      	movs	r3, #1
}
 8100afc:	4618      	mov	r0, r3
 8100afe:	bd80      	pop	{r7, pc}
 8100b00:	10000094 	.word	0x10000094

08100b04 <SyncRegisterHandler>:

STATUS_TYPE SyncRegisterHandler(task_handler_fn_t fn, uint32_t taskID)
{
 8100b04:	b480      	push	{r7}
 8100b06:	b083      	sub	sp, #12
 8100b08:	af00      	add	r7, sp, #0
 8100b0a:	6078      	str	r0, [r7, #4]
 8100b0c:	6039      	str	r1, [r7, #0]
    if(taskID > NUM_TASK_TYPES) return eSTATUS_FAILURE;
 8100b0e:	683b      	ldr	r3, [r7, #0]
 8100b10:	2b02      	cmp	r3, #2
 8100b12:	d901      	bls.n	8100b18 <SyncRegisterHandler+0x14>
 8100b14:	2300      	movs	r3, #0
 8100b16:	e005      	b.n	8100b24 <SyncRegisterHandler+0x20>
    handlers[taskID] = fn;
 8100b18:	4905      	ldr	r1, [pc, #20]	@ (8100b30 <SyncRegisterHandler+0x2c>)
 8100b1a:	683b      	ldr	r3, [r7, #0]
 8100b1c:	687a      	ldr	r2, [r7, #4]
 8100b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return eSTATUS_SUCCESS;
 8100b22:	2301      	movs	r3, #1
}
 8100b24:	4618      	mov	r0, r3
 8100b26:	370c      	adds	r7, #12
 8100b28:	46bd      	mov	sp, r7
 8100b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b2e:	4770      	bx	lr
 8100b30:	10000094 	.word	0x10000094

08100b34 <CM7_SEV_IRQHandler>:
* and the SEV IRQ handler for CM4 was called.
* This function was originally defined in CM4/Core/Src/stm32h7xx_it.c 
* by the code generator but I moved it here.
*/
void CM7_SEV_IRQHandler(void)
{
 8100b34:	b580      	push	{r7, lr}
 8100b36:	b082      	sub	sp, #8
 8100b38:	af00      	add	r7, sp, #0
    // CPUID == CM4
    uint32_t taskID = 0;
 8100b3a:	2300      	movs	r3, #0
 8100b3c:	603b      	str	r3, [r7, #0]
    SyncMailBoxRead(MAILBOX_CM4_ID, (uint8_t*)&taskID, sizeof(uint32_t));
 8100b3e:	463b      	mov	r3, r7
 8100b40:	2204      	movs	r2, #4
 8100b42:	4619      	mov	r1, r3
 8100b44:	2000      	movs	r0, #0
 8100b46:	f7ff ffa2 	bl	8100a8e <SyncMailBoxRead>
    task_handler_fn_t fn = SyncGetTaskHandler(taskID);
 8100b4a:	683b      	ldr	r3, [r7, #0]
 8100b4c:	4618      	mov	r0, r3
 8100b4e:	f7ff ffb7 	bl	8100ac0 <SyncGetTaskHandler>
 8100b52:	6078      	str	r0, [r7, #4]
    if(fn != NULL)
 8100b54:	687b      	ldr	r3, [r7, #4]
 8100b56:	2b00      	cmp	r3, #0
 8100b58:	d001      	beq.n	8100b5e <CM7_SEV_IRQHandler+0x2a>
    {
        fn();
 8100b5a:	687b      	ldr	r3, [r7, #4]
 8100b5c:	4798      	blx	r3
    }
}
 8100b5e:	bf00      	nop
 8100b60:	3708      	adds	r7, #8
 8100b62:	46bd      	mov	sp, r7
 8100b64:	bd80      	pop	{r7, pc}

08100b66 <CM4_SEV_IRQHandler>:
* and the SEV IRQ handler for CM7 was called.
* This function was originally defined in CM7/Core/Src/stm32h7xx_it.c 
* by the code generator but I moved it here.
*/
void CM4_SEV_IRQHandler(void)
{
 8100b66:	b580      	push	{r7, lr}
 8100b68:	b082      	sub	sp, #8
 8100b6a:	af00      	add	r7, sp, #0
    // CPUID == CM7
    uint32_t taskID = 0;
 8100b6c:	2300      	movs	r3, #0
 8100b6e:	603b      	str	r3, [r7, #0]
    SyncMailBoxRead(MAILBOX_CM7_ID, (uint8_t*)&taskID, sizeof(uint32_t));
 8100b70:	463b      	mov	r3, r7
 8100b72:	2204      	movs	r2, #4
 8100b74:	4619      	mov	r1, r3
 8100b76:	2001      	movs	r0, #1
 8100b78:	f7ff ff89 	bl	8100a8e <SyncMailBoxRead>
    task_handler_fn_t fn = SyncGetTaskHandler(taskID);
 8100b7c:	683b      	ldr	r3, [r7, #0]
 8100b7e:	4618      	mov	r0, r3
 8100b80:	f7ff ff9e 	bl	8100ac0 <SyncGetTaskHandler>
 8100b84:	6078      	str	r0, [r7, #4]
    if(fn != NULL)
 8100b86:	687b      	ldr	r3, [r7, #4]
 8100b88:	2b00      	cmp	r3, #0
 8100b8a:	d001      	beq.n	8100b90 <CM4_SEV_IRQHandler+0x2a>
    {
        fn();
 8100b8c:	687b      	ldr	r3, [r7, #4]
 8100b8e:	4798      	blx	r3
    }
 8100b90:	bf00      	nop
 8100b92:	3708      	adds	r7, #8
 8100b94:	46bd      	mov	sp, r7
 8100b96:	bd80      	pop	{r7, pc}

08100b98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100b98:	b580      	push	{r7, lr}
 8100b9a:	b082      	sub	sp, #8
 8100b9c:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100b9e:	4b34      	ldr	r3, [pc, #208]	@ (8100c70 <main+0xd8>)
 8100ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100ba4:	4a32      	ldr	r2, [pc, #200]	@ (8100c70 <main+0xd8>)
 8100ba6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8100baa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100bae:	4b30      	ldr	r3, [pc, #192]	@ (8100c70 <main+0xd8>)
 8100bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8100bb8:	607b      	str	r3, [r7, #4]
 8100bba:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100bbc:	2001      	movs	r0, #1
 8100bbe:	f001 fe5b 	bl	8102878 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100bc2:	f002 f815 	bl	8102bf0 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100bc6:	2201      	movs	r2, #1
 8100bc8:	2102      	movs	r1, #2
 8100bca:	2000      	movs	r0, #0
 8100bcc:	f001 ff96 	bl	8102afc <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100bd0:	4b28      	ldr	r3, [pc, #160]	@ (8100c74 <main+0xdc>)
 8100bd2:	681b      	ldr	r3, [r3, #0]
 8100bd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8100bd8:	2b70      	cmp	r3, #112	@ 0x70
 8100bda:	d108      	bne.n	8100bee <main+0x56>
 8100bdc:	4b26      	ldr	r3, [pc, #152]	@ (8100c78 <main+0xe0>)
 8100bde:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8100be2:	4a25      	ldr	r2, [pc, #148]	@ (8100c78 <main+0xe0>)
 8100be4:	f043 0301 	orr.w	r3, r3, #1
 8100be8:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8100bec:	e007      	b.n	8100bfe <main+0x66>
 8100bee:	4b22      	ldr	r3, [pc, #136]	@ (8100c78 <main+0xe0>)
 8100bf0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8100bf4:	4a20      	ldr	r2, [pc, #128]	@ (8100c78 <main+0xe0>)
 8100bf6:	f043 0301 	orr.w	r3, r3, #1
 8100bfa:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  if(HAL_Init() != HAL_OK)
 8100bfe:	f001 f977 	bl	8101ef0 <HAL_Init>
 8100c02:	4603      	mov	r3, r0
 8100c04:	2b00      	cmp	r3, #0
 8100c06:	d001      	beq.n	8100c0c <main+0x74>
  {
    CriticalErrorHandler();
 8100c08:	f7ff fbba 	bl	8100380 <CriticalErrorHandler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100c0c:	f000 fa28 	bl	8101060 <MX_GPIO_Init>
  MX_HDMI_CEC_Init();
 8100c10:	f000 f844 	bl	8100c9c <MX_HDMI_CEC_Init>
  MX_RTC_Init();
 8100c14:	f000 f876 	bl	8100d04 <MX_RTC_Init>
  MX_SAI1_Init();
 8100c18:	f000 f8c2 	bl	8100da0 <MX_SAI1_Init>
  MX_SPDIFRX1_Init();
 8100c1c:	f000 f962 	bl	8100ee4 <MX_SPDIFRX1_Init>
  MX_SPI5_Init();
 8100c20:	f000 f998 	bl	8100f54 <MX_SPI5_Init>
  MX_USB_OTG_HS_PCD_Init();
 8100c24:	f000 f9ea 	bl	8100ffc <MX_USB_OTG_HS_PCD_Init>
//     (void*) NULL,                     /* Pointer to tasks arguments (parameter) */
//     tskIDLE_PRIORITY + 2UL,           /* Task priority*/
//     NULL                              /* Task handle */
// );

    if(SyncInit() != 1 || LoggerInit(NULL) != 1)
 8100c28:	f7ff ff60 	bl	8100aec <SyncInit>
 8100c2c:	4603      	mov	r3, r0
 8100c2e:	2b01      	cmp	r3, #1
 8100c30:	d105      	bne.n	8100c3e <main+0xa6>
 8100c32:	2000      	movs	r0, #0
 8100c34:	f7ff fc14 	bl	8100460 <LoggerInit>
 8100c38:	4603      	mov	r3, r0
 8100c3a:	2b01      	cmp	r3, #1
 8100c3c:	d001      	beq.n	8100c42 <main+0xaa>
    {
      CriticalErrorHandler();
 8100c3e:	f7ff fb9f 	bl	8100380 <CriticalErrorHandler>

  while (1)
  {
	  // HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
	  // HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
	  HAL_Delay(1000);
 8100c42:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8100c46:	f001 f9d1 	bl	8101fec <HAL_Delay>
	  LOG_INFO("Hello from CM4");
 8100c4a:	480c      	ldr	r0, [pc, #48]	@ (8100c7c <main+0xe4>)
 8100c4c:	f006 ffce 	bl	8107bec <iprintf>
 8100c50:	480b      	ldr	r0, [pc, #44]	@ (8100c80 <main+0xe8>)
 8100c52:	f006 ffcb 	bl	8107bec <iprintf>
 8100c56:	21ab      	movs	r1, #171	@ 0xab
 8100c58:	480a      	ldr	r0, [pc, #40]	@ (8100c84 <main+0xec>)
 8100c5a:	f006 ffc7 	bl	8107bec <iprintf>
 8100c5e:	480a      	ldr	r0, [pc, #40]	@ (8100c88 <main+0xf0>)
 8100c60:	f006 ffc4 	bl	8107bec <iprintf>
 8100c64:	4809      	ldr	r0, [pc, #36]	@ (8100c8c <main+0xf4>)
 8100c66:	f007 f829 	bl	8107cbc <puts>
	  HAL_Delay(1000);
 8100c6a:	bf00      	nop
 8100c6c:	e7e9      	b.n	8100c42 <main+0xaa>
 8100c6e:	bf00      	nop
 8100c70:	58024400 	.word	0x58024400
 8100c74:	e000ed00 	.word	0xe000ed00
 8100c78:	58026400 	.word	0x58026400
 8100c7c:	08108a2c 	.word	0x08108a2c
 8100c80:	08108a38 	.word	0x08108a38
 8100c84:	08108a4c 	.word	0x08108a4c
 8100c88:	08108a54 	.word	0x08108a54
 8100c8c:	08108a64 	.word	0x08108a64

08100c90 <Error_Handler>:
  }
  /* USER CODE END 3 */
}

void Error_Handler(void)
{
 8100c90:	b480      	push	{r7}
 8100c92:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8100c94:	b672      	cpsid	i
}
 8100c96:	bf00      	nop
  __disable_irq();
  while (1);
 8100c98:	bf00      	nop
 8100c9a:	e7fd      	b.n	8100c98 <Error_Handler+0x8>

08100c9c <MX_HDMI_CEC_Init>:
  * @brief HDMI_CEC Initialization Function
  * @param None
  * @retval None
  */
static void MX_HDMI_CEC_Init(void)
{
 8100c9c:	b580      	push	{r7, lr}
 8100c9e:	af00      	add	r7, sp, #0
  /* USER CODE END HDMI_CEC_Init 0 */

  /* USER CODE BEGIN HDMI_CEC_Init 1 */

  /* USER CODE END HDMI_CEC_Init 1 */
  hcec.Instance = CEC;
 8100ca0:	4b15      	ldr	r3, [pc, #84]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100ca2:	4a16      	ldr	r2, [pc, #88]	@ (8100cfc <MX_HDMI_CEC_Init+0x60>)
 8100ca4:	601a      	str	r2, [r3, #0]
  hcec.Init.SignalFreeTime = CEC_DEFAULT_SFT;
 8100ca6:	4b14      	ldr	r3, [pc, #80]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100ca8:	2200      	movs	r2, #0
 8100caa:	605a      	str	r2, [r3, #4]
  hcec.Init.Tolerance = CEC_STANDARD_TOLERANCE;
 8100cac:	4b12      	ldr	r3, [pc, #72]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100cae:	2200      	movs	r2, #0
 8100cb0:	609a      	str	r2, [r3, #8]
  hcec.Init.BRERxStop = CEC_RX_STOP_ON_BRE;
 8100cb2:	4b11      	ldr	r3, [pc, #68]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100cb4:	2210      	movs	r2, #16
 8100cb6:	60da      	str	r2, [r3, #12]
  hcec.Init.BREErrorBitGen = CEC_BRE_ERRORBIT_NO_GENERATION;
 8100cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100cba:	2200      	movs	r2, #0
 8100cbc:	611a      	str	r2, [r3, #16]
  hcec.Init.LBPEErrorBitGen = CEC_LBPE_ERRORBIT_NO_GENERATION;
 8100cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100cc0:	2200      	movs	r2, #0
 8100cc2:	615a      	str	r2, [r3, #20]
  hcec.Init.BroadcastMsgNoErrorBitGen = CEC_BROADCASTERROR_ERRORBIT_GENERATION;
 8100cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100cc6:	2200      	movs	r2, #0
 8100cc8:	619a      	str	r2, [r3, #24]
  hcec.Init.SignalFreeTimeOption = CEC_SFT_START_ON_TXSOM;
 8100cca:	4b0b      	ldr	r3, [pc, #44]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100ccc:	2200      	movs	r2, #0
 8100cce:	61da      	str	r2, [r3, #28]
  hcec.Init.ListenMode = CEC_FULL_LISTENING_MODE;
 8100cd0:	4b09      	ldr	r3, [pc, #36]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100cd2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8100cd6:	621a      	str	r2, [r3, #32]
  hcec.Init.OwnAddress = CEC_OWN_ADDRESS_NONE;
 8100cd8:	4b07      	ldr	r3, [pc, #28]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100cda:	2200      	movs	r2, #0
 8100cdc:	849a      	strh	r2, [r3, #36]	@ 0x24
  hcec.Init.RxBuffer = cec_receive_buffer;
 8100cde:	4b06      	ldr	r3, [pc, #24]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100ce0:	4a07      	ldr	r2, [pc, #28]	@ (8100d00 <MX_HDMI_CEC_Init+0x64>)
 8100ce2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_CEC_Init(&hcec) != HAL_OK)
 8100ce4:	4804      	ldr	r0, [pc, #16]	@ (8100cf8 <MX_HDMI_CEC_Init+0x5c>)
 8100ce6:	f001 f9c7 	bl	8102078 <HAL_CEC_Init>
 8100cea:	4603      	mov	r3, r0
 8100cec:	2b00      	cmp	r3, #0
 8100cee:	d001      	beq.n	8100cf4 <MX_HDMI_CEC_Init+0x58>
  {
    CriticalErrorHandler();
 8100cf0:	f7ff fb46 	bl	8100380 <CriticalErrorHandler>
  }
  /* USER CODE BEGIN HDMI_CEC_Init 2 */

  /* USER CODE END HDMI_CEC_Init 2 */

}
 8100cf4:	bf00      	nop
 8100cf6:	bd80      	pop	{r7, pc}
 8100cf8:	1000009c 	.word	0x1000009c
 8100cfc:	40006c00 	.word	0x40006c00
 8100d00:	100007f0 	.word	0x100007f0

08100d04 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8100d04:	b580      	push	{r7, lr}
 8100d06:	b08a      	sub	sp, #40	@ 0x28
 8100d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TamperTypeDef sTamper = {0};
 8100d0a:	463b      	mov	r3, r7
 8100d0c:	2228      	movs	r2, #40	@ 0x28
 8100d0e:	2100      	movs	r1, #0
 8100d10:	4618      	mov	r0, r3
 8100d12:	f007 f8b3 	bl	8107e7c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8100d16:	4b20      	ldr	r3, [pc, #128]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d18:	4a20      	ldr	r2, [pc, #128]	@ (8100d9c <MX_RTC_Init+0x98>)
 8100d1a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8100d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d1e:	2200      	movs	r2, #0
 8100d20:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8100d22:	4b1d      	ldr	r3, [pc, #116]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d24:	227f      	movs	r2, #127	@ 0x7f
 8100d26:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8100d28:	4b1b      	ldr	r3, [pc, #108]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d2a:	22ff      	movs	r2, #255	@ 0xff
 8100d2c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8100d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d30:	2200      	movs	r2, #0
 8100d32:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8100d34:	4b18      	ldr	r3, [pc, #96]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d36:	2200      	movs	r2, #0
 8100d38:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8100d3a:	4b17      	ldr	r3, [pc, #92]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d3c:	2200      	movs	r2, #0
 8100d3e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8100d40:	4b15      	ldr	r3, [pc, #84]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d42:	2200      	movs	r2, #0
 8100d44:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8100d46:	4814      	ldr	r0, [pc, #80]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d48:	f004 feb2 	bl	8105ab0 <HAL_RTC_Init>
 8100d4c:	4603      	mov	r3, r0
 8100d4e:	2b00      	cmp	r3, #0
 8100d50:	d001      	beq.n	8100d56 <MX_RTC_Init+0x52>
  {
    CriticalErrorHandler();
 8100d52:	f7ff fb15 	bl	8100380 <CriticalErrorHandler>
  }

  /** Enable the RTC Tamper 1
  */
  sTamper.Tamper = RTC_TAMPER_1;
 8100d56:	2301      	movs	r3, #1
 8100d58:	603b      	str	r3, [r7, #0]
  sTamper.Trigger = RTC_TAMPERTRIGGER_RISINGEDGE;
 8100d5a:	2301      	movs	r3, #1
 8100d5c:	60bb      	str	r3, [r7, #8]
  sTamper.NoErase = RTC_TAMPER_ERASE_BACKUP_ENABLE;
 8100d5e:	2300      	movs	r3, #0
 8100d60:	60fb      	str	r3, [r7, #12]
  sTamper.MaskFlag = RTC_TAMPERMASK_FLAG_DISABLE;
 8100d62:	2300      	movs	r3, #0
 8100d64:	613b      	str	r3, [r7, #16]
  sTamper.Filter = RTC_TAMPERFILTER_DISABLE;
 8100d66:	2300      	movs	r3, #0
 8100d68:	617b      	str	r3, [r7, #20]
  sTamper.SamplingFrequency = RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768;
 8100d6a:	2300      	movs	r3, #0
 8100d6c:	61bb      	str	r3, [r7, #24]
  sTamper.PrechargeDuration = RTC_TAMPERPRECHARGEDURATION_1RTCCLK;
 8100d6e:	2300      	movs	r3, #0
 8100d70:	61fb      	str	r3, [r7, #28]
  sTamper.TamperPullUp = RTC_TAMPER_PULLUP_ENABLE;
 8100d72:	2300      	movs	r3, #0
 8100d74:	623b      	str	r3, [r7, #32]
  sTamper.TimeStampOnTamperDetection = RTC_TIMESTAMPONTAMPERDETECTION_ENABLE;
 8100d76:	2380      	movs	r3, #128	@ 0x80
 8100d78:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTCEx_SetTamper(&hrtc, &sTamper) != HAL_OK)
 8100d7a:	463b      	mov	r3, r7
 8100d7c:	4619      	mov	r1, r3
 8100d7e:	4806      	ldr	r0, [pc, #24]	@ (8100d98 <MX_RTC_Init+0x94>)
 8100d80:	f004 ffae 	bl	8105ce0 <HAL_RTCEx_SetTamper>
 8100d84:	4603      	mov	r3, r0
 8100d86:	2b00      	cmp	r3, #0
 8100d88:	d001      	beq.n	8100d8e <MX_RTC_Init+0x8a>
  {
    CriticalErrorHandler();
 8100d8a:	f7ff faf9 	bl	8100380 <CriticalErrorHandler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8100d8e:	bf00      	nop
 8100d90:	3728      	adds	r7, #40	@ 0x28
 8100d92:	46bd      	mov	sp, r7
 8100d94:	bd80      	pop	{r7, pc}
 8100d96:	bf00      	nop
 8100d98:	100000e0 	.word	0x100000e0
 8100d9c:	58004000 	.word	0x58004000

08100da0 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8100da0:	b580      	push	{r7, lr}
 8100da2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8100da4:	4b4a      	ldr	r3, [pc, #296]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100da6:	4a4b      	ldr	r2, [pc, #300]	@ (8100ed4 <MX_SAI1_Init+0x134>)
 8100da8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8100daa:	4b49      	ldr	r3, [pc, #292]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100dac:	2200      	movs	r2, #0
 8100dae:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8100db0:	4b47      	ldr	r3, [pc, #284]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100db2:	2200      	movs	r2, #0
 8100db4:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8100db6:	4b46      	ldr	r3, [pc, #280]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100db8:	2240      	movs	r2, #64	@ 0x40
 8100dba:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8100dbc:	4b44      	ldr	r3, [pc, #272]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100dbe:	2200      	movs	r2, #0
 8100dc0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8100dc2:	4b43      	ldr	r3, [pc, #268]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100dc4:	2200      	movs	r2, #0
 8100dc6:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8100dc8:	4b41      	ldr	r3, [pc, #260]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100dca:	2200      	movs	r2, #0
 8100dcc:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8100dce:	4b40      	ldr	r3, [pc, #256]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100dd0:	2200      	movs	r2, #0
 8100dd2:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8100dd4:	4b3e      	ldr	r3, [pc, #248]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100dd6:	2200      	movs	r2, #0
 8100dd8:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8100dda:	4b3d      	ldr	r3, [pc, #244]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100ddc:	2200      	movs	r2, #0
 8100dde:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8100de0:	4b3b      	ldr	r3, [pc, #236]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100de2:	2200      	movs	r2, #0
 8100de4:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8100de6:	4b3a      	ldr	r3, [pc, #232]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100de8:	4a3b      	ldr	r2, [pc, #236]	@ (8100ed8 <MX_SAI1_Init+0x138>)
 8100dea:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8100dec:	4b38      	ldr	r3, [pc, #224]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100dee:	2200      	movs	r2, #0
 8100df0:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8100df2:	4b37      	ldr	r3, [pc, #220]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100df4:	2200      	movs	r2, #0
 8100df6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8100df8:	4b35      	ldr	r3, [pc, #212]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100dfa:	2200      	movs	r2, #0
 8100dfc:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8100dfe:	4b34      	ldr	r3, [pc, #208]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e00:	2200      	movs	r2, #0
 8100e02:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8100e04:	4b32      	ldr	r3, [pc, #200]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e06:	2200      	movs	r2, #0
 8100e08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8100e0c:	4b30      	ldr	r3, [pc, #192]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e0e:	2201      	movs	r2, #1
 8100e10:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8100e12:	4b2f      	ldr	r3, [pc, #188]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8100e18:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8100e1a:	4b2d      	ldr	r3, [pc, #180]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e1c:	2208      	movs	r2, #8
 8100e1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8100e20:	4b2b      	ldr	r3, [pc, #172]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e22:	2201      	movs	r2, #1
 8100e24:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8100e26:	4b2a      	ldr	r3, [pc, #168]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e28:	2200      	movs	r2, #0
 8100e2a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8100e2c:	4b28      	ldr	r3, [pc, #160]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e2e:	2200      	movs	r2, #0
 8100e30:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8100e32:	4b27      	ldr	r3, [pc, #156]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e34:	2200      	movs	r2, #0
 8100e36:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8100e38:	4b25      	ldr	r3, [pc, #148]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e3a:	2200      	movs	r2, #0
 8100e3c:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8100e3e:	4b24      	ldr	r3, [pc, #144]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e40:	2200      	movs	r2, #0
 8100e42:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8100e44:	4b22      	ldr	r3, [pc, #136]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e46:	2201      	movs	r2, #1
 8100e48:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8100e4a:	4b21      	ldr	r3, [pc, #132]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e4c:	2200      	movs	r2, #0
 8100e4e:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8100e50:	481f      	ldr	r0, [pc, #124]	@ (8100ed0 <MX_SAI1_Init+0x130>)
 8100e52:	f005 f825 	bl	8105ea0 <HAL_SAI_Init>
 8100e56:	4603      	mov	r3, r0
 8100e58:	2b00      	cmp	r3, #0
 8100e5a:	d001      	beq.n	8100e60 <MX_SAI1_Init+0xc0>
  {
    CriticalErrorHandler();
 8100e5c:	f7ff fa90 	bl	8100380 <CriticalErrorHandler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8100e60:	4b1e      	ldr	r3, [pc, #120]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e62:	4a1f      	ldr	r2, [pc, #124]	@ (8100ee0 <MX_SAI1_Init+0x140>)
 8100e64:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_SPDIF_PROTOCOL;
 8100e66:	4b1d      	ldr	r3, [pc, #116]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e68:	2204      	movs	r2, #4
 8100e6a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8100e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e6e:	2200      	movs	r2, #0
 8100e70:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8100e72:	4b1a      	ldr	r3, [pc, #104]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e74:	2200      	movs	r2, #0
 8100e76:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8100e78:	4b18      	ldr	r3, [pc, #96]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e7a:	2200      	movs	r2, #0
 8100e7c:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8100e7e:	4b17      	ldr	r3, [pc, #92]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e80:	2200      	movs	r2, #0
 8100e82:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8100e84:	4b15      	ldr	r3, [pc, #84]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e86:	2200      	movs	r2, #0
 8100e88:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8100e8a:	4b14      	ldr	r3, [pc, #80]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e8c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8100e90:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8100e92:	4b12      	ldr	r3, [pc, #72]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e94:	2200      	movs	r2, #0
 8100e96:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8100e98:	4b10      	ldr	r3, [pc, #64]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100e9a:	2200      	movs	r2, #0
 8100e9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8100e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100ea0:	2200      	movs	r2, #0
 8100ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8100ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100ea6:	2200      	movs	r2, #0
 8100ea8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8100eac:	4b0b      	ldr	r3, [pc, #44]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100eae:	2201      	movs	r2, #1
 8100eb0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8100eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100eb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8100eb8:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8100eba:	4808      	ldr	r0, [pc, #32]	@ (8100edc <MX_SAI1_Init+0x13c>)
 8100ebc:	f004 fff0 	bl	8105ea0 <HAL_SAI_Init>
 8100ec0:	4603      	mov	r3, r0
 8100ec2:	2b00      	cmp	r3, #0
 8100ec4:	d001      	beq.n	8100eca <MX_SAI1_Init+0x12a>
  {
    CriticalErrorHandler();
 8100ec6:	f7ff fa5b 	bl	8100380 <CriticalErrorHandler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8100eca:	bf00      	nop
 8100ecc:	bd80      	pop	{r7, pc}
 8100ece:	bf00      	nop
 8100ed0:	10000104 	.word	0x10000104
 8100ed4:	40015804 	.word	0x40015804
 8100ed8:	0002ee00 	.word	0x0002ee00
 8100edc:	1000019c 	.word	0x1000019c
 8100ee0:	40015824 	.word	0x40015824

08100ee4 <MX_SPDIFRX1_Init>:
  * @brief SPDIFRX1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX1_Init(void)
{
 8100ee4:	b580      	push	{r7, lr}
 8100ee6:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX1_Init 0 */

  /* USER CODE BEGIN SPDIFRX1_Init 1 */

  /* USER CODE END SPDIFRX1_Init 1 */
  hspdif1.Instance = SPDIFRX;
 8100ee8:	4b19      	ldr	r3, [pc, #100]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100eea:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8100eee:	601a      	str	r2, [r3, #0]
  hspdif1.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8100ef0:	4b17      	ldr	r3, [pc, #92]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100ef2:	2200      	movs	r2, #0
 8100ef4:	605a      	str	r2, [r3, #4]
  hspdif1.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8100ef6:	4b16      	ldr	r3, [pc, #88]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100ef8:	2200      	movs	r2, #0
 8100efa:	609a      	str	r2, [r3, #8]
  hspdif1.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8100efc:	4b14      	ldr	r3, [pc, #80]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100efe:	2200      	movs	r2, #0
 8100f00:	60da      	str	r2, [r3, #12]
  hspdif1.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8100f02:	4b13      	ldr	r3, [pc, #76]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f04:	2200      	movs	r2, #0
 8100f06:	611a      	str	r2, [r3, #16]
  hspdif1.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8100f08:	4b11      	ldr	r3, [pc, #68]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f0a:	2200      	movs	r2, #0
 8100f0c:	615a      	str	r2, [r3, #20]
  hspdif1.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8100f0e:	4b10      	ldr	r3, [pc, #64]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f10:	2200      	movs	r2, #0
 8100f12:	619a      	str	r2, [r3, #24]
  hspdif1.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8100f14:	4b0e      	ldr	r3, [pc, #56]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f16:	2200      	movs	r2, #0
 8100f18:	61da      	str	r2, [r3, #28]
  hspdif1.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8100f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f1c:	2200      	movs	r2, #0
 8100f1e:	621a      	str	r2, [r3, #32]
  hspdif1.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8100f20:	4b0b      	ldr	r3, [pc, #44]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f22:	2200      	movs	r2, #0
 8100f24:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif1.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8100f26:	4b0a      	ldr	r3, [pc, #40]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f28:	2200      	movs	r2, #0
 8100f2a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspdif1.Init.SymbolClockGen = DISABLE;
 8100f2c:	4b08      	ldr	r3, [pc, #32]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f2e:	2200      	movs	r2, #0
 8100f30:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hspdif1.Init.BackupSymbolClockGen = DISABLE;
 8100f34:	4b06      	ldr	r3, [pc, #24]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f36:	2200      	movs	r2, #0
 8100f38:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  if (HAL_SPDIFRX_Init(&hspdif1) != HAL_OK)
 8100f3c:	4804      	ldr	r0, [pc, #16]	@ (8100f50 <MX_SPDIFRX1_Init+0x6c>)
 8100f3e:	f005 fa93 	bl	8106468 <HAL_SPDIFRX_Init>
 8100f42:	4603      	mov	r3, r0
 8100f44:	2b00      	cmp	r3, #0
 8100f46:	d001      	beq.n	8100f4c <MX_SPDIFRX1_Init+0x68>
  {
    CriticalErrorHandler();
 8100f48:	f7ff fa1a 	bl	8100380 <CriticalErrorHandler>
  }
  /* USER CODE BEGIN SPDIFRX1_Init 2 */

  /* USER CODE END SPDIFRX1_Init 2 */

}
 8100f4c:	bf00      	nop
 8100f4e:	bd80      	pop	{r7, pc}
 8100f50:	10000234 	.word	0x10000234

08100f54 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8100f54:	b580      	push	{r7, lr}
 8100f56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8100f58:	4b26      	ldr	r3, [pc, #152]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f5a:	4a27      	ldr	r2, [pc, #156]	@ (8100ff8 <MX_SPI5_Init+0xa4>)
 8100f5c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8100f5e:	4b25      	ldr	r3, [pc, #148]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f60:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8100f64:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8100f66:	4b23      	ldr	r3, [pc, #140]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f68:	2200      	movs	r2, #0
 8100f6a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 8100f6c:	4b21      	ldr	r3, [pc, #132]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f6e:	2203      	movs	r2, #3
 8100f70:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100f72:	4b20      	ldr	r3, [pc, #128]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f74:	2200      	movs	r2, #0
 8100f76:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100f78:	4b1e      	ldr	r3, [pc, #120]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f7a:	2200      	movs	r2, #0
 8100f7c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 8100f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f80:	2200      	movs	r2, #0
 8100f82:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8100f84:	4b1b      	ldr	r3, [pc, #108]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f86:	2200      	movs	r2, #0
 8100f88:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f8c:	2200      	movs	r2, #0
 8100f8e:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8100f90:	4b18      	ldr	r3, [pc, #96]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f92:	2200      	movs	r2, #0
 8100f94:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100f96:	4b17      	ldr	r3, [pc, #92]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f98:	2200      	movs	r2, #0
 8100f9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8100f9c:	4b15      	ldr	r3, [pc, #84]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100f9e:	2200      	movs	r2, #0
 8100fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100fa2:	4b14      	ldr	r3, [pc, #80]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fa4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8100fa8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100faa:	4b12      	ldr	r3, [pc, #72]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fac:	2200      	movs	r2, #0
 8100fae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100fb0:	4b10      	ldr	r3, [pc, #64]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fb2:	2200      	movs	r2, #0
 8100fb4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fb8:	2200      	movs	r2, #0
 8100fba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fbe:	2200      	movs	r2, #0
 8100fc0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fc4:	2200      	movs	r2, #0
 8100fc6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fca:	2200      	movs	r2, #0
 8100fcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100fce:	4b09      	ldr	r3, [pc, #36]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fd0:	2200      	movs	r2, #0
 8100fd2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100fd4:	4b07      	ldr	r3, [pc, #28]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fd6:	2200      	movs	r2, #0
 8100fd8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100fda:	4b06      	ldr	r3, [pc, #24]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fdc:	2200      	movs	r2, #0
 8100fde:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8100fe0:	4804      	ldr	r0, [pc, #16]	@ (8100ff4 <MX_SPI5_Init+0xa0>)
 8100fe2:	f005 faaf 	bl	8106544 <HAL_SPI_Init>
 8100fe6:	4603      	mov	r3, r0
 8100fe8:	2b00      	cmp	r3, #0
 8100fea:	d001      	beq.n	8100ff0 <MX_SPI5_Init+0x9c>
  {
    CriticalErrorHandler();
 8100fec:	f7ff f9c8 	bl	8100380 <CriticalErrorHandler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8100ff0:	bf00      	nop
 8100ff2:	bd80      	pop	{r7, pc}
 8100ff4:	10000284 	.word	0x10000284
 8100ff8:	40015000 	.word	0x40015000

08100ffc <MX_USB_OTG_HS_PCD_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_PCD_Init(void)
{
 8100ffc:	b580      	push	{r7, lr}
 8100ffe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8101000:	4b15      	ldr	r3, [pc, #84]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101002:	4a16      	ldr	r2, [pc, #88]	@ (810105c <MX_USB_OTG_HS_PCD_Init+0x60>)
 8101004:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8101006:	4b14      	ldr	r3, [pc, #80]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101008:	2209      	movs	r2, #9
 810100a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 810100c:	4b12      	ldr	r3, [pc, #72]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810100e:	2200      	movs	r2, #0
 8101010:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8101012:	4b11      	ldr	r3, [pc, #68]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101014:	2200      	movs	r2, #0
 8101016:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8101018:	4b0f      	ldr	r3, [pc, #60]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810101a:	2201      	movs	r2, #1
 810101c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 810101e:	4b0e      	ldr	r3, [pc, #56]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101020:	2200      	movs	r2, #0
 8101022:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8101024:	4b0c      	ldr	r3, [pc, #48]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101026:	2200      	movs	r2, #0
 8101028:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 810102a:	4b0b      	ldr	r3, [pc, #44]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810102c:	2200      	movs	r2, #0
 810102e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8101030:	4b09      	ldr	r3, [pc, #36]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101032:	2200      	movs	r2, #0
 8101034:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8101036:	4b08      	ldr	r3, [pc, #32]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101038:	2200      	movs	r2, #0
 810103a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 810103c:	4b06      	ldr	r3, [pc, #24]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 810103e:	2200      	movs	r2, #0
 8101040:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8101042:	4805      	ldr	r0, [pc, #20]	@ (8101058 <MX_USB_OTG_HS_PCD_Init+0x5c>)
 8101044:	f001 fc2a 	bl	810289c <HAL_PCD_Init>
 8101048:	4603      	mov	r3, r0
 810104a:	2b00      	cmp	r3, #0
 810104c:	d001      	beq.n	8101052 <MX_USB_OTG_HS_PCD_Init+0x56>
  {
    CriticalErrorHandler();
 810104e:	f7ff f997 	bl	8100380 <CriticalErrorHandler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8101052:	bf00      	nop
 8101054:	bd80      	pop	{r7, pc}
 8101056:	bf00      	nop
 8101058:	1000030c 	.word	0x1000030c
 810105c:	40040000 	.word	0x40040000

08101060 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101060:	b580      	push	{r7, lr}
 8101062:	b090      	sub	sp, #64	@ 0x40
 8101064:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101066:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810106a:	2200      	movs	r2, #0
 810106c:	601a      	str	r2, [r3, #0]
 810106e:	605a      	str	r2, [r3, #4]
 8101070:	609a      	str	r2, [r3, #8]
 8101072:	60da      	str	r2, [r3, #12]
 8101074:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8101076:	4bbc      	ldr	r3, [pc, #752]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101078:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810107c:	4aba      	ldr	r2, [pc, #744]	@ (8101368 <MX_GPIO_Init+0x308>)
 810107e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8101082:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101086:	4bb8      	ldr	r3, [pc, #736]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101088:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810108c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101090:	62bb      	str	r3, [r7, #40]	@ 0x28
 8101092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101094:	4bb4      	ldr	r3, [pc, #720]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101096:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810109a:	4ab3      	ldr	r2, [pc, #716]	@ (8101368 <MX_GPIO_Init+0x308>)
 810109c:	f043 0302 	orr.w	r3, r3, #2
 81010a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81010a4:	4bb0      	ldr	r3, [pc, #704]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81010aa:	f003 0302 	and.w	r3, r3, #2
 81010ae:	627b      	str	r3, [r7, #36]	@ 0x24
 81010b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOG_CLK_ENABLE();
 81010b2:	4bad      	ldr	r3, [pc, #692]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81010b8:	4aab      	ldr	r2, [pc, #684]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 81010be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81010c2:	4ba9      	ldr	r3, [pc, #676]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81010c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81010cc:	623b      	str	r3, [r7, #32]
 81010ce:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81010d0:	4ba5      	ldr	r3, [pc, #660]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81010d6:	4aa4      	ldr	r2, [pc, #656]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010d8:	f043 0304 	orr.w	r3, r3, #4
 81010dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81010e0:	4ba1      	ldr	r3, [pc, #644]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81010e6:	f003 0304 	and.w	r3, r3, #4
 81010ea:	61fb      	str	r3, [r7, #28]
 81010ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81010ee:	4b9e      	ldr	r3, [pc, #632]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81010f4:	4a9c      	ldr	r2, [pc, #624]	@ (8101368 <MX_GPIO_Init+0x308>)
 81010f6:	f043 0310 	orr.w	r3, r3, #16
 81010fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81010fe:	4b9a      	ldr	r3, [pc, #616]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101104:	f003 0310 	and.w	r3, r3, #16
 8101108:	61bb      	str	r3, [r7, #24]
 810110a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 810110c:	4b96      	ldr	r3, [pc, #600]	@ (8101368 <MX_GPIO_Init+0x308>)
 810110e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101112:	4a95      	ldr	r2, [pc, #596]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101114:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8101118:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810111c:	4b92      	ldr	r3, [pc, #584]	@ (8101368 <MX_GPIO_Init+0x308>)
 810111e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8101126:	617b      	str	r3, [r7, #20]
 8101128:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 810112a:	4b8f      	ldr	r3, [pc, #572]	@ (8101368 <MX_GPIO_Init+0x308>)
 810112c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101130:	4a8d      	ldr	r2, [pc, #564]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101132:	f043 0308 	orr.w	r3, r3, #8
 8101136:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810113a:	4b8b      	ldr	r3, [pc, #556]	@ (8101368 <MX_GPIO_Init+0x308>)
 810113c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101140:	f003 0308 	and.w	r3, r3, #8
 8101144:	613b      	str	r3, [r7, #16]
 8101146:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8101148:	4b87      	ldr	r3, [pc, #540]	@ (8101368 <MX_GPIO_Init+0x308>)
 810114a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810114e:	4a86      	ldr	r2, [pc, #536]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101150:	f043 0320 	orr.w	r3, r3, #32
 8101154:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101158:	4b83      	ldr	r3, [pc, #524]	@ (8101368 <MX_GPIO_Init+0x308>)
 810115a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810115e:	f003 0320 	and.w	r3, r3, #32
 8101162:	60fb      	str	r3, [r7, #12]
 8101164:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8101166:	4b80      	ldr	r3, [pc, #512]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810116c:	4a7e      	ldr	r2, [pc, #504]	@ (8101368 <MX_GPIO_Init+0x308>)
 810116e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8101172:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101176:	4b7c      	ldr	r3, [pc, #496]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101178:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810117c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8101180:	60bb      	str	r3, [r7, #8]
 8101182:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101184:	4b78      	ldr	r3, [pc, #480]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101186:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810118a:	4a77      	ldr	r2, [pc, #476]	@ (8101368 <MX_GPIO_Init+0x308>)
 810118c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8101190:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101194:	4b74      	ldr	r3, [pc, #464]	@ (8101368 <MX_GPIO_Init+0x308>)
 8101196:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810119a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 810119e:	607b      	str	r3, [r7, #4]
 81011a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81011a2:	4b71      	ldr	r3, [pc, #452]	@ (8101368 <MX_GPIO_Init+0x308>)
 81011a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011a8:	4a6f      	ldr	r2, [pc, #444]	@ (8101368 <MX_GPIO_Init+0x308>)
 81011aa:	f043 0301 	orr.w	r3, r3, #1
 81011ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81011b2:	4b6d      	ldr	r3, [pc, #436]	@ (8101368 <MX_GPIO_Init+0x308>)
 81011b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011b8:	f003 0301 	and.w	r3, r3, #1
 81011bc:	603b      	str	r3, [r7, #0]
 81011be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PI6 PI5 PI4 PI1
                           PI0 PI7 PI2 PI3
                           PI9 PI10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_1
 81011c0:	f240 63ff 	movw	r3, #1791	@ 0x6ff
 81011c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81011c6:	2302      	movs	r3, #2
 81011c8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81011ca:	2300      	movs	r3, #0
 81011cc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81011ce:	2303      	movs	r3, #3
 81011d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 81011d2:	230c      	movs	r3, #12
 81011d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 81011d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81011da:	4619      	mov	r1, r3
 81011dc:	4863      	ldr	r0, [pc, #396]	@ (810136c <MX_GPIO_Init+0x30c>)
 81011de:	f001 f99b 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 81011e2:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 81011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81011e8:	2302      	movs	r3, #2
 81011ea:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81011ec:	2300      	movs	r3, #0
 81011ee:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81011f0:	2300      	movs	r3, #0
 81011f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 81011f4:	2309      	movs	r3, #9
 81011f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81011f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81011fc:	4619      	mov	r1, r3
 81011fe:	485c      	ldr	r0, [pc, #368]	@ (8101370 <MX_GPIO_Init+0x310>)
 8101200:	f001 f98a 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC12 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_8;
 8101204:	f44f 53a8 	mov.w	r3, #5376	@ 0x1500
 8101208:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810120a:	2302      	movs	r3, #2
 810120c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810120e:	2300      	movs	r3, #0
 8101210:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101212:	2303      	movs	r3, #3
 8101214:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8101216:	230c      	movs	r3, #12
 8101218:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 810121a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810121e:	4619      	mov	r1, r3
 8101220:	4854      	ldr	r0, [pc, #336]	@ (8101374 <MX_GPIO_Init+0x314>)
 8101222:	f001 f979 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE1 PE0 PE10 PE9
                           PE11 PE12 PE15 PE8
                           PE13 PE7 PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_9
 8101226:	f64f 7383 	movw	r3, #65411	@ 0xff83
 810122a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810122c:	2302      	movs	r3, #2
 810122e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101230:	2300      	movs	r3, #0
 8101232:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101234:	2303      	movs	r3, #3
 8101236:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8101238:	230c      	movs	r3, #12
 810123a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 810123c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8101240:	4619      	mov	r1, r3
 8101242:	484d      	ldr	r0, [pc, #308]	@ (8101378 <MX_GPIO_Init+0x318>)
 8101244:	f001 f968 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG12 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8101248:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 810124c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810124e:	2302      	movs	r3, #2
 8101250:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101252:	2300      	movs	r3, #0
 8101254:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101256:	2300      	movs	r3, #0
 8101258:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 810125a:	230b      	movs	r3, #11
 810125c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 810125e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8101262:	4619      	mov	r1, r3
 8101264:	4842      	ldr	r0, [pc, #264]	@ (8101370 <MX_GPIO_Init+0x310>)
 8101266:	f001 f957 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH15 PH14 PH13 PH5
                           PH10 PH11 PH9 PH12
                           PH6 PH8 PH7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_5
 810126a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 810126e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_12
                          |GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101270:	2302      	movs	r3, #2
 8101272:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101274:	2300      	movs	r3, #0
 8101276:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101278:	2303      	movs	r3, #3
 810127a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 810127c:	230c      	movs	r3, #12
 810127e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8101280:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8101284:	4619      	mov	r1, r3
 8101286:	483d      	ldr	r0, [pc, #244]	@ (810137c <MX_GPIO_Init+0x31c>)
 8101288:	f001 f946 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG15 PG8 PG4 PG2
                           PG0 PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_2
 810128c:	f248 1317 	movw	r3, #33047	@ 0x8117
 8101290:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101292:	2302      	movs	r3, #2
 8101294:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101296:	2300      	movs	r3, #0
 8101298:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810129a:	2303      	movs	r3, #3
 810129c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 810129e:	230c      	movs	r3, #12
 81012a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81012a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81012a6:	4619      	mov	r1, r3
 81012a8:	4831      	ldr	r0, [pc, #196]	@ (8101370 <MX_GPIO_Init+0x310>)
 81012aa:	f001 f935 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 81012ae:	2304      	movs	r3, #4
 81012b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81012b2:	2302      	movs	r3, #2
 81012b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012b6:	2300      	movs	r3, #0
 81012b8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81012ba:	2303      	movs	r3, #3
 81012bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 81012be:	230c      	movs	r3, #12
 81012c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81012c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81012c6:	4619      	mov	r1, r3
 81012c8:	482d      	ldr	r0, [pc, #180]	@ (8101380 <MX_GPIO_Init+0x320>)
 81012ca:	f001 f925 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD15 PD14
                           PD10 PD9 PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 81012ce:	f24c 7303 	movw	r3, #50947	@ 0xc703
 81012d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81012d4:	2302      	movs	r3, #2
 81012d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012d8:	2300      	movs	r3, #0
 81012da:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81012dc:	2303      	movs	r3, #3
 81012de:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 81012e0:	230c      	movs	r3, #12
 81012e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81012e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81012e8:	4619      	mov	r1, r3
 81012ea:	4825      	ldr	r0, [pc, #148]	@ (8101380 <MX_GPIO_Init+0x320>)
 81012ec:	f001 f914 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF2 PF1 PF0 PF3
                           PF5 PF4 PF13 PF14
                           PF12 PF15 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_3
 81012f0:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 81012f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81012f6:	2302      	movs	r3, #2
 81012f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012fa:	2300      	movs	r3, #0
 81012fc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81012fe:	2303      	movs	r3, #3
 8101300:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8101302:	230c      	movs	r3, #12
 8101304:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101306:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810130a:	4619      	mov	r1, r3
 810130c:	481d      	ldr	r0, [pc, #116]	@ (8101384 <MX_GPIO_Init+0x324>)
 810130e:	f001 f903 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8101312:	2340      	movs	r3, #64	@ 0x40
 8101314:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101316:	2302      	movs	r3, #2
 8101318:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810131a:	2300      	movs	r3, #0
 810131c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810131e:	2300      	movs	r3, #0
 8101320:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8101322:	230a      	movs	r3, #10
 8101324:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8101326:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810132a:	4619      	mov	r1, r3
 810132c:	4810      	ldr	r0, [pc, #64]	@ (8101370 <MX_GPIO_Init+0x310>)
 810132e:	f001 f8f3 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8101332:	23c0      	movs	r3, #192	@ 0xc0
 8101334:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101336:	2302      	movs	r3, #2
 8101338:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810133a:	2300      	movs	r3, #0
 810133c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810133e:	2300      	movs	r3, #0
 8101340:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101342:	2309      	movs	r3, #9
 8101344:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101346:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810134a:	4619      	mov	r1, r3
 810134c:	480d      	ldr	r0, [pc, #52]	@ (8101384 <MX_GPIO_Init+0x324>)
 810134e:	f001 f8e3 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8101352:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8101356:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8101358:	2303      	movs	r3, #3
 810135a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810135c:	2300      	movs	r3, #0
 810135e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101360:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8101364:	4619      	mov	r1, r3
 8101366:	e00f      	b.n	8101388 <MX_GPIO_Init+0x328>
 8101368:	58024400 	.word	0x58024400
 810136c:	58022000 	.word	0x58022000
 8101370:	58021800 	.word	0x58021800
 8101374:	58020800 	.word	0x58020800
 8101378:	58021000 	.word	0x58021000
 810137c:	58021c00 	.word	0x58021c00
 8101380:	58020c00 	.word	0x58020c00
 8101384:	58021400 	.word	0x58021400
 8101388:	4848      	ldr	r0, [pc, #288]	@ (81014ac <MX_GPIO_Init+0x44c>)
 810138a:	f001 f8c5 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 810138e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8101392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101394:	2302      	movs	r3, #2
 8101396:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101398:	2300      	movs	r3, #0
 810139a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810139c:	2300      	movs	r3, #0
 810139e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 81013a0:	230a      	movs	r3, #10
 81013a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81013a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81013a8:	4619      	mov	r1, r3
 81013aa:	4840      	ldr	r0, [pc, #256]	@ (81014ac <MX_GPIO_Init+0x44c>)
 81013ac:	f001 f8b4 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 81013b0:	2332      	movs	r3, #50	@ 0x32
 81013b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81013b4:	2302      	movs	r3, #2
 81013b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81013b8:	2300      	movs	r3, #0
 81013ba:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81013bc:	2300      	movs	r3, #0
 81013be:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81013c0:	230b      	movs	r3, #11
 81013c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81013c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81013c8:	4619      	mov	r1, r3
 81013ca:	4839      	ldr	r0, [pc, #228]	@ (81014b0 <MX_GPIO_Init+0x450>)
 81013cc:	f001 f8a4 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ9 PJ8 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 81013d0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 81013d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81013d6:	2302      	movs	r3, #2
 81013d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81013da:	2300      	movs	r3, #0
 81013dc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81013de:	2300      	movs	r3, #0
 81013e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 81013e2:	2308      	movs	r3, #8
 81013e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 81013e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81013ea:	4619      	mov	r1, r3
 81013ec:	4831      	ldr	r0, [pc, #196]	@ (81014b4 <MX_GPIO_Init+0x454>)
 81013ee:	f001 f893 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH2 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 81013f2:	230c      	movs	r3, #12
 81013f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81013f6:	2302      	movs	r3, #2
 81013f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81013fa:	2300      	movs	r3, #0
 81013fc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81013fe:	2300      	movs	r3, #0
 8101400:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101402:	2309      	movs	r3, #9
 8101404:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8101406:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810140a:	4619      	mov	r1, r3
 810140c:	482a      	ldr	r0, [pc, #168]	@ (81014b8 <MX_GPIO_Init+0x458>)
 810140e:	f001 f883 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA1 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_7;
 8101412:	2386      	movs	r3, #134	@ 0x86
 8101414:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101416:	2302      	movs	r3, #2
 8101418:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810141a:	2300      	movs	r3, #0
 810141c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810141e:	2300      	movs	r3, #0
 8101420:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8101422:	230b      	movs	r3, #11
 8101424:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101426:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810142a:	4619      	mov	r1, r3
 810142c:	4823      	ldr	r0, [pc, #140]	@ (81014bc <MX_GPIO_Init+0x45c>)
 810142e:	f001 f873 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8101432:	2304      	movs	r3, #4
 8101434:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101436:	2302      	movs	r3, #2
 8101438:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810143a:	2300      	movs	r3, #0
 810143c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810143e:	2300      	movs	r3, #0
 8101440:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101442:	2309      	movs	r3, #9
 8101444:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101446:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810144a:	4619      	mov	r1, r3
 810144c:	481c      	ldr	r0, [pc, #112]	@ (81014c0 <MX_GPIO_Init+0x460>)
 810144e:	f001 f863 	bl	8102518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8101452:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8101456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101458:	2302      	movs	r3, #2
 810145a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810145c:	2300      	movs	r3, #0
 810145e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101460:	2300      	movs	r3, #0
 8101462:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101464:	2309      	movs	r3, #9
 8101466:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101468:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 810146c:	4619      	mov	r1, r3
 810146e:	4815      	ldr	r0, [pc, #84]	@ (81014c4 <MX_GPIO_Init+0x464>)
 8101470:	f001 f852 	bl	8102518 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8101474:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8101478:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 810147c:	f000 fde6 	bl	810204c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8101480:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 8101484:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8101488:	f000 fde0 	bl	810204c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 810148c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8101490:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8101494:	f000 fdda 	bl	810204c <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8101498:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 810149c:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 81014a0:	f000 fdd4 	bl	810204c <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 81014a4:	bf00      	nop
 81014a6:	3740      	adds	r7, #64	@ 0x40
 81014a8:	46bd      	mov	sp, r7
 81014aa:	bd80      	pop	{r7, pc}
 81014ac:	58021400 	.word	0x58021400
 81014b0:	58020800 	.word	0x58020800
 81014b4:	58022400 	.word	0x58022400
 81014b8:	58021c00 	.word	0x58021c00
 81014bc:	58020000 	.word	0x58020000
 81014c0:	58020400 	.word	0x58020400
 81014c4:	58020c00 	.word	0x58020c00

081014c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 81014c8:	b580      	push	{r7, lr}
 81014ca:	b082      	sub	sp, #8
 81014cc:	af00      	add	r7, sp, #0
 81014ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 81014d0:	687b      	ldr	r3, [r7, #4]
 81014d2:	681b      	ldr	r3, [r3, #0]
 81014d4:	4a04      	ldr	r2, [pc, #16]	@ (81014e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 81014d6:	4293      	cmp	r3, r2
 81014d8:	d101      	bne.n	81014de <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 81014da:	f000 fd67 	bl	8101fac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 81014de:	bf00      	nop
 81014e0:	3708      	adds	r7, #8
 81014e2:	46bd      	mov	sp, r7
 81014e4:	bd80      	pop	{r7, pc}
 81014e6:	bf00      	nop
 81014e8:	40000400 	.word	0x40000400

081014ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81014ec:	b580      	push	{r7, lr}
 81014ee:	b082      	sub	sp, #8
 81014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81014f2:	4b10      	ldr	r3, [pc, #64]	@ (8101534 <HAL_MspInit+0x48>)
 81014f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81014f8:	4a0e      	ldr	r2, [pc, #56]	@ (8101534 <HAL_MspInit+0x48>)
 81014fa:	f043 0302 	orr.w	r3, r3, #2
 81014fe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101502:	4b0c      	ldr	r3, [pc, #48]	@ (8101534 <HAL_MspInit+0x48>)
 8101504:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101508:	f003 0302 	and.w	r3, r3, #2
 810150c:	607b      	str	r3, [r7, #4]
 810150e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8101510:	2200      	movs	r2, #0
 8101512:	210f      	movs	r1, #15
 8101514:	f06f 0001 	mvn.w	r0, #1
 8101518:	f000 ffc4 	bl	81024a4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* CM7_SEV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CM7_SEV_IRQn, 5, 0);
 810151c:	2200      	movs	r2, #0
 810151e:	2105      	movs	r1, #5
 8101520:	2040      	movs	r0, #64	@ 0x40
 8101522:	f000 ffbf 	bl	81024a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CM7_SEV_IRQn);
 8101526:	2040      	movs	r0, #64	@ 0x40
 8101528:	f000 ffd6 	bl	81024d8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 810152c:	bf00      	nop
 810152e:	3708      	adds	r7, #8
 8101530:	46bd      	mov	sp, r7
 8101532:	bd80      	pop	{r7, pc}
 8101534:	58024400 	.word	0x58024400

08101538 <HAL_CEC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcec: CEC handle pointer
  * @retval None
  */
void HAL_CEC_MspInit(CEC_HandleTypeDef* hcec)
{
 8101538:	b580      	push	{r7, lr}
 810153a:	b0bc      	sub	sp, #240	@ 0xf0
 810153c:	af00      	add	r7, sp, #0
 810153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101540:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101544:	2200      	movs	r2, #0
 8101546:	601a      	str	r2, [r3, #0]
 8101548:	605a      	str	r2, [r3, #4]
 810154a:	609a      	str	r2, [r3, #8]
 810154c:	60da      	str	r2, [r3, #12]
 810154e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101550:	f107 0310 	add.w	r3, r7, #16
 8101554:	22c8      	movs	r2, #200	@ 0xc8
 8101556:	2100      	movs	r1, #0
 8101558:	4618      	mov	r0, r3
 810155a:	f006 fc8f 	bl	8107e7c <memset>
  if(hcec->Instance==CEC)
 810155e:	687b      	ldr	r3, [r7, #4]
 8101560:	681b      	ldr	r3, [r3, #0]
 8101562:	4a2b      	ldr	r2, [pc, #172]	@ (8101610 <HAL_CEC_MspInit+0xd8>)
 8101564:	4293      	cmp	r3, r2
 8101566:	d14e      	bne.n	8101606 <HAL_CEC_MspInit+0xce>

    /* USER CODE END CEC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CEC;
 8101568:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 810156c:	f04f 0300 	mov.w	r3, #0
 8101570:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.CecClockSelection = RCC_CECCLKSOURCE_LSI;
 8101574:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8101578:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810157c:	f107 0310 	add.w	r3, r7, #16
 8101580:	4618      	mov	r0, r3
 8101582:	f001 fd57 	bl	8103034 <HAL_RCCEx_PeriphCLKConfig>
 8101586:	4603      	mov	r3, r0
 8101588:	2b00      	cmp	r3, #0
 810158a:	d001      	beq.n	8101590 <HAL_CEC_MspInit+0x58>
    {
      Error_Handler();
 810158c:	f7ff fb80 	bl	8100c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_CEC_CLK_ENABLE();
 8101590:	4b20      	ldr	r3, [pc, #128]	@ (8101614 <HAL_CEC_MspInit+0xdc>)
 8101592:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101596:	4a1f      	ldr	r2, [pc, #124]	@ (8101614 <HAL_CEC_MspInit+0xdc>)
 8101598:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 810159c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81015a0:	4b1c      	ldr	r3, [pc, #112]	@ (8101614 <HAL_CEC_MspInit+0xdc>)
 81015a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81015a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81015aa:	60fb      	str	r3, [r7, #12]
 81015ac:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81015ae:	4b19      	ldr	r3, [pc, #100]	@ (8101614 <HAL_CEC_MspInit+0xdc>)
 81015b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81015b4:	4a17      	ldr	r2, [pc, #92]	@ (8101614 <HAL_CEC_MspInit+0xdc>)
 81015b6:	f043 0302 	orr.w	r3, r3, #2
 81015ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81015be:	4b15      	ldr	r3, [pc, #84]	@ (8101614 <HAL_CEC_MspInit+0xdc>)
 81015c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81015c4:	f003 0302 	and.w	r3, r3, #2
 81015c8:	60bb      	str	r3, [r7, #8]
 81015ca:	68bb      	ldr	r3, [r7, #8]
    /**HDMI_CEC GPIO Configuration
    PB6     ------> CEC
    */
    GPIO_InitStruct.Pin = HDMI_CEC_Pin;
 81015cc:	2340      	movs	r3, #64	@ 0x40
 81015ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81015d2:	2312      	movs	r3, #18
 81015d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015d8:	2300      	movs	r3, #0
 81015da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015de:	2300      	movs	r3, #0
 81015e0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_CEC;
 81015e4:	2305      	movs	r3, #5
 81015e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(HDMI_CEC_GPIO_Port, &GPIO_InitStruct);
 81015ea:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81015ee:	4619      	mov	r1, r3
 81015f0:	4809      	ldr	r0, [pc, #36]	@ (8101618 <HAL_CEC_MspInit+0xe0>)
 81015f2:	f000 ff91 	bl	8102518 <HAL_GPIO_Init>

    /* CEC interrupt Init */
    HAL_NVIC_SetPriority(CEC_IRQn, 5, 0);
 81015f6:	2200      	movs	r2, #0
 81015f8:	2105      	movs	r1, #5
 81015fa:	205e      	movs	r0, #94	@ 0x5e
 81015fc:	f000 ff52 	bl	81024a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_IRQn);
 8101600:	205e      	movs	r0, #94	@ 0x5e
 8101602:	f000 ff69 	bl	81024d8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CEC_MspInit 1 */

  }

}
 8101606:	bf00      	nop
 8101608:	37f0      	adds	r7, #240	@ 0xf0
 810160a:	46bd      	mov	sp, r7
 810160c:	bd80      	pop	{r7, pc}
 810160e:	bf00      	nop
 8101610:	40006c00 	.word	0x40006c00
 8101614:	58024400 	.word	0x58024400
 8101618:	58020400 	.word	0x58020400

0810161c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 810161c:	b580      	push	{r7, lr}
 810161e:	b0b4      	sub	sp, #208	@ 0xd0
 8101620:	af00      	add	r7, sp, #0
 8101622:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101624:	f107 0308 	add.w	r3, r7, #8
 8101628:	22c8      	movs	r2, #200	@ 0xc8
 810162a:	2100      	movs	r1, #0
 810162c:	4618      	mov	r0, r3
 810162e:	f006 fc25 	bl	8107e7c <memset>
  if(hrtc->Instance==RTC)
 8101632:	687b      	ldr	r3, [r7, #4]
 8101634:	681b      	ldr	r3, [r3, #0]
 8101636:	4a10      	ldr	r2, [pc, #64]	@ (8101678 <HAL_RTC_MspInit+0x5c>)
 8101638:	4293      	cmp	r3, r2
 810163a:	d119      	bne.n	8101670 <HAL_RTC_MspInit+0x54>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 810163c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8101640:	f04f 0300 	mov.w	r3, #0
 8101644:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8101648:	f44f 7300 	mov.w	r3, #512	@ 0x200
 810164c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101650:	f107 0308 	add.w	r3, r7, #8
 8101654:	4618      	mov	r0, r3
 8101656:	f001 fced 	bl	8103034 <HAL_RCCEx_PeriphCLKConfig>
 810165a:	4603      	mov	r3, r0
 810165c:	2b00      	cmp	r3, #0
 810165e:	d001      	beq.n	8101664 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8101660:	f7ff fb16 	bl	8100c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8101664:	4b05      	ldr	r3, [pc, #20]	@ (810167c <HAL_RTC_MspInit+0x60>)
 8101666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8101668:	4a04      	ldr	r2, [pc, #16]	@ (810167c <HAL_RTC_MspInit+0x60>)
 810166a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 810166e:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8101670:	bf00      	nop
 8101672:	37d0      	adds	r7, #208	@ 0xd0
 8101674:	46bd      	mov	sp, r7
 8101676:	bd80      	pop	{r7, pc}
 8101678:	58004000 	.word	0x58004000
 810167c:	58024400 	.word	0x58024400

08101680 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8101680:	b580      	push	{r7, lr}
 8101682:	b0bc      	sub	sp, #240	@ 0xf0
 8101684:	af00      	add	r7, sp, #0
 8101686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101688:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810168c:	2200      	movs	r2, #0
 810168e:	601a      	str	r2, [r3, #0]
 8101690:	605a      	str	r2, [r3, #4]
 8101692:	609a      	str	r2, [r3, #8]
 8101694:	60da      	str	r2, [r3, #12]
 8101696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101698:	f107 0310 	add.w	r3, r7, #16
 810169c:	22c8      	movs	r2, #200	@ 0xc8
 810169e:	2100      	movs	r1, #0
 81016a0:	4618      	mov	r0, r3
 81016a2:	f006 fbeb 	bl	8107e7c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 81016a6:	687b      	ldr	r3, [r7, #4]
 81016a8:	681b      	ldr	r3, [r3, #0]
 81016aa:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 81016ae:	d144      	bne.n	810173a <HAL_SPDIFRX_MspInit+0xba>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 81016b0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 81016b4:	f04f 0300 	mov.w	r3, #0
 81016b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.SpdifrxClockSelection = RCC_SPDIFRXCLKSOURCE_PLL;
 81016bc:	2300      	movs	r3, #0
 81016be:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81016c0:	f107 0310 	add.w	r3, r7, #16
 81016c4:	4618      	mov	r0, r3
 81016c6:	f001 fcb5 	bl	8103034 <HAL_RCCEx_PeriphCLKConfig>
 81016ca:	4603      	mov	r3, r0
 81016cc:	2b00      	cmp	r3, #0
 81016ce:	d001      	beq.n	81016d4 <HAL_SPDIFRX_MspInit+0x54>
    {
      Error_Handler();
 81016d0:	f7ff fade 	bl	8100c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 81016d4:	4b1b      	ldr	r3, [pc, #108]	@ (8101744 <HAL_SPDIFRX_MspInit+0xc4>)
 81016d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81016da:	4a1a      	ldr	r2, [pc, #104]	@ (8101744 <HAL_SPDIFRX_MspInit+0xc4>)
 81016dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 81016e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 81016e4:	4b17      	ldr	r3, [pc, #92]	@ (8101744 <HAL_SPDIFRX_MspInit+0xc4>)
 81016e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81016ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 81016ee:	60fb      	str	r3, [r7, #12]
 81016f0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 81016f2:	4b14      	ldr	r3, [pc, #80]	@ (8101744 <HAL_SPDIFRX_MspInit+0xc4>)
 81016f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016f8:	4a12      	ldr	r2, [pc, #72]	@ (8101744 <HAL_SPDIFRX_MspInit+0xc4>)
 81016fa:	f043 0308 	orr.w	r3, r3, #8
 81016fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101702:	4b10      	ldr	r3, [pc, #64]	@ (8101744 <HAL_SPDIFRX_MspInit+0xc4>)
 8101704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101708:	f003 0308 	and.w	r3, r3, #8
 810170c:	60bb      	str	r3, [r7, #8]
 810170e:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX1 GPIO Configuration
    PD7     ------> SPDIFRX1_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8101710:	2380      	movs	r3, #128	@ 0x80
 8101712:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101716:	2302      	movs	r3, #2
 8101718:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810171c:	2300      	movs	r3, #0
 810171e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101722:	2300      	movs	r3, #0
 8101724:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_SPDIF;
 8101728:	2309      	movs	r3, #9
 810172a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 810172e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101732:	4619      	mov	r1, r3
 8101734:	4804      	ldr	r0, [pc, #16]	@ (8101748 <HAL_SPDIFRX_MspInit+0xc8>)
 8101736:	f000 feef 	bl	8102518 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 810173a:	bf00      	nop
 810173c:	37f0      	adds	r7, #240	@ 0xf0
 810173e:	46bd      	mov	sp, r7
 8101740:	bd80      	pop	{r7, pc}
 8101742:	bf00      	nop
 8101744:	58024400 	.word	0x58024400
 8101748:	58020c00 	.word	0x58020c00

0810174c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 810174c:	b580      	push	{r7, lr}
 810174e:	b0be      	sub	sp, #248	@ 0xf8
 8101750:	af00      	add	r7, sp, #0
 8101752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101754:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8101758:	2200      	movs	r2, #0
 810175a:	601a      	str	r2, [r3, #0]
 810175c:	605a      	str	r2, [r3, #4]
 810175e:	609a      	str	r2, [r3, #8]
 8101760:	60da      	str	r2, [r3, #12]
 8101762:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101764:	f107 0318 	add.w	r3, r7, #24
 8101768:	22c8      	movs	r2, #200	@ 0xc8
 810176a:	2100      	movs	r1, #0
 810176c:	4618      	mov	r0, r3
 810176e:	f006 fb85 	bl	8107e7c <memset>
  if(hspi->Instance==SPI5)
 8101772:	687b      	ldr	r3, [r7, #4]
 8101774:	681b      	ldr	r3, [r3, #0]
 8101776:	4a39      	ldr	r2, [pc, #228]	@ (810185c <HAL_SPI_MspInit+0x110>)
 8101778:	4293      	cmp	r3, r2
 810177a:	d16a      	bne.n	8101852 <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 810177c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8101780:	f04f 0300 	mov.w	r3, #0
 8101784:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8101788:	2300      	movs	r3, #0
 810178a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810178e:	f107 0318 	add.w	r3, r7, #24
 8101792:	4618      	mov	r0, r3
 8101794:	f001 fc4e 	bl	8103034 <HAL_RCCEx_PeriphCLKConfig>
 8101798:	4603      	mov	r3, r0
 810179a:	2b00      	cmp	r3, #0
 810179c:	d001      	beq.n	81017a2 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 810179e:	f7ff fa77 	bl	8100c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 81017a2:	4b2f      	ldr	r3, [pc, #188]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 81017a8:	4a2d      	ldr	r2, [pc, #180]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 81017ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 81017b2:	4b2b      	ldr	r3, [pc, #172]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 81017b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 81017bc:	617b      	str	r3, [r7, #20]
 81017be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 81017c0:	4b27      	ldr	r3, [pc, #156]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81017c6:	4a26      	ldr	r2, [pc, #152]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 81017cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81017d0:	4b23      	ldr	r3, [pc, #140]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81017d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 81017da:	613b      	str	r3, [r7, #16]
 81017dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 81017de:	4b20      	ldr	r3, [pc, #128]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81017e4:	4a1e      	ldr	r2, [pc, #120]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 81017ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81017ee:	4b1c      	ldr	r3, [pc, #112]	@ (8101860 <HAL_SPI_MspInit+0x114>)
 81017f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81017f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 81017f8:	60fb      	str	r3, [r7, #12]
 81017fa:	68fb      	ldr	r3, [r7, #12]
    PK0     ------> SPI5_SCK
    PK1     ------> SPI5_NSS
    PJ11     ------> SPI5_MISO
    PJ10     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D10_Pin;
 81017fc:	2303      	movs	r3, #3
 81017fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101802:	2302      	movs	r3, #2
 8101804:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101808:	2300      	movs	r3, #0
 810180a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810180e:	2300      	movs	r3, #0
 8101810:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8101814:	2305      	movs	r3, #5
 8101816:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 810181a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 810181e:	4619      	mov	r1, r3
 8101820:	4810      	ldr	r0, [pc, #64]	@ (8101864 <HAL_SPI_MspInit+0x118>)
 8101822:	f000 fe79 	bl	8102518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8101826:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 810182a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810182e:	2302      	movs	r3, #2
 8101830:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101834:	2300      	movs	r3, #0
 8101836:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810183a:	2300      	movs	r3, #0
 810183c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8101840:	2305      	movs	r3, #5
 8101842:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8101846:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 810184a:	4619      	mov	r1, r3
 810184c:	4806      	ldr	r0, [pc, #24]	@ (8101868 <HAL_SPI_MspInit+0x11c>)
 810184e:	f000 fe63 	bl	8102518 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8101852:	bf00      	nop
 8101854:	37f8      	adds	r7, #248	@ 0xf8
 8101856:	46bd      	mov	sp, r7
 8101858:	bd80      	pop	{r7, pc}
 810185a:	bf00      	nop
 810185c:	40015000 	.word	0x40015000
 8101860:	58024400 	.word	0x58024400
 8101864:	58022800 	.word	0x58022800
 8101868:	58022400 	.word	0x58022400

0810186c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 810186c:	b580      	push	{r7, lr}
 810186e:	b0c2      	sub	sp, #264	@ 0x108
 8101870:	af00      	add	r7, sp, #0
 8101872:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8101876:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 810187a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810187c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8101880:	2200      	movs	r2, #0
 8101882:	601a      	str	r2, [r3, #0]
 8101884:	605a      	str	r2, [r3, #4]
 8101886:	609a      	str	r2, [r3, #8]
 8101888:	60da      	str	r2, [r3, #12]
 810188a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810188c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8101890:	22c8      	movs	r2, #200	@ 0xc8
 8101892:	2100      	movs	r1, #0
 8101894:	4618      	mov	r0, r3
 8101896:	f006 faf1 	bl	8107e7c <memset>
  if(hpcd->Instance==USB_OTG_HS)
 810189a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 810189e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 81018a2:	681b      	ldr	r3, [r3, #0]
 81018a4:	681b      	ldr	r3, [r3, #0]
 81018a6:	4a79      	ldr	r2, [pc, #484]	@ (8101a8c <HAL_PCD_MspInit+0x220>)
 81018a8:	4293      	cmp	r3, r2
 81018aa:	f040 80ea 	bne.w	8101a82 <HAL_PCD_MspInit+0x216>

    /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 81018ae:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 81018b2:	f04f 0300 	mov.w	r3, #0
 81018b6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 81018ba:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 81018be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81018c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 81018c6:	4618      	mov	r0, r3
 81018c8:	f001 fbb4 	bl	8103034 <HAL_RCCEx_PeriphCLKConfig>
 81018cc:	4603      	mov	r3, r0
 81018ce:	2b00      	cmp	r3, #0
 81018d0:	d001      	beq.n	81018d6 <HAL_PCD_MspInit+0x6a>
    {
      Error_Handler();
 81018d2:	f7ff f9dd 	bl	8100c90 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 81018d6:	f001 f999 	bl	8102c0c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81018da:	4b6d      	ldr	r3, [pc, #436]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 81018dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81018e0:	4a6b      	ldr	r2, [pc, #428]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 81018e2:	f043 0302 	orr.w	r3, r3, #2
 81018e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81018ea:	4b69      	ldr	r3, [pc, #420]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 81018ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81018f0:	f003 0302 	and.w	r3, r3, #2
 81018f4:	627b      	str	r3, [r7, #36]	@ 0x24
 81018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOI_CLK_ENABLE();
 81018f8:	4b65      	ldr	r3, [pc, #404]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 81018fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81018fe:	4a64      	ldr	r2, [pc, #400]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8101904:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101908:	4b61      	ldr	r3, [pc, #388]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 810190a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810190e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101912:	623b      	str	r3, [r7, #32]
 8101914:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101916:	4b5e      	ldr	r3, [pc, #376]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101918:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810191c:	4a5c      	ldr	r2, [pc, #368]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 810191e:	f043 0304 	orr.w	r3, r3, #4
 8101922:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101926:	4b5a      	ldr	r3, [pc, #360]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101928:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810192c:	f003 0304 	and.w	r3, r3, #4
 8101930:	61fb      	str	r3, [r7, #28]
 8101932:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8101934:	4b56      	ldr	r3, [pc, #344]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810193a:	4a55      	ldr	r2, [pc, #340]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 810193c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8101940:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101944:	4b52      	ldr	r3, [pc, #328]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810194a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810194e:	61bb      	str	r3, [r7, #24]
 8101950:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101952:	4b4f      	ldr	r3, [pc, #316]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101958:	4a4d      	ldr	r2, [pc, #308]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 810195a:	f043 0301 	orr.w	r3, r3, #1
 810195e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101962:	4b4b      	ldr	r3, [pc, #300]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101968:	f003 0301 	and.w	r3, r3, #1
 810196c:	617b      	str	r3, [r7, #20]
 810196e:	697b      	ldr	r3, [r7, #20]
    PB12     ------> USB_OTG_HS_ULPI_D5
    PA3     ------> USB_OTG_HS_ULPI_D0
    PB0     ------> USB_OTG_HS_ULPI_D1
    PB13     ------> USB_OTG_HS_ULPI_D6
    */
    GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D3_Pin|ULPI_D4_Pin|ULPI_D2_Pin
 8101970:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8101974:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                          |ULPI_D5_Pin|ULPI_D1_Pin|ULPI_D6_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101978:	2302      	movs	r3, #2
 810197a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810197e:	2300      	movs	r3, #0
 8101980:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8101984:	2302      	movs	r3, #2
 8101986:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 810198a:	230a      	movs	r3, #10
 810198c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101990:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8101994:	4619      	mov	r1, r3
 8101996:	483f      	ldr	r0, [pc, #252]	@ (8101a94 <HAL_PCD_MspInit+0x228>)
 8101998:	f000 fdbe 	bl	8102518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 810199c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 81019a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019a4:	2302      	movs	r3, #2
 81019a6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019aa:	2300      	movs	r3, #0
 81019ac:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 81019b0:	2302      	movs	r3, #2
 81019b2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 81019b6:	230a      	movs	r3, #10
 81019b8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 81019bc:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 81019c0:	4619      	mov	r1, r3
 81019c2:	4835      	ldr	r0, [pc, #212]	@ (8101a98 <HAL_PCD_MspInit+0x22c>)
 81019c4:	f000 fda8 	bl	8102518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_STP_Pin;
 81019c8:	2301      	movs	r3, #1
 81019ca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019ce:	2302      	movs	r3, #2
 81019d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019d4:	2300      	movs	r3, #0
 81019d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 81019da:	2302      	movs	r3, #2
 81019dc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 81019e0:	230a      	movs	r3, #10
 81019e2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 81019e6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 81019ea:	4619      	mov	r1, r3
 81019ec:	482b      	ldr	r0, [pc, #172]	@ (8101a9c <HAL_PCD_MspInit+0x230>)
 81019ee:	f000 fd93 	bl	8102518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 81019f2:	2310      	movs	r3, #16
 81019f4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019f8:	2302      	movs	r3, #2
 81019fa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019fe:	2300      	movs	r3, #0
 8101a00:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8101a04:	2302      	movs	r3, #2
 8101a06:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 8101a0a:	230a      	movs	r3, #10
 8101a0c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8101a10:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8101a14:	4619      	mov	r1, r3
 8101a16:	4822      	ldr	r0, [pc, #136]	@ (8101aa0 <HAL_PCD_MspInit+0x234>)
 8101a18:	f000 fd7e 	bl	8102518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULPI_CK_Pin|ULPI_D0_Pin;
 8101a1c:	2328      	movs	r3, #40	@ 0x28
 8101a1e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a22:	2302      	movs	r3, #2
 8101a24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a28:	2300      	movs	r3, #0
 8101a2a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8101a2e:	2302      	movs	r3, #2
 8101a30:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG2_HS;
 8101a34:	230a      	movs	r3, #10
 8101a36:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101a3a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8101a3e:	4619      	mov	r1, r3
 8101a40:	4818      	ldr	r0, [pc, #96]	@ (8101aa4 <HAL_PCD_MspInit+0x238>)
 8101a42:	f000 fd69 	bl	8102518 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8101a46:	4b12      	ldr	r3, [pc, #72]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101a48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101a4c:	4a10      	ldr	r2, [pc, #64]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101a4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8101a52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8101a56:	4b0e      	ldr	r3, [pc, #56]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101a58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101a5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8101a60:	613b      	str	r3, [r7, #16]
 8101a62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 8101a64:	4b0a      	ldr	r3, [pc, #40]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101a66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101a6a:	4a09      	ldr	r2, [pc, #36]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101a6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8101a70:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8101a74:	4b06      	ldr	r3, [pc, #24]	@ (8101a90 <HAL_PCD_MspInit+0x224>)
 8101a76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101a7a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8101a7e:	60fb      	str	r3, [r7, #12]
 8101a80:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_HS_MspInit 1 */

  }

}
 8101a82:	bf00      	nop
 8101a84:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8101a88:	46bd      	mov	sp, r7
 8101a8a:	bd80      	pop	{r7, pc}
 8101a8c:	40040000 	.word	0x40040000
 8101a90:	58024400 	.word	0x58024400
 8101a94:	58020400 	.word	0x58020400
 8101a98:	58022000 	.word	0x58022000
 8101a9c:	58020800 	.word	0x58020800
 8101aa0:	58021c00 	.word	0x58021c00
 8101aa4:	58020000 	.word	0x58020000

08101aa8 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8101aa8:	b580      	push	{r7, lr}
 8101aaa:	b0bc      	sub	sp, #240	@ 0xf0
 8101aac:	af00      	add	r7, sp, #0
 8101aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101ab0:	f107 0310 	add.w	r3, r7, #16
 8101ab4:	22c8      	movs	r2, #200	@ 0xc8
 8101ab6:	2100      	movs	r1, #0
 8101ab8:	4618      	mov	r0, r3
 8101aba:	f006 f9df 	bl	8107e7c <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8101abe:	687b      	ldr	r3, [r7, #4]
 8101ac0:	681b      	ldr	r3, [r3, #0]
 8101ac2:	4a4f      	ldr	r2, [pc, #316]	@ (8101c00 <HAL_SAI_MspInit+0x158>)
 8101ac4:	4293      	cmp	r3, r2
 8101ac6:	d153      	bne.n	8101b70 <HAL_SAI_MspInit+0xc8>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8101ac8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8101acc:	f04f 0300 	mov.w	r3, #0
 8101ad0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8101ad4:	2300      	movs	r3, #0
 8101ad6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101ad8:	f107 0310 	add.w	r3, r7, #16
 8101adc:	4618      	mov	r0, r3
 8101ade:	f001 faa9 	bl	8103034 <HAL_RCCEx_PeriphCLKConfig>
 8101ae2:	4603      	mov	r3, r0
 8101ae4:	2b00      	cmp	r3, #0
 8101ae6:	d001      	beq.n	8101aec <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 8101ae8:	f7ff f8d2 	bl	8100c90 <Error_Handler>
    }

    if (SAI1_client == 0)
 8101aec:	4b45      	ldr	r3, [pc, #276]	@ (8101c04 <HAL_SAI_MspInit+0x15c>)
 8101aee:	681b      	ldr	r3, [r3, #0]
 8101af0:	2b00      	cmp	r3, #0
 8101af2:	d10e      	bne.n	8101b12 <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8101af4:	4b44      	ldr	r3, [pc, #272]	@ (8101c08 <HAL_SAI_MspInit+0x160>)
 8101af6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101afa:	4a43      	ldr	r2, [pc, #268]	@ (8101c08 <HAL_SAI_MspInit+0x160>)
 8101afc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8101b00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8101b04:	4b40      	ldr	r3, [pc, #256]	@ (8101c08 <HAL_SAI_MspInit+0x160>)
 8101b06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101b0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8101b0e:	60fb      	str	r3, [r7, #12]
 8101b10:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 8101b12:	4b3c      	ldr	r3, [pc, #240]	@ (8101c04 <HAL_SAI_MspInit+0x15c>)
 8101b14:	681b      	ldr	r3, [r3, #0]
 8101b16:	3301      	adds	r3, #1
 8101b18:	4a3a      	ldr	r2, [pc, #232]	@ (8101c04 <HAL_SAI_MspInit+0x15c>)
 8101b1a:	6013      	str	r3, [r2, #0]
    PE5     ------> SAI1_SCK_A
    PE4     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PG7     ------> SAI1_MCLK_A
    */
    GPIO_InitStruct.Pin = SAI1_SCK_A_Pin|SAI1_FS_A_Pin|SAI1_SD_A_Pin;
 8101b1c:	2370      	movs	r3, #112	@ 0x70
 8101b1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b22:	2302      	movs	r3, #2
 8101b24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b28:	2300      	movs	r3, #0
 8101b2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b2e:	2300      	movs	r3, #0
 8101b30:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8101b34:	2306      	movs	r3, #6
 8101b36:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101b3a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101b3e:	4619      	mov	r1, r3
 8101b40:	4832      	ldr	r0, [pc, #200]	@ (8101c0c <HAL_SAI_MspInit+0x164>)
 8101b42:	f000 fce9 	bl	8102518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCLK_A_Pin;
 8101b46:	2380      	movs	r3, #128	@ 0x80
 8101b48:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b4c:	2302      	movs	r3, #2
 8101b4e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b52:	2300      	movs	r3, #0
 8101b54:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b58:	2300      	movs	r3, #0
 8101b5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8101b5e:	2306      	movs	r3, #6
 8101b60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(SAI1_MCLK_A_GPIO_Port, &GPIO_InitStruct);
 8101b64:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101b68:	4619      	mov	r1, r3
 8101b6a:	4829      	ldr	r0, [pc, #164]	@ (8101c10 <HAL_SAI_MspInit+0x168>)
 8101b6c:	f000 fcd4 	bl	8102518 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8101b70:	687b      	ldr	r3, [r7, #4]
 8101b72:	681b      	ldr	r3, [r3, #0]
 8101b74:	4a27      	ldr	r2, [pc, #156]	@ (8101c14 <HAL_SAI_MspInit+0x16c>)
 8101b76:	4293      	cmp	r3, r2
 8101b78:	d13e      	bne.n	8101bf8 <HAL_SAI_MspInit+0x150>
    {
      /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8101b7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8101b7e:	f04f 0300 	mov.w	r3, #0
 8101b82:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8101b86:	2300      	movs	r3, #0
 8101b88:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101b8a:	f107 0310 	add.w	r3, r7, #16
 8101b8e:	4618      	mov	r0, r3
 8101b90:	f001 fa50 	bl	8103034 <HAL_RCCEx_PeriphCLKConfig>
 8101b94:	4603      	mov	r3, r0
 8101b96:	2b00      	cmp	r3, #0
 8101b98:	d001      	beq.n	8101b9e <HAL_SAI_MspInit+0xf6>
    {
      Error_Handler();
 8101b9a:	f7ff f879 	bl	8100c90 <Error_Handler>
    }

      if (SAI1_client == 0)
 8101b9e:	4b19      	ldr	r3, [pc, #100]	@ (8101c04 <HAL_SAI_MspInit+0x15c>)
 8101ba0:	681b      	ldr	r3, [r3, #0]
 8101ba2:	2b00      	cmp	r3, #0
 8101ba4:	d10e      	bne.n	8101bc4 <HAL_SAI_MspInit+0x11c>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8101ba6:	4b18      	ldr	r3, [pc, #96]	@ (8101c08 <HAL_SAI_MspInit+0x160>)
 8101ba8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101bac:	4a16      	ldr	r2, [pc, #88]	@ (8101c08 <HAL_SAI_MspInit+0x160>)
 8101bae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8101bb2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8101bb6:	4b14      	ldr	r3, [pc, #80]	@ (8101c08 <HAL_SAI_MspInit+0x160>)
 8101bb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101bbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8101bc0:	60bb      	str	r3, [r7, #8]
 8101bc2:	68bb      	ldr	r3, [r7, #8]
      }
    SAI1_client ++;
 8101bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8101c04 <HAL_SAI_MspInit+0x15c>)
 8101bc6:	681b      	ldr	r3, [r3, #0]
 8101bc8:	3301      	adds	r3, #1
 8101bca:	4a0e      	ldr	r2, [pc, #56]	@ (8101c04 <HAL_SAI_MspInit+0x15c>)
 8101bcc:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SD_B_Pin;
 8101bce:	2308      	movs	r3, #8
 8101bd0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101bd4:	2302      	movs	r3, #2
 8101bd6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101bda:	2300      	movs	r3, #0
 8101bdc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101be0:	2300      	movs	r3, #0
 8101be2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8101be6:	2306      	movs	r3, #6
 8101be8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(SAI1_SD_B_GPIO_Port, &GPIO_InitStruct);
 8101bec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101bf0:	4619      	mov	r1, r3
 8101bf2:	4806      	ldr	r0, [pc, #24]	@ (8101c0c <HAL_SAI_MspInit+0x164>)
 8101bf4:	f000 fc90 	bl	8102518 <HAL_GPIO_Init>

    }
}
 8101bf8:	bf00      	nop
 8101bfa:	37f0      	adds	r7, #240	@ 0xf0
 8101bfc:	46bd      	mov	sp, r7
 8101bfe:	bd80      	pop	{r7, pc}
 8101c00:	40015804 	.word	0x40015804
 8101c04:	10000800 	.word	0x10000800
 8101c08:	58024400 	.word	0x58024400
 8101c0c:	58021000 	.word	0x58021000
 8101c10:	58021800 	.word	0x58021800
 8101c14:	40015824 	.word	0x40015824

08101c18 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101c18:	b580      	push	{r7, lr}
 8101c1a:	b090      	sub	sp, #64	@ 0x40
 8101c1c:	af00      	add	r7, sp, #0
 8101c1e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM3 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101c20:	687b      	ldr	r3, [r7, #4]
 8101c22:	2b0f      	cmp	r3, #15
 8101c24:	d827      	bhi.n	8101c76 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8101c26:	2200      	movs	r2, #0
 8101c28:	6879      	ldr	r1, [r7, #4]
 8101c2a:	201d      	movs	r0, #29
 8101c2c:	f000 fc3a 	bl	81024a4 <HAL_NVIC_SetPriority>

     /* Enable the TIM3 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8101c30:	201d      	movs	r0, #29
 8101c32:	f000 fc51 	bl	81024d8 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8101c36:	4a29      	ldr	r2, [pc, #164]	@ (8101cdc <HAL_InitTick+0xc4>)
 8101c38:	687b      	ldr	r3, [r7, #4]
 8101c3a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8101c3c:	4b28      	ldr	r3, [pc, #160]	@ (8101ce0 <HAL_InitTick+0xc8>)
 8101c3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101c42:	4a27      	ldr	r2, [pc, #156]	@ (8101ce0 <HAL_InitTick+0xc8>)
 8101c44:	f043 0302 	orr.w	r3, r3, #2
 8101c48:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101c4c:	4b24      	ldr	r3, [pc, #144]	@ (8101ce0 <HAL_InitTick+0xc8>)
 8101c4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101c52:	f003 0302 	and.w	r3, r3, #2
 8101c56:	60fb      	str	r3, [r7, #12]
 8101c58:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8101c5a:	f107 0210 	add.w	r2, r7, #16
 8101c5e:	f107 0314 	add.w	r3, r7, #20
 8101c62:	4611      	mov	r1, r2
 8101c64:	4618      	mov	r0, r3
 8101c66:	f001 f9a3 	bl	8102fb0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8101c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8101c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8101c70:	2b00      	cmp	r3, #0
 8101c72:	d106      	bne.n	8101c82 <HAL_InitTick+0x6a>
 8101c74:	e001      	b.n	8101c7a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8101c76:	2301      	movs	r3, #1
 8101c78:	e02b      	b.n	8101cd2 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8101c7a:	f001 f983 	bl	8102f84 <HAL_RCC_GetPCLK1Freq>
 8101c7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8101c80:	e004      	b.n	8101c8c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8101c82:	f001 f97f 	bl	8102f84 <HAL_RCC_GetPCLK1Freq>
 8101c86:	4603      	mov	r3, r0
 8101c88:	005b      	lsls	r3, r3, #1
 8101c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8101c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8101c8e:	4a15      	ldr	r2, [pc, #84]	@ (8101ce4 <HAL_InitTick+0xcc>)
 8101c90:	fba2 2303 	umull	r2, r3, r2, r3
 8101c94:	0c9b      	lsrs	r3, r3, #18
 8101c96:	3b01      	subs	r3, #1
 8101c98:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8101c9a:	4b13      	ldr	r3, [pc, #76]	@ (8101ce8 <HAL_InitTick+0xd0>)
 8101c9c:	4a13      	ldr	r2, [pc, #76]	@ (8101cec <HAL_InitTick+0xd4>)
 8101c9e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8101ca0:	4b11      	ldr	r3, [pc, #68]	@ (8101ce8 <HAL_InitTick+0xd0>)
 8101ca2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8101ca6:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8101ca8:	4a0f      	ldr	r2, [pc, #60]	@ (8101ce8 <HAL_InitTick+0xd0>)
 8101caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8101cac:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8101cae:	4b0e      	ldr	r3, [pc, #56]	@ (8101ce8 <HAL_InitTick+0xd0>)
 8101cb0:	2200      	movs	r2, #0
 8101cb2:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8101ce8 <HAL_InitTick+0xd0>)
 8101cb6:	2200      	movs	r2, #0
 8101cb8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8101cba:	480b      	ldr	r0, [pc, #44]	@ (8101ce8 <HAL_InitTick+0xd0>)
 8101cbc:	f004 fd81 	bl	81067c2 <HAL_TIM_Base_Init>
 8101cc0:	4603      	mov	r3, r0
 8101cc2:	2b00      	cmp	r3, #0
 8101cc4:	d104      	bne.n	8101cd0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8101cc6:	4808      	ldr	r0, [pc, #32]	@ (8101ce8 <HAL_InitTick+0xd0>)
 8101cc8:	f004 fddc 	bl	8106884 <HAL_TIM_Base_Start_IT>
 8101ccc:	4603      	mov	r3, r0
 8101cce:	e000      	b.n	8101cd2 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8101cd0:	2301      	movs	r3, #1
}
 8101cd2:	4618      	mov	r0, r3
 8101cd4:	3740      	adds	r7, #64	@ 0x40
 8101cd6:	46bd      	mov	sp, r7
 8101cd8:	bd80      	pop	{r7, pc}
 8101cda:	bf00      	nop
 8101cdc:	10000008 	.word	0x10000008
 8101ce0:	58024400 	.word	0x58024400
 8101ce4:	431bde83 	.word	0x431bde83
 8101ce8:	10000804 	.word	0x10000804
 8101cec:	40000400 	.word	0x40000400

08101cf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101cf0:	b480      	push	{r7}
 8101cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8101cf4:	bf00      	nop
 8101cf6:	e7fd      	b.n	8101cf4 <NMI_Handler+0x4>

08101cf8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101cf8:	b480      	push	{r7}
 8101cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101cfc:	bf00      	nop
 8101cfe:	e7fd      	b.n	8101cfc <HardFault_Handler+0x4>

08101d00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101d00:	b480      	push	{r7}
 8101d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101d04:	bf00      	nop
 8101d06:	e7fd      	b.n	8101d04 <MemManage_Handler+0x4>

08101d08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101d08:	b480      	push	{r7}
 8101d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101d0c:	bf00      	nop
 8101d0e:	e7fd      	b.n	8101d0c <BusFault_Handler+0x4>

08101d10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101d10:	b480      	push	{r7}
 8101d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101d14:	bf00      	nop
 8101d16:	e7fd      	b.n	8101d14 <UsageFault_Handler+0x4>

08101d18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101d18:	b480      	push	{r7}
 8101d1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101d1c:	bf00      	nop
 8101d1e:	46bd      	mov	sp, r7
 8101d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d24:	4770      	bx	lr
	...

08101d28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8101d28:	b580      	push	{r7, lr}
 8101d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8101d2c:	4802      	ldr	r0, [pc, #8]	@ (8101d38 <TIM3_IRQHandler+0x10>)
 8101d2e:	f004 fe21 	bl	8106974 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8101d32:	bf00      	nop
 8101d34:	bd80      	pop	{r7, pc}
 8101d36:	bf00      	nop
 8101d38:	10000804 	.word	0x10000804

08101d3c <CEC_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC global interrupt.
  */
void CEC_IRQHandler(void)
{
 8101d3c:	b580      	push	{r7, lr}
 8101d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_IRQn 0 */

  /* USER CODE END CEC_IRQn 0 */
  HAL_CEC_IRQHandler(&hcec);
 8101d40:	4802      	ldr	r0, [pc, #8]	@ (8101d4c <CEC_IRQHandler+0x10>)
 8101d42:	f000 f9fb 	bl	810213c <HAL_CEC_IRQHandler>
  /* USER CODE BEGIN CEC_IRQn 1 */

  /* USER CODE END CEC_IRQn 1 */
}
 8101d46:	bf00      	nop
 8101d48:	bd80      	pop	{r7, pc}
 8101d4a:	bf00      	nop
 8101d4c:	1000009c 	.word	0x1000009c

08101d50 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101d50:	b580      	push	{r7, lr}
 8101d52:	b086      	sub	sp, #24
 8101d54:	af00      	add	r7, sp, #0
 8101d56:	60f8      	str	r0, [r7, #12]
 8101d58:	60b9      	str	r1, [r7, #8]
 8101d5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101d5c:	2300      	movs	r3, #0
 8101d5e:	617b      	str	r3, [r7, #20]
 8101d60:	e00a      	b.n	8101d78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8101d62:	f3af 8000 	nop.w
 8101d66:	4601      	mov	r1, r0
 8101d68:	68bb      	ldr	r3, [r7, #8]
 8101d6a:	1c5a      	adds	r2, r3, #1
 8101d6c:	60ba      	str	r2, [r7, #8]
 8101d6e:	b2ca      	uxtb	r2, r1
 8101d70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101d72:	697b      	ldr	r3, [r7, #20]
 8101d74:	3301      	adds	r3, #1
 8101d76:	617b      	str	r3, [r7, #20]
 8101d78:	697a      	ldr	r2, [r7, #20]
 8101d7a:	687b      	ldr	r3, [r7, #4]
 8101d7c:	429a      	cmp	r2, r3
 8101d7e:	dbf0      	blt.n	8101d62 <_read+0x12>
  }

  return len;
 8101d80:	687b      	ldr	r3, [r7, #4]
}
 8101d82:	4618      	mov	r0, r3
 8101d84:	3718      	adds	r7, #24
 8101d86:	46bd      	mov	sp, r7
 8101d88:	bd80      	pop	{r7, pc}

08101d8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101d8a:	b580      	push	{r7, lr}
 8101d8c:	b086      	sub	sp, #24
 8101d8e:	af00      	add	r7, sp, #0
 8101d90:	60f8      	str	r0, [r7, #12]
 8101d92:	60b9      	str	r1, [r7, #8]
 8101d94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101d96:	2300      	movs	r3, #0
 8101d98:	617b      	str	r3, [r7, #20]
 8101d9a:	e009      	b.n	8101db0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8101d9c:	68bb      	ldr	r3, [r7, #8]
 8101d9e:	1c5a      	adds	r2, r3, #1
 8101da0:	60ba      	str	r2, [r7, #8]
 8101da2:	781b      	ldrb	r3, [r3, #0]
 8101da4:	4618      	mov	r0, r3
 8101da6:	f7fe faff 	bl	81003a8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101daa:	697b      	ldr	r3, [r7, #20]
 8101dac:	3301      	adds	r3, #1
 8101dae:	617b      	str	r3, [r7, #20]
 8101db0:	697a      	ldr	r2, [r7, #20]
 8101db2:	687b      	ldr	r3, [r7, #4]
 8101db4:	429a      	cmp	r2, r3
 8101db6:	dbf1      	blt.n	8101d9c <_write+0x12>
  }
  return len;
 8101db8:	687b      	ldr	r3, [r7, #4]
}
 8101dba:	4618      	mov	r0, r3
 8101dbc:	3718      	adds	r7, #24
 8101dbe:	46bd      	mov	sp, r7
 8101dc0:	bd80      	pop	{r7, pc}

08101dc2 <_close>:

int _close(int file)
{
 8101dc2:	b480      	push	{r7}
 8101dc4:	b083      	sub	sp, #12
 8101dc6:	af00      	add	r7, sp, #0
 8101dc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8101dca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8101dce:	4618      	mov	r0, r3
 8101dd0:	370c      	adds	r7, #12
 8101dd2:	46bd      	mov	sp, r7
 8101dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dd8:	4770      	bx	lr

08101dda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101dda:	b480      	push	{r7}
 8101ddc:	b083      	sub	sp, #12
 8101dde:	af00      	add	r7, sp, #0
 8101de0:	6078      	str	r0, [r7, #4]
 8101de2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8101de4:	683b      	ldr	r3, [r7, #0]
 8101de6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8101dea:	605a      	str	r2, [r3, #4]
  return 0;
 8101dec:	2300      	movs	r3, #0
}
 8101dee:	4618      	mov	r0, r3
 8101df0:	370c      	adds	r7, #12
 8101df2:	46bd      	mov	sp, r7
 8101df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101df8:	4770      	bx	lr

08101dfa <_isatty>:

int _isatty(int file)
{
 8101dfa:	b480      	push	{r7}
 8101dfc:	b083      	sub	sp, #12
 8101dfe:	af00      	add	r7, sp, #0
 8101e00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8101e02:	2301      	movs	r3, #1
}
 8101e04:	4618      	mov	r0, r3
 8101e06:	370c      	adds	r7, #12
 8101e08:	46bd      	mov	sp, r7
 8101e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e0e:	4770      	bx	lr

08101e10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101e10:	b480      	push	{r7}
 8101e12:	b085      	sub	sp, #20
 8101e14:	af00      	add	r7, sp, #0
 8101e16:	60f8      	str	r0, [r7, #12]
 8101e18:	60b9      	str	r1, [r7, #8]
 8101e1a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8101e1c:	2300      	movs	r3, #0
}
 8101e1e:	4618      	mov	r0, r3
 8101e20:	3714      	adds	r7, #20
 8101e22:	46bd      	mov	sp, r7
 8101e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e28:	4770      	bx	lr
	...

08101e2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101e2c:	b580      	push	{r7, lr}
 8101e2e:	b086      	sub	sp, #24
 8101e30:	af00      	add	r7, sp, #0
 8101e32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101e34:	4a14      	ldr	r2, [pc, #80]	@ (8101e88 <_sbrk+0x5c>)
 8101e36:	4b15      	ldr	r3, [pc, #84]	@ (8101e8c <_sbrk+0x60>)
 8101e38:	1ad3      	subs	r3, r2, r3
 8101e3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101e3c:	697b      	ldr	r3, [r7, #20]
 8101e3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101e40:	4b13      	ldr	r3, [pc, #76]	@ (8101e90 <_sbrk+0x64>)
 8101e42:	681b      	ldr	r3, [r3, #0]
 8101e44:	2b00      	cmp	r3, #0
 8101e46:	d102      	bne.n	8101e4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101e48:	4b11      	ldr	r3, [pc, #68]	@ (8101e90 <_sbrk+0x64>)
 8101e4a:	4a12      	ldr	r2, [pc, #72]	@ (8101e94 <_sbrk+0x68>)
 8101e4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101e4e:	4b10      	ldr	r3, [pc, #64]	@ (8101e90 <_sbrk+0x64>)
 8101e50:	681a      	ldr	r2, [r3, #0]
 8101e52:	687b      	ldr	r3, [r7, #4]
 8101e54:	4413      	add	r3, r2
 8101e56:	693a      	ldr	r2, [r7, #16]
 8101e58:	429a      	cmp	r2, r3
 8101e5a:	d207      	bcs.n	8101e6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101e5c:	f006 f85c 	bl	8107f18 <__errno>
 8101e60:	4603      	mov	r3, r0
 8101e62:	220c      	movs	r2, #12
 8101e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8101e66:	f04f 33ff 	mov.w	r3, #4294967295
 8101e6a:	e009      	b.n	8101e80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101e6c:	4b08      	ldr	r3, [pc, #32]	@ (8101e90 <_sbrk+0x64>)
 8101e6e:	681b      	ldr	r3, [r3, #0]
 8101e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101e72:	4b07      	ldr	r3, [pc, #28]	@ (8101e90 <_sbrk+0x64>)
 8101e74:	681a      	ldr	r2, [r3, #0]
 8101e76:	687b      	ldr	r3, [r7, #4]
 8101e78:	4413      	add	r3, r2
 8101e7a:	4a05      	ldr	r2, [pc, #20]	@ (8101e90 <_sbrk+0x64>)
 8101e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101e7e:	68fb      	ldr	r3, [r7, #12]
}
 8101e80:	4618      	mov	r0, r3
 8101e82:	3718      	adds	r7, #24
 8101e84:	46bd      	mov	sp, r7
 8101e86:	bd80      	pop	{r7, pc}
 8101e88:	10048000 	.word	0x10048000
 8101e8c:	00000400 	.word	0x00000400
 8101e90:	10000850 	.word	0x10000850
 8101e94:	10000e30 	.word	0x10000e30

08101e98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101e98:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8101ed4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8101e9c:	f7fe fb6e 	bl	810057c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8101ea0:	f7fe fb54 	bl	810054c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101ea4:	480c      	ldr	r0, [pc, #48]	@ (8101ed8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101ea6:	490d      	ldr	r1, [pc, #52]	@ (8101edc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101ea8:	4a0d      	ldr	r2, [pc, #52]	@ (8101ee0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101eac:	e002      	b.n	8101eb4 <LoopCopyDataInit>

08101eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101eb2:	3304      	adds	r3, #4

08101eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101eb8:	d3f9      	bcc.n	8101eae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101eba:	4a0a      	ldr	r2, [pc, #40]	@ (8101ee4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101ebc:	4c0a      	ldr	r4, [pc, #40]	@ (8101ee8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8101ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101ec0:	e001      	b.n	8101ec6 <LoopFillZerobss>

08101ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101ec4:	3204      	adds	r2, #4

08101ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101ec8:	d3fb      	bcc.n	8101ec2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101eca:	f006 f82b 	bl	8107f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101ece:	f7fe fe63 	bl	8100b98 <main>
  bx  lr
 8101ed2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101ed4:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101ed8:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101edc:	1000006c 	.word	0x1000006c
  ldr r2, =_sidata
 8101ee0:	08108acc 	.word	0x08108acc
  ldr r2, =_sbss
 8101ee4:	1000006c 	.word	0x1000006c
  ldr r4, =_ebss
 8101ee8:	10000e30 	.word	0x10000e30

08101eec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101eec:	e7fe      	b.n	8101eec <ADC3_IRQHandler>
	...

08101ef0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101ef0:	b580      	push	{r7, lr}
 8101ef2:	b082      	sub	sp, #8
 8101ef4:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101ef6:	4b28      	ldr	r3, [pc, #160]	@ (8101f98 <HAL_Init+0xa8>)
 8101ef8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101efc:	4a26      	ldr	r2, [pc, #152]	@ (8101f98 <HAL_Init+0xa8>)
 8101efe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8101f02:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8101f06:	4b24      	ldr	r3, [pc, #144]	@ (8101f98 <HAL_Init+0xa8>)
 8101f08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101f0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8101f10:	603b      	str	r3, [r7, #0]
 8101f12:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101f14:	4b21      	ldr	r3, [pc, #132]	@ (8101f9c <HAL_Init+0xac>)
 8101f16:	681b      	ldr	r3, [r3, #0]
 8101f18:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8101f1c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101f20:	4a1e      	ldr	r2, [pc, #120]	@ (8101f9c <HAL_Init+0xac>)
 8101f22:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8101f26:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101f28:	4b1c      	ldr	r3, [pc, #112]	@ (8101f9c <HAL_Init+0xac>)
 8101f2a:	681b      	ldr	r3, [r3, #0]
 8101f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8101f9c <HAL_Init+0xac>)
 8101f2e:	f043 0301 	orr.w	r3, r3, #1
 8101f32:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101f34:	2003      	movs	r0, #3
 8101f36:	f000 faaa 	bl	810248e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101f3a:	f000 fe77 	bl	8102c2c <HAL_RCC_GetSysClockFreq>
 8101f3e:	4602      	mov	r2, r0
 8101f40:	4b15      	ldr	r3, [pc, #84]	@ (8101f98 <HAL_Init+0xa8>)
 8101f42:	699b      	ldr	r3, [r3, #24]
 8101f44:	0a1b      	lsrs	r3, r3, #8
 8101f46:	f003 030f 	and.w	r3, r3, #15
 8101f4a:	4915      	ldr	r1, [pc, #84]	@ (8101fa0 <HAL_Init+0xb0>)
 8101f4c:	5ccb      	ldrb	r3, [r1, r3]
 8101f4e:	f003 031f 	and.w	r3, r3, #31
 8101f52:	fa22 f303 	lsr.w	r3, r2, r3
 8101f56:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101f58:	4b0f      	ldr	r3, [pc, #60]	@ (8101f98 <HAL_Init+0xa8>)
 8101f5a:	699b      	ldr	r3, [r3, #24]
 8101f5c:	f003 030f 	and.w	r3, r3, #15
 8101f60:	4a0f      	ldr	r2, [pc, #60]	@ (8101fa0 <HAL_Init+0xb0>)
 8101f62:	5cd3      	ldrb	r3, [r2, r3]
 8101f64:	f003 031f 	and.w	r3, r3, #31
 8101f68:	687a      	ldr	r2, [r7, #4]
 8101f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8101f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8101fa4 <HAL_Init+0xb4>)
 8101f70:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101f72:	4b0c      	ldr	r3, [pc, #48]	@ (8101fa4 <HAL_Init+0xb4>)
 8101f74:	681b      	ldr	r3, [r3, #0]
 8101f76:	4a0c      	ldr	r2, [pc, #48]	@ (8101fa8 <HAL_Init+0xb8>)
 8101f78:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101f7a:	200f      	movs	r0, #15
 8101f7c:	f7ff fe4c 	bl	8101c18 <HAL_InitTick>
 8101f80:	4603      	mov	r3, r0
 8101f82:	2b00      	cmp	r3, #0
 8101f84:	d001      	beq.n	8101f8a <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101f86:	2301      	movs	r3, #1
 8101f88:	e002      	b.n	8101f90 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101f8a:	f7ff faaf 	bl	81014ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101f8e:	2300      	movs	r3, #0
}
 8101f90:	4618      	mov	r0, r3
 8101f92:	3708      	adds	r7, #8
 8101f94:	46bd      	mov	sp, r7
 8101f96:	bd80      	pop	{r7, pc}
 8101f98:	58024400 	.word	0x58024400
 8101f9c:	40024400 	.word	0x40024400
 8101fa0:	08108a78 	.word	0x08108a78
 8101fa4:	10000004 	.word	0x10000004
 8101fa8:	10000000 	.word	0x10000000

08101fac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101fac:	b480      	push	{r7}
 8101fae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101fb0:	4b06      	ldr	r3, [pc, #24]	@ (8101fcc <HAL_IncTick+0x20>)
 8101fb2:	781b      	ldrb	r3, [r3, #0]
 8101fb4:	461a      	mov	r2, r3
 8101fb6:	4b06      	ldr	r3, [pc, #24]	@ (8101fd0 <HAL_IncTick+0x24>)
 8101fb8:	681b      	ldr	r3, [r3, #0]
 8101fba:	4413      	add	r3, r2
 8101fbc:	4a04      	ldr	r2, [pc, #16]	@ (8101fd0 <HAL_IncTick+0x24>)
 8101fbe:	6013      	str	r3, [r2, #0]
}
 8101fc0:	bf00      	nop
 8101fc2:	46bd      	mov	sp, r7
 8101fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fc8:	4770      	bx	lr
 8101fca:	bf00      	nop
 8101fcc:	1000000c 	.word	0x1000000c
 8101fd0:	10000854 	.word	0x10000854

08101fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101fd4:	b480      	push	{r7}
 8101fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8101fd8:	4b03      	ldr	r3, [pc, #12]	@ (8101fe8 <HAL_GetTick+0x14>)
 8101fda:	681b      	ldr	r3, [r3, #0]
}
 8101fdc:	4618      	mov	r0, r3
 8101fde:	46bd      	mov	sp, r7
 8101fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fe4:	4770      	bx	lr
 8101fe6:	bf00      	nop
 8101fe8:	10000854 	.word	0x10000854

08101fec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101fec:	b580      	push	{r7, lr}
 8101fee:	b084      	sub	sp, #16
 8101ff0:	af00      	add	r7, sp, #0
 8101ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101ff4:	f7ff ffee 	bl	8101fd4 <HAL_GetTick>
 8101ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101ffa:	687b      	ldr	r3, [r7, #4]
 8101ffc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101ffe:	68fb      	ldr	r3, [r7, #12]
 8102000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102004:	d005      	beq.n	8102012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8102006:	4b0a      	ldr	r3, [pc, #40]	@ (8102030 <HAL_Delay+0x44>)
 8102008:	781b      	ldrb	r3, [r3, #0]
 810200a:	461a      	mov	r2, r3
 810200c:	68fb      	ldr	r3, [r7, #12]
 810200e:	4413      	add	r3, r2
 8102010:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102012:	bf00      	nop
 8102014:	f7ff ffde 	bl	8101fd4 <HAL_GetTick>
 8102018:	4602      	mov	r2, r0
 810201a:	68bb      	ldr	r3, [r7, #8]
 810201c:	1ad3      	subs	r3, r2, r3
 810201e:	68fa      	ldr	r2, [r7, #12]
 8102020:	429a      	cmp	r2, r3
 8102022:	d8f7      	bhi.n	8102014 <HAL_Delay+0x28>
  {
  }
}
 8102024:	bf00      	nop
 8102026:	bf00      	nop
 8102028:	3710      	adds	r7, #16
 810202a:	46bd      	mov	sp, r7
 810202c:	bd80      	pop	{r7, pc}
 810202e:	bf00      	nop
 8102030:	1000000c 	.word	0x1000000c

08102034 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8102034:	b480      	push	{r7}
 8102036:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8102038:	4b03      	ldr	r3, [pc, #12]	@ (8102048 <HAL_GetREVID+0x14>)
 810203a:	681b      	ldr	r3, [r3, #0]
 810203c:	0c1b      	lsrs	r3, r3, #16
}
 810203e:	4618      	mov	r0, r3
 8102040:	46bd      	mov	sp, r7
 8102042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102046:	4770      	bx	lr
 8102048:	5c001000 	.word	0x5c001000

0810204c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 810204c:	b480      	push	{r7}
 810204e:	b083      	sub	sp, #12
 8102050:	af00      	add	r7, sp, #0
 8102052:	6078      	str	r0, [r7, #4]
 8102054:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8102056:	4b07      	ldr	r3, [pc, #28]	@ (8102074 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8102058:	685a      	ldr	r2, [r3, #4]
 810205a:	687b      	ldr	r3, [r7, #4]
 810205c:	43db      	mvns	r3, r3
 810205e:	401a      	ands	r2, r3
 8102060:	4904      	ldr	r1, [pc, #16]	@ (8102074 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8102062:	683b      	ldr	r3, [r7, #0]
 8102064:	4313      	orrs	r3, r2
 8102066:	604b      	str	r3, [r1, #4]
}
 8102068:	bf00      	nop
 810206a:	370c      	adds	r7, #12
 810206c:	46bd      	mov	sp, r7
 810206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102072:	4770      	bx	lr
 8102074:	58000400 	.word	0x58000400

08102078 <HAL_CEC_Init>:
  *         parameters in the CEC_InitTypeDef and creates the associated handle .
  * @param hcec CEC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec)
{
 8102078:	b580      	push	{r7, lr}
 810207a:	b082      	sub	sp, #8
 810207c:	af00      	add	r7, sp, #0
 810207e:	6078      	str	r0, [r7, #4]
  /* Check the CEC handle allocation */
  if ((hcec == NULL) || (hcec->Init.RxBuffer == NULL))
 8102080:	687b      	ldr	r3, [r7, #4]
 8102082:	2b00      	cmp	r3, #0
 8102084:	d003      	beq.n	810208e <HAL_CEC_Init+0x16>
 8102086:	687b      	ldr	r3, [r7, #4]
 8102088:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810208a:	2b00      	cmp	r3, #0
 810208c:	d101      	bne.n	8102092 <HAL_CEC_Init+0x1a>
  {
    return HAL_ERROR;
 810208e:	2301      	movs	r3, #1
 8102090:	e050      	b.n	8102134 <HAL_CEC_Init+0xbc>

    /* Init the low level hardware */
    hcec->MspInitCallback(hcec);
  }
#else
  if (hcec->gState == HAL_CEC_STATE_RESET)
 8102092:	687b      	ldr	r3, [r7, #4]
 8102094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102096:	2b00      	cmp	r3, #0
 8102098:	d106      	bne.n	81020a8 <HAL_CEC_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hcec->Lock = HAL_UNLOCKED;
 810209a:	687b      	ldr	r3, [r7, #4]
 810209c:	2200      	movs	r2, #0
 810209e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_CEC_MspInit(hcec);
 81020a2:	6878      	ldr	r0, [r7, #4]
 81020a4:	f7ff fa48 	bl	8101538 <HAL_CEC_MspInit>
  }
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */

  hcec->gState = HAL_CEC_STATE_BUSY;
 81020a8:	687b      	ldr	r3, [r7, #4]
 81020aa:	2224      	movs	r2, #36	@ 0x24
 81020ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable the Peripheral */
  __HAL_CEC_DISABLE(hcec);
 81020ae:	687b      	ldr	r3, [r7, #4]
 81020b0:	681b      	ldr	r3, [r3, #0]
 81020b2:	681a      	ldr	r2, [r3, #0]
 81020b4:	687b      	ldr	r3, [r7, #4]
 81020b6:	681b      	ldr	r3, [r3, #0]
 81020b8:	f022 0201 	bic.w	r2, r2, #1
 81020bc:	601a      	str	r2, [r3, #0]

  /* Write to CEC Control Register */
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 81020be:	687b      	ldr	r3, [r7, #4]
 81020c0:	685a      	ldr	r2, [r3, #4]
 81020c2:	687b      	ldr	r3, [r7, #4]
 81020c4:	689b      	ldr	r3, [r3, #8]
 81020c6:	431a      	orrs	r2, r3
 81020c8:	687b      	ldr	r3, [r7, #4]
 81020ca:	68db      	ldr	r3, [r3, #12]
 81020cc:	431a      	orrs	r2, r3
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | \
 81020ce:	687b      	ldr	r3, [r7, #4]
 81020d0:	691b      	ldr	r3, [r3, #16]
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 81020d2:	431a      	orrs	r2, r3
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | \
 81020d4:	687b      	ldr	r3, [r7, #4]
 81020d6:	695b      	ldr	r3, [r3, #20]
 81020d8:	431a      	orrs	r2, r3
                         hcec->Init.BroadcastMsgNoErrorBitGen | \
 81020da:	687b      	ldr	r3, [r7, #4]
 81020dc:	699b      	ldr	r3, [r3, #24]
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | \
 81020de:	431a      	orrs	r2, r3
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 81020e0:	687b      	ldr	r3, [r7, #4]
 81020e2:	69db      	ldr	r3, [r3, #28]
                         hcec->Init.BroadcastMsgNoErrorBitGen | \
 81020e4:	431a      	orrs	r2, r3
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 81020e6:	687b      	ldr	r3, [r7, #4]
 81020e8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 81020ea:	041b      	lsls	r3, r3, #16
 81020ec:	ea42 0103 	orr.w	r1, r2, r3
                         hcec->Init.ListenMode;
 81020f0:	687b      	ldr	r3, [r7, #4]
 81020f2:	6a1a      	ldr	r2, [r3, #32]
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 81020f4:	687b      	ldr	r3, [r7, #4]
 81020f6:	681b      	ldr	r3, [r3, #0]
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 81020f8:	430a      	orrs	r2, r1
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 81020fa:	605a      	str	r2, [r3, #4]
    * End of Transmission IT
    * Tx Missing Acknowledge IT
    * Tx-Error IT
    * Tx-Buffer Underrun IT
    * Tx arbitration lost   */
  __HAL_CEC_ENABLE_IT(hcec, CEC_IT_RXBR | CEC_IT_RXEND | CEC_IER_RX_ALL_ERR | CEC_IT_TXBR | CEC_IT_TXEND |
 81020fc:	687b      	ldr	r3, [r7, #4]
 81020fe:	681b      	ldr	r3, [r3, #0]
 8102100:	695b      	ldr	r3, [r3, #20]
 8102102:	687a      	ldr	r2, [r7, #4]
 8102104:	6812      	ldr	r2, [r2, #0]
 8102106:	ea6f 3353 	mvn.w	r3, r3, lsr #13
 810210a:	ea6f 3343 	mvn.w	r3, r3, lsl #13
 810210e:	6153      	str	r3, [r2, #20]
                      CEC_IER_TX_ALL_ERR);

  /* Enable the CEC Peripheral */
  __HAL_CEC_ENABLE(hcec);
 8102110:	687b      	ldr	r3, [r7, #4]
 8102112:	681b      	ldr	r3, [r3, #0]
 8102114:	681a      	ldr	r2, [r3, #0]
 8102116:	687b      	ldr	r3, [r7, #4]
 8102118:	681b      	ldr	r3, [r3, #0]
 810211a:	f042 0201 	orr.w	r2, r2, #1
 810211e:	601a      	str	r2, [r3, #0]

  hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8102120:	687b      	ldr	r3, [r7, #4]
 8102122:	2200      	movs	r2, #0
 8102124:	641a      	str	r2, [r3, #64]	@ 0x40
  hcec->gState = HAL_CEC_STATE_READY;
 8102126:	687b      	ldr	r3, [r7, #4]
 8102128:	2220      	movs	r2, #32
 810212a:	639a      	str	r2, [r3, #56]	@ 0x38
  hcec->RxState = HAL_CEC_STATE_READY;
 810212c:	687b      	ldr	r3, [r7, #4]
 810212e:	2220      	movs	r2, #32
 8102130:	63da      	str	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8102132:	2300      	movs	r3, #0
}
 8102134:	4618      	mov	r0, r3
 8102136:	3708      	adds	r7, #8
 8102138:	46bd      	mov	sp, r7
 810213a:	bd80      	pop	{r7, pc}

0810213c <HAL_CEC_IRQHandler>:
  * @brief This function handles CEC interrupt requests.
  * @param hcec CEC handle
  * @retval None
  */
void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)
{
 810213c:	b580      	push	{r7, lr}
 810213e:	b084      	sub	sp, #16
 8102140:	af00      	add	r7, sp, #0
 8102142:	6078      	str	r0, [r7, #4]

  /* save interrupts register for further error or interrupts handling purposes */
  uint32_t itflag;
  itflag = hcec->Instance->ISR;
 8102144:	687b      	ldr	r3, [r7, #4]
 8102146:	681b      	ldr	r3, [r3, #0]
 8102148:	691b      	ldr	r3, [r3, #16]
 810214a:	60fb      	str	r3, [r7, #12]


  /* ----------------------------Arbitration Lost Management----------------------------------*/
  /* CEC TX arbitration error interrupt occurred --------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_ARBLST))
 810214c:	68fb      	ldr	r3, [r7, #12]
 810214e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8102152:	2b00      	cmp	r3, #0
 8102154:	d00a      	beq.n	810216c <HAL_CEC_IRQHandler+0x30>
  {
    hcec->ErrorCode = HAL_CEC_ERROR_ARBLST;
 8102156:	687b      	ldr	r3, [r7, #4]
 8102158:	2280      	movs	r2, #128	@ 0x80
 810215a:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_ARBLST);
 810215c:	687b      	ldr	r3, [r7, #4]
 810215e:	681b      	ldr	r3, [r3, #0]
 8102160:	691a      	ldr	r2, [r3, #16]
 8102162:	687b      	ldr	r3, [r7, #4]
 8102164:	681b      	ldr	r3, [r3, #0]
 8102166:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 810216a:	611a      	str	r2, [r3, #16]
  }

  /* ----------------------------Rx Management----------------------------------*/
  /* CEC RX byte received interrupt  ---------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXBR))
 810216c:	68fb      	ldr	r3, [r7, #12]
 810216e:	f003 0301 	and.w	r3, r3, #1
 8102172:	2b00      	cmp	r3, #0
 8102174:	d01c      	beq.n	81021b0 <HAL_CEC_IRQHandler+0x74>
  {
    /* reception is starting */
    hcec->RxState = HAL_CEC_STATE_BUSY_RX;
 8102176:	687b      	ldr	r3, [r7, #4]
 8102178:	2222      	movs	r2, #34	@ 0x22
 810217a:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcec->RxXferSize++;
 810217c:	687b      	ldr	r3, [r7, #4]
 810217e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8102180:	3301      	adds	r3, #1
 8102182:	b29a      	uxth	r2, r3
 8102184:	687b      	ldr	r3, [r7, #4]
 8102186:	865a      	strh	r2, [r3, #50]	@ 0x32
    /* read received byte */
    *hcec->Init.RxBuffer = (uint8_t) hcec->Instance->RXDR;
 8102188:	687b      	ldr	r3, [r7, #4]
 810218a:	681b      	ldr	r3, [r3, #0]
 810218c:	68da      	ldr	r2, [r3, #12]
 810218e:	687b      	ldr	r3, [r7, #4]
 8102190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102192:	b2d2      	uxtb	r2, r2
 8102194:	701a      	strb	r2, [r3, #0]
    hcec->Init.RxBuffer++;
 8102196:	687b      	ldr	r3, [r7, #4]
 8102198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810219a:	1c5a      	adds	r2, r3, #1
 810219c:	687b      	ldr	r3, [r7, #4]
 810219e:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXBR);
 81021a0:	687b      	ldr	r3, [r7, #4]
 81021a2:	681b      	ldr	r3, [r3, #0]
 81021a4:	691a      	ldr	r2, [r3, #16]
 81021a6:	687b      	ldr	r3, [r7, #4]
 81021a8:	681b      	ldr	r3, [r3, #0]
 81021aa:	f042 0201 	orr.w	r2, r2, #1
 81021ae:	611a      	str	r2, [r3, #16]
  }

  /* CEC RX end received interrupt  ---------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXEND))
 81021b0:	68fb      	ldr	r3, [r7, #12]
 81021b2:	f003 0302 	and.w	r3, r3, #2
 81021b6:	2b00      	cmp	r3, #0
 81021b8:	d01e      	beq.n	81021f8 <HAL_CEC_IRQHandler+0xbc>
  {
    /* clear IT */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXEND);
 81021ba:	687b      	ldr	r3, [r7, #4]
 81021bc:	681b      	ldr	r3, [r3, #0]
 81021be:	691a      	ldr	r2, [r3, #16]
 81021c0:	687b      	ldr	r3, [r7, #4]
 81021c2:	681b      	ldr	r3, [r3, #0]
 81021c4:	f042 0202 	orr.w	r2, r2, #2
 81021c8:	611a      	str	r2, [r3, #16]

    /* Rx process is completed, restore hcec->RxState to Ready */
    hcec->RxState = HAL_CEC_STATE_READY;
 81021ca:	687b      	ldr	r3, [r7, #4]
 81021cc:	2220      	movs	r2, #32
 81021ce:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 81021d0:	687b      	ldr	r3, [r7, #4]
 81021d2:	2200      	movs	r2, #0
 81021d4:	641a      	str	r2, [r3, #64]	@ 0x40
    hcec->Init.RxBuffer -= hcec->RxXferSize;
 81021d6:	687b      	ldr	r3, [r7, #4]
 81021d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81021da:	687b      	ldr	r3, [r7, #4]
 81021dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 81021de:	425b      	negs	r3, r3
 81021e0:	441a      	add	r2, r3
 81021e2:	687b      	ldr	r3, [r7, #4]
 81021e4:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->RxCpltCallback(hcec, hcec->RxXferSize);
#else
    HAL_CEC_RxCpltCallback(hcec, hcec->RxXferSize);
 81021e6:	687b      	ldr	r3, [r7, #4]
 81021e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 81021ea:	4619      	mov	r1, r3
 81021ec:	6878      	ldr	r0, [r7, #4]
 81021ee:	f000 f88c 	bl	810230a <HAL_CEC_RxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
    hcec->RxXferSize = 0U;
 81021f2:	687b      	ldr	r3, [r7, #4]
 81021f4:	2200      	movs	r2, #0
 81021f6:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* ----------------------------Tx Management----------------------------------*/
  /* CEC TX byte request interrupt ------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXBR))
 81021f8:	68fb      	ldr	r3, [r7, #12]
 81021fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81021fe:	2b00      	cmp	r3, #0
 8102200:	d024      	beq.n	810224c <HAL_CEC_IRQHandler+0x110>
  {
    --hcec->TxXferCount;
 8102202:	687b      	ldr	r3, [r7, #4]
 8102204:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8102206:	3b01      	subs	r3, #1
 8102208:	b29a      	uxth	r2, r3
 810220a:	687b      	ldr	r3, [r7, #4]
 810220c:	861a      	strh	r2, [r3, #48]	@ 0x30
    if (hcec->TxXferCount == 0U)
 810220e:	687b      	ldr	r3, [r7, #4]
 8102210:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8102212:	2b00      	cmp	r3, #0
 8102214:	d107      	bne.n	8102226 <HAL_CEC_IRQHandler+0xea>
    {
      /* if this is the last byte transmission, set TX End of Message (TXEOM) bit */
      __HAL_CEC_LAST_BYTE_TX_SET(hcec);
 8102216:	687b      	ldr	r3, [r7, #4]
 8102218:	681b      	ldr	r3, [r3, #0]
 810221a:	681a      	ldr	r2, [r3, #0]
 810221c:	687b      	ldr	r3, [r7, #4]
 810221e:	681b      	ldr	r3, [r3, #0]
 8102220:	f042 0204 	orr.w	r2, r2, #4
 8102224:	601a      	str	r2, [r3, #0]
    }
    /* In all cases transmit the byte */
    hcec->Instance->TXDR = (uint8_t) * hcec->pTxBuffPtr;
 8102226:	687b      	ldr	r3, [r7, #4]
 8102228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810222a:	781a      	ldrb	r2, [r3, #0]
 810222c:	687b      	ldr	r3, [r7, #4]
 810222e:	681b      	ldr	r3, [r3, #0]
 8102230:	609a      	str	r2, [r3, #8]
    hcec->pTxBuffPtr++;
 8102232:	687b      	ldr	r3, [r7, #4]
 8102234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102236:	1c5a      	adds	r2, r3, #1
 8102238:	687b      	ldr	r3, [r7, #4]
 810223a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* clear Tx-Byte request flag */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXBR);
 810223c:	687b      	ldr	r3, [r7, #4]
 810223e:	681b      	ldr	r3, [r3, #0]
 8102240:	691a      	ldr	r2, [r3, #16]
 8102242:	687b      	ldr	r3, [r7, #4]
 8102244:	681b      	ldr	r3, [r3, #0]
 8102246:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810224a:	611a      	str	r2, [r3, #16]
  }

  /* CEC TX end interrupt ------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXEND))
 810224c:	68fb      	ldr	r3, [r7, #12]
 810224e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8102252:	2b00      	cmp	r3, #0
 8102254:	d014      	beq.n	8102280 <HAL_CEC_IRQHandler+0x144>
  {
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND);
 8102256:	687b      	ldr	r3, [r7, #4]
 8102258:	681b      	ldr	r3, [r3, #0]
 810225a:	691a      	ldr	r2, [r3, #16]
 810225c:	687b      	ldr	r3, [r7, #4]
 810225e:	681b      	ldr	r3, [r3, #0]
 8102260:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8102264:	611a      	str	r2, [r3, #16]

    /* Tx process is ended, restore hcec->gState to Ready */
    hcec->gState = HAL_CEC_STATE_READY;
 8102266:	687b      	ldr	r3, [r7, #4]
 8102268:	2220      	movs	r2, #32
 810226a:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Call the Process Unlocked before calling the Tx call back API to give the possibility to
    start again the Transmission under the Tx call back API */
    __HAL_UNLOCK(hcec);
 810226c:	687b      	ldr	r3, [r7, #4]
 810226e:	2200      	movs	r2, #0
 8102270:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8102274:	687b      	ldr	r3, [r7, #4]
 8102276:	2200      	movs	r2, #0
 8102278:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->TxCpltCallback(hcec);
#else
    HAL_CEC_TxCpltCallback(hcec);
 810227a:	6878      	ldr	r0, [r7, #4]
 810227c:	f000 f83b 	bl	81022f6 <HAL_CEC_TxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
  }

  /* ----------------------------Rx/Tx Error Management----------------------------------*/
  if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE | CEC_ISR_TXUDR |
 8102280:	68fa      	ldr	r2, [r7, #12]
 8102282:	f641 437c 	movw	r3, #7292	@ 0x1c7c
 8102286:	4013      	ands	r3, r2
 8102288:	2b00      	cmp	r3, #0
 810228a:	d030      	beq.n	81022ee <HAL_CEC_IRQHandler+0x1b2>
                 CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U)
  {
    hcec->ErrorCode = itflag;
 810228c:	687b      	ldr	r3, [r7, #4]
 810228e:	68fa      	ldr	r2, [r7, #12]
 8102290:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, HAL_CEC_ERROR_RXOVR | HAL_CEC_ERROR_BRE | CEC_FLAG_LBPE | CEC_FLAG_SBPE |
 8102292:	687b      	ldr	r3, [r7, #4]
 8102294:	681b      	ldr	r3, [r3, #0]
 8102296:	691b      	ldr	r3, [r3, #16]
 8102298:	687a      	ldr	r2, [r7, #4]
 810229a:	6812      	ldr	r2, [r2, #0]
 810229c:	f443 53e3 	orr.w	r3, r3, #7264	@ 0x1c60
 81022a0:	f043 031c 	orr.w	r3, r3, #28
 81022a4:	6113      	str	r3, [r2, #16]
                         HAL_CEC_ERROR_RXACKE | HAL_CEC_ERROR_TXUDR | HAL_CEC_ERROR_TXERR | HAL_CEC_ERROR_TXACKE);


    if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE)) != 0U)
 81022a6:	68fb      	ldr	r3, [r7, #12]
 81022a8:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 81022ac:	2b00      	cmp	r3, #0
 81022ae:	d00e      	beq.n	81022ce <HAL_CEC_IRQHandler+0x192>
    {
      hcec->Init.RxBuffer -= hcec->RxXferSize;
 81022b0:	687b      	ldr	r3, [r7, #4]
 81022b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81022b4:	687b      	ldr	r3, [r7, #4]
 81022b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 81022b8:	425b      	negs	r3, r3
 81022ba:	441a      	add	r2, r3
 81022bc:	687b      	ldr	r3, [r7, #4]
 81022be:	629a      	str	r2, [r3, #40]	@ 0x28
      hcec->RxXferSize = 0U;
 81022c0:	687b      	ldr	r3, [r7, #4]
 81022c2:	2200      	movs	r2, #0
 81022c4:	865a      	strh	r2, [r3, #50]	@ 0x32
      hcec->RxState = HAL_CEC_STATE_READY;
 81022c6:	687b      	ldr	r3, [r7, #4]
 81022c8:	2220      	movs	r2, #32
 81022ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 81022cc:	e00c      	b.n	81022e8 <HAL_CEC_IRQHandler+0x1ac>
    }
    else if (((itflag & CEC_ISR_ARBLST) == 0U) && ((itflag & (CEC_ISR_TXUDR | CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U))
 81022ce:	68fb      	ldr	r3, [r7, #12]
 81022d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81022d4:	2b00      	cmp	r3, #0
 81022d6:	d107      	bne.n	81022e8 <HAL_CEC_IRQHandler+0x1ac>
 81022d8:	68fb      	ldr	r3, [r7, #12]
 81022da:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 81022de:	2b00      	cmp	r3, #0
 81022e0:	d002      	beq.n	81022e8 <HAL_CEC_IRQHandler+0x1ac>
    {
      /* Set the CEC state ready to be able to start again the process */
      hcec->gState = HAL_CEC_STATE_READY;
 81022e2:	687b      	ldr	r3, [r7, #4]
 81022e4:	2220      	movs	r2, #32
 81022e6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->ErrorCallback(hcec);
#else
    /* Error  Call Back */
    HAL_CEC_ErrorCallback(hcec);
 81022e8:	6878      	ldr	r0, [r7, #4]
 81022ea:	f000 f819 	bl	8102320 <HAL_CEC_ErrorCallback>
  }
  else
  {
    /* Nothing todo*/
  }
}
 81022ee:	bf00      	nop
 81022f0:	3710      	adds	r7, #16
 81022f2:	46bd      	mov	sp, r7
 81022f4:	bd80      	pop	{r7, pc}

081022f6 <HAL_CEC_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)
{
 81022f6:	b480      	push	{r7}
 81022f8:	b083      	sub	sp, #12
 81022fa:	af00      	add	r7, sp, #0
 81022fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_TxCpltCallback can be implemented in the user file
   */
}
 81022fe:	bf00      	nop
 8102300:	370c      	adds	r7, #12
 8102302:	46bd      	mov	sp, r7
 8102304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102308:	4770      	bx	lr

0810230a <HAL_CEC_RxCpltCallback>:
  * @param hcec CEC handle
  * @param RxFrameSize Size of frame
  * @retval None
  */
__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize)
{
 810230a:	b480      	push	{r7}
 810230c:	b083      	sub	sp, #12
 810230e:	af00      	add	r7, sp, #0
 8102310:	6078      	str	r0, [r7, #4]
 8102312:	6039      	str	r1, [r7, #0]
  UNUSED(hcec);
  UNUSED(RxFrameSize);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_RxCpltCallback can be implemented in the user file
   */
}
 8102314:	bf00      	nop
 8102316:	370c      	adds	r7, #12
 8102318:	46bd      	mov	sp, r7
 810231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810231e:	4770      	bx	lr

08102320 <HAL_CEC_ErrorCallback>:
  * @brief CEC error callbacks
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)
{
 8102320:	b480      	push	{r7}
 8102322:	b083      	sub	sp, #12
 8102324:	af00      	add	r7, sp, #0
 8102326:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_ErrorCallback can be implemented in the user file
   */
}
 8102328:	bf00      	nop
 810232a:	370c      	adds	r7, #12
 810232c:	46bd      	mov	sp, r7
 810232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102332:	4770      	bx	lr

08102334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102334:	b480      	push	{r7}
 8102336:	b085      	sub	sp, #20
 8102338:	af00      	add	r7, sp, #0
 810233a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810233c:	687b      	ldr	r3, [r7, #4]
 810233e:	f003 0307 	and.w	r3, r3, #7
 8102342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102344:	4b0c      	ldr	r3, [pc, #48]	@ (8102378 <__NVIC_SetPriorityGrouping+0x44>)
 8102346:	68db      	ldr	r3, [r3, #12]
 8102348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810234a:	68ba      	ldr	r2, [r7, #8]
 810234c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8102350:	4013      	ands	r3, r2
 8102352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102354:	68fb      	ldr	r3, [r7, #12]
 8102356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102358:	68bb      	ldr	r3, [r7, #8]
 810235a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810235c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8102360:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8102366:	4a04      	ldr	r2, [pc, #16]	@ (8102378 <__NVIC_SetPriorityGrouping+0x44>)
 8102368:	68bb      	ldr	r3, [r7, #8]
 810236a:	60d3      	str	r3, [r2, #12]
}
 810236c:	bf00      	nop
 810236e:	3714      	adds	r7, #20
 8102370:	46bd      	mov	sp, r7
 8102372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102376:	4770      	bx	lr
 8102378:	e000ed00 	.word	0xe000ed00

0810237c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 810237c:	b480      	push	{r7}
 810237e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102380:	4b04      	ldr	r3, [pc, #16]	@ (8102394 <__NVIC_GetPriorityGrouping+0x18>)
 8102382:	68db      	ldr	r3, [r3, #12]
 8102384:	0a1b      	lsrs	r3, r3, #8
 8102386:	f003 0307 	and.w	r3, r3, #7
}
 810238a:	4618      	mov	r0, r3
 810238c:	46bd      	mov	sp, r7
 810238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102392:	4770      	bx	lr
 8102394:	e000ed00 	.word	0xe000ed00

08102398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102398:	b480      	push	{r7}
 810239a:	b083      	sub	sp, #12
 810239c:	af00      	add	r7, sp, #0
 810239e:	4603      	mov	r3, r0
 81023a0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81023a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81023a6:	2b00      	cmp	r3, #0
 81023a8:	db0b      	blt.n	81023c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81023aa:	88fb      	ldrh	r3, [r7, #6]
 81023ac:	f003 021f 	and.w	r2, r3, #31
 81023b0:	4907      	ldr	r1, [pc, #28]	@ (81023d0 <__NVIC_EnableIRQ+0x38>)
 81023b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81023b6:	095b      	lsrs	r3, r3, #5
 81023b8:	2001      	movs	r0, #1
 81023ba:	fa00 f202 	lsl.w	r2, r0, r2
 81023be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 81023c2:	bf00      	nop
 81023c4:	370c      	adds	r7, #12
 81023c6:	46bd      	mov	sp, r7
 81023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023cc:	4770      	bx	lr
 81023ce:	bf00      	nop
 81023d0:	e000e100 	.word	0xe000e100

081023d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81023d4:	b480      	push	{r7}
 81023d6:	b083      	sub	sp, #12
 81023d8:	af00      	add	r7, sp, #0
 81023da:	4603      	mov	r3, r0
 81023dc:	6039      	str	r1, [r7, #0]
 81023de:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81023e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81023e4:	2b00      	cmp	r3, #0
 81023e6:	db0a      	blt.n	81023fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81023e8:	683b      	ldr	r3, [r7, #0]
 81023ea:	b2da      	uxtb	r2, r3
 81023ec:	490c      	ldr	r1, [pc, #48]	@ (8102420 <__NVIC_SetPriority+0x4c>)
 81023ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81023f2:	0112      	lsls	r2, r2, #4
 81023f4:	b2d2      	uxtb	r2, r2
 81023f6:	440b      	add	r3, r1
 81023f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 81023fc:	e00a      	b.n	8102414 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81023fe:	683b      	ldr	r3, [r7, #0]
 8102400:	b2da      	uxtb	r2, r3
 8102402:	4908      	ldr	r1, [pc, #32]	@ (8102424 <__NVIC_SetPriority+0x50>)
 8102404:	88fb      	ldrh	r3, [r7, #6]
 8102406:	f003 030f 	and.w	r3, r3, #15
 810240a:	3b04      	subs	r3, #4
 810240c:	0112      	lsls	r2, r2, #4
 810240e:	b2d2      	uxtb	r2, r2
 8102410:	440b      	add	r3, r1
 8102412:	761a      	strb	r2, [r3, #24]
}
 8102414:	bf00      	nop
 8102416:	370c      	adds	r7, #12
 8102418:	46bd      	mov	sp, r7
 810241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810241e:	4770      	bx	lr
 8102420:	e000e100 	.word	0xe000e100
 8102424:	e000ed00 	.word	0xe000ed00

08102428 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102428:	b480      	push	{r7}
 810242a:	b089      	sub	sp, #36	@ 0x24
 810242c:	af00      	add	r7, sp, #0
 810242e:	60f8      	str	r0, [r7, #12]
 8102430:	60b9      	str	r1, [r7, #8]
 8102432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102434:	68fb      	ldr	r3, [r7, #12]
 8102436:	f003 0307 	and.w	r3, r3, #7
 810243a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810243c:	69fb      	ldr	r3, [r7, #28]
 810243e:	f1c3 0307 	rsb	r3, r3, #7
 8102442:	2b04      	cmp	r3, #4
 8102444:	bf28      	it	cs
 8102446:	2304      	movcs	r3, #4
 8102448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810244a:	69fb      	ldr	r3, [r7, #28]
 810244c:	3304      	adds	r3, #4
 810244e:	2b06      	cmp	r3, #6
 8102450:	d902      	bls.n	8102458 <NVIC_EncodePriority+0x30>
 8102452:	69fb      	ldr	r3, [r7, #28]
 8102454:	3b03      	subs	r3, #3
 8102456:	e000      	b.n	810245a <NVIC_EncodePriority+0x32>
 8102458:	2300      	movs	r3, #0
 810245a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810245c:	f04f 32ff 	mov.w	r2, #4294967295
 8102460:	69bb      	ldr	r3, [r7, #24]
 8102462:	fa02 f303 	lsl.w	r3, r2, r3
 8102466:	43da      	mvns	r2, r3
 8102468:	68bb      	ldr	r3, [r7, #8]
 810246a:	401a      	ands	r2, r3
 810246c:	697b      	ldr	r3, [r7, #20]
 810246e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102470:	f04f 31ff 	mov.w	r1, #4294967295
 8102474:	697b      	ldr	r3, [r7, #20]
 8102476:	fa01 f303 	lsl.w	r3, r1, r3
 810247a:	43d9      	mvns	r1, r3
 810247c:	687b      	ldr	r3, [r7, #4]
 810247e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102480:	4313      	orrs	r3, r2
         );
}
 8102482:	4618      	mov	r0, r3
 8102484:	3724      	adds	r7, #36	@ 0x24
 8102486:	46bd      	mov	sp, r7
 8102488:	f85d 7b04 	ldr.w	r7, [sp], #4
 810248c:	4770      	bx	lr

0810248e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810248e:	b580      	push	{r7, lr}
 8102490:	b082      	sub	sp, #8
 8102492:	af00      	add	r7, sp, #0
 8102494:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102496:	6878      	ldr	r0, [r7, #4]
 8102498:	f7ff ff4c 	bl	8102334 <__NVIC_SetPriorityGrouping>
}
 810249c:	bf00      	nop
 810249e:	3708      	adds	r7, #8
 81024a0:	46bd      	mov	sp, r7
 81024a2:	bd80      	pop	{r7, pc}

081024a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81024a4:	b580      	push	{r7, lr}
 81024a6:	b086      	sub	sp, #24
 81024a8:	af00      	add	r7, sp, #0
 81024aa:	4603      	mov	r3, r0
 81024ac:	60b9      	str	r1, [r7, #8]
 81024ae:	607a      	str	r2, [r7, #4]
 81024b0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 81024b2:	f7ff ff63 	bl	810237c <__NVIC_GetPriorityGrouping>
 81024b6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 81024b8:	687a      	ldr	r2, [r7, #4]
 81024ba:	68b9      	ldr	r1, [r7, #8]
 81024bc:	6978      	ldr	r0, [r7, #20]
 81024be:	f7ff ffb3 	bl	8102428 <NVIC_EncodePriority>
 81024c2:	4602      	mov	r2, r0
 81024c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81024c8:	4611      	mov	r1, r2
 81024ca:	4618      	mov	r0, r3
 81024cc:	f7ff ff82 	bl	81023d4 <__NVIC_SetPriority>
}
 81024d0:	bf00      	nop
 81024d2:	3718      	adds	r7, #24
 81024d4:	46bd      	mov	sp, r7
 81024d6:	bd80      	pop	{r7, pc}

081024d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81024d8:	b580      	push	{r7, lr}
 81024da:	b082      	sub	sp, #8
 81024dc:	af00      	add	r7, sp, #0
 81024de:	4603      	mov	r3, r0
 81024e0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81024e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81024e6:	4618      	mov	r0, r3
 81024e8:	f7ff ff56 	bl	8102398 <__NVIC_EnableIRQ>
}
 81024ec:	bf00      	nop
 81024ee:	3708      	adds	r7, #8
 81024f0:	46bd      	mov	sp, r7
 81024f2:	bd80      	pop	{r7, pc}

081024f4 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81024f4:	b480      	push	{r7}
 81024f6:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81024f8:	4b06      	ldr	r3, [pc, #24]	@ (8102514 <HAL_GetCurrentCPUID+0x20>)
 81024fa:	681b      	ldr	r3, [r3, #0]
 81024fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8102500:	2b70      	cmp	r3, #112	@ 0x70
 8102502:	d101      	bne.n	8102508 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8102504:	2303      	movs	r3, #3
 8102506:	e000      	b.n	810250a <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8102508:	2301      	movs	r3, #1
  }
}
 810250a:	4618      	mov	r0, r3
 810250c:	46bd      	mov	sp, r7
 810250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102512:	4770      	bx	lr
 8102514:	e000ed00 	.word	0xe000ed00

08102518 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8102518:	b480      	push	{r7}
 810251a:	b089      	sub	sp, #36	@ 0x24
 810251c:	af00      	add	r7, sp, #0
 810251e:	6078      	str	r0, [r7, #4]
 8102520:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8102522:	2300      	movs	r3, #0
 8102524:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8102526:	4b89      	ldr	r3, [pc, #548]	@ (810274c <HAL_GPIO_Init+0x234>)
 8102528:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810252a:	e194      	b.n	8102856 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 810252c:	683b      	ldr	r3, [r7, #0]
 810252e:	681a      	ldr	r2, [r3, #0]
 8102530:	2101      	movs	r1, #1
 8102532:	69fb      	ldr	r3, [r7, #28]
 8102534:	fa01 f303 	lsl.w	r3, r1, r3
 8102538:	4013      	ands	r3, r2
 810253a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810253c:	693b      	ldr	r3, [r7, #16]
 810253e:	2b00      	cmp	r3, #0
 8102540:	f000 8186 	beq.w	8102850 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8102544:	683b      	ldr	r3, [r7, #0]
 8102546:	685b      	ldr	r3, [r3, #4]
 8102548:	f003 0303 	and.w	r3, r3, #3
 810254c:	2b01      	cmp	r3, #1
 810254e:	d005      	beq.n	810255c <HAL_GPIO_Init+0x44>
 8102550:	683b      	ldr	r3, [r7, #0]
 8102552:	685b      	ldr	r3, [r3, #4]
 8102554:	f003 0303 	and.w	r3, r3, #3
 8102558:	2b02      	cmp	r3, #2
 810255a:	d130      	bne.n	81025be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 810255c:	687b      	ldr	r3, [r7, #4]
 810255e:	689b      	ldr	r3, [r3, #8]
 8102560:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102562:	69fb      	ldr	r3, [r7, #28]
 8102564:	005b      	lsls	r3, r3, #1
 8102566:	2203      	movs	r2, #3
 8102568:	fa02 f303 	lsl.w	r3, r2, r3
 810256c:	43db      	mvns	r3, r3
 810256e:	69ba      	ldr	r2, [r7, #24]
 8102570:	4013      	ands	r3, r2
 8102572:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102574:	683b      	ldr	r3, [r7, #0]
 8102576:	68da      	ldr	r2, [r3, #12]
 8102578:	69fb      	ldr	r3, [r7, #28]
 810257a:	005b      	lsls	r3, r3, #1
 810257c:	fa02 f303 	lsl.w	r3, r2, r3
 8102580:	69ba      	ldr	r2, [r7, #24]
 8102582:	4313      	orrs	r3, r2
 8102584:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8102586:	687b      	ldr	r3, [r7, #4]
 8102588:	69ba      	ldr	r2, [r7, #24]
 810258a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 810258c:	687b      	ldr	r3, [r7, #4]
 810258e:	685b      	ldr	r3, [r3, #4]
 8102590:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102592:	2201      	movs	r2, #1
 8102594:	69fb      	ldr	r3, [r7, #28]
 8102596:	fa02 f303 	lsl.w	r3, r2, r3
 810259a:	43db      	mvns	r3, r3
 810259c:	69ba      	ldr	r2, [r7, #24]
 810259e:	4013      	ands	r3, r2
 81025a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81025a2:	683b      	ldr	r3, [r7, #0]
 81025a4:	685b      	ldr	r3, [r3, #4]
 81025a6:	091b      	lsrs	r3, r3, #4
 81025a8:	f003 0201 	and.w	r2, r3, #1
 81025ac:	69fb      	ldr	r3, [r7, #28]
 81025ae:	fa02 f303 	lsl.w	r3, r2, r3
 81025b2:	69ba      	ldr	r2, [r7, #24]
 81025b4:	4313      	orrs	r3, r2
 81025b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81025b8:	687b      	ldr	r3, [r7, #4]
 81025ba:	69ba      	ldr	r2, [r7, #24]
 81025bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81025be:	683b      	ldr	r3, [r7, #0]
 81025c0:	685b      	ldr	r3, [r3, #4]
 81025c2:	f003 0303 	and.w	r3, r3, #3
 81025c6:	2b03      	cmp	r3, #3
 81025c8:	d017      	beq.n	81025fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81025ca:	687b      	ldr	r3, [r7, #4]
 81025cc:	68db      	ldr	r3, [r3, #12]
 81025ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81025d0:	69fb      	ldr	r3, [r7, #28]
 81025d2:	005b      	lsls	r3, r3, #1
 81025d4:	2203      	movs	r2, #3
 81025d6:	fa02 f303 	lsl.w	r3, r2, r3
 81025da:	43db      	mvns	r3, r3
 81025dc:	69ba      	ldr	r2, [r7, #24]
 81025de:	4013      	ands	r3, r2
 81025e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81025e2:	683b      	ldr	r3, [r7, #0]
 81025e4:	689a      	ldr	r2, [r3, #8]
 81025e6:	69fb      	ldr	r3, [r7, #28]
 81025e8:	005b      	lsls	r3, r3, #1
 81025ea:	fa02 f303 	lsl.w	r3, r2, r3
 81025ee:	69ba      	ldr	r2, [r7, #24]
 81025f0:	4313      	orrs	r3, r2
 81025f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81025f4:	687b      	ldr	r3, [r7, #4]
 81025f6:	69ba      	ldr	r2, [r7, #24]
 81025f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81025fa:	683b      	ldr	r3, [r7, #0]
 81025fc:	685b      	ldr	r3, [r3, #4]
 81025fe:	f003 0303 	and.w	r3, r3, #3
 8102602:	2b02      	cmp	r3, #2
 8102604:	d123      	bne.n	810264e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8102606:	69fb      	ldr	r3, [r7, #28]
 8102608:	08da      	lsrs	r2, r3, #3
 810260a:	687b      	ldr	r3, [r7, #4]
 810260c:	3208      	adds	r2, #8
 810260e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8102612:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8102614:	69fb      	ldr	r3, [r7, #28]
 8102616:	f003 0307 	and.w	r3, r3, #7
 810261a:	009b      	lsls	r3, r3, #2
 810261c:	220f      	movs	r2, #15
 810261e:	fa02 f303 	lsl.w	r3, r2, r3
 8102622:	43db      	mvns	r3, r3
 8102624:	69ba      	ldr	r2, [r7, #24]
 8102626:	4013      	ands	r3, r2
 8102628:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810262a:	683b      	ldr	r3, [r7, #0]
 810262c:	691a      	ldr	r2, [r3, #16]
 810262e:	69fb      	ldr	r3, [r7, #28]
 8102630:	f003 0307 	and.w	r3, r3, #7
 8102634:	009b      	lsls	r3, r3, #2
 8102636:	fa02 f303 	lsl.w	r3, r2, r3
 810263a:	69ba      	ldr	r2, [r7, #24]
 810263c:	4313      	orrs	r3, r2
 810263e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102640:	69fb      	ldr	r3, [r7, #28]
 8102642:	08da      	lsrs	r2, r3, #3
 8102644:	687b      	ldr	r3, [r7, #4]
 8102646:	3208      	adds	r2, #8
 8102648:	69b9      	ldr	r1, [r7, #24]
 810264a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810264e:	687b      	ldr	r3, [r7, #4]
 8102650:	681b      	ldr	r3, [r3, #0]
 8102652:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102654:	69fb      	ldr	r3, [r7, #28]
 8102656:	005b      	lsls	r3, r3, #1
 8102658:	2203      	movs	r2, #3
 810265a:	fa02 f303 	lsl.w	r3, r2, r3
 810265e:	43db      	mvns	r3, r3
 8102660:	69ba      	ldr	r2, [r7, #24]
 8102662:	4013      	ands	r3, r2
 8102664:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102666:	683b      	ldr	r3, [r7, #0]
 8102668:	685b      	ldr	r3, [r3, #4]
 810266a:	f003 0203 	and.w	r2, r3, #3
 810266e:	69fb      	ldr	r3, [r7, #28]
 8102670:	005b      	lsls	r3, r3, #1
 8102672:	fa02 f303 	lsl.w	r3, r2, r3
 8102676:	69ba      	ldr	r2, [r7, #24]
 8102678:	4313      	orrs	r3, r2
 810267a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 810267c:	687b      	ldr	r3, [r7, #4]
 810267e:	69ba      	ldr	r2, [r7, #24]
 8102680:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8102682:	683b      	ldr	r3, [r7, #0]
 8102684:	685b      	ldr	r3, [r3, #4]
 8102686:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 810268a:	2b00      	cmp	r3, #0
 810268c:	f000 80e0 	beq.w	8102850 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102690:	4b2f      	ldr	r3, [pc, #188]	@ (8102750 <HAL_GPIO_Init+0x238>)
 8102692:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102696:	4a2e      	ldr	r2, [pc, #184]	@ (8102750 <HAL_GPIO_Init+0x238>)
 8102698:	f043 0302 	orr.w	r3, r3, #2
 810269c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81026a0:	4b2b      	ldr	r3, [pc, #172]	@ (8102750 <HAL_GPIO_Init+0x238>)
 81026a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81026a6:	f003 0302 	and.w	r3, r3, #2
 81026aa:	60fb      	str	r3, [r7, #12]
 81026ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81026ae:	4a29      	ldr	r2, [pc, #164]	@ (8102754 <HAL_GPIO_Init+0x23c>)
 81026b0:	69fb      	ldr	r3, [r7, #28]
 81026b2:	089b      	lsrs	r3, r3, #2
 81026b4:	3302      	adds	r3, #2
 81026b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81026ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81026bc:	69fb      	ldr	r3, [r7, #28]
 81026be:	f003 0303 	and.w	r3, r3, #3
 81026c2:	009b      	lsls	r3, r3, #2
 81026c4:	220f      	movs	r2, #15
 81026c6:	fa02 f303 	lsl.w	r3, r2, r3
 81026ca:	43db      	mvns	r3, r3
 81026cc:	69ba      	ldr	r2, [r7, #24]
 81026ce:	4013      	ands	r3, r2
 81026d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81026d2:	687b      	ldr	r3, [r7, #4]
 81026d4:	4a20      	ldr	r2, [pc, #128]	@ (8102758 <HAL_GPIO_Init+0x240>)
 81026d6:	4293      	cmp	r3, r2
 81026d8:	d052      	beq.n	8102780 <HAL_GPIO_Init+0x268>
 81026da:	687b      	ldr	r3, [r7, #4]
 81026dc:	4a1f      	ldr	r2, [pc, #124]	@ (810275c <HAL_GPIO_Init+0x244>)
 81026de:	4293      	cmp	r3, r2
 81026e0:	d031      	beq.n	8102746 <HAL_GPIO_Init+0x22e>
 81026e2:	687b      	ldr	r3, [r7, #4]
 81026e4:	4a1e      	ldr	r2, [pc, #120]	@ (8102760 <HAL_GPIO_Init+0x248>)
 81026e6:	4293      	cmp	r3, r2
 81026e8:	d02b      	beq.n	8102742 <HAL_GPIO_Init+0x22a>
 81026ea:	687b      	ldr	r3, [r7, #4]
 81026ec:	4a1d      	ldr	r2, [pc, #116]	@ (8102764 <HAL_GPIO_Init+0x24c>)
 81026ee:	4293      	cmp	r3, r2
 81026f0:	d025      	beq.n	810273e <HAL_GPIO_Init+0x226>
 81026f2:	687b      	ldr	r3, [r7, #4]
 81026f4:	4a1c      	ldr	r2, [pc, #112]	@ (8102768 <HAL_GPIO_Init+0x250>)
 81026f6:	4293      	cmp	r3, r2
 81026f8:	d01f      	beq.n	810273a <HAL_GPIO_Init+0x222>
 81026fa:	687b      	ldr	r3, [r7, #4]
 81026fc:	4a1b      	ldr	r2, [pc, #108]	@ (810276c <HAL_GPIO_Init+0x254>)
 81026fe:	4293      	cmp	r3, r2
 8102700:	d019      	beq.n	8102736 <HAL_GPIO_Init+0x21e>
 8102702:	687b      	ldr	r3, [r7, #4]
 8102704:	4a1a      	ldr	r2, [pc, #104]	@ (8102770 <HAL_GPIO_Init+0x258>)
 8102706:	4293      	cmp	r3, r2
 8102708:	d013      	beq.n	8102732 <HAL_GPIO_Init+0x21a>
 810270a:	687b      	ldr	r3, [r7, #4]
 810270c:	4a19      	ldr	r2, [pc, #100]	@ (8102774 <HAL_GPIO_Init+0x25c>)
 810270e:	4293      	cmp	r3, r2
 8102710:	d00d      	beq.n	810272e <HAL_GPIO_Init+0x216>
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	4a18      	ldr	r2, [pc, #96]	@ (8102778 <HAL_GPIO_Init+0x260>)
 8102716:	4293      	cmp	r3, r2
 8102718:	d007      	beq.n	810272a <HAL_GPIO_Init+0x212>
 810271a:	687b      	ldr	r3, [r7, #4]
 810271c:	4a17      	ldr	r2, [pc, #92]	@ (810277c <HAL_GPIO_Init+0x264>)
 810271e:	4293      	cmp	r3, r2
 8102720:	d101      	bne.n	8102726 <HAL_GPIO_Init+0x20e>
 8102722:	2309      	movs	r3, #9
 8102724:	e02d      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 8102726:	230a      	movs	r3, #10
 8102728:	e02b      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 810272a:	2308      	movs	r3, #8
 810272c:	e029      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 810272e:	2307      	movs	r3, #7
 8102730:	e027      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 8102732:	2306      	movs	r3, #6
 8102734:	e025      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 8102736:	2305      	movs	r3, #5
 8102738:	e023      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 810273a:	2304      	movs	r3, #4
 810273c:	e021      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 810273e:	2303      	movs	r3, #3
 8102740:	e01f      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 8102742:	2302      	movs	r3, #2
 8102744:	e01d      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 8102746:	2301      	movs	r3, #1
 8102748:	e01b      	b.n	8102782 <HAL_GPIO_Init+0x26a>
 810274a:	bf00      	nop
 810274c:	580000c0 	.word	0x580000c0
 8102750:	58024400 	.word	0x58024400
 8102754:	58000400 	.word	0x58000400
 8102758:	58020000 	.word	0x58020000
 810275c:	58020400 	.word	0x58020400
 8102760:	58020800 	.word	0x58020800
 8102764:	58020c00 	.word	0x58020c00
 8102768:	58021000 	.word	0x58021000
 810276c:	58021400 	.word	0x58021400
 8102770:	58021800 	.word	0x58021800
 8102774:	58021c00 	.word	0x58021c00
 8102778:	58022000 	.word	0x58022000
 810277c:	58022400 	.word	0x58022400
 8102780:	2300      	movs	r3, #0
 8102782:	69fa      	ldr	r2, [r7, #28]
 8102784:	f002 0203 	and.w	r2, r2, #3
 8102788:	0092      	lsls	r2, r2, #2
 810278a:	4093      	lsls	r3, r2
 810278c:	69ba      	ldr	r2, [r7, #24]
 810278e:	4313      	orrs	r3, r2
 8102790:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8102792:	4938      	ldr	r1, [pc, #224]	@ (8102874 <HAL_GPIO_Init+0x35c>)
 8102794:	69fb      	ldr	r3, [r7, #28]
 8102796:	089b      	lsrs	r3, r3, #2
 8102798:	3302      	adds	r3, #2
 810279a:	69ba      	ldr	r2, [r7, #24]
 810279c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81027a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 81027a4:	681b      	ldr	r3, [r3, #0]
 81027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81027a8:	693b      	ldr	r3, [r7, #16]
 81027aa:	43db      	mvns	r3, r3
 81027ac:	69ba      	ldr	r2, [r7, #24]
 81027ae:	4013      	ands	r3, r2
 81027b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 81027b2:	683b      	ldr	r3, [r7, #0]
 81027b4:	685b      	ldr	r3, [r3, #4]
 81027b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 81027ba:	2b00      	cmp	r3, #0
 81027bc:	d003      	beq.n	81027c6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 81027be:	69ba      	ldr	r2, [r7, #24]
 81027c0:	693b      	ldr	r3, [r7, #16]
 81027c2:	4313      	orrs	r3, r2
 81027c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81027c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 81027ca:	69bb      	ldr	r3, [r7, #24]
 81027cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81027ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 81027d2:	685b      	ldr	r3, [r3, #4]
 81027d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81027d6:	693b      	ldr	r3, [r7, #16]
 81027d8:	43db      	mvns	r3, r3
 81027da:	69ba      	ldr	r2, [r7, #24]
 81027dc:	4013      	ands	r3, r2
 81027de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81027e0:	683b      	ldr	r3, [r7, #0]
 81027e2:	685b      	ldr	r3, [r3, #4]
 81027e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81027e8:	2b00      	cmp	r3, #0
 81027ea:	d003      	beq.n	81027f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81027ec:	69ba      	ldr	r2, [r7, #24]
 81027ee:	693b      	ldr	r3, [r7, #16]
 81027f0:	4313      	orrs	r3, r2
 81027f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81027f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 81027f8:	69bb      	ldr	r3, [r7, #24]
 81027fa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81027fc:	697b      	ldr	r3, [r7, #20]
 81027fe:	685b      	ldr	r3, [r3, #4]
 8102800:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8102802:	693b      	ldr	r3, [r7, #16]
 8102804:	43db      	mvns	r3, r3
 8102806:	69ba      	ldr	r2, [r7, #24]
 8102808:	4013      	ands	r3, r2
 810280a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 810280c:	683b      	ldr	r3, [r7, #0]
 810280e:	685b      	ldr	r3, [r3, #4]
 8102810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8102814:	2b00      	cmp	r3, #0
 8102816:	d003      	beq.n	8102820 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8102818:	69ba      	ldr	r2, [r7, #24]
 810281a:	693b      	ldr	r3, [r7, #16]
 810281c:	4313      	orrs	r3, r2
 810281e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8102820:	697b      	ldr	r3, [r7, #20]
 8102822:	69ba      	ldr	r2, [r7, #24]
 8102824:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8102826:	697b      	ldr	r3, [r7, #20]
 8102828:	681b      	ldr	r3, [r3, #0]
 810282a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810282c:	693b      	ldr	r3, [r7, #16]
 810282e:	43db      	mvns	r3, r3
 8102830:	69ba      	ldr	r2, [r7, #24]
 8102832:	4013      	ands	r3, r2
 8102834:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8102836:	683b      	ldr	r3, [r7, #0]
 8102838:	685b      	ldr	r3, [r3, #4]
 810283a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810283e:	2b00      	cmp	r3, #0
 8102840:	d003      	beq.n	810284a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8102842:	69ba      	ldr	r2, [r7, #24]
 8102844:	693b      	ldr	r3, [r7, #16]
 8102846:	4313      	orrs	r3, r2
 8102848:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810284a:	697b      	ldr	r3, [r7, #20]
 810284c:	69ba      	ldr	r2, [r7, #24]
 810284e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8102850:	69fb      	ldr	r3, [r7, #28]
 8102852:	3301      	adds	r3, #1
 8102854:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102856:	683b      	ldr	r3, [r7, #0]
 8102858:	681a      	ldr	r2, [r3, #0]
 810285a:	69fb      	ldr	r3, [r7, #28]
 810285c:	fa22 f303 	lsr.w	r3, r2, r3
 8102860:	2b00      	cmp	r3, #0
 8102862:	f47f ae63 	bne.w	810252c <HAL_GPIO_Init+0x14>
  }
}
 8102866:	bf00      	nop
 8102868:	bf00      	nop
 810286a:	3724      	adds	r7, #36	@ 0x24
 810286c:	46bd      	mov	sp, r7
 810286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102872:	4770      	bx	lr
 8102874:	58000400 	.word	0x58000400

08102878 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8102878:	b480      	push	{r7}
 810287a:	b083      	sub	sp, #12
 810287c:	af00      	add	r7, sp, #0
 810287e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8102880:	4b05      	ldr	r3, [pc, #20]	@ (8102898 <HAL_HSEM_ActivateNotification+0x20>)
 8102882:	681a      	ldr	r2, [r3, #0]
 8102884:	4904      	ldr	r1, [pc, #16]	@ (8102898 <HAL_HSEM_ActivateNotification+0x20>)
 8102886:	687b      	ldr	r3, [r7, #4]
 8102888:	4313      	orrs	r3, r2
 810288a:	600b      	str	r3, [r1, #0]
#endif
}
 810288c:	bf00      	nop
 810288e:	370c      	adds	r7, #12
 8102890:	46bd      	mov	sp, r7
 8102892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102896:	4770      	bx	lr
 8102898:	58026510 	.word	0x58026510

0810289c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 810289c:	b580      	push	{r7, lr}
 810289e:	b086      	sub	sp, #24
 81028a0:	af02      	add	r7, sp, #8
 81028a2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 81028a4:	687b      	ldr	r3, [r7, #4]
 81028a6:	2b00      	cmp	r3, #0
 81028a8:	d101      	bne.n	81028ae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 81028aa:	2301      	movs	r3, #1
 81028ac:	e0fe      	b.n	8102aac <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 81028ae:	687b      	ldr	r3, [r7, #4]
 81028b0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 81028b4:	b2db      	uxtb	r3, r3
 81028b6:	2b00      	cmp	r3, #0
 81028b8:	d106      	bne.n	81028c8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 81028ba:	687b      	ldr	r3, [r7, #4]
 81028bc:	2200      	movs	r2, #0
 81028be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 81028c2:	6878      	ldr	r0, [r7, #4]
 81028c4:	f7fe ffd2 	bl	810186c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 81028c8:	687b      	ldr	r3, [r7, #4]
 81028ca:	2203      	movs	r2, #3
 81028cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 81028d0:	687b      	ldr	r3, [r7, #4]
 81028d2:	681b      	ldr	r3, [r3, #0]
 81028d4:	4618      	mov	r0, r3
 81028d6:	f004 fc0d 	bl	81070f4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 81028da:	687b      	ldr	r3, [r7, #4]
 81028dc:	6818      	ldr	r0, [r3, #0]
 81028de:	687b      	ldr	r3, [r7, #4]
 81028e0:	7c1a      	ldrb	r2, [r3, #16]
 81028e2:	f88d 2000 	strb.w	r2, [sp]
 81028e6:	3304      	adds	r3, #4
 81028e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 81028ea:	f004 fb92 	bl	8107012 <USB_CoreInit>
 81028ee:	4603      	mov	r3, r0
 81028f0:	2b00      	cmp	r3, #0
 81028f2:	d005      	beq.n	8102900 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 81028f4:	687b      	ldr	r3, [r7, #4]
 81028f6:	2202      	movs	r2, #2
 81028f8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 81028fc:	2301      	movs	r3, #1
 81028fe:	e0d5      	b.n	8102aac <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8102900:	687b      	ldr	r3, [r7, #4]
 8102902:	681b      	ldr	r3, [r3, #0]
 8102904:	2100      	movs	r1, #0
 8102906:	4618      	mov	r0, r3
 8102908:	f004 fc05 	bl	8107116 <USB_SetCurrentMode>
 810290c:	4603      	mov	r3, r0
 810290e:	2b00      	cmp	r3, #0
 8102910:	d005      	beq.n	810291e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8102912:	687b      	ldr	r3, [r7, #4]
 8102914:	2202      	movs	r2, #2
 8102916:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 810291a:	2301      	movs	r3, #1
 810291c:	e0c6      	b.n	8102aac <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 810291e:	2300      	movs	r3, #0
 8102920:	73fb      	strb	r3, [r7, #15]
 8102922:	e04a      	b.n	81029ba <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8102924:	7bfa      	ldrb	r2, [r7, #15]
 8102926:	6879      	ldr	r1, [r7, #4]
 8102928:	4613      	mov	r3, r2
 810292a:	00db      	lsls	r3, r3, #3
 810292c:	4413      	add	r3, r2
 810292e:	009b      	lsls	r3, r3, #2
 8102930:	440b      	add	r3, r1
 8102932:	3315      	adds	r3, #21
 8102934:	2201      	movs	r2, #1
 8102936:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8102938:	7bfa      	ldrb	r2, [r7, #15]
 810293a:	6879      	ldr	r1, [r7, #4]
 810293c:	4613      	mov	r3, r2
 810293e:	00db      	lsls	r3, r3, #3
 8102940:	4413      	add	r3, r2
 8102942:	009b      	lsls	r3, r3, #2
 8102944:	440b      	add	r3, r1
 8102946:	3314      	adds	r3, #20
 8102948:	7bfa      	ldrb	r2, [r7, #15]
 810294a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 810294c:	7bfa      	ldrb	r2, [r7, #15]
 810294e:	7bfb      	ldrb	r3, [r7, #15]
 8102950:	b298      	uxth	r0, r3
 8102952:	6879      	ldr	r1, [r7, #4]
 8102954:	4613      	mov	r3, r2
 8102956:	00db      	lsls	r3, r3, #3
 8102958:	4413      	add	r3, r2
 810295a:	009b      	lsls	r3, r3, #2
 810295c:	440b      	add	r3, r1
 810295e:	332e      	adds	r3, #46	@ 0x2e
 8102960:	4602      	mov	r2, r0
 8102962:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8102964:	7bfa      	ldrb	r2, [r7, #15]
 8102966:	6879      	ldr	r1, [r7, #4]
 8102968:	4613      	mov	r3, r2
 810296a:	00db      	lsls	r3, r3, #3
 810296c:	4413      	add	r3, r2
 810296e:	009b      	lsls	r3, r3, #2
 8102970:	440b      	add	r3, r1
 8102972:	3318      	adds	r3, #24
 8102974:	2200      	movs	r2, #0
 8102976:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8102978:	7bfa      	ldrb	r2, [r7, #15]
 810297a:	6879      	ldr	r1, [r7, #4]
 810297c:	4613      	mov	r3, r2
 810297e:	00db      	lsls	r3, r3, #3
 8102980:	4413      	add	r3, r2
 8102982:	009b      	lsls	r3, r3, #2
 8102984:	440b      	add	r3, r1
 8102986:	331c      	adds	r3, #28
 8102988:	2200      	movs	r2, #0
 810298a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 810298c:	7bfa      	ldrb	r2, [r7, #15]
 810298e:	6879      	ldr	r1, [r7, #4]
 8102990:	4613      	mov	r3, r2
 8102992:	00db      	lsls	r3, r3, #3
 8102994:	4413      	add	r3, r2
 8102996:	009b      	lsls	r3, r3, #2
 8102998:	440b      	add	r3, r1
 810299a:	3320      	adds	r3, #32
 810299c:	2200      	movs	r2, #0
 810299e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 81029a0:	7bfa      	ldrb	r2, [r7, #15]
 81029a2:	6879      	ldr	r1, [r7, #4]
 81029a4:	4613      	mov	r3, r2
 81029a6:	00db      	lsls	r3, r3, #3
 81029a8:	4413      	add	r3, r2
 81029aa:	009b      	lsls	r3, r3, #2
 81029ac:	440b      	add	r3, r1
 81029ae:	3324      	adds	r3, #36	@ 0x24
 81029b0:	2200      	movs	r2, #0
 81029b2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 81029b4:	7bfb      	ldrb	r3, [r7, #15]
 81029b6:	3301      	adds	r3, #1
 81029b8:	73fb      	strb	r3, [r7, #15]
 81029ba:	687b      	ldr	r3, [r7, #4]
 81029bc:	791b      	ldrb	r3, [r3, #4]
 81029be:	7bfa      	ldrb	r2, [r7, #15]
 81029c0:	429a      	cmp	r2, r3
 81029c2:	d3af      	bcc.n	8102924 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 81029c4:	2300      	movs	r3, #0
 81029c6:	73fb      	strb	r3, [r7, #15]
 81029c8:	e044      	b.n	8102a54 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 81029ca:	7bfa      	ldrb	r2, [r7, #15]
 81029cc:	6879      	ldr	r1, [r7, #4]
 81029ce:	4613      	mov	r3, r2
 81029d0:	00db      	lsls	r3, r3, #3
 81029d2:	4413      	add	r3, r2
 81029d4:	009b      	lsls	r3, r3, #2
 81029d6:	440b      	add	r3, r1
 81029d8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 81029dc:	2200      	movs	r2, #0
 81029de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 81029e0:	7bfa      	ldrb	r2, [r7, #15]
 81029e2:	6879      	ldr	r1, [r7, #4]
 81029e4:	4613      	mov	r3, r2
 81029e6:	00db      	lsls	r3, r3, #3
 81029e8:	4413      	add	r3, r2
 81029ea:	009b      	lsls	r3, r3, #2
 81029ec:	440b      	add	r3, r1
 81029ee:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 81029f2:	7bfa      	ldrb	r2, [r7, #15]
 81029f4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 81029f6:	7bfa      	ldrb	r2, [r7, #15]
 81029f8:	6879      	ldr	r1, [r7, #4]
 81029fa:	4613      	mov	r3, r2
 81029fc:	00db      	lsls	r3, r3, #3
 81029fe:	4413      	add	r3, r2
 8102a00:	009b      	lsls	r3, r3, #2
 8102a02:	440b      	add	r3, r1
 8102a04:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8102a08:	2200      	movs	r2, #0
 8102a0a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8102a0c:	7bfa      	ldrb	r2, [r7, #15]
 8102a0e:	6879      	ldr	r1, [r7, #4]
 8102a10:	4613      	mov	r3, r2
 8102a12:	00db      	lsls	r3, r3, #3
 8102a14:	4413      	add	r3, r2
 8102a16:	009b      	lsls	r3, r3, #2
 8102a18:	440b      	add	r3, r1
 8102a1a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8102a1e:	2200      	movs	r2, #0
 8102a20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8102a22:	7bfa      	ldrb	r2, [r7, #15]
 8102a24:	6879      	ldr	r1, [r7, #4]
 8102a26:	4613      	mov	r3, r2
 8102a28:	00db      	lsls	r3, r3, #3
 8102a2a:	4413      	add	r3, r2
 8102a2c:	009b      	lsls	r3, r3, #2
 8102a2e:	440b      	add	r3, r1
 8102a30:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8102a34:	2200      	movs	r2, #0
 8102a36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8102a38:	7bfa      	ldrb	r2, [r7, #15]
 8102a3a:	6879      	ldr	r1, [r7, #4]
 8102a3c:	4613      	mov	r3, r2
 8102a3e:	00db      	lsls	r3, r3, #3
 8102a40:	4413      	add	r3, r2
 8102a42:	009b      	lsls	r3, r3, #2
 8102a44:	440b      	add	r3, r1
 8102a46:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8102a4a:	2200      	movs	r2, #0
 8102a4c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8102a4e:	7bfb      	ldrb	r3, [r7, #15]
 8102a50:	3301      	adds	r3, #1
 8102a52:	73fb      	strb	r3, [r7, #15]
 8102a54:	687b      	ldr	r3, [r7, #4]
 8102a56:	791b      	ldrb	r3, [r3, #4]
 8102a58:	7bfa      	ldrb	r2, [r7, #15]
 8102a5a:	429a      	cmp	r2, r3
 8102a5c:	d3b5      	bcc.n	81029ca <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8102a5e:	687b      	ldr	r3, [r7, #4]
 8102a60:	6818      	ldr	r0, [r3, #0]
 8102a62:	687b      	ldr	r3, [r7, #4]
 8102a64:	7c1a      	ldrb	r2, [r3, #16]
 8102a66:	f88d 2000 	strb.w	r2, [sp]
 8102a6a:	3304      	adds	r3, #4
 8102a6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8102a6e:	f004 fb9f 	bl	81071b0 <USB_DevInit>
 8102a72:	4603      	mov	r3, r0
 8102a74:	2b00      	cmp	r3, #0
 8102a76:	d005      	beq.n	8102a84 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8102a78:	687b      	ldr	r3, [r7, #4]
 8102a7a:	2202      	movs	r2, #2
 8102a7c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8102a80:	2301      	movs	r3, #1
 8102a82:	e013      	b.n	8102aac <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8102a84:	687b      	ldr	r3, [r7, #4]
 8102a86:	2200      	movs	r2, #0
 8102a88:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8102a8a:	687b      	ldr	r3, [r7, #4]
 8102a8c:	2201      	movs	r2, #1
 8102a8e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8102a92:	687b      	ldr	r3, [r7, #4]
 8102a94:	7b1b      	ldrb	r3, [r3, #12]
 8102a96:	2b01      	cmp	r3, #1
 8102a98:	d102      	bne.n	8102aa0 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8102a9a:	6878      	ldr	r0, [r7, #4]
 8102a9c:	f000 f80a 	bl	8102ab4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8102aa0:	687b      	ldr	r3, [r7, #4]
 8102aa2:	681b      	ldr	r3, [r3, #0]
 8102aa4:	4618      	mov	r0, r3
 8102aa6:	f004 fd5a 	bl	810755e <USB_DevDisconnect>

  return HAL_OK;
 8102aaa:	2300      	movs	r3, #0
}
 8102aac:	4618      	mov	r0, r3
 8102aae:	3710      	adds	r7, #16
 8102ab0:	46bd      	mov	sp, r7
 8102ab2:	bd80      	pop	{r7, pc}

08102ab4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8102ab4:	b480      	push	{r7}
 8102ab6:	b085      	sub	sp, #20
 8102ab8:	af00      	add	r7, sp, #0
 8102aba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8102abc:	687b      	ldr	r3, [r7, #4]
 8102abe:	681b      	ldr	r3, [r3, #0]
 8102ac0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8102ac2:	687b      	ldr	r3, [r7, #4]
 8102ac4:	2201      	movs	r2, #1
 8102ac6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8102aca:	687b      	ldr	r3, [r7, #4]
 8102acc:	2200      	movs	r2, #0
 8102ace:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8102ad2:	68fb      	ldr	r3, [r7, #12]
 8102ad4:	699b      	ldr	r3, [r3, #24]
 8102ad6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8102ada:	68fb      	ldr	r3, [r7, #12]
 8102adc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8102ade:	68fb      	ldr	r3, [r7, #12]
 8102ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102ae2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8102ae6:	f043 0303 	orr.w	r3, r3, #3
 8102aea:	68fa      	ldr	r2, [r7, #12]
 8102aec:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8102aee:	2300      	movs	r3, #0
}
 8102af0:	4618      	mov	r0, r3
 8102af2:	3714      	adds	r7, #20
 8102af4:	46bd      	mov	sp, r7
 8102af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102afa:	4770      	bx	lr

08102afc <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8102afc:	b580      	push	{r7, lr}
 8102afe:	b084      	sub	sp, #16
 8102b00:	af00      	add	r7, sp, #0
 8102b02:	60f8      	str	r0, [r7, #12]
 8102b04:	460b      	mov	r3, r1
 8102b06:	607a      	str	r2, [r7, #4]
 8102b08:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8102b0a:	4b37      	ldr	r3, [pc, #220]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b0c:	681b      	ldr	r3, [r3, #0]
 8102b0e:	f023 0201 	bic.w	r2, r3, #1
 8102b12:	4935      	ldr	r1, [pc, #212]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b14:	68fb      	ldr	r3, [r7, #12]
 8102b16:	4313      	orrs	r3, r2
 8102b18:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8102b1a:	687b      	ldr	r3, [r7, #4]
 8102b1c:	2b00      	cmp	r3, #0
 8102b1e:	d123      	bne.n	8102b68 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8102b20:	f7ff fce8 	bl	81024f4 <HAL_GetCurrentCPUID>
 8102b24:	4603      	mov	r3, r0
 8102b26:	2b03      	cmp	r3, #3
 8102b28:	d158      	bne.n	8102bdc <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8102b2a:	4b2f      	ldr	r3, [pc, #188]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b2c:	691b      	ldr	r3, [r3, #16]
 8102b2e:	4a2e      	ldr	r2, [pc, #184]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b30:	f023 0301 	bic.w	r3, r3, #1
 8102b34:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102b36:	4b2d      	ldr	r3, [pc, #180]	@ (8102bec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b38:	691b      	ldr	r3, [r3, #16]
 8102b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8102bec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b3c:	f043 0304 	orr.w	r3, r3, #4
 8102b40:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8102b42:	f3bf 8f4f 	dsb	sy
}
 8102b46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102b48:	f3bf 8f6f 	isb	sy
}
 8102b4c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102b4e:	7afb      	ldrb	r3, [r7, #11]
 8102b50:	2b01      	cmp	r3, #1
 8102b52:	d101      	bne.n	8102b58 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102b54:	bf30      	wfi
 8102b56:	e000      	b.n	8102b5a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102b58:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102b5a:	4b24      	ldr	r3, [pc, #144]	@ (8102bec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b5c:	691b      	ldr	r3, [r3, #16]
 8102b5e:	4a23      	ldr	r2, [pc, #140]	@ (8102bec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b60:	f023 0304 	bic.w	r3, r3, #4
 8102b64:	6113      	str	r3, [r2, #16]
 8102b66:	e03c      	b.n	8102be2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8102b68:	687b      	ldr	r3, [r7, #4]
 8102b6a:	2b01      	cmp	r3, #1
 8102b6c:	d123      	bne.n	8102bb6 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8102b6e:	f7ff fcc1 	bl	81024f4 <HAL_GetCurrentCPUID>
 8102b72:	4603      	mov	r3, r0
 8102b74:	2b01      	cmp	r3, #1
 8102b76:	d133      	bne.n	8102be0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8102b78:	4b1b      	ldr	r3, [pc, #108]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b7a:	695b      	ldr	r3, [r3, #20]
 8102b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102b7e:	f023 0302 	bic.w	r3, r3, #2
 8102b82:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102b84:	4b19      	ldr	r3, [pc, #100]	@ (8102bec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b86:	691b      	ldr	r3, [r3, #16]
 8102b88:	4a18      	ldr	r2, [pc, #96]	@ (8102bec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102b8a:	f043 0304 	orr.w	r3, r3, #4
 8102b8e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8102b90:	f3bf 8f4f 	dsb	sy
}
 8102b94:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8102b96:	f3bf 8f6f 	isb	sy
}
 8102b9a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8102b9c:	7afb      	ldrb	r3, [r7, #11]
 8102b9e:	2b01      	cmp	r3, #1
 8102ba0:	d101      	bne.n	8102ba6 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8102ba2:	bf30      	wfi
 8102ba4:	e000      	b.n	8102ba8 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8102ba6:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8102ba8:	4b10      	ldr	r3, [pc, #64]	@ (8102bec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102baa:	691b      	ldr	r3, [r3, #16]
 8102bac:	4a0f      	ldr	r2, [pc, #60]	@ (8102bec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8102bae:	f023 0304 	bic.w	r3, r3, #4
 8102bb2:	6113      	str	r3, [r2, #16]
 8102bb4:	e015      	b.n	8102be2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102bb6:	f7ff fc9d 	bl	81024f4 <HAL_GetCurrentCPUID>
 8102bba:	4603      	mov	r3, r0
 8102bbc:	2b03      	cmp	r3, #3
 8102bbe:	d106      	bne.n	8102bce <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8102bc0:	4b09      	ldr	r3, [pc, #36]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102bc2:	691b      	ldr	r3, [r3, #16]
 8102bc4:	4a08      	ldr	r2, [pc, #32]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102bc6:	f023 0304 	bic.w	r3, r3, #4
 8102bca:	6113      	str	r3, [r2, #16]
 8102bcc:	e009      	b.n	8102be2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8102bce:	4b06      	ldr	r3, [pc, #24]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102bd0:	695b      	ldr	r3, [r3, #20]
 8102bd2:	4a05      	ldr	r2, [pc, #20]	@ (8102be8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8102bd4:	f023 0304 	bic.w	r3, r3, #4
 8102bd8:	6153      	str	r3, [r2, #20]
 8102bda:	e002      	b.n	8102be2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102bdc:	bf00      	nop
 8102bde:	e000      	b.n	8102be2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8102be0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8102be2:	3710      	adds	r7, #16
 8102be4:	46bd      	mov	sp, r7
 8102be6:	bd80      	pop	{r7, pc}
 8102be8:	58024800 	.word	0x58024800
 8102bec:	e000ed00 	.word	0xe000ed00

08102bf0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8102bf0:	b580      	push	{r7, lr}
 8102bf2:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8102bf4:	f7ff fc7e 	bl	81024f4 <HAL_GetCurrentCPUID>
 8102bf8:	4603      	mov	r3, r0
 8102bfa:	2b03      	cmp	r3, #3
 8102bfc:	d101      	bne.n	8102c02 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8102bfe:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8102c00:	e001      	b.n	8102c06 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8102c02:	bf40      	sev
    __WFE ();
 8102c04:	bf20      	wfe
}
 8102c06:	bf00      	nop
 8102c08:	bd80      	pop	{r7, pc}
	...

08102c0c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8102c0c:	b480      	push	{r7}
 8102c0e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8102c10:	4b05      	ldr	r3, [pc, #20]	@ (8102c28 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8102c12:	68db      	ldr	r3, [r3, #12]
 8102c14:	4a04      	ldr	r2, [pc, #16]	@ (8102c28 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8102c16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8102c1a:	60d3      	str	r3, [r2, #12]
}
 8102c1c:	bf00      	nop
 8102c1e:	46bd      	mov	sp, r7
 8102c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102c24:	4770      	bx	lr
 8102c26:	bf00      	nop
 8102c28:	58024800 	.word	0x58024800

08102c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8102c2c:	b480      	push	{r7}
 8102c2e:	b089      	sub	sp, #36	@ 0x24
 8102c30:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8102c32:	4bb3      	ldr	r3, [pc, #716]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102c34:	691b      	ldr	r3, [r3, #16]
 8102c36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8102c3a:	2b18      	cmp	r3, #24
 8102c3c:	f200 8155 	bhi.w	8102eea <HAL_RCC_GetSysClockFreq+0x2be>
 8102c40:	a201      	add	r2, pc, #4	@ (adr r2, 8102c48 <HAL_RCC_GetSysClockFreq+0x1c>)
 8102c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102c46:	bf00      	nop
 8102c48:	08102cad 	.word	0x08102cad
 8102c4c:	08102eeb 	.word	0x08102eeb
 8102c50:	08102eeb 	.word	0x08102eeb
 8102c54:	08102eeb 	.word	0x08102eeb
 8102c58:	08102eeb 	.word	0x08102eeb
 8102c5c:	08102eeb 	.word	0x08102eeb
 8102c60:	08102eeb 	.word	0x08102eeb
 8102c64:	08102eeb 	.word	0x08102eeb
 8102c68:	08102cd3 	.word	0x08102cd3
 8102c6c:	08102eeb 	.word	0x08102eeb
 8102c70:	08102eeb 	.word	0x08102eeb
 8102c74:	08102eeb 	.word	0x08102eeb
 8102c78:	08102eeb 	.word	0x08102eeb
 8102c7c:	08102eeb 	.word	0x08102eeb
 8102c80:	08102eeb 	.word	0x08102eeb
 8102c84:	08102eeb 	.word	0x08102eeb
 8102c88:	08102cd9 	.word	0x08102cd9
 8102c8c:	08102eeb 	.word	0x08102eeb
 8102c90:	08102eeb 	.word	0x08102eeb
 8102c94:	08102eeb 	.word	0x08102eeb
 8102c98:	08102eeb 	.word	0x08102eeb
 8102c9c:	08102eeb 	.word	0x08102eeb
 8102ca0:	08102eeb 	.word	0x08102eeb
 8102ca4:	08102eeb 	.word	0x08102eeb
 8102ca8:	08102cdf 	.word	0x08102cdf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102cac:	4b94      	ldr	r3, [pc, #592]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cae:	681b      	ldr	r3, [r3, #0]
 8102cb0:	f003 0320 	and.w	r3, r3, #32
 8102cb4:	2b00      	cmp	r3, #0
 8102cb6:	d009      	beq.n	8102ccc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102cb8:	4b91      	ldr	r3, [pc, #580]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cba:	681b      	ldr	r3, [r3, #0]
 8102cbc:	08db      	lsrs	r3, r3, #3
 8102cbe:	f003 0303 	and.w	r3, r3, #3
 8102cc2:	4a90      	ldr	r2, [pc, #576]	@ (8102f04 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102cc4:	fa22 f303 	lsr.w	r3, r2, r3
 8102cc8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8102cca:	e111      	b.n	8102ef0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102ccc:	4b8d      	ldr	r3, [pc, #564]	@ (8102f04 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102cce:	61bb      	str	r3, [r7, #24]
      break;
 8102cd0:	e10e      	b.n	8102ef0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8102cd2:	4b8d      	ldr	r3, [pc, #564]	@ (8102f08 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102cd4:	61bb      	str	r3, [r7, #24]
      break;
 8102cd6:	e10b      	b.n	8102ef0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8102cd8:	4b8c      	ldr	r3, [pc, #560]	@ (8102f0c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102cda:	61bb      	str	r3, [r7, #24]
      break;
 8102cdc:	e108      	b.n	8102ef0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8102cde:	4b88      	ldr	r3, [pc, #544]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102ce2:	f003 0303 	and.w	r3, r3, #3
 8102ce6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8102ce8:	4b85      	ldr	r3, [pc, #532]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102cec:	091b      	lsrs	r3, r3, #4
 8102cee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8102cf2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8102cf4:	4b82      	ldr	r3, [pc, #520]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102cf8:	f003 0301 	and.w	r3, r3, #1
 8102cfc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8102cfe:	4b80      	ldr	r3, [pc, #512]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8102d02:	08db      	lsrs	r3, r3, #3
 8102d04:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102d08:	68fa      	ldr	r2, [r7, #12]
 8102d0a:	fb02 f303 	mul.w	r3, r2, r3
 8102d0e:	ee07 3a90 	vmov	s15, r3
 8102d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d16:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8102d1a:	693b      	ldr	r3, [r7, #16]
 8102d1c:	2b00      	cmp	r3, #0
 8102d1e:	f000 80e1 	beq.w	8102ee4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8102d22:	697b      	ldr	r3, [r7, #20]
 8102d24:	2b02      	cmp	r3, #2
 8102d26:	f000 8083 	beq.w	8102e30 <HAL_RCC_GetSysClockFreq+0x204>
 8102d2a:	697b      	ldr	r3, [r7, #20]
 8102d2c:	2b02      	cmp	r3, #2
 8102d2e:	f200 80a1 	bhi.w	8102e74 <HAL_RCC_GetSysClockFreq+0x248>
 8102d32:	697b      	ldr	r3, [r7, #20]
 8102d34:	2b00      	cmp	r3, #0
 8102d36:	d003      	beq.n	8102d40 <HAL_RCC_GetSysClockFreq+0x114>
 8102d38:	697b      	ldr	r3, [r7, #20]
 8102d3a:	2b01      	cmp	r3, #1
 8102d3c:	d056      	beq.n	8102dec <HAL_RCC_GetSysClockFreq+0x1c0>
 8102d3e:	e099      	b.n	8102e74 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8102d40:	4b6f      	ldr	r3, [pc, #444]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d42:	681b      	ldr	r3, [r3, #0]
 8102d44:	f003 0320 	and.w	r3, r3, #32
 8102d48:	2b00      	cmp	r3, #0
 8102d4a:	d02d      	beq.n	8102da8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8102d4c:	4b6c      	ldr	r3, [pc, #432]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d4e:	681b      	ldr	r3, [r3, #0]
 8102d50:	08db      	lsrs	r3, r3, #3
 8102d52:	f003 0303 	and.w	r3, r3, #3
 8102d56:	4a6b      	ldr	r2, [pc, #428]	@ (8102f04 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102d58:	fa22 f303 	lsr.w	r3, r2, r3
 8102d5c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102d5e:	687b      	ldr	r3, [r7, #4]
 8102d60:	ee07 3a90 	vmov	s15, r3
 8102d64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d68:	693b      	ldr	r3, [r7, #16]
 8102d6a:	ee07 3a90 	vmov	s15, r3
 8102d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102d72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102d76:	4b62      	ldr	r3, [pc, #392]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102d7e:	ee07 3a90 	vmov	s15, r3
 8102d82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102d86:	ed97 6a02 	vldr	s12, [r7, #8]
 8102d8a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8102f10 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102d8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102d92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102d96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102d9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102da2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8102da6:	e087      	b.n	8102eb8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102da8:	693b      	ldr	r3, [r7, #16]
 8102daa:	ee07 3a90 	vmov	s15, r3
 8102dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102db2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8102f14 <HAL_RCC_GetSysClockFreq+0x2e8>
 8102db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102dba:	4b51      	ldr	r3, [pc, #324]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102dc2:	ee07 3a90 	vmov	s15, r3
 8102dc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102dca:	ed97 6a02 	vldr	s12, [r7, #8]
 8102dce:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8102f10 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102dd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102dda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102de6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102dea:	e065      	b.n	8102eb8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102dec:	693b      	ldr	r3, [r7, #16]
 8102dee:	ee07 3a90 	vmov	s15, r3
 8102df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102df6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8102f18 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102dfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102dfe:	4b40      	ldr	r3, [pc, #256]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e06:	ee07 3a90 	vmov	s15, r3
 8102e0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102e12:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8102f10 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102e16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102e22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102e2e:	e043      	b.n	8102eb8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102e30:	693b      	ldr	r3, [r7, #16]
 8102e32:	ee07 3a90 	vmov	s15, r3
 8102e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e3a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8102f1c <HAL_RCC_GetSysClockFreq+0x2f0>
 8102e3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e42:	4b2f      	ldr	r3, [pc, #188]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e4a:	ee07 3a90 	vmov	s15, r3
 8102e4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e52:	ed97 6a02 	vldr	s12, [r7, #8]
 8102e56:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8102f10 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102e5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102e5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102e62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102e66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102e6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102e72:	e021      	b.n	8102eb8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8102e74:	693b      	ldr	r3, [r7, #16]
 8102e76:	ee07 3a90 	vmov	s15, r3
 8102e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102e7e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8102f18 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102e82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8102e86:	4b1e      	ldr	r3, [pc, #120]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102e8e:	ee07 3a90 	vmov	s15, r3
 8102e92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102e96:	ed97 6a02 	vldr	s12, [r7, #8]
 8102e9a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8102f10 <HAL_RCC_GetSysClockFreq+0x2e4>
 8102e9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102ea2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102ea6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8102eaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102eb2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8102eb6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8102eb8:	4b11      	ldr	r3, [pc, #68]	@ (8102f00 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102ebc:	0a5b      	lsrs	r3, r3, #9
 8102ebe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8102ec2:	3301      	adds	r3, #1
 8102ec4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8102ec6:	683b      	ldr	r3, [r7, #0]
 8102ec8:	ee07 3a90 	vmov	s15, r3
 8102ecc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8102ed0:	edd7 6a07 	vldr	s13, [r7, #28]
 8102ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102ed8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102edc:	ee17 3a90 	vmov	r3, s15
 8102ee0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8102ee2:	e005      	b.n	8102ef0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8102ee4:	2300      	movs	r3, #0
 8102ee6:	61bb      	str	r3, [r7, #24]
      break;
 8102ee8:	e002      	b.n	8102ef0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8102eea:	4b07      	ldr	r3, [pc, #28]	@ (8102f08 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102eec:	61bb      	str	r3, [r7, #24]
      break;
 8102eee:	bf00      	nop
  }

  return sysclockfreq;
 8102ef0:	69bb      	ldr	r3, [r7, #24]
}
 8102ef2:	4618      	mov	r0, r3
 8102ef4:	3724      	adds	r7, #36	@ 0x24
 8102ef6:	46bd      	mov	sp, r7
 8102ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102efc:	4770      	bx	lr
 8102efe:	bf00      	nop
 8102f00:	58024400 	.word	0x58024400
 8102f04:	03d09000 	.word	0x03d09000
 8102f08:	003d0900 	.word	0x003d0900
 8102f0c:	017d7840 	.word	0x017d7840
 8102f10:	46000000 	.word	0x46000000
 8102f14:	4c742400 	.word	0x4c742400
 8102f18:	4a742400 	.word	0x4a742400
 8102f1c:	4bbebc20 	.word	0x4bbebc20

08102f20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8102f20:	b580      	push	{r7, lr}
 8102f22:	b082      	sub	sp, #8
 8102f24:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8102f26:	f7ff fe81 	bl	8102c2c <HAL_RCC_GetSysClockFreq>
 8102f2a:	4602      	mov	r2, r0
 8102f2c:	4b11      	ldr	r3, [pc, #68]	@ (8102f74 <HAL_RCC_GetHCLKFreq+0x54>)
 8102f2e:	699b      	ldr	r3, [r3, #24]
 8102f30:	0a1b      	lsrs	r3, r3, #8
 8102f32:	f003 030f 	and.w	r3, r3, #15
 8102f36:	4910      	ldr	r1, [pc, #64]	@ (8102f78 <HAL_RCC_GetHCLKFreq+0x58>)
 8102f38:	5ccb      	ldrb	r3, [r1, r3]
 8102f3a:	f003 031f 	and.w	r3, r3, #31
 8102f3e:	fa22 f303 	lsr.w	r3, r2, r3
 8102f42:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102f44:	4b0b      	ldr	r3, [pc, #44]	@ (8102f74 <HAL_RCC_GetHCLKFreq+0x54>)
 8102f46:	699b      	ldr	r3, [r3, #24]
 8102f48:	f003 030f 	and.w	r3, r3, #15
 8102f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8102f78 <HAL_RCC_GetHCLKFreq+0x58>)
 8102f4e:	5cd3      	ldrb	r3, [r2, r3]
 8102f50:	f003 031f 	and.w	r3, r3, #31
 8102f54:	687a      	ldr	r2, [r7, #4]
 8102f56:	fa22 f303 	lsr.w	r3, r2, r3
 8102f5a:	4a08      	ldr	r2, [pc, #32]	@ (8102f7c <HAL_RCC_GetHCLKFreq+0x5c>)
 8102f5c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102f5e:	4b07      	ldr	r3, [pc, #28]	@ (8102f7c <HAL_RCC_GetHCLKFreq+0x5c>)
 8102f60:	681b      	ldr	r3, [r3, #0]
 8102f62:	4a07      	ldr	r2, [pc, #28]	@ (8102f80 <HAL_RCC_GetHCLKFreq+0x60>)
 8102f64:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8102f66:	4b05      	ldr	r3, [pc, #20]	@ (8102f7c <HAL_RCC_GetHCLKFreq+0x5c>)
 8102f68:	681b      	ldr	r3, [r3, #0]
}
 8102f6a:	4618      	mov	r0, r3
 8102f6c:	3708      	adds	r7, #8
 8102f6e:	46bd      	mov	sp, r7
 8102f70:	bd80      	pop	{r7, pc}
 8102f72:	bf00      	nop
 8102f74:	58024400 	.word	0x58024400
 8102f78:	08108a78 	.word	0x08108a78
 8102f7c:	10000004 	.word	0x10000004
 8102f80:	10000000 	.word	0x10000000

08102f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8102f84:	b580      	push	{r7, lr}
 8102f86:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8102f88:	f7ff ffca 	bl	8102f20 <HAL_RCC_GetHCLKFreq>
 8102f8c:	4602      	mov	r2, r0
 8102f8e:	4b06      	ldr	r3, [pc, #24]	@ (8102fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8102f90:	69db      	ldr	r3, [r3, #28]
 8102f92:	091b      	lsrs	r3, r3, #4
 8102f94:	f003 0307 	and.w	r3, r3, #7
 8102f98:	4904      	ldr	r1, [pc, #16]	@ (8102fac <HAL_RCC_GetPCLK1Freq+0x28>)
 8102f9a:	5ccb      	ldrb	r3, [r1, r3]
 8102f9c:	f003 031f 	and.w	r3, r3, #31
 8102fa0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8102fa4:	4618      	mov	r0, r3
 8102fa6:	bd80      	pop	{r7, pc}
 8102fa8:	58024400 	.word	0x58024400
 8102fac:	08108a78 	.word	0x08108a78

08102fb0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8102fb0:	b480      	push	{r7}
 8102fb2:	b083      	sub	sp, #12
 8102fb4:	af00      	add	r7, sp, #0
 8102fb6:	6078      	str	r0, [r7, #4]
 8102fb8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8102fba:	687b      	ldr	r3, [r7, #4]
 8102fbc:	223f      	movs	r2, #63	@ 0x3f
 8102fbe:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8102fc0:	4b1a      	ldr	r3, [pc, #104]	@ (810302c <HAL_RCC_GetClockConfig+0x7c>)
 8102fc2:	691b      	ldr	r3, [r3, #16]
 8102fc4:	f003 0207 	and.w	r2, r3, #7
 8102fc8:	687b      	ldr	r3, [r7, #4]
 8102fca:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8102fcc:	4b17      	ldr	r3, [pc, #92]	@ (810302c <HAL_RCC_GetClockConfig+0x7c>)
 8102fce:	699b      	ldr	r3, [r3, #24]
 8102fd0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8102fd4:	687b      	ldr	r3, [r7, #4]
 8102fd6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8102fd8:	4b14      	ldr	r3, [pc, #80]	@ (810302c <HAL_RCC_GetClockConfig+0x7c>)
 8102fda:	699b      	ldr	r3, [r3, #24]
 8102fdc:	f003 020f 	and.w	r2, r3, #15
 8102fe0:	687b      	ldr	r3, [r7, #4]
 8102fe2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8102fe4:	4b11      	ldr	r3, [pc, #68]	@ (810302c <HAL_RCC_GetClockConfig+0x7c>)
 8102fe6:	699b      	ldr	r3, [r3, #24]
 8102fe8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8102fec:	687b      	ldr	r3, [r7, #4]
 8102fee:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8102ff0:	4b0e      	ldr	r3, [pc, #56]	@ (810302c <HAL_RCC_GetClockConfig+0x7c>)
 8102ff2:	69db      	ldr	r3, [r3, #28]
 8102ff4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8102ff8:	687b      	ldr	r3, [r7, #4]
 8102ffa:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8102ffc:	4b0b      	ldr	r3, [pc, #44]	@ (810302c <HAL_RCC_GetClockConfig+0x7c>)
 8102ffe:	69db      	ldr	r3, [r3, #28]
 8103000:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8103004:	687b      	ldr	r3, [r7, #4]
 8103006:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8103008:	4b08      	ldr	r3, [pc, #32]	@ (810302c <HAL_RCC_GetClockConfig+0x7c>)
 810300a:	6a1b      	ldr	r3, [r3, #32]
 810300c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8103010:	687b      	ldr	r3, [r7, #4]
 8103012:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8103014:	4b06      	ldr	r3, [pc, #24]	@ (8103030 <HAL_RCC_GetClockConfig+0x80>)
 8103016:	681b      	ldr	r3, [r3, #0]
 8103018:	f003 020f 	and.w	r2, r3, #15
 810301c:	683b      	ldr	r3, [r7, #0]
 810301e:	601a      	str	r2, [r3, #0]
}
 8103020:	bf00      	nop
 8103022:	370c      	adds	r7, #12
 8103024:	46bd      	mov	sp, r7
 8103026:	f85d 7b04 	ldr.w	r7, [sp], #4
 810302a:	4770      	bx	lr
 810302c:	58024400 	.word	0x58024400
 8103030:	52002000 	.word	0x52002000

08103034 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8103034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8103038:	b0cc      	sub	sp, #304	@ 0x130
 810303a:	af00      	add	r7, sp, #0
 810303c:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8103040:	2300      	movs	r3, #0
 8103042:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8103046:	2300      	movs	r3, #0
 8103048:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 810304c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103054:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8103058:	2500      	movs	r5, #0
 810305a:	ea54 0305 	orrs.w	r3, r4, r5
 810305e:	d049      	beq.n	81030f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8103060:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103064:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8103066:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810306a:	d02f      	beq.n	81030cc <HAL_RCCEx_PeriphCLKConfig+0x98>
 810306c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8103070:	d828      	bhi.n	81030c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8103072:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8103076:	d01a      	beq.n	81030ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8103078:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810307c:	d822      	bhi.n	81030c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 810307e:	2b00      	cmp	r3, #0
 8103080:	d003      	beq.n	810308a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8103082:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8103086:	d007      	beq.n	8103098 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8103088:	e01c      	b.n	81030c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810308a:	4bb8      	ldr	r3, [pc, #736]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810308c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810308e:	4ab7      	ldr	r2, [pc, #732]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103094:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8103096:	e01a      	b.n	81030ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8103098:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810309c:	3308      	adds	r3, #8
 810309e:	2102      	movs	r1, #2
 81030a0:	4618      	mov	r0, r3
 81030a2:	f002 fba1 	bl	81057e8 <RCCEx_PLL2_Config>
 81030a6:	4603      	mov	r3, r0
 81030a8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81030ac:	e00f      	b.n	81030ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81030ae:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81030b2:	3328      	adds	r3, #40	@ 0x28
 81030b4:	2102      	movs	r1, #2
 81030b6:	4618      	mov	r0, r3
 81030b8:	f002 fc48 	bl	810594c <RCCEx_PLL3_Config>
 81030bc:	4603      	mov	r3, r0
 81030be:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81030c2:	e004      	b.n	81030ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81030c4:	2301      	movs	r3, #1
 81030c6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81030ca:	e000      	b.n	81030ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 81030cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 81030ce:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81030d2:	2b00      	cmp	r3, #0
 81030d4:	d10a      	bne.n	81030ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81030d6:	4ba5      	ldr	r3, [pc, #660]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81030d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81030da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 81030de:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81030e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81030e4:	4aa1      	ldr	r2, [pc, #644]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81030e6:	430b      	orrs	r3, r1
 81030e8:	6513      	str	r3, [r2, #80]	@ 0x50
 81030ea:	e003      	b.n	81030f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81030ec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81030f0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81030f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81030f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81030fc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8103100:	f04f 0900 	mov.w	r9, #0
 8103104:	ea58 0309 	orrs.w	r3, r8, r9
 8103108:	d047      	beq.n	810319a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 810310a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810310e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103110:	2b04      	cmp	r3, #4
 8103112:	d82a      	bhi.n	810316a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8103114:	a201      	add	r2, pc, #4	@ (adr r2, 810311c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8103116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810311a:	bf00      	nop
 810311c:	08103131 	.word	0x08103131
 8103120:	0810313f 	.word	0x0810313f
 8103124:	08103155 	.word	0x08103155
 8103128:	08103173 	.word	0x08103173
 810312c:	08103173 	.word	0x08103173
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103130:	4b8e      	ldr	r3, [pc, #568]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103134:	4a8d      	ldr	r2, [pc, #564]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103136:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810313a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810313c:	e01a      	b.n	8103174 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810313e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103142:	3308      	adds	r3, #8
 8103144:	2100      	movs	r1, #0
 8103146:	4618      	mov	r0, r3
 8103148:	f002 fb4e 	bl	81057e8 <RCCEx_PLL2_Config>
 810314c:	4603      	mov	r3, r0
 810314e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103152:	e00f      	b.n	8103174 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103154:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103158:	3328      	adds	r3, #40	@ 0x28
 810315a:	2100      	movs	r1, #0
 810315c:	4618      	mov	r0, r3
 810315e:	f002 fbf5 	bl	810594c <RCCEx_PLL3_Config>
 8103162:	4603      	mov	r3, r0
 8103164:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8103168:	e004      	b.n	8103174 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810316a:	2301      	movs	r3, #1
 810316c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103170:	e000      	b.n	8103174 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8103172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103174:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103178:	2b00      	cmp	r3, #0
 810317a:	d10a      	bne.n	8103192 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 810317c:	4b7b      	ldr	r3, [pc, #492]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810317e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103180:	f023 0107 	bic.w	r1, r3, #7
 8103184:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810318a:	4a78      	ldr	r2, [pc, #480]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810318c:	430b      	orrs	r3, r1
 810318e:	6513      	str	r3, [r2, #80]	@ 0x50
 8103190:	e003      	b.n	810319a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103192:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103196:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 810319a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810319e:	e9d3 2300 	ldrd	r2, r3, [r3]
 81031a2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 81031a6:	f04f 0b00 	mov.w	fp, #0
 81031aa:	ea5a 030b 	orrs.w	r3, sl, fp
 81031ae:	d04c      	beq.n	810324a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 81031b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81031b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81031b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81031ba:	d030      	beq.n	810321e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 81031bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81031c0:	d829      	bhi.n	8103216 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81031c2:	2bc0      	cmp	r3, #192	@ 0xc0
 81031c4:	d02d      	beq.n	8103222 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 81031c6:	2bc0      	cmp	r3, #192	@ 0xc0
 81031c8:	d825      	bhi.n	8103216 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81031ca:	2b80      	cmp	r3, #128	@ 0x80
 81031cc:	d018      	beq.n	8103200 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 81031ce:	2b80      	cmp	r3, #128	@ 0x80
 81031d0:	d821      	bhi.n	8103216 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81031d2:	2b00      	cmp	r3, #0
 81031d4:	d002      	beq.n	81031dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 81031d6:	2b40      	cmp	r3, #64	@ 0x40
 81031d8:	d007      	beq.n	81031ea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 81031da:	e01c      	b.n	8103216 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81031dc:	4b63      	ldr	r3, [pc, #396]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81031de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031e0:	4a62      	ldr	r2, [pc, #392]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81031e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81031e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81031e8:	e01c      	b.n	8103224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81031ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81031ee:	3308      	adds	r3, #8
 81031f0:	2100      	movs	r1, #0
 81031f2:	4618      	mov	r0, r3
 81031f4:	f002 faf8 	bl	81057e8 <RCCEx_PLL2_Config>
 81031f8:	4603      	mov	r3, r0
 81031fa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 81031fe:	e011      	b.n	8103224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103200:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103204:	3328      	adds	r3, #40	@ 0x28
 8103206:	2100      	movs	r1, #0
 8103208:	4618      	mov	r0, r3
 810320a:	f002 fb9f 	bl	810594c <RCCEx_PLL3_Config>
 810320e:	4603      	mov	r3, r0
 8103210:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8103214:	e006      	b.n	8103224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103216:	2301      	movs	r3, #1
 8103218:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810321c:	e002      	b.n	8103224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810321e:	bf00      	nop
 8103220:	e000      	b.n	8103224 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8103222:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103224:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103228:	2b00      	cmp	r3, #0
 810322a:	d10a      	bne.n	8103242 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 810322c:	4b4f      	ldr	r3, [pc, #316]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810322e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103230:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8103234:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810323a:	4a4c      	ldr	r2, [pc, #304]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810323c:	430b      	orrs	r3, r1
 810323e:	6513      	str	r3, [r2, #80]	@ 0x50
 8103240:	e003      	b.n	810324a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103242:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103246:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 810324a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810324e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103252:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8103256:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 810325a:	2300      	movs	r3, #0
 810325c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8103260:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8103264:	460b      	mov	r3, r1
 8103266:	4313      	orrs	r3, r2
 8103268:	d053      	beq.n	8103312 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 810326a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810326e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8103272:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8103276:	d035      	beq.n	81032e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8103278:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810327c:	d82e      	bhi.n	81032dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 810327e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8103282:	d031      	beq.n	81032e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8103284:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8103288:	d828      	bhi.n	81032dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 810328a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 810328e:	d01a      	beq.n	81032c6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8103290:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103294:	d822      	bhi.n	81032dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8103296:	2b00      	cmp	r3, #0
 8103298:	d003      	beq.n	81032a2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 810329a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810329e:	d007      	beq.n	81032b0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 81032a0:	e01c      	b.n	81032dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81032a2:	4b32      	ldr	r3, [pc, #200]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81032a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81032a6:	4a31      	ldr	r2, [pc, #196]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81032a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81032ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81032ae:	e01c      	b.n	81032ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81032b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81032b4:	3308      	adds	r3, #8
 81032b6:	2100      	movs	r1, #0
 81032b8:	4618      	mov	r0, r3
 81032ba:	f002 fa95 	bl	81057e8 <RCCEx_PLL2_Config>
 81032be:	4603      	mov	r3, r0
 81032c0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81032c4:	e011      	b.n	81032ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81032c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81032ca:	3328      	adds	r3, #40	@ 0x28
 81032cc:	2100      	movs	r1, #0
 81032ce:	4618      	mov	r0, r3
 81032d0:	f002 fb3c 	bl	810594c <RCCEx_PLL3_Config>
 81032d4:	4603      	mov	r3, r0
 81032d6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81032da:	e006      	b.n	81032ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81032dc:	2301      	movs	r3, #1
 81032de:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81032e2:	e002      	b.n	81032ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 81032e4:	bf00      	nop
 81032e6:	e000      	b.n	81032ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 81032e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81032ea:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81032ee:	2b00      	cmp	r3, #0
 81032f0:	d10b      	bne.n	810330a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 81032f2:	4b1e      	ldr	r3, [pc, #120]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81032f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81032f6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 81032fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81032fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8103302:	4a1a      	ldr	r2, [pc, #104]	@ (810336c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8103304:	430b      	orrs	r3, r1
 8103306:	6593      	str	r3, [r2, #88]	@ 0x58
 8103308:	e003      	b.n	8103312 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810330a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810330e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8103312:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103316:	e9d3 2300 	ldrd	r2, r3, [r3]
 810331a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 810331e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8103322:	2300      	movs	r3, #0
 8103324:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8103328:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 810332c:	460b      	mov	r3, r1
 810332e:	4313      	orrs	r3, r2
 8103330:	d056      	beq.n	81033e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8103332:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103336:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 810333a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810333e:	d038      	beq.n	81033b2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8103340:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8103344:	d831      	bhi.n	81033aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103346:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 810334a:	d034      	beq.n	81033b6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 810334c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8103350:	d82b      	bhi.n	81033aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8103352:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8103356:	d01d      	beq.n	8103394 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8103358:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810335c:	d825      	bhi.n	81033aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 810335e:	2b00      	cmp	r3, #0
 8103360:	d006      	beq.n	8103370 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8103362:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8103366:	d00a      	beq.n	810337e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8103368:	e01f      	b.n	81033aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 810336a:	bf00      	nop
 810336c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103370:	4ba2      	ldr	r3, [pc, #648]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103374:	4aa1      	ldr	r2, [pc, #644]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103376:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810337a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810337c:	e01c      	b.n	81033b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810337e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103382:	3308      	adds	r3, #8
 8103384:	2100      	movs	r1, #0
 8103386:	4618      	mov	r0, r3
 8103388:	f002 fa2e 	bl	81057e8 <RCCEx_PLL2_Config>
 810338c:	4603      	mov	r3, r0
 810338e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8103392:	e011      	b.n	81033b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103394:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103398:	3328      	adds	r3, #40	@ 0x28
 810339a:	2100      	movs	r1, #0
 810339c:	4618      	mov	r0, r3
 810339e:	f002 fad5 	bl	810594c <RCCEx_PLL3_Config>
 81033a2:	4603      	mov	r3, r0
 81033a4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81033a8:	e006      	b.n	81033b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81033aa:	2301      	movs	r3, #1
 81033ac:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81033b0:	e002      	b.n	81033b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81033b2:	bf00      	nop
 81033b4:	e000      	b.n	81033b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81033b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81033b8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81033bc:	2b00      	cmp	r3, #0
 81033be:	d10b      	bne.n	81033d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81033c0:	4b8e      	ldr	r3, [pc, #568]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81033c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81033c4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 81033c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81033cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81033d0:	4a8a      	ldr	r2, [pc, #552]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81033d2:	430b      	orrs	r3, r1
 81033d4:	6593      	str	r3, [r2, #88]	@ 0x58
 81033d6:	e003      	b.n	81033e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81033d8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81033dc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 81033e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81033e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81033e8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 81033ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 81033f0:	2300      	movs	r3, #0
 81033f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 81033f6:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 81033fa:	460b      	mov	r3, r1
 81033fc:	4313      	orrs	r3, r2
 81033fe:	d03a      	beq.n	8103476 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8103400:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103406:	2b30      	cmp	r3, #48	@ 0x30
 8103408:	d01f      	beq.n	810344a <HAL_RCCEx_PeriphCLKConfig+0x416>
 810340a:	2b30      	cmp	r3, #48	@ 0x30
 810340c:	d819      	bhi.n	8103442 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810340e:	2b20      	cmp	r3, #32
 8103410:	d00c      	beq.n	810342c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8103412:	2b20      	cmp	r3, #32
 8103414:	d815      	bhi.n	8103442 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8103416:	2b00      	cmp	r3, #0
 8103418:	d019      	beq.n	810344e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 810341a:	2b10      	cmp	r3, #16
 810341c:	d111      	bne.n	8103442 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810341e:	4b77      	ldr	r3, [pc, #476]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103422:	4a76      	ldr	r2, [pc, #472]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103424:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103428:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 810342a:	e011      	b.n	8103450 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810342c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103430:	3308      	adds	r3, #8
 8103432:	2102      	movs	r1, #2
 8103434:	4618      	mov	r0, r3
 8103436:	f002 f9d7 	bl	81057e8 <RCCEx_PLL2_Config>
 810343a:	4603      	mov	r3, r0
 810343c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8103440:	e006      	b.n	8103450 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103442:	2301      	movs	r3, #1
 8103444:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103448:	e002      	b.n	8103450 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 810344a:	bf00      	nop
 810344c:	e000      	b.n	8103450 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 810344e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103450:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103454:	2b00      	cmp	r3, #0
 8103456:	d10a      	bne.n	810346e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8103458:	4b68      	ldr	r3, [pc, #416]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810345a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810345c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8103460:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103466:	4a65      	ldr	r2, [pc, #404]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8103468:	430b      	orrs	r3, r1
 810346a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810346c:	e003      	b.n	8103476 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810346e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103472:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8103476:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810347a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810347e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8103482:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8103486:	2300      	movs	r3, #0
 8103488:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 810348c:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8103490:	460b      	mov	r3, r1
 8103492:	4313      	orrs	r3, r2
 8103494:	d051      	beq.n	810353a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8103496:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810349a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810349c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81034a0:	d035      	beq.n	810350e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 81034a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81034a6:	d82e      	bhi.n	8103506 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81034a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81034ac:	d031      	beq.n	8103512 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 81034ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81034b2:	d828      	bhi.n	8103506 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81034b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81034b8:	d01a      	beq.n	81034f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 81034ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81034be:	d822      	bhi.n	8103506 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81034c0:	2b00      	cmp	r3, #0
 81034c2:	d003      	beq.n	81034cc <HAL_RCCEx_PeriphCLKConfig+0x498>
 81034c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81034c8:	d007      	beq.n	81034da <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 81034ca:	e01c      	b.n	8103506 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81034cc:	4b4b      	ldr	r3, [pc, #300]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81034ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81034d0:	4a4a      	ldr	r2, [pc, #296]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81034d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81034d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81034d8:	e01c      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81034da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81034de:	3308      	adds	r3, #8
 81034e0:	2100      	movs	r1, #0
 81034e2:	4618      	mov	r0, r3
 81034e4:	f002 f980 	bl	81057e8 <RCCEx_PLL2_Config>
 81034e8:	4603      	mov	r3, r0
 81034ea:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81034ee:	e011      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81034f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81034f4:	3328      	adds	r3, #40	@ 0x28
 81034f6:	2100      	movs	r1, #0
 81034f8:	4618      	mov	r0, r3
 81034fa:	f002 fa27 	bl	810594c <RCCEx_PLL3_Config>
 81034fe:	4603      	mov	r3, r0
 8103500:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8103504:	e006      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103506:	2301      	movs	r3, #1
 8103508:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810350c:	e002      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810350e:	bf00      	nop
 8103510:	e000      	b.n	8103514 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8103512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103514:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103518:	2b00      	cmp	r3, #0
 810351a:	d10a      	bne.n	8103532 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 810351c:	4b37      	ldr	r3, [pc, #220]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810351e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103520:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8103524:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810352a:	4a34      	ldr	r2, [pc, #208]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810352c:	430b      	orrs	r3, r1
 810352e:	6513      	str	r3, [r2, #80]	@ 0x50
 8103530:	e003      	b.n	810353a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103532:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103536:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 810353a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810353e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103542:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8103546:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 810354a:	2300      	movs	r3, #0
 810354c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8103550:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8103554:	460b      	mov	r3, r1
 8103556:	4313      	orrs	r3, r2
 8103558:	d056      	beq.n	8103608 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 810355a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810355e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8103560:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8103564:	d033      	beq.n	81035ce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8103566:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810356a:	d82c      	bhi.n	81035c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 810356c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8103570:	d02f      	beq.n	81035d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8103572:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8103576:	d826      	bhi.n	81035c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103578:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810357c:	d02b      	beq.n	81035d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 810357e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8103582:	d820      	bhi.n	81035c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103584:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103588:	d012      	beq.n	81035b0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 810358a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810358e:	d81a      	bhi.n	81035c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8103590:	2b00      	cmp	r3, #0
 8103592:	d022      	beq.n	81035da <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8103594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103598:	d115      	bne.n	81035c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810359a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810359e:	3308      	adds	r3, #8
 81035a0:	2101      	movs	r1, #1
 81035a2:	4618      	mov	r0, r3
 81035a4:	f002 f920 	bl	81057e8 <RCCEx_PLL2_Config>
 81035a8:	4603      	mov	r3, r0
 81035aa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81035ae:	e015      	b.n	81035dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81035b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81035b4:	3328      	adds	r3, #40	@ 0x28
 81035b6:	2101      	movs	r1, #1
 81035b8:	4618      	mov	r0, r3
 81035ba:	f002 f9c7 	bl	810594c <RCCEx_PLL3_Config>
 81035be:	4603      	mov	r3, r0
 81035c0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81035c4:	e00a      	b.n	81035dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81035c6:	2301      	movs	r3, #1
 81035c8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81035cc:	e006      	b.n	81035dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81035ce:	bf00      	nop
 81035d0:	e004      	b.n	81035dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81035d2:	bf00      	nop
 81035d4:	e002      	b.n	81035dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81035d6:	bf00      	nop
 81035d8:	e000      	b.n	81035dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81035da:	bf00      	nop
    }

    if (ret == HAL_OK)
 81035dc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81035e0:	2b00      	cmp	r3, #0
 81035e2:	d10d      	bne.n	8103600 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81035e4:	4b05      	ldr	r3, [pc, #20]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81035e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81035e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 81035ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81035f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81035f2:	4a02      	ldr	r2, [pc, #8]	@ (81035fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81035f4:	430b      	orrs	r3, r1
 81035f6:	6513      	str	r3, [r2, #80]	@ 0x50
 81035f8:	e006      	b.n	8103608 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 81035fa:	bf00      	nop
 81035fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103600:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103604:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8103608:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103610:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8103614:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8103618:	2300      	movs	r3, #0
 810361a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 810361e:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8103622:	460b      	mov	r3, r1
 8103624:	4313      	orrs	r3, r2
 8103626:	d055      	beq.n	81036d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8103628:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810362c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8103630:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103634:	d033      	beq.n	810369e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8103636:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810363a:	d82c      	bhi.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x662>
 810363c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103640:	d02f      	beq.n	81036a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8103642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103646:	d826      	bhi.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103648:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810364c:	d02b      	beq.n	81036a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 810364e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103652:	d820      	bhi.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103654:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103658:	d012      	beq.n	8103680 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 810365a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810365e:	d81a      	bhi.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8103660:	2b00      	cmp	r3, #0
 8103662:	d022      	beq.n	81036aa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8103664:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103668:	d115      	bne.n	8103696 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810366a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810366e:	3308      	adds	r3, #8
 8103670:	2101      	movs	r1, #1
 8103672:	4618      	mov	r0, r3
 8103674:	f002 f8b8 	bl	81057e8 <RCCEx_PLL2_Config>
 8103678:	4603      	mov	r3, r0
 810367a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 810367e:	e015      	b.n	81036ac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103680:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103684:	3328      	adds	r3, #40	@ 0x28
 8103686:	2101      	movs	r1, #1
 8103688:	4618      	mov	r0, r3
 810368a:	f002 f95f 	bl	810594c <RCCEx_PLL3_Config>
 810368e:	4603      	mov	r3, r0
 8103690:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8103694:	e00a      	b.n	81036ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8103696:	2301      	movs	r3, #1
 8103698:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810369c:	e006      	b.n	81036ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810369e:	bf00      	nop
 81036a0:	e004      	b.n	81036ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81036a2:	bf00      	nop
 81036a4:	e002      	b.n	81036ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81036a6:	bf00      	nop
 81036a8:	e000      	b.n	81036ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81036aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 81036ac:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81036b0:	2b00      	cmp	r3, #0
 81036b2:	d10b      	bne.n	81036cc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81036b4:	4bb7      	ldr	r3, [pc, #732]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81036b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81036b8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81036bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81036c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81036c4:	4ab3      	ldr	r2, [pc, #716]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81036c6:	430b      	orrs	r3, r1
 81036c8:	6593      	str	r3, [r2, #88]	@ 0x58
 81036ca:	e003      	b.n	81036d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81036cc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81036d0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 81036d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81036dc:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 81036e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 81036e4:	2300      	movs	r3, #0
 81036e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 81036ea:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 81036ee:	460b      	mov	r3, r1
 81036f0:	4313      	orrs	r3, r2
 81036f2:	d02a      	beq.n	810374a <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 81036f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81036f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81036fa:	2b00      	cmp	r3, #0
 81036fc:	d011      	beq.n	8103722 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 81036fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103702:	d10a      	bne.n	810371a <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103704:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103708:	3308      	adds	r3, #8
 810370a:	2101      	movs	r1, #1
 810370c:	4618      	mov	r0, r3
 810370e:	f002 f86b 	bl	81057e8 <RCCEx_PLL2_Config>
 8103712:	4603      	mov	r3, r0
 8103714:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8103718:	e004      	b.n	8103724 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810371a:	2301      	movs	r3, #1
 810371c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103720:	e000      	b.n	8103724 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 8103722:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103724:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103728:	2b00      	cmp	r3, #0
 810372a:	d10a      	bne.n	8103742 <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 810372c:	4b99      	ldr	r3, [pc, #612]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810372e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103730:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8103734:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103738:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810373a:	4a96      	ldr	r2, [pc, #600]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810373c:	430b      	orrs	r3, r1
 810373e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8103740:	e003      	b.n	810374a <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103742:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103746:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810374a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810374e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103752:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8103756:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 810375a:	2300      	movs	r3, #0
 810375c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8103760:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8103764:	460b      	mov	r3, r1
 8103766:	4313      	orrs	r3, r2
 8103768:	d037      	beq.n	81037da <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 810376a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810376e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8103770:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103774:	d00e      	beq.n	8103794 <HAL_RCCEx_PeriphCLKConfig+0x760>
 8103776:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810377a:	d816      	bhi.n	81037aa <HAL_RCCEx_PeriphCLKConfig+0x776>
 810377c:	2b00      	cmp	r3, #0
 810377e:	d018      	beq.n	81037b2 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8103780:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103784:	d111      	bne.n	81037aa <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103786:	4b83      	ldr	r3, [pc, #524]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810378a:	4a82      	ldr	r2, [pc, #520]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810378c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103790:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8103792:	e00f      	b.n	81037b4 <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103794:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103798:	3308      	adds	r3, #8
 810379a:	2101      	movs	r1, #1
 810379c:	4618      	mov	r0, r3
 810379e:	f002 f823 	bl	81057e8 <RCCEx_PLL2_Config>
 81037a2:	4603      	mov	r3, r0
 81037a4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81037a8:	e004      	b.n	81037b4 <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81037aa:	2301      	movs	r3, #1
 81037ac:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81037b0:	e000      	b.n	81037b4 <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 81037b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81037b4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81037b8:	2b00      	cmp	r3, #0
 81037ba:	d10a      	bne.n	81037d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81037bc:	4b75      	ldr	r3, [pc, #468]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81037be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81037c0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81037c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81037c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 81037ca:	4a72      	ldr	r2, [pc, #456]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81037cc:	430b      	orrs	r3, r1
 81037ce:	6513      	str	r3, [r2, #80]	@ 0x50
 81037d0:	e003      	b.n	81037da <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81037d2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81037d6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81037da:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81037de:	e9d3 2300 	ldrd	r2, r3, [r3]
 81037e2:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 81037e6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 81037ea:	2300      	movs	r3, #0
 81037ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 81037f0:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 81037f4:	460b      	mov	r3, r1
 81037f6:	4313      	orrs	r3, r2
 81037f8:	d03a      	beq.n	8103870 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81037fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81037fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103800:	2b03      	cmp	r3, #3
 8103802:	d81d      	bhi.n	8103840 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8103804:	a201      	add	r2, pc, #4	@ (adr r2, 810380c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8103806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810380a:	bf00      	nop
 810380c:	08103849 	.word	0x08103849
 8103810:	0810381d 	.word	0x0810381d
 8103814:	0810382b 	.word	0x0810382b
 8103818:	08103849 	.word	0x08103849
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810381c:	4b5d      	ldr	r3, [pc, #372]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810381e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103820:	4a5c      	ldr	r2, [pc, #368]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103822:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8103826:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8103828:	e00f      	b.n	810384a <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810382a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810382e:	3308      	adds	r3, #8
 8103830:	2102      	movs	r1, #2
 8103832:	4618      	mov	r0, r3
 8103834:	f001 ffd8 	bl	81057e8 <RCCEx_PLL2_Config>
 8103838:	4603      	mov	r3, r0
 810383a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 810383e:	e004      	b.n	810384a <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8103840:	2301      	movs	r3, #1
 8103842:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103846:	e000      	b.n	810384a <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 8103848:	bf00      	nop
    }

    if (ret == HAL_OK)
 810384a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810384e:	2b00      	cmp	r3, #0
 8103850:	d10a      	bne.n	8103868 <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8103852:	4b50      	ldr	r3, [pc, #320]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103856:	f023 0103 	bic.w	r1, r3, #3
 810385a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810385e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103860:	4a4c      	ldr	r2, [pc, #304]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103862:	430b      	orrs	r3, r1
 8103864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8103866:	e003      	b.n	8103870 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103868:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810386c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8103870:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103878:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 810387c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8103880:	2300      	movs	r3, #0
 8103882:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8103886:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 810388a:	460b      	mov	r3, r1
 810388c:	4313      	orrs	r3, r2
 810388e:	f000 80a0 	beq.w	81039d2 <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8103892:	4b41      	ldr	r3, [pc, #260]	@ (8103998 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8103894:	681b      	ldr	r3, [r3, #0]
 8103896:	4a40      	ldr	r2, [pc, #256]	@ (8103998 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8103898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 810389c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810389e:	f7fe fb99 	bl	8101fd4 <HAL_GetTick>
 81038a2:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81038a6:	e00b      	b.n	81038c0 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81038a8:	f7fe fb94 	bl	8101fd4 <HAL_GetTick>
 81038ac:	4602      	mov	r2, r0
 81038ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 81038b2:	1ad3      	subs	r3, r2, r3
 81038b4:	2b64      	cmp	r3, #100	@ 0x64
 81038b6:	d903      	bls.n	81038c0 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 81038b8:	2303      	movs	r3, #3
 81038ba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81038be:	e005      	b.n	81038cc <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81038c0:	4b35      	ldr	r3, [pc, #212]	@ (8103998 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 81038c2:	681b      	ldr	r3, [r3, #0]
 81038c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81038c8:	2b00      	cmp	r3, #0
 81038ca:	d0ed      	beq.n	81038a8 <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 81038cc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81038d0:	2b00      	cmp	r3, #0
 81038d2:	d17a      	bne.n	81039ca <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81038d4:	4b2f      	ldr	r3, [pc, #188]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81038d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 81038d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81038dc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 81038e0:	4053      	eors	r3, r2
 81038e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81038e6:	2b00      	cmp	r3, #0
 81038e8:	d015      	beq.n	8103916 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81038ea:	4b2a      	ldr	r3, [pc, #168]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81038ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81038ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81038f2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81038f6:	4b27      	ldr	r3, [pc, #156]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81038f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81038fa:	4a26      	ldr	r2, [pc, #152]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81038fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8103900:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8103902:	4b24      	ldr	r3, [pc, #144]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8103906:	4a23      	ldr	r2, [pc, #140]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103908:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810390c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810390e:	4a21      	ldr	r2, [pc, #132]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103910:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8103914:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8103916:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810391a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 810391e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103922:	d118      	bne.n	8103956 <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8103924:	f7fe fb56 	bl	8101fd4 <HAL_GetTick>
 8103928:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810392c:	e00d      	b.n	810394a <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810392e:	f7fe fb51 	bl	8101fd4 <HAL_GetTick>
 8103932:	4602      	mov	r2, r0
 8103934:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8103938:	1ad2      	subs	r2, r2, r3
 810393a:	f241 3388 	movw	r3, #5000	@ 0x1388
 810393e:	429a      	cmp	r2, r3
 8103940:	d903      	bls.n	810394a <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8103942:	2303      	movs	r3, #3
 8103944:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8103948:	e005      	b.n	8103956 <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810394a:	4b12      	ldr	r3, [pc, #72]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810394c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810394e:	f003 0302 	and.w	r3, r3, #2
 8103952:	2b00      	cmp	r3, #0
 8103954:	d0eb      	beq.n	810392e <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 8103956:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810395a:	2b00      	cmp	r3, #0
 810395c:	d130      	bne.n	81039c0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810395e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103962:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8103966:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810396a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810396e:	d115      	bne.n	810399c <HAL_RCCEx_PeriphCLKConfig+0x968>
 8103970:	4b08      	ldr	r3, [pc, #32]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8103972:	691b      	ldr	r3, [r3, #16]
 8103974:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8103978:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810397c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8103980:	091b      	lsrs	r3, r3, #4
 8103982:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8103986:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 810398a:	4a02      	ldr	r2, [pc, #8]	@ (8103994 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810398c:	430b      	orrs	r3, r1
 810398e:	6113      	str	r3, [r2, #16]
 8103990:	e00a      	b.n	81039a8 <HAL_RCCEx_PeriphCLKConfig+0x974>
 8103992:	bf00      	nop
 8103994:	58024400 	.word	0x58024400
 8103998:	58024800 	.word	0x58024800
 810399c:	4bd4      	ldr	r3, [pc, #848]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 810399e:	691b      	ldr	r3, [r3, #16]
 81039a0:	4ad3      	ldr	r2, [pc, #844]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81039a2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 81039a6:	6113      	str	r3, [r2, #16]
 81039a8:	4bd1      	ldr	r3, [pc, #836]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81039aa:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 81039ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81039b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 81039b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81039b8:	4acd      	ldr	r2, [pc, #820]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81039ba:	430b      	orrs	r3, r1
 81039bc:	6713      	str	r3, [r2, #112]	@ 0x70
 81039be:	e008      	b.n	81039d2 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81039c0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81039c4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 81039c8:	e003      	b.n	81039d2 <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81039ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81039ce:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81039d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81039d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81039da:	f002 0301 	and.w	r3, r2, #1
 81039de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 81039e2:	2300      	movs	r3, #0
 81039e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 81039e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 81039ec:	460b      	mov	r3, r1
 81039ee:	4313      	orrs	r3, r2
 81039f0:	f000 808b 	beq.w	8103b0a <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 81039f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81039f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81039fc:	2b28      	cmp	r3, #40	@ 0x28
 81039fe:	d86b      	bhi.n	8103ad8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8103a00:	a201      	add	r2, pc, #4	@ (adr r2, 8103a08 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8103a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103a06:	bf00      	nop
 8103a08:	08103ae1 	.word	0x08103ae1
 8103a0c:	08103ad9 	.word	0x08103ad9
 8103a10:	08103ad9 	.word	0x08103ad9
 8103a14:	08103ad9 	.word	0x08103ad9
 8103a18:	08103ad9 	.word	0x08103ad9
 8103a1c:	08103ad9 	.word	0x08103ad9
 8103a20:	08103ad9 	.word	0x08103ad9
 8103a24:	08103ad9 	.word	0x08103ad9
 8103a28:	08103aad 	.word	0x08103aad
 8103a2c:	08103ad9 	.word	0x08103ad9
 8103a30:	08103ad9 	.word	0x08103ad9
 8103a34:	08103ad9 	.word	0x08103ad9
 8103a38:	08103ad9 	.word	0x08103ad9
 8103a3c:	08103ad9 	.word	0x08103ad9
 8103a40:	08103ad9 	.word	0x08103ad9
 8103a44:	08103ad9 	.word	0x08103ad9
 8103a48:	08103ac3 	.word	0x08103ac3
 8103a4c:	08103ad9 	.word	0x08103ad9
 8103a50:	08103ad9 	.word	0x08103ad9
 8103a54:	08103ad9 	.word	0x08103ad9
 8103a58:	08103ad9 	.word	0x08103ad9
 8103a5c:	08103ad9 	.word	0x08103ad9
 8103a60:	08103ad9 	.word	0x08103ad9
 8103a64:	08103ad9 	.word	0x08103ad9
 8103a68:	08103ae1 	.word	0x08103ae1
 8103a6c:	08103ad9 	.word	0x08103ad9
 8103a70:	08103ad9 	.word	0x08103ad9
 8103a74:	08103ad9 	.word	0x08103ad9
 8103a78:	08103ad9 	.word	0x08103ad9
 8103a7c:	08103ad9 	.word	0x08103ad9
 8103a80:	08103ad9 	.word	0x08103ad9
 8103a84:	08103ad9 	.word	0x08103ad9
 8103a88:	08103ae1 	.word	0x08103ae1
 8103a8c:	08103ad9 	.word	0x08103ad9
 8103a90:	08103ad9 	.word	0x08103ad9
 8103a94:	08103ad9 	.word	0x08103ad9
 8103a98:	08103ad9 	.word	0x08103ad9
 8103a9c:	08103ad9 	.word	0x08103ad9
 8103aa0:	08103ad9 	.word	0x08103ad9
 8103aa4:	08103ad9 	.word	0x08103ad9
 8103aa8:	08103ae1 	.word	0x08103ae1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103aac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103ab0:	3308      	adds	r3, #8
 8103ab2:	2101      	movs	r1, #1
 8103ab4:	4618      	mov	r0, r3
 8103ab6:	f001 fe97 	bl	81057e8 <RCCEx_PLL2_Config>
 8103aba:	4603      	mov	r3, r0
 8103abc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8103ac0:	e00f      	b.n	8103ae2 <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103ac2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103ac6:	3328      	adds	r3, #40	@ 0x28
 8103ac8:	2101      	movs	r1, #1
 8103aca:	4618      	mov	r0, r3
 8103acc:	f001 ff3e 	bl	810594c <RCCEx_PLL3_Config>
 8103ad0:	4603      	mov	r3, r0
 8103ad2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8103ad6:	e004      	b.n	8103ae2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103ad8:	2301      	movs	r3, #1
 8103ada:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103ade:	e000      	b.n	8103ae2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 8103ae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103ae2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103ae6:	2b00      	cmp	r3, #0
 8103ae8:	d10b      	bne.n	8103b02 <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8103aea:	4b81      	ldr	r3, [pc, #516]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8103aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103aee:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8103af2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8103afa:	4a7d      	ldr	r2, [pc, #500]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8103afc:	430b      	orrs	r3, r1
 8103afe:	6553      	str	r3, [r2, #84]	@ 0x54
 8103b00:	e003      	b.n	8103b0a <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103b02:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103b06:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8103b0a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103b12:	f002 0302 	and.w	r3, r2, #2
 8103b16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8103b1a:	2300      	movs	r3, #0
 8103b1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8103b20:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8103b24:	460b      	mov	r3, r1
 8103b26:	4313      	orrs	r3, r2
 8103b28:	d042      	beq.n	8103bb0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8103b2a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8103b30:	2b05      	cmp	r3, #5
 8103b32:	d825      	bhi.n	8103b80 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 8103b34:	a201      	add	r2, pc, #4	@ (adr r2, 8103b3c <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 8103b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103b3a:	bf00      	nop
 8103b3c:	08103b89 	.word	0x08103b89
 8103b40:	08103b55 	.word	0x08103b55
 8103b44:	08103b6b 	.word	0x08103b6b
 8103b48:	08103b89 	.word	0x08103b89
 8103b4c:	08103b89 	.word	0x08103b89
 8103b50:	08103b89 	.word	0x08103b89
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103b54:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b58:	3308      	adds	r3, #8
 8103b5a:	2101      	movs	r1, #1
 8103b5c:	4618      	mov	r0, r3
 8103b5e:	f001 fe43 	bl	81057e8 <RCCEx_PLL2_Config>
 8103b62:	4603      	mov	r3, r0
 8103b64:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8103b68:	e00f      	b.n	8103b8a <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103b6a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b6e:	3328      	adds	r3, #40	@ 0x28
 8103b70:	2101      	movs	r1, #1
 8103b72:	4618      	mov	r0, r3
 8103b74:	f001 feea 	bl	810594c <RCCEx_PLL3_Config>
 8103b78:	4603      	mov	r3, r0
 8103b7a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8103b7e:	e004      	b.n	8103b8a <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103b80:	2301      	movs	r3, #1
 8103b82:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103b86:	e000      	b.n	8103b8a <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 8103b88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103b8a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103b8e:	2b00      	cmp	r3, #0
 8103b90:	d10a      	bne.n	8103ba8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8103b92:	4b57      	ldr	r3, [pc, #348]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8103b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103b96:	f023 0107 	bic.w	r1, r3, #7
 8103b9a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103b9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8103ba0:	4a53      	ldr	r2, [pc, #332]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8103ba2:	430b      	orrs	r3, r1
 8103ba4:	6553      	str	r3, [r2, #84]	@ 0x54
 8103ba6:	e003      	b.n	8103bb0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103ba8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103bac:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8103bb0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103bb8:	f002 0304 	and.w	r3, r2, #4
 8103bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8103bc0:	2300      	movs	r3, #0
 8103bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8103bc6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8103bca:	460b      	mov	r3, r1
 8103bcc:	4313      	orrs	r3, r2
 8103bce:	d044      	beq.n	8103c5a <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8103bd0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103bd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8103bd8:	2b05      	cmp	r3, #5
 8103bda:	d825      	bhi.n	8103c28 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 8103bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8103be4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 8103bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103be2:	bf00      	nop
 8103be4:	08103c31 	.word	0x08103c31
 8103be8:	08103bfd 	.word	0x08103bfd
 8103bec:	08103c13 	.word	0x08103c13
 8103bf0:	08103c31 	.word	0x08103c31
 8103bf4:	08103c31 	.word	0x08103c31
 8103bf8:	08103c31 	.word	0x08103c31
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8103bfc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c00:	3308      	adds	r3, #8
 8103c02:	2101      	movs	r1, #1
 8103c04:	4618      	mov	r0, r3
 8103c06:	f001 fdef 	bl	81057e8 <RCCEx_PLL2_Config>
 8103c0a:	4603      	mov	r3, r0
 8103c0c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8103c10:	e00f      	b.n	8103c32 <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103c12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c16:	3328      	adds	r3, #40	@ 0x28
 8103c18:	2101      	movs	r1, #1
 8103c1a:	4618      	mov	r0, r3
 8103c1c:	f001 fe96 	bl	810594c <RCCEx_PLL3_Config>
 8103c20:	4603      	mov	r3, r0
 8103c22:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8103c26:	e004      	b.n	8103c32 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103c28:	2301      	movs	r3, #1
 8103c2a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103c2e:	e000      	b.n	8103c32 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 8103c30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103c32:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103c36:	2b00      	cmp	r3, #0
 8103c38:	d10b      	bne.n	8103c52 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8103c3a:	4b2d      	ldr	r3, [pc, #180]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8103c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103c3e:	f023 0107 	bic.w	r1, r3, #7
 8103c42:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8103c4a:	4a29      	ldr	r2, [pc, #164]	@ (8103cf0 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8103c4c:	430b      	orrs	r3, r1
 8103c4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8103c50:	e003      	b.n	8103c5a <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103c52:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103c56:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8103c5a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103c62:	f002 0320 	and.w	r3, r2, #32
 8103c66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8103c6a:	2300      	movs	r3, #0
 8103c6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8103c70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8103c74:	460b      	mov	r3, r1
 8103c76:	4313      	orrs	r3, r2
 8103c78:	d057      	beq.n	8103d2a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8103c7a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103c82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103c86:	d035      	beq.n	8103cf4 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8103c88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8103c8c:	d82c      	bhi.n	8103ce8 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8103c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103c92:	d031      	beq.n	8103cf8 <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 8103c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103c98:	d826      	bhi.n	8103ce8 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8103c9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103c9e:	d02d      	beq.n	8103cfc <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8103ca0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8103ca4:	d820      	bhi.n	8103ce8 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8103ca6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103caa:	d012      	beq.n	8103cd2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 8103cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103cb0:	d81a      	bhi.n	8103ce8 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8103cb2:	2b00      	cmp	r3, #0
 8103cb4:	d024      	beq.n	8103d00 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8103cb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8103cba:	d115      	bne.n	8103ce8 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103cbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103cc0:	3308      	adds	r3, #8
 8103cc2:	2100      	movs	r1, #0
 8103cc4:	4618      	mov	r0, r3
 8103cc6:	f001 fd8f 	bl	81057e8 <RCCEx_PLL2_Config>
 8103cca:	4603      	mov	r3, r0
 8103ccc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103cd0:	e017      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103cd2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103cd6:	3328      	adds	r3, #40	@ 0x28
 8103cd8:	2102      	movs	r1, #2
 8103cda:	4618      	mov	r0, r3
 8103cdc:	f001 fe36 	bl	810594c <RCCEx_PLL3_Config>
 8103ce0:	4603      	mov	r3, r0
 8103ce2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8103ce6:	e00c      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103ce8:	2301      	movs	r3, #1
 8103cea:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103cee:	e008      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0xcce>
 8103cf0:	58024400 	.word	0x58024400
        break;
 8103cf4:	bf00      	nop
 8103cf6:	e004      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8103cf8:	bf00      	nop
 8103cfa:	e002      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8103cfc:	bf00      	nop
 8103cfe:	e000      	b.n	8103d02 <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8103d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103d02:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103d06:	2b00      	cmp	r3, #0
 8103d08:	d10b      	bne.n	8103d22 <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8103d0a:	4bc2      	ldr	r3, [pc, #776]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103d0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103d0e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8103d12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8103d1a:	4abe      	ldr	r2, [pc, #760]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103d1c:	430b      	orrs	r3, r1
 8103d1e:	6553      	str	r3, [r2, #84]	@ 0x54
 8103d20:	e003      	b.n	8103d2a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103d22:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103d26:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8103d2a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103d32:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8103d36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8103d3a:	2300      	movs	r3, #0
 8103d3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8103d40:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8103d44:	460b      	mov	r3, r1
 8103d46:	4313      	orrs	r3, r2
 8103d48:	d055      	beq.n	8103df6 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8103d4a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8103d52:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103d56:	d033      	beq.n	8103dc0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 8103d58:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8103d5c:	d82c      	bhi.n	8103db8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8103d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103d62:	d02f      	beq.n	8103dc4 <HAL_RCCEx_PeriphCLKConfig+0xd90>
 8103d64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103d68:	d826      	bhi.n	8103db8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8103d6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103d6e:	d02b      	beq.n	8103dc8 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8103d70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8103d74:	d820      	bhi.n	8103db8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8103d76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103d7a:	d012      	beq.n	8103da2 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8103d7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8103d80:	d81a      	bhi.n	8103db8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8103d82:	2b00      	cmp	r3, #0
 8103d84:	d022      	beq.n	8103dcc <HAL_RCCEx_PeriphCLKConfig+0xd98>
 8103d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8103d8a:	d115      	bne.n	8103db8 <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103d8c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103d90:	3308      	adds	r3, #8
 8103d92:	2100      	movs	r1, #0
 8103d94:	4618      	mov	r0, r3
 8103d96:	f001 fd27 	bl	81057e8 <RCCEx_PLL2_Config>
 8103d9a:	4603      	mov	r3, r0
 8103d9c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103da0:	e015      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103da2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103da6:	3328      	adds	r3, #40	@ 0x28
 8103da8:	2102      	movs	r1, #2
 8103daa:	4618      	mov	r0, r3
 8103dac:	f001 fdce 	bl	810594c <RCCEx_PLL3_Config>
 8103db0:	4603      	mov	r3, r0
 8103db2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8103db6:	e00a      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103db8:	2301      	movs	r3, #1
 8103dba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103dbe:	e006      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8103dc0:	bf00      	nop
 8103dc2:	e004      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8103dc4:	bf00      	nop
 8103dc6:	e002      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8103dc8:	bf00      	nop
 8103dca:	e000      	b.n	8103dce <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8103dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103dce:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103dd2:	2b00      	cmp	r3, #0
 8103dd4:	d10b      	bne.n	8103dee <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8103dd6:	4b8f      	ldr	r3, [pc, #572]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103dda:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8103dde:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103de2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8103de6:	4a8b      	ldr	r2, [pc, #556]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103de8:	430b      	orrs	r3, r1
 8103dea:	6593      	str	r3, [r2, #88]	@ 0x58
 8103dec:	e003      	b.n	8103df6 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103dee:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103df2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8103df6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103dfe:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8103e02:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8103e06:	2300      	movs	r3, #0
 8103e08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8103e0c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8103e10:	460b      	mov	r3, r1
 8103e12:	4313      	orrs	r3, r2
 8103e14:	d055      	beq.n	8103ec2 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8103e16:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103e1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8103e1e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8103e22:	d033      	beq.n	8103e8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8103e24:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8103e28:	d82c      	bhi.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8103e2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103e2e:	d02f      	beq.n	8103e90 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8103e30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8103e34:	d826      	bhi.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8103e36:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8103e3a:	d02b      	beq.n	8103e94 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8103e3c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8103e40:	d820      	bhi.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8103e42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103e46:	d012      	beq.n	8103e6e <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 8103e48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8103e4c:	d81a      	bhi.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8103e4e:	2b00      	cmp	r3, #0
 8103e50:	d022      	beq.n	8103e98 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 8103e52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8103e56:	d115      	bne.n	8103e84 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103e58:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103e5c:	3308      	adds	r3, #8
 8103e5e:	2100      	movs	r1, #0
 8103e60:	4618      	mov	r0, r3
 8103e62:	f001 fcc1 	bl	81057e8 <RCCEx_PLL2_Config>
 8103e66:	4603      	mov	r3, r0
 8103e68:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103e6c:	e015      	b.n	8103e9a <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103e6e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103e72:	3328      	adds	r3, #40	@ 0x28
 8103e74:	2102      	movs	r1, #2
 8103e76:	4618      	mov	r0, r3
 8103e78:	f001 fd68 	bl	810594c <RCCEx_PLL3_Config>
 8103e7c:	4603      	mov	r3, r0
 8103e7e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8103e82:	e00a      	b.n	8103e9a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103e84:	2301      	movs	r3, #1
 8103e86:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103e8a:	e006      	b.n	8103e9a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8103e8c:	bf00      	nop
 8103e8e:	e004      	b.n	8103e9a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8103e90:	bf00      	nop
 8103e92:	e002      	b.n	8103e9a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8103e94:	bf00      	nop
 8103e96:	e000      	b.n	8103e9a <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8103e98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103e9a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103e9e:	2b00      	cmp	r3, #0
 8103ea0:	d10b      	bne.n	8103eba <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8103ea2:	4b5c      	ldr	r3, [pc, #368]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103ea6:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8103eaa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103eae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8103eb2:	4a58      	ldr	r2, [pc, #352]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103eb4:	430b      	orrs	r3, r1
 8103eb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8103eb8:	e003      	b.n	8103ec2 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103eba:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103ebe:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8103ec2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103eca:	f002 0308 	and.w	r3, r2, #8
 8103ece:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8103ed2:	2300      	movs	r3, #0
 8103ed4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8103ed8:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8103edc:	460b      	mov	r3, r1
 8103ede:	4313      	orrs	r3, r2
 8103ee0:	d01e      	beq.n	8103f20 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8103ee2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8103eea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8103eee:	d10c      	bne.n	8103f0a <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103ef0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103ef4:	3328      	adds	r3, #40	@ 0x28
 8103ef6:	2102      	movs	r1, #2
 8103ef8:	4618      	mov	r0, r3
 8103efa:	f001 fd27 	bl	810594c <RCCEx_PLL3_Config>
 8103efe:	4603      	mov	r3, r0
 8103f00:	2b00      	cmp	r3, #0
 8103f02:	d002      	beq.n	8103f0a <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 8103f04:	2301      	movs	r3, #1
 8103f06:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8103f0a:	4b42      	ldr	r3, [pc, #264]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103f0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8103f12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8103f1a:	4a3e      	ldr	r2, [pc, #248]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103f1c:	430b      	orrs	r3, r1
 8103f1e:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8103f20:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103f28:	f002 0310 	and.w	r3, r2, #16
 8103f2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8103f30:	2300      	movs	r3, #0
 8103f32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8103f36:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8103f3a:	460b      	mov	r3, r1
 8103f3c:	4313      	orrs	r3, r2
 8103f3e:	d01e      	beq.n	8103f7e <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8103f40:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103f48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8103f4c:	d10c      	bne.n	8103f68 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8103f4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f52:	3328      	adds	r3, #40	@ 0x28
 8103f54:	2102      	movs	r1, #2
 8103f56:	4618      	mov	r0, r3
 8103f58:	f001 fcf8 	bl	810594c <RCCEx_PLL3_Config>
 8103f5c:	4603      	mov	r3, r0
 8103f5e:	2b00      	cmp	r3, #0
 8103f60:	d002      	beq.n	8103f68 <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 8103f62:	2301      	movs	r3, #1
 8103f64:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8103f68:	4b2a      	ldr	r3, [pc, #168]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103f6c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8103f70:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8103f78:	4a26      	ldr	r2, [pc, #152]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103f7a:	430b      	orrs	r3, r1
 8103f7c:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8103f7e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103f86:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8103f8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8103f8e:	2300      	movs	r3, #0
 8103f90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8103f94:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8103f98:	460b      	mov	r3, r1
 8103f9a:	4313      	orrs	r3, r2
 8103f9c:	d040      	beq.n	8104020 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8103f9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103fa2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8103fa6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103faa:	d022      	beq.n	8103ff2 <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 8103fac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8103fb0:	d81b      	bhi.n	8103fea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8103fb2:	2b00      	cmp	r3, #0
 8103fb4:	d003      	beq.n	8103fbe <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 8103fb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103fba:	d00b      	beq.n	8103fd4 <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 8103fbc:	e015      	b.n	8103fea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8103fbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103fc2:	3308      	adds	r3, #8
 8103fc4:	2100      	movs	r1, #0
 8103fc6:	4618      	mov	r0, r3
 8103fc8:	f001 fc0e 	bl	81057e8 <RCCEx_PLL2_Config>
 8103fcc:	4603      	mov	r3, r0
 8103fce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8103fd2:	e00f      	b.n	8103ff4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8103fd4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8103fd8:	3328      	adds	r3, #40	@ 0x28
 8103fda:	2102      	movs	r1, #2
 8103fdc:	4618      	mov	r0, r3
 8103fde:	f001 fcb5 	bl	810594c <RCCEx_PLL3_Config>
 8103fe2:	4603      	mov	r3, r0
 8103fe4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8103fe8:	e004      	b.n	8103ff4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8103fea:	2301      	movs	r3, #1
 8103fec:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8103ff0:	e000      	b.n	8103ff4 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 8103ff2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8103ff4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8103ff8:	2b00      	cmp	r3, #0
 8103ffa:	d10d      	bne.n	8104018 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8103ffc:	4b05      	ldr	r3, [pc, #20]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8103ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104000:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8104004:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104008:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 810400c:	4a01      	ldr	r2, [pc, #4]	@ (8104014 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 810400e:	430b      	orrs	r3, r1
 8104010:	6593      	str	r3, [r2, #88]	@ 0x58
 8104012:	e005      	b.n	8104020 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8104014:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104018:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810401c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8104020:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104028:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 810402c:	67bb      	str	r3, [r7, #120]	@ 0x78
 810402e:	2300      	movs	r3, #0
 8104030:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8104032:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8104036:	460b      	mov	r3, r1
 8104038:	4313      	orrs	r3, r2
 810403a:	d03b      	beq.n	81040b4 <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 810403c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104040:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8104044:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104048:	d01f      	beq.n	810408a <HAL_RCCEx_PeriphCLKConfig+0x1056>
 810404a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 810404e:	d818      	bhi.n	8104082 <HAL_RCCEx_PeriphCLKConfig+0x104e>
 8104050:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8104054:	d003      	beq.n	810405e <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8104056:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810405a:	d007      	beq.n	810406c <HAL_RCCEx_PeriphCLKConfig+0x1038>
 810405c:	e011      	b.n	8104082 <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810405e:	4b64      	ldr	r3, [pc, #400]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8104060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104062:	4a63      	ldr	r2, [pc, #396]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8104064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104068:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 810406a:	e00f      	b.n	810408c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810406c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104070:	3328      	adds	r3, #40	@ 0x28
 8104072:	2101      	movs	r1, #1
 8104074:	4618      	mov	r0, r3
 8104076:	f001 fc69 	bl	810594c <RCCEx_PLL3_Config>
 810407a:	4603      	mov	r3, r0
 810407c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 8104080:	e004      	b.n	810408c <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104082:	2301      	movs	r3, #1
 8104084:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8104088:	e000      	b.n	810408c <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 810408a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810408c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104090:	2b00      	cmp	r3, #0
 8104092:	d10b      	bne.n	81040ac <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8104094:	4b56      	ldr	r3, [pc, #344]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8104096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104098:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 810409c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81040a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 81040a4:	4a52      	ldr	r2, [pc, #328]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 81040a6:	430b      	orrs	r3, r1
 81040a8:	6553      	str	r3, [r2, #84]	@ 0x54
 81040aa:	e003      	b.n	81040b4 <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81040ac:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81040b0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81040b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81040b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81040bc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 81040c0:	673b      	str	r3, [r7, #112]	@ 0x70
 81040c2:	2300      	movs	r3, #0
 81040c4:	677b      	str	r3, [r7, #116]	@ 0x74
 81040c6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 81040ca:	460b      	mov	r3, r1
 81040cc:	4313      	orrs	r3, r2
 81040ce:	d031      	beq.n	8104134 <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 81040d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81040d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81040d6:	2b00      	cmp	r3, #0
 81040d8:	d003      	beq.n	81040e2 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 81040da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81040de:	d007      	beq.n	81040f0 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 81040e0:	e011      	b.n	8104106 <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81040e2:	4b43      	ldr	r3, [pc, #268]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 81040e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81040e6:	4a42      	ldr	r2, [pc, #264]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 81040e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81040ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81040ee:	e00e      	b.n	810410e <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81040f0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81040f4:	3308      	adds	r3, #8
 81040f6:	2102      	movs	r1, #2
 81040f8:	4618      	mov	r0, r3
 81040fa:	f001 fb75 	bl	81057e8 <RCCEx_PLL2_Config>
 81040fe:	4603      	mov	r3, r0
 8104100:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8104104:	e003      	b.n	810410e <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 8104106:	2301      	movs	r3, #1
 8104108:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810410c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810410e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104112:	2b00      	cmp	r3, #0
 8104114:	d10a      	bne.n	810412c <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8104116:	4b36      	ldr	r3, [pc, #216]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8104118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810411a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 810411e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104124:	4a32      	ldr	r2, [pc, #200]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8104126:	430b      	orrs	r3, r1
 8104128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810412a:	e003      	b.n	8104134 <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810412c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104130:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8104134:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104138:	e9d3 2300 	ldrd	r2, r3, [r3]
 810413c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8104140:	66bb      	str	r3, [r7, #104]	@ 0x68
 8104142:	2300      	movs	r3, #0
 8104144:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8104146:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 810414a:	460b      	mov	r3, r1
 810414c:	4313      	orrs	r3, r2
 810414e:	d00c      	beq.n	810416a <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104150:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104154:	3328      	adds	r3, #40	@ 0x28
 8104156:	2102      	movs	r1, #2
 8104158:	4618      	mov	r0, r3
 810415a:	f001 fbf7 	bl	810594c <RCCEx_PLL3_Config>
 810415e:	4603      	mov	r3, r0
 8104160:	2b00      	cmp	r3, #0
 8104162:	d002      	beq.n	810416a <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8104164:	2301      	movs	r3, #1
 8104166:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 810416a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810416e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104172:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8104176:	663b      	str	r3, [r7, #96]	@ 0x60
 8104178:	2300      	movs	r3, #0
 810417a:	667b      	str	r3, [r7, #100]	@ 0x64
 810417c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8104180:	460b      	mov	r3, r1
 8104182:	4313      	orrs	r3, r2
 8104184:	d03a      	beq.n	81041fc <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 8104186:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810418a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810418e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104192:	d018      	beq.n	81041c6 <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8104194:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8104198:	d811      	bhi.n	81041be <HAL_RCCEx_PeriphCLKConfig+0x118a>
 810419a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810419e:	d014      	beq.n	81041ca <HAL_RCCEx_PeriphCLKConfig+0x1196>
 81041a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 81041a4:	d80b      	bhi.n	81041be <HAL_RCCEx_PeriphCLKConfig+0x118a>
 81041a6:	2b00      	cmp	r3, #0
 81041a8:	d011      	beq.n	81041ce <HAL_RCCEx_PeriphCLKConfig+0x119a>
 81041aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81041ae:	d106      	bne.n	81041be <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81041b0:	4b0f      	ldr	r3, [pc, #60]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 81041b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81041b4:	4a0e      	ldr	r2, [pc, #56]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 81041b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81041ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 81041bc:	e008      	b.n	81041d0 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81041be:	2301      	movs	r3, #1
 81041c0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81041c4:	e004      	b.n	81041d0 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 81041c6:	bf00      	nop
 81041c8:	e002      	b.n	81041d0 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 81041ca:	bf00      	nop
 81041cc:	e000      	b.n	81041d0 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 81041ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 81041d0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81041d4:	2b00      	cmp	r3, #0
 81041d6:	d10d      	bne.n	81041f4 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 81041d8:	4b05      	ldr	r3, [pc, #20]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 81041da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81041dc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 81041e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81041e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81041e8:	4a01      	ldr	r2, [pc, #4]	@ (81041f0 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 81041ea:	430b      	orrs	r3, r1
 81041ec:	6553      	str	r3, [r2, #84]	@ 0x54
 81041ee:	e005      	b.n	81041fc <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 81041f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041f4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81041f8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81041fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104204:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8104208:	65bb      	str	r3, [r7, #88]	@ 0x58
 810420a:	2300      	movs	r3, #0
 810420c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 810420e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8104212:	460b      	mov	r3, r1
 8104214:	4313      	orrs	r3, r2
 8104216:	d009      	beq.n	810422c <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8104218:	4baa      	ldr	r3, [pc, #680]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810421a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810421c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8104220:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104224:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8104226:	4aa7      	ldr	r2, [pc, #668]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104228:	430b      	orrs	r3, r1
 810422a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 810422c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104234:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8104238:	653b      	str	r3, [r7, #80]	@ 0x50
 810423a:	2300      	movs	r3, #0
 810423c:	657b      	str	r3, [r7, #84]	@ 0x54
 810423e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8104242:	460b      	mov	r3, r1
 8104244:	4313      	orrs	r3, r2
 8104246:	d00a      	beq.n	810425e <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8104248:	4b9e      	ldr	r3, [pc, #632]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810424a:	691b      	ldr	r3, [r3, #16]
 810424c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8104250:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104254:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8104258:	4a9a      	ldr	r2, [pc, #616]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810425a:	430b      	orrs	r3, r1
 810425c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810425e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104266:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 810426a:	64bb      	str	r3, [r7, #72]	@ 0x48
 810426c:	2300      	movs	r3, #0
 810426e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8104270:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8104274:	460b      	mov	r3, r1
 8104276:	4313      	orrs	r3, r2
 8104278:	d009      	beq.n	810428e <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810427a:	4b92      	ldr	r3, [pc, #584]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810427c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810427e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8104282:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8104288:	4a8e      	ldr	r2, [pc, #568]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810428a:	430b      	orrs	r3, r1
 810428c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 810428e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104296:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 810429a:	643b      	str	r3, [r7, #64]	@ 0x40
 810429c:	2300      	movs	r3, #0
 810429e:	647b      	str	r3, [r7, #68]	@ 0x44
 81042a0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 81042a4:	460b      	mov	r3, r1
 81042a6:	4313      	orrs	r3, r2
 81042a8:	d00e      	beq.n	81042c8 <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81042aa:	4b86      	ldr	r3, [pc, #536]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81042ac:	691b      	ldr	r3, [r3, #16]
 81042ae:	4a85      	ldr	r2, [pc, #532]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81042b0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 81042b4:	6113      	str	r3, [r2, #16]
 81042b6:	4b83      	ldr	r3, [pc, #524]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81042b8:	6919      	ldr	r1, [r3, #16]
 81042ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81042be:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 81042c2:	4a80      	ldr	r2, [pc, #512]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81042c4:	430b      	orrs	r3, r1
 81042c6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81042c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81042cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81042d0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 81042d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 81042d6:	2300      	movs	r3, #0
 81042d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81042da:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 81042de:	460b      	mov	r3, r1
 81042e0:	4313      	orrs	r3, r2
 81042e2:	d009      	beq.n	81042f8 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81042e4:	4b77      	ldr	r3, [pc, #476]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81042e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81042e8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81042ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81042f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81042f2:	4a74      	ldr	r2, [pc, #464]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 81042f4:	430b      	orrs	r3, r1
 81042f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81042f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81042fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104300:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8104304:	633b      	str	r3, [r7, #48]	@ 0x30
 8104306:	2300      	movs	r3, #0
 8104308:	637b      	str	r3, [r7, #52]	@ 0x34
 810430a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 810430e:	460b      	mov	r3, r1
 8104310:	4313      	orrs	r3, r2
 8104312:	d00a      	beq.n	810432a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104314:	4b6b      	ldr	r3, [pc, #428]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104318:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 810431c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8104324:	4a67      	ldr	r2, [pc, #412]	@ (81044c4 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8104326:	430b      	orrs	r3, r1
 8104328:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 810432a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810432e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104332:	2100      	movs	r1, #0
 8104334:	62b9      	str	r1, [r7, #40]	@ 0x28
 8104336:	f003 0301 	and.w	r3, r3, #1
 810433a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 810433c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8104340:	460b      	mov	r3, r1
 8104342:	4313      	orrs	r3, r2
 8104344:	d011      	beq.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104346:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810434a:	3308      	adds	r3, #8
 810434c:	2100      	movs	r1, #0
 810434e:	4618      	mov	r0, r3
 8104350:	f001 fa4a 	bl	81057e8 <RCCEx_PLL2_Config>
 8104354:	4603      	mov	r3, r0
 8104356:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 810435a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810435e:	2b00      	cmp	r3, #0
 8104360:	d003      	beq.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104362:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104366:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 810436a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810436e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104372:	2100      	movs	r1, #0
 8104374:	6239      	str	r1, [r7, #32]
 8104376:	f003 0302 	and.w	r3, r3, #2
 810437a:	627b      	str	r3, [r7, #36]	@ 0x24
 810437c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8104380:	460b      	mov	r3, r1
 8104382:	4313      	orrs	r3, r2
 8104384:	d011      	beq.n	81043aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104386:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810438a:	3308      	adds	r3, #8
 810438c:	2101      	movs	r1, #1
 810438e:	4618      	mov	r0, r3
 8104390:	f001 fa2a 	bl	81057e8 <RCCEx_PLL2_Config>
 8104394:	4603      	mov	r3, r0
 8104396:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 810439a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810439e:	2b00      	cmp	r3, #0
 81043a0:	d003      	beq.n	81043aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81043a2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81043a6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 81043aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81043ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81043b2:	2100      	movs	r1, #0
 81043b4:	61b9      	str	r1, [r7, #24]
 81043b6:	f003 0304 	and.w	r3, r3, #4
 81043ba:	61fb      	str	r3, [r7, #28]
 81043bc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 81043c0:	460b      	mov	r3, r1
 81043c2:	4313      	orrs	r3, r2
 81043c4:	d011      	beq.n	81043ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81043c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81043ca:	3308      	adds	r3, #8
 81043cc:	2102      	movs	r1, #2
 81043ce:	4618      	mov	r0, r3
 81043d0:	f001 fa0a 	bl	81057e8 <RCCEx_PLL2_Config>
 81043d4:	4603      	mov	r3, r0
 81043d6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 81043da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81043de:	2b00      	cmp	r3, #0
 81043e0:	d003      	beq.n	81043ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81043e2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81043e6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 81043ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81043ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 81043f2:	2100      	movs	r1, #0
 81043f4:	6139      	str	r1, [r7, #16]
 81043f6:	f003 0308 	and.w	r3, r3, #8
 81043fa:	617b      	str	r3, [r7, #20]
 81043fc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8104400:	460b      	mov	r3, r1
 8104402:	4313      	orrs	r3, r2
 8104404:	d011      	beq.n	810442a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104406:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810440a:	3328      	adds	r3, #40	@ 0x28
 810440c:	2100      	movs	r1, #0
 810440e:	4618      	mov	r0, r3
 8104410:	f001 fa9c 	bl	810594c <RCCEx_PLL3_Config>
 8104414:	4603      	mov	r3, r0
 8104416:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 810441a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810441e:	2b00      	cmp	r3, #0
 8104420:	d003      	beq.n	810442a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104422:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104426:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 810442a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810442e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104432:	2100      	movs	r1, #0
 8104434:	60b9      	str	r1, [r7, #8]
 8104436:	f003 0310 	and.w	r3, r3, #16
 810443a:	60fb      	str	r3, [r7, #12]
 810443c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8104440:	460b      	mov	r3, r1
 8104442:	4313      	orrs	r3, r2
 8104444:	d011      	beq.n	810446a <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104446:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810444a:	3328      	adds	r3, #40	@ 0x28
 810444c:	2101      	movs	r1, #1
 810444e:	4618      	mov	r0, r3
 8104450:	f001 fa7c 	bl	810594c <RCCEx_PLL3_Config>
 8104454:	4603      	mov	r3, r0
 8104456:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 810445a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810445e:	2b00      	cmp	r3, #0
 8104460:	d003      	beq.n	810446a <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104462:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104466:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 810446a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810446e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104472:	2100      	movs	r1, #0
 8104474:	6039      	str	r1, [r7, #0]
 8104476:	f003 0320 	and.w	r3, r3, #32
 810447a:	607b      	str	r3, [r7, #4]
 810447c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8104480:	460b      	mov	r3, r1
 8104482:	4313      	orrs	r3, r2
 8104484:	d011      	beq.n	81044aa <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104486:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810448a:	3328      	adds	r3, #40	@ 0x28
 810448c:	2102      	movs	r1, #2
 810448e:	4618      	mov	r0, r3
 8104490:	f001 fa5c 	bl	810594c <RCCEx_PLL3_Config>
 8104494:	4603      	mov	r3, r0
 8104496:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 810449a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810449e:	2b00      	cmp	r3, #0
 81044a0:	d003      	beq.n	81044aa <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81044a2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81044a6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 81044aa:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 81044ae:	2b00      	cmp	r3, #0
 81044b0:	d101      	bne.n	81044b6 <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 81044b2:	2300      	movs	r3, #0
 81044b4:	e000      	b.n	81044b8 <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 81044b6:	2301      	movs	r3, #1
}
 81044b8:	4618      	mov	r0, r3
 81044ba:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 81044be:	46bd      	mov	sp, r7
 81044c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81044c4:	58024400 	.word	0x58024400

081044c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 81044c8:	b580      	push	{r7, lr}
 81044ca:	b090      	sub	sp, #64	@ 0x40
 81044cc:	af00      	add	r7, sp, #0
 81044ce:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 81044d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 81044d6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 81044da:	430b      	orrs	r3, r1
 81044dc:	f040 8094 	bne.w	8104608 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 81044e0:	4b9e      	ldr	r3, [pc, #632]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81044e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81044e4:	f003 0307 	and.w	r3, r3, #7
 81044e8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81044ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81044ec:	2b04      	cmp	r3, #4
 81044ee:	f200 8087 	bhi.w	8104600 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 81044f2:	a201      	add	r2, pc, #4	@ (adr r2, 81044f8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 81044f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81044f8:	0810450d 	.word	0x0810450d
 81044fc:	08104535 	.word	0x08104535
 8104500:	0810455d 	.word	0x0810455d
 8104504:	081045f9 	.word	0x081045f9
 8104508:	08104585 	.word	0x08104585
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810450c:	4b93      	ldr	r3, [pc, #588]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810450e:	681b      	ldr	r3, [r3, #0]
 8104510:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104514:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104518:	d108      	bne.n	810452c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810451a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810451e:	4618      	mov	r0, r3
 8104520:	f001 f810 	bl	8105544 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104528:	f000 bd45 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810452c:	2300      	movs	r3, #0
 810452e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104530:	f000 bd41 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104534:	4b89      	ldr	r3, [pc, #548]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104536:	681b      	ldr	r3, [r3, #0]
 8104538:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810453c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104540:	d108      	bne.n	8104554 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104542:	f107 0318 	add.w	r3, r7, #24
 8104546:	4618      	mov	r0, r3
 8104548:	f000 fd54 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810454c:	69bb      	ldr	r3, [r7, #24]
 810454e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104550:	f000 bd31 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104554:	2300      	movs	r3, #0
 8104556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104558:	f000 bd2d 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810455c:	4b7f      	ldr	r3, [pc, #508]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810455e:	681b      	ldr	r3, [r3, #0]
 8104560:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104564:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104568:	d108      	bne.n	810457c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810456a:	f107 030c 	add.w	r3, r7, #12
 810456e:	4618      	mov	r0, r3
 8104570:	f000 fe94 	bl	810529c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8104574:	68fb      	ldr	r3, [r7, #12]
 8104576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104578:	f000 bd1d 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810457c:	2300      	movs	r3, #0
 810457e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104580:	f000 bd19 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8104584:	4b75      	ldr	r3, [pc, #468]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104588:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810458c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810458e:	4b73      	ldr	r3, [pc, #460]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104590:	681b      	ldr	r3, [r3, #0]
 8104592:	f003 0304 	and.w	r3, r3, #4
 8104596:	2b04      	cmp	r3, #4
 8104598:	d10c      	bne.n	81045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 810459a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810459c:	2b00      	cmp	r3, #0
 810459e:	d109      	bne.n	81045b4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81045a0:	4b6e      	ldr	r3, [pc, #440]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81045a2:	681b      	ldr	r3, [r3, #0]
 81045a4:	08db      	lsrs	r3, r3, #3
 81045a6:	f003 0303 	and.w	r3, r3, #3
 81045aa:	4a6d      	ldr	r2, [pc, #436]	@ (8104760 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 81045ac:	fa22 f303 	lsr.w	r3, r2, r3
 81045b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81045b2:	e01f      	b.n	81045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81045b4:	4b69      	ldr	r3, [pc, #420]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81045b6:	681b      	ldr	r3, [r3, #0]
 81045b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81045bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81045c0:	d106      	bne.n	81045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 81045c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81045c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81045c8:	d102      	bne.n	81045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81045ca:	4b66      	ldr	r3, [pc, #408]	@ (8104764 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 81045cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81045ce:	e011      	b.n	81045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81045d0:	4b62      	ldr	r3, [pc, #392]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81045d2:	681b      	ldr	r3, [r3, #0]
 81045d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81045d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81045dc:	d106      	bne.n	81045ec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 81045de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81045e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81045e4:	d102      	bne.n	81045ec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81045e6:	4b60      	ldr	r3, [pc, #384]	@ (8104768 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 81045e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81045ea:	e003      	b.n	81045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81045ec:	2300      	movs	r3, #0
 81045ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81045f0:	f000 bce1 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81045f4:	f000 bcdf 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81045f8:	4b5c      	ldr	r3, [pc, #368]	@ (810476c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 81045fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81045fc:	f000 bcdb 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104600:	2300      	movs	r3, #0
 8104602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104604:	f000 bcd7 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8104608:	e9d7 2300 	ldrd	r2, r3, [r7]
 810460c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8104610:	430b      	orrs	r3, r1
 8104612:	f040 80ad 	bne.w	8104770 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8104616:	4b51      	ldr	r3, [pc, #324]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810461a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 810461e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8104620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104622:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104626:	d056      	beq.n	81046d6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8104628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810462a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810462e:	f200 8090 	bhi.w	8104752 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8104632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104634:	2bc0      	cmp	r3, #192	@ 0xc0
 8104636:	f000 8088 	beq.w	810474a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 810463a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810463c:	2bc0      	cmp	r3, #192	@ 0xc0
 810463e:	f200 8088 	bhi.w	8104752 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8104642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104644:	2b80      	cmp	r3, #128	@ 0x80
 8104646:	d032      	beq.n	81046ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8104648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810464a:	2b80      	cmp	r3, #128	@ 0x80
 810464c:	f200 8081 	bhi.w	8104752 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8104650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104652:	2b00      	cmp	r3, #0
 8104654:	d003      	beq.n	810465e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8104656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104658:	2b40      	cmp	r3, #64	@ 0x40
 810465a:	d014      	beq.n	8104686 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 810465c:	e079      	b.n	8104752 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810465e:	4b3f      	ldr	r3, [pc, #252]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104660:	681b      	ldr	r3, [r3, #0]
 8104662:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104666:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810466a:	d108      	bne.n	810467e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810466c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104670:	4618      	mov	r0, r3
 8104672:	f000 ff67 	bl	8105544 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104678:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810467a:	f000 bc9c 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810467e:	2300      	movs	r3, #0
 8104680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104682:	f000 bc98 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104686:	4b35      	ldr	r3, [pc, #212]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104688:	681b      	ldr	r3, [r3, #0]
 810468a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810468e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104692:	d108      	bne.n	81046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104694:	f107 0318 	add.w	r3, r7, #24
 8104698:	4618      	mov	r0, r3
 810469a:	f000 fcab 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810469e:	69bb      	ldr	r3, [r7, #24]
 81046a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81046a2:	f000 bc88 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81046a6:	2300      	movs	r3, #0
 81046a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81046aa:	f000 bc84 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81046ae:	4b2b      	ldr	r3, [pc, #172]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81046b0:	681b      	ldr	r3, [r3, #0]
 81046b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81046b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81046ba:	d108      	bne.n	81046ce <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81046bc:	f107 030c 	add.w	r3, r7, #12
 81046c0:	4618      	mov	r0, r3
 81046c2:	f000 fdeb 	bl	810529c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81046c6:	68fb      	ldr	r3, [r7, #12]
 81046c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81046ca:	f000 bc74 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81046ce:	2300      	movs	r3, #0
 81046d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81046d2:	f000 bc70 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81046d6:	4b21      	ldr	r3, [pc, #132]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81046d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81046da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81046de:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81046e0:	4b1e      	ldr	r3, [pc, #120]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81046e2:	681b      	ldr	r3, [r3, #0]
 81046e4:	f003 0304 	and.w	r3, r3, #4
 81046e8:	2b04      	cmp	r3, #4
 81046ea:	d10c      	bne.n	8104706 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 81046ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81046ee:	2b00      	cmp	r3, #0
 81046f0:	d109      	bne.n	8104706 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81046f2:	4b1a      	ldr	r3, [pc, #104]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81046f4:	681b      	ldr	r3, [r3, #0]
 81046f6:	08db      	lsrs	r3, r3, #3
 81046f8:	f003 0303 	and.w	r3, r3, #3
 81046fc:	4a18      	ldr	r2, [pc, #96]	@ (8104760 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 81046fe:	fa22 f303 	lsr.w	r3, r2, r3
 8104702:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104704:	e01f      	b.n	8104746 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8104706:	4b15      	ldr	r3, [pc, #84]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104708:	681b      	ldr	r3, [r3, #0]
 810470a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810470e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104712:	d106      	bne.n	8104722 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8104714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104716:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810471a:	d102      	bne.n	8104722 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810471c:	4b11      	ldr	r3, [pc, #68]	@ (8104764 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 810471e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104720:	e011      	b.n	8104746 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104722:	4b0e      	ldr	r3, [pc, #56]	@ (810475c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8104724:	681b      	ldr	r3, [r3, #0]
 8104726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810472a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810472e:	d106      	bne.n	810473e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8104730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104732:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104736:	d102      	bne.n	810473e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8104738:	4b0b      	ldr	r3, [pc, #44]	@ (8104768 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 810473a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810473c:	e003      	b.n	8104746 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810473e:	2300      	movs	r3, #0
 8104740:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104742:	f000 bc38 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104746:	f000 bc36 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 810474a:	4b08      	ldr	r3, [pc, #32]	@ (810476c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 810474c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810474e:	f000 bc32 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104752:	2300      	movs	r3, #0
 8104754:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104756:	f000 bc2e 	b.w	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810475a:	bf00      	nop
 810475c:	58024400 	.word	0x58024400
 8104760:	03d09000 	.word	0x03d09000
 8104764:	003d0900 	.word	0x003d0900
 8104768:	017d7840 	.word	0x017d7840
 810476c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8104770:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104774:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8104778:	430b      	orrs	r3, r1
 810477a:	f040 809c 	bne.w	81048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 810477e:	4b9e      	ldr	r3, [pc, #632]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104782:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8104786:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8104788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810478a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810478e:	d054      	beq.n	810483a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8104790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104792:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8104796:	f200 808b 	bhi.w	81048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 810479a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810479c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81047a0:	f000 8083 	beq.w	81048aa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 81047a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81047a6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81047aa:	f200 8081 	bhi.w	81048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81047ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81047b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81047b4:	d02f      	beq.n	8104816 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 81047b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81047b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81047bc:	d878      	bhi.n	81048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81047be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81047c0:	2b00      	cmp	r3, #0
 81047c2:	d004      	beq.n	81047ce <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 81047c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81047c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81047ca:	d012      	beq.n	81047f2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 81047cc:	e070      	b.n	81048b0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81047ce:	4b8a      	ldr	r3, [pc, #552]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81047d0:	681b      	ldr	r3, [r3, #0]
 81047d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81047d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81047da:	d107      	bne.n	81047ec <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81047dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81047e0:	4618      	mov	r0, r3
 81047e2:	f000 feaf 	bl	8105544 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81047e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81047e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81047ea:	e3e4      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81047ec:	2300      	movs	r3, #0
 81047ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81047f0:	e3e1      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81047f2:	4b81      	ldr	r3, [pc, #516]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81047f4:	681b      	ldr	r3, [r3, #0]
 81047f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81047fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81047fe:	d107      	bne.n	8104810 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104800:	f107 0318 	add.w	r3, r7, #24
 8104804:	4618      	mov	r0, r3
 8104806:	f000 fbf5 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810480a:	69bb      	ldr	r3, [r7, #24]
 810480c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810480e:	e3d2      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104810:	2300      	movs	r3, #0
 8104812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104814:	e3cf      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104816:	4b78      	ldr	r3, [pc, #480]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104818:	681b      	ldr	r3, [r3, #0]
 810481a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810481e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104822:	d107      	bne.n	8104834 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104824:	f107 030c 	add.w	r3, r7, #12
 8104828:	4618      	mov	r0, r3
 810482a:	f000 fd37 	bl	810529c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810482e:	68fb      	ldr	r3, [r7, #12]
 8104830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104832:	e3c0      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104834:	2300      	movs	r3, #0
 8104836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104838:	e3bd      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810483a:	4b6f      	ldr	r3, [pc, #444]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810483c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810483e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8104842:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104844:	4b6c      	ldr	r3, [pc, #432]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104846:	681b      	ldr	r3, [r3, #0]
 8104848:	f003 0304 	and.w	r3, r3, #4
 810484c:	2b04      	cmp	r3, #4
 810484e:	d10c      	bne.n	810486a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8104850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104852:	2b00      	cmp	r3, #0
 8104854:	d109      	bne.n	810486a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104856:	4b68      	ldr	r3, [pc, #416]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104858:	681b      	ldr	r3, [r3, #0]
 810485a:	08db      	lsrs	r3, r3, #3
 810485c:	f003 0303 	and.w	r3, r3, #3
 8104860:	4a66      	ldr	r2, [pc, #408]	@ (81049fc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8104862:	fa22 f303 	lsr.w	r3, r2, r3
 8104866:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104868:	e01e      	b.n	81048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810486a:	4b63      	ldr	r3, [pc, #396]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810486c:	681b      	ldr	r3, [r3, #0]
 810486e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104876:	d106      	bne.n	8104886 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8104878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810487a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810487e:	d102      	bne.n	8104886 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8104880:	4b5f      	ldr	r3, [pc, #380]	@ (8104a00 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8104882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104884:	e010      	b.n	81048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104886:	4b5c      	ldr	r3, [pc, #368]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104888:	681b      	ldr	r3, [r3, #0]
 810488a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810488e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104892:	d106      	bne.n	81048a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8104894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104896:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810489a:	d102      	bne.n	81048a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810489c:	4b59      	ldr	r3, [pc, #356]	@ (8104a04 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 810489e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81048a0:	e002      	b.n	81048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81048a2:	2300      	movs	r3, #0
 81048a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81048a6:	e386      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81048a8:	e385      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81048aa:	4b57      	ldr	r3, [pc, #348]	@ (8104a08 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81048ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81048ae:	e382      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 81048b0:	2300      	movs	r3, #0
 81048b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81048b4:	e37f      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 81048b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 81048ba:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 81048be:	430b      	orrs	r3, r1
 81048c0:	f040 80a7 	bne.w	8104a12 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 81048c4:	4b4c      	ldr	r3, [pc, #304]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81048c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81048c8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 81048cc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81048ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81048d4:	d055      	beq.n	8104982 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 81048d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81048dc:	f200 8096 	bhi.w	8104a0c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 81048e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81048e6:	f000 8084 	beq.w	81049f2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 81048ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81048f0:	f200 808c 	bhi.w	8104a0c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 81048f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81048fa:	d030      	beq.n	810495e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 81048fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81048fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104902:	f200 8083 	bhi.w	8104a0c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8104906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8104908:	2b00      	cmp	r3, #0
 810490a:	d004      	beq.n	8104916 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 810490c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810490e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8104912:	d012      	beq.n	810493a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8104914:	e07a      	b.n	8104a0c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104916:	4b38      	ldr	r3, [pc, #224]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104918:	681b      	ldr	r3, [r3, #0]
 810491a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810491e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104922:	d107      	bne.n	8104934 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104928:	4618      	mov	r0, r3
 810492a:	f000 fe0b 	bl	8105544 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810492e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104932:	e340      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104934:	2300      	movs	r3, #0
 8104936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104938:	e33d      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810493a:	4b2f      	ldr	r3, [pc, #188]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810493c:	681b      	ldr	r3, [r3, #0]
 810493e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104942:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104946:	d107      	bne.n	8104958 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104948:	f107 0318 	add.w	r3, r7, #24
 810494c:	4618      	mov	r0, r3
 810494e:	f000 fb51 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8104952:	69bb      	ldr	r3, [r7, #24]
 8104954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104956:	e32e      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104958:	2300      	movs	r3, #0
 810495a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810495c:	e32b      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810495e:	4b26      	ldr	r3, [pc, #152]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104960:	681b      	ldr	r3, [r3, #0]
 8104962:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810496a:	d107      	bne.n	810497c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810496c:	f107 030c 	add.w	r3, r7, #12
 8104970:	4618      	mov	r0, r3
 8104972:	f000 fc93 	bl	810529c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8104976:	68fb      	ldr	r3, [r7, #12]
 8104978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810497a:	e31c      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810497c:	2300      	movs	r3, #0
 810497e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104980:	e319      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8104982:	4b1d      	ldr	r3, [pc, #116]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8104984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104986:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810498a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810498c:	4b1a      	ldr	r3, [pc, #104]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810498e:	681b      	ldr	r3, [r3, #0]
 8104990:	f003 0304 	and.w	r3, r3, #4
 8104994:	2b04      	cmp	r3, #4
 8104996:	d10c      	bne.n	81049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8104998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810499a:	2b00      	cmp	r3, #0
 810499c:	d109      	bne.n	81049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810499e:	4b16      	ldr	r3, [pc, #88]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81049a0:	681b      	ldr	r3, [r3, #0]
 81049a2:	08db      	lsrs	r3, r3, #3
 81049a4:	f003 0303 	and.w	r3, r3, #3
 81049a8:	4a14      	ldr	r2, [pc, #80]	@ (81049fc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81049aa:	fa22 f303 	lsr.w	r3, r2, r3
 81049ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81049b0:	e01e      	b.n	81049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81049b2:	4b11      	ldr	r3, [pc, #68]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81049b4:	681b      	ldr	r3, [r3, #0]
 81049b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81049ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81049be:	d106      	bne.n	81049ce <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 81049c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81049c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81049c6:	d102      	bne.n	81049ce <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81049c8:	4b0d      	ldr	r3, [pc, #52]	@ (8104a00 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81049ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81049cc:	e010      	b.n	81049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81049ce:	4b0a      	ldr	r3, [pc, #40]	@ (81049f8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81049d0:	681b      	ldr	r3, [r3, #0]
 81049d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81049d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81049da:	d106      	bne.n	81049ea <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 81049dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81049de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81049e2:	d102      	bne.n	81049ea <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81049e4:	4b07      	ldr	r3, [pc, #28]	@ (8104a04 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 81049e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81049e8:	e002      	b.n	81049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81049ea:	2300      	movs	r3, #0
 81049ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81049ee:	e2e2      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81049f0:	e2e1      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81049f2:	4b05      	ldr	r3, [pc, #20]	@ (8104a08 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81049f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81049f6:	e2de      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81049f8:	58024400 	.word	0x58024400
 81049fc:	03d09000 	.word	0x03d09000
 8104a00:	003d0900 	.word	0x003d0900
 8104a04:	017d7840 	.word	0x017d7840
 8104a08:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8104a0c:	2300      	movs	r3, #0
 8104a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104a10:	e2d1      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8104a12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104a16:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8104a1a:	430b      	orrs	r3, r1
 8104a1c:	f040 809c 	bne.w	8104b58 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8104a20:	4b93      	ldr	r3, [pc, #588]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104a24:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8104a28:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104a30:	d054      	beq.n	8104adc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8104a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104a38:	f200 808b 	bhi.w	8104b52 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8104a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a3e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8104a42:	f000 8083 	beq.w	8104b4c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8104a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a48:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8104a4c:	f200 8081 	bhi.w	8104b52 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8104a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104a56:	d02f      	beq.n	8104ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8104a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104a5e:	d878      	bhi.n	8104b52 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8104a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a62:	2b00      	cmp	r3, #0
 8104a64:	d004      	beq.n	8104a70 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8104a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104a68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8104a6c:	d012      	beq.n	8104a94 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8104a6e:	e070      	b.n	8104b52 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104a70:	4b7f      	ldr	r3, [pc, #508]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a72:	681b      	ldr	r3, [r3, #0]
 8104a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104a78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104a7c:	d107      	bne.n	8104a8e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104a82:	4618      	mov	r0, r3
 8104a84:	f000 fd5e 	bl	8105544 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104a8c:	e293      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104a8e:	2300      	movs	r3, #0
 8104a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104a92:	e290      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104a94:	4b76      	ldr	r3, [pc, #472]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104a96:	681b      	ldr	r3, [r3, #0]
 8104a98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104a9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104aa0:	d107      	bne.n	8104ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104aa2:	f107 0318 	add.w	r3, r7, #24
 8104aa6:	4618      	mov	r0, r3
 8104aa8:	f000 faa4 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8104aac:	69bb      	ldr	r3, [r7, #24]
 8104aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104ab0:	e281      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104ab2:	2300      	movs	r3, #0
 8104ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104ab6:	e27e      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104ab8:	4b6d      	ldr	r3, [pc, #436]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104aba:	681b      	ldr	r3, [r3, #0]
 8104abc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104ac0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104ac4:	d107      	bne.n	8104ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104ac6:	f107 030c 	add.w	r3, r7, #12
 8104aca:	4618      	mov	r0, r3
 8104acc:	f000 fbe6 	bl	810529c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8104ad0:	68fb      	ldr	r3, [r7, #12]
 8104ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104ad4:	e26f      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104ad6:	2300      	movs	r3, #0
 8104ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104ada:	e26c      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8104adc:	4b64      	ldr	r3, [pc, #400]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104ae0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8104ae4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104ae6:	4b62      	ldr	r3, [pc, #392]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104ae8:	681b      	ldr	r3, [r3, #0]
 8104aea:	f003 0304 	and.w	r3, r3, #4
 8104aee:	2b04      	cmp	r3, #4
 8104af0:	d10c      	bne.n	8104b0c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8104af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104af4:	2b00      	cmp	r3, #0
 8104af6:	d109      	bne.n	8104b0c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104af8:	4b5d      	ldr	r3, [pc, #372]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104afa:	681b      	ldr	r3, [r3, #0]
 8104afc:	08db      	lsrs	r3, r3, #3
 8104afe:	f003 0303 	and.w	r3, r3, #3
 8104b02:	4a5c      	ldr	r2, [pc, #368]	@ (8104c74 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8104b04:	fa22 f303 	lsr.w	r3, r2, r3
 8104b08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104b0a:	e01e      	b.n	8104b4a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8104b0c:	4b58      	ldr	r3, [pc, #352]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104b0e:	681b      	ldr	r3, [r3, #0]
 8104b10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104b14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104b18:	d106      	bne.n	8104b28 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8104b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104b1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104b20:	d102      	bne.n	8104b28 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8104b22:	4b55      	ldr	r3, [pc, #340]	@ (8104c78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8104b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104b26:	e010      	b.n	8104b4a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104b28:	4b51      	ldr	r3, [pc, #324]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104b2a:	681b      	ldr	r3, [r3, #0]
 8104b2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104b30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104b34:	d106      	bne.n	8104b44 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8104b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104b38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104b3c:	d102      	bne.n	8104b44 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8104b3e:	4b4f      	ldr	r3, [pc, #316]	@ (8104c7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8104b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104b42:	e002      	b.n	8104b4a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8104b44:	2300      	movs	r3, #0
 8104b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104b48:	e235      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104b4a:	e234      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8104b4c:	4b4c      	ldr	r3, [pc, #304]	@ (8104c80 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8104b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104b50:	e231      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104b52:	2300      	movs	r3, #0
 8104b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104b56:	e22e      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8104b58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104b5c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8104b60:	430b      	orrs	r3, r1
 8104b62:	f040 808f 	bne.w	8104c84 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8104b66:	4b42      	ldr	r3, [pc, #264]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104b68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104b6a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8104b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8104b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104b72:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8104b76:	d06b      	beq.n	8104c50 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8104b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104b7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8104b7e:	d874      	bhi.n	8104c6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8104b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104b82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8104b86:	d056      	beq.n	8104c36 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8104b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104b8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8104b8e:	d86c      	bhi.n	8104c6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8104b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104b92:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8104b96:	d03b      	beq.n	8104c10 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8104b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104b9a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8104b9e:	d864      	bhi.n	8104c6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8104ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104ba2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104ba6:	d021      	beq.n	8104bec <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8104ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104baa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104bae:	d85c      	bhi.n	8104c6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8104bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104bb2:	2b00      	cmp	r3, #0
 8104bb4:	d004      	beq.n	8104bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8104bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104bb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104bbc:	d004      	beq.n	8104bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8104bbe:	e054      	b.n	8104c6a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8104bc0:	f7fe f9e0 	bl	8102f84 <HAL_RCC_GetPCLK1Freq>
 8104bc4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104bc6:	e1f6      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104bc8:	4b29      	ldr	r3, [pc, #164]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104bca:	681b      	ldr	r3, [r3, #0]
 8104bcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104bd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104bd4:	d107      	bne.n	8104be6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104bd6:	f107 0318 	add.w	r3, r7, #24
 8104bda:	4618      	mov	r0, r3
 8104bdc:	f000 fa0a 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8104be0:	69fb      	ldr	r3, [r7, #28]
 8104be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104be4:	e1e7      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104be6:	2300      	movs	r3, #0
 8104be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104bea:	e1e4      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104bec:	4b20      	ldr	r3, [pc, #128]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104bee:	681b      	ldr	r3, [r3, #0]
 8104bf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104bf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104bf8:	d107      	bne.n	8104c0a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104bfa:	f107 030c 	add.w	r3, r7, #12
 8104bfe:	4618      	mov	r0, r3
 8104c00:	f000 fb4c 	bl	810529c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8104c04:	693b      	ldr	r3, [r7, #16]
 8104c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104c08:	e1d5      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104c0a:	2300      	movs	r3, #0
 8104c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104c0e:	e1d2      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8104c10:	4b17      	ldr	r3, [pc, #92]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104c12:	681b      	ldr	r3, [r3, #0]
 8104c14:	f003 0304 	and.w	r3, r3, #4
 8104c18:	2b04      	cmp	r3, #4
 8104c1a:	d109      	bne.n	8104c30 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104c1c:	4b14      	ldr	r3, [pc, #80]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104c1e:	681b      	ldr	r3, [r3, #0]
 8104c20:	08db      	lsrs	r3, r3, #3
 8104c22:	f003 0303 	and.w	r3, r3, #3
 8104c26:	4a13      	ldr	r2, [pc, #76]	@ (8104c74 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8104c28:	fa22 f303 	lsr.w	r3, r2, r3
 8104c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104c2e:	e1c2      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104c30:	2300      	movs	r3, #0
 8104c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104c34:	e1bf      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8104c36:	4b0e      	ldr	r3, [pc, #56]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104c38:	681b      	ldr	r3, [r3, #0]
 8104c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104c3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104c42:	d102      	bne.n	8104c4a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8104c44:	4b0c      	ldr	r3, [pc, #48]	@ (8104c78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8104c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104c48:	e1b5      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104c4a:	2300      	movs	r3, #0
 8104c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104c4e:	e1b2      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8104c50:	4b07      	ldr	r3, [pc, #28]	@ (8104c70 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8104c52:	681b      	ldr	r3, [r3, #0]
 8104c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104c58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104c5c:	d102      	bne.n	8104c64 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8104c5e:	4b07      	ldr	r3, [pc, #28]	@ (8104c7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8104c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104c62:	e1a8      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104c64:	2300      	movs	r3, #0
 8104c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104c68:	e1a5      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104c6a:	2300      	movs	r3, #0
 8104c6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104c6e:	e1a2      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104c70:	58024400 	.word	0x58024400
 8104c74:	03d09000 	.word	0x03d09000
 8104c78:	003d0900 	.word	0x003d0900
 8104c7c:	017d7840 	.word	0x017d7840
 8104c80:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8104c84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104c88:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8104c8c:	430b      	orrs	r3, r1
 8104c8e:	d173      	bne.n	8104d78 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8104c90:	4b9c      	ldr	r3, [pc, #624]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104c94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8104c98:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104c9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104ca0:	d02f      	beq.n	8104d02 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8104ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104ca4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104ca8:	d863      	bhi.n	8104d72 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8104caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104cac:	2b00      	cmp	r3, #0
 8104cae:	d004      	beq.n	8104cba <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8104cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104cb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104cb6:	d012      	beq.n	8104cde <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8104cb8:	e05b      	b.n	8104d72 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104cba:	4b92      	ldr	r3, [pc, #584]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104cbc:	681b      	ldr	r3, [r3, #0]
 8104cbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104cc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104cc6:	d107      	bne.n	8104cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104cc8:	f107 0318 	add.w	r3, r7, #24
 8104ccc:	4618      	mov	r0, r3
 8104cce:	f000 f991 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8104cd2:	69bb      	ldr	r3, [r7, #24]
 8104cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104cd6:	e16e      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104cd8:	2300      	movs	r3, #0
 8104cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104cdc:	e16b      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104cde:	4b89      	ldr	r3, [pc, #548]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104ce0:	681b      	ldr	r3, [r3, #0]
 8104ce2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104ce6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104cea:	d107      	bne.n	8104cfc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104cec:	f107 030c 	add.w	r3, r7, #12
 8104cf0:	4618      	mov	r0, r3
 8104cf2:	f000 fad3 	bl	810529c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8104cf6:	697b      	ldr	r3, [r7, #20]
 8104cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104cfa:	e15c      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104cfc:	2300      	movs	r3, #0
 8104cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104d00:	e159      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8104d02:	4b80      	ldr	r3, [pc, #512]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104d06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8104d0a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104d0c:	4b7d      	ldr	r3, [pc, #500]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104d0e:	681b      	ldr	r3, [r3, #0]
 8104d10:	f003 0304 	and.w	r3, r3, #4
 8104d14:	2b04      	cmp	r3, #4
 8104d16:	d10c      	bne.n	8104d32 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8104d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104d1a:	2b00      	cmp	r3, #0
 8104d1c:	d109      	bne.n	8104d32 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104d1e:	4b79      	ldr	r3, [pc, #484]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104d20:	681b      	ldr	r3, [r3, #0]
 8104d22:	08db      	lsrs	r3, r3, #3
 8104d24:	f003 0303 	and.w	r3, r3, #3
 8104d28:	4a77      	ldr	r2, [pc, #476]	@ (8104f08 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8104d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8104d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104d30:	e01e      	b.n	8104d70 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8104d32:	4b74      	ldr	r3, [pc, #464]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104d34:	681b      	ldr	r3, [r3, #0]
 8104d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104d3e:	d106      	bne.n	8104d4e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8104d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104d42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104d46:	d102      	bne.n	8104d4e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8104d48:	4b70      	ldr	r3, [pc, #448]	@ (8104f0c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8104d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104d4c:	e010      	b.n	8104d70 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104d4e:	4b6d      	ldr	r3, [pc, #436]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104d50:	681b      	ldr	r3, [r3, #0]
 8104d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104d56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104d5a:	d106      	bne.n	8104d6a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8104d5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8104d5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104d62:	d102      	bne.n	8104d6a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8104d64:	4b6a      	ldr	r3, [pc, #424]	@ (8104f10 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8104d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8104d68:	e002      	b.n	8104d70 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8104d6a:	2300      	movs	r3, #0
 8104d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8104d6e:	e122      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104d70:	e121      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8104d72:	2300      	movs	r3, #0
 8104d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104d76:	e11e      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8104d78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104d7c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8104d80:	430b      	orrs	r3, r1
 8104d82:	d133      	bne.n	8104dec <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8104d84:	4b5f      	ldr	r3, [pc, #380]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104d88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8104d8c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104d90:	2b00      	cmp	r3, #0
 8104d92:	d004      	beq.n	8104d9e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8104d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104d96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104d9a:	d012      	beq.n	8104dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8104d9c:	e023      	b.n	8104de6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104d9e:	4b59      	ldr	r3, [pc, #356]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104da0:	681b      	ldr	r3, [r3, #0]
 8104da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104da6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104daa:	d107      	bne.n	8104dbc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104dac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104db0:	4618      	mov	r0, r3
 8104db2:	f000 fbc7 	bl	8105544 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104dba:	e0fc      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104dbc:	2300      	movs	r3, #0
 8104dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104dc0:	e0f9      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104dc2:	4b50      	ldr	r3, [pc, #320]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104dc4:	681b      	ldr	r3, [r3, #0]
 8104dc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104dca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104dce:	d107      	bne.n	8104de0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104dd0:	f107 0318 	add.w	r3, r7, #24
 8104dd4:	4618      	mov	r0, r3
 8104dd6:	f000 f90d 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8104dda:	6a3b      	ldr	r3, [r7, #32]
 8104ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104dde:	e0ea      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104de0:	2300      	movs	r3, #0
 8104de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104de4:	e0e7      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8104de6:	2300      	movs	r3, #0
 8104de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104dea:	e0e4      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8104dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104df0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8104df4:	430b      	orrs	r3, r1
 8104df6:	f040 808d 	bne.w	8104f14 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8104dfa:	4b42      	ldr	r3, [pc, #264]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104dfe:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8104e02:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8104e0a:	d06b      	beq.n	8104ee4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8104e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8104e12:	d874      	bhi.n	8104efe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8104e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104e1a:	d056      	beq.n	8104eca <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8104e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8104e22:	d86c      	bhi.n	8104efe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8104e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104e2a:	d03b      	beq.n	8104ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8104e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104e32:	d864      	bhi.n	8104efe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8104e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104e3a:	d021      	beq.n	8104e80 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8104e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104e42:	d85c      	bhi.n	8104efe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8104e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e46:	2b00      	cmp	r3, #0
 8104e48:	d004      	beq.n	8104e54 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8104e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104e4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104e50:	d004      	beq.n	8104e5c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8104e52:	e054      	b.n	8104efe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8104e54:	f000 f8b8 	bl	8104fc8 <HAL_RCCEx_GetD3PCLK1Freq>
 8104e58:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8104e5a:	e0ac      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104e5c:	4b29      	ldr	r3, [pc, #164]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104e5e:	681b      	ldr	r3, [r3, #0]
 8104e60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104e64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104e68:	d107      	bne.n	8104e7a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104e6a:	f107 0318 	add.w	r3, r7, #24
 8104e6e:	4618      	mov	r0, r3
 8104e70:	f000 f8c0 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8104e74:	69fb      	ldr	r3, [r7, #28]
 8104e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104e78:	e09d      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104e7a:	2300      	movs	r3, #0
 8104e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104e7e:	e09a      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104e80:	4b20      	ldr	r3, [pc, #128]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104e82:	681b      	ldr	r3, [r3, #0]
 8104e84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8104e88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104e8c:	d107      	bne.n	8104e9e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104e8e:	f107 030c 	add.w	r3, r7, #12
 8104e92:	4618      	mov	r0, r3
 8104e94:	f000 fa02 	bl	810529c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8104e98:	693b      	ldr	r3, [r7, #16]
 8104e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104e9c:	e08b      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104e9e:	2300      	movs	r3, #0
 8104ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104ea2:	e088      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8104ea4:	4b17      	ldr	r3, [pc, #92]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104ea6:	681b      	ldr	r3, [r3, #0]
 8104ea8:	f003 0304 	and.w	r3, r3, #4
 8104eac:	2b04      	cmp	r3, #4
 8104eae:	d109      	bne.n	8104ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104eb0:	4b14      	ldr	r3, [pc, #80]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104eb2:	681b      	ldr	r3, [r3, #0]
 8104eb4:	08db      	lsrs	r3, r3, #3
 8104eb6:	f003 0303 	and.w	r3, r3, #3
 8104eba:	4a13      	ldr	r2, [pc, #76]	@ (8104f08 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8104ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8104ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104ec2:	e078      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104ec4:	2300      	movs	r3, #0
 8104ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104ec8:	e075      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8104eca:	4b0e      	ldr	r3, [pc, #56]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104ecc:	681b      	ldr	r3, [r3, #0]
 8104ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104ed6:	d102      	bne.n	8104ede <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8104ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8104f0c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8104eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104edc:	e06b      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104ede:	2300      	movs	r3, #0
 8104ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104ee2:	e068      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8104ee4:	4b07      	ldr	r3, [pc, #28]	@ (8104f04 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8104ee6:	681b      	ldr	r3, [r3, #0]
 8104ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104eec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104ef0:	d102      	bne.n	8104ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8104ef2:	4b07      	ldr	r3, [pc, #28]	@ (8104f10 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8104ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104ef6:	e05e      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104ef8:	2300      	movs	r3, #0
 8104efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104efc:	e05b      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8104efe:	2300      	movs	r3, #0
 8104f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104f02:	e058      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8104f04:	58024400 	.word	0x58024400
 8104f08:	03d09000 	.word	0x03d09000
 8104f0c:	003d0900 	.word	0x003d0900
 8104f10:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8104f14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8104f18:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8104f1c:	430b      	orrs	r3, r1
 8104f1e:	d148      	bne.n	8104fb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8104f20:	4b27      	ldr	r3, [pc, #156]	@ (8104fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104f24:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8104f28:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8104f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104f2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104f30:	d02a      	beq.n	8104f88 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8104f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104f34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104f38:	d838      	bhi.n	8104fac <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8104f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104f3c:	2b00      	cmp	r3, #0
 8104f3e:	d004      	beq.n	8104f4a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8104f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104f42:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104f46:	d00d      	beq.n	8104f64 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8104f48:	e030      	b.n	8104fac <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8104f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8104fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104f4c:	681b      	ldr	r3, [r3, #0]
 8104f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104f52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104f56:	d102      	bne.n	8104f5e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8104f58:	4b1a      	ldr	r3, [pc, #104]	@ (8104fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8104f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104f5c:	e02b      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104f5e:	2300      	movs	r3, #0
 8104f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104f62:	e028      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104f64:	4b16      	ldr	r3, [pc, #88]	@ (8104fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104f66:	681b      	ldr	r3, [r3, #0]
 8104f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8104f6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104f70:	d107      	bne.n	8104f82 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104f72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8104f76:	4618      	mov	r0, r3
 8104f78:	f000 fae4 	bl	8105544 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8104f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104f80:	e019      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104f82:	2300      	movs	r3, #0
 8104f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104f86:	e016      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104f88:	4b0d      	ldr	r3, [pc, #52]	@ (8104fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8104f8a:	681b      	ldr	r3, [r3, #0]
 8104f8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8104f90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8104f94:	d107      	bne.n	8104fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104f96:	f107 0318 	add.w	r3, r7, #24
 8104f9a:	4618      	mov	r0, r3
 8104f9c:	f000 f82a 	bl	8104ff4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8104fa0:	69fb      	ldr	r3, [r7, #28]
 8104fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8104fa4:	e007      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8104fa6:	2300      	movs	r3, #0
 8104fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104faa:	e004      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8104fac:	2300      	movs	r3, #0
 8104fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8104fb0:	e001      	b.n	8104fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8104fb2:	2300      	movs	r3, #0
 8104fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8104fb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8104fb8:	4618      	mov	r0, r3
 8104fba:	3740      	adds	r7, #64	@ 0x40
 8104fbc:	46bd      	mov	sp, r7
 8104fbe:	bd80      	pop	{r7, pc}
 8104fc0:	58024400 	.word	0x58024400
 8104fc4:	017d7840 	.word	0x017d7840

08104fc8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8104fc8:	b580      	push	{r7, lr}
 8104fca:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8104fcc:	f7fd ffa8 	bl	8102f20 <HAL_RCC_GetHCLKFreq>
 8104fd0:	4602      	mov	r2, r0
 8104fd2:	4b06      	ldr	r3, [pc, #24]	@ (8104fec <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8104fd4:	6a1b      	ldr	r3, [r3, #32]
 8104fd6:	091b      	lsrs	r3, r3, #4
 8104fd8:	f003 0307 	and.w	r3, r3, #7
 8104fdc:	4904      	ldr	r1, [pc, #16]	@ (8104ff0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8104fde:	5ccb      	ldrb	r3, [r1, r3]
 8104fe0:	f003 031f 	and.w	r3, r3, #31
 8104fe4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8104fe8:	4618      	mov	r0, r3
 8104fea:	bd80      	pop	{r7, pc}
 8104fec:	58024400 	.word	0x58024400
 8104ff0:	08108a78 	.word	0x08108a78

08104ff4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8104ff4:	b480      	push	{r7}
 8104ff6:	b089      	sub	sp, #36	@ 0x24
 8104ff8:	af00      	add	r7, sp, #0
 8104ffa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104ffc:	4ba1      	ldr	r3, [pc, #644]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8104ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105000:	f003 0303 	and.w	r3, r3, #3
 8105004:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8105006:	4b9f      	ldr	r3, [pc, #636]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810500a:	0b1b      	lsrs	r3, r3, #12
 810500c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8105010:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8105012:	4b9c      	ldr	r3, [pc, #624]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105016:	091b      	lsrs	r3, r3, #4
 8105018:	f003 0301 	and.w	r3, r3, #1
 810501c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 810501e:	4b99      	ldr	r3, [pc, #612]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8105022:	08db      	lsrs	r3, r3, #3
 8105024:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105028:	693a      	ldr	r2, [r7, #16]
 810502a:	fb02 f303 	mul.w	r3, r2, r3
 810502e:	ee07 3a90 	vmov	s15, r3
 8105032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105036:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 810503a:	697b      	ldr	r3, [r7, #20]
 810503c:	2b00      	cmp	r3, #0
 810503e:	f000 8111 	beq.w	8105264 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8105042:	69bb      	ldr	r3, [r7, #24]
 8105044:	2b02      	cmp	r3, #2
 8105046:	f000 8083 	beq.w	8105150 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 810504a:	69bb      	ldr	r3, [r7, #24]
 810504c:	2b02      	cmp	r3, #2
 810504e:	f200 80a1 	bhi.w	8105194 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8105052:	69bb      	ldr	r3, [r7, #24]
 8105054:	2b00      	cmp	r3, #0
 8105056:	d003      	beq.n	8105060 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8105058:	69bb      	ldr	r3, [r7, #24]
 810505a:	2b01      	cmp	r3, #1
 810505c:	d056      	beq.n	810510c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 810505e:	e099      	b.n	8105194 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105060:	4b88      	ldr	r3, [pc, #544]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105062:	681b      	ldr	r3, [r3, #0]
 8105064:	f003 0320 	and.w	r3, r3, #32
 8105068:	2b00      	cmp	r3, #0
 810506a:	d02d      	beq.n	81050c8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810506c:	4b85      	ldr	r3, [pc, #532]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810506e:	681b      	ldr	r3, [r3, #0]
 8105070:	08db      	lsrs	r3, r3, #3
 8105072:	f003 0303 	and.w	r3, r3, #3
 8105076:	4a84      	ldr	r2, [pc, #528]	@ (8105288 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8105078:	fa22 f303 	lsr.w	r3, r2, r3
 810507c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810507e:	68bb      	ldr	r3, [r7, #8]
 8105080:	ee07 3a90 	vmov	s15, r3
 8105084:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105088:	697b      	ldr	r3, [r7, #20]
 810508a:	ee07 3a90 	vmov	s15, r3
 810508e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105096:	4b7b      	ldr	r3, [pc, #492]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810509a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810509e:	ee07 3a90 	vmov	s15, r3
 81050a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81050a6:	ed97 6a03 	vldr	s12, [r7, #12]
 81050aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 810528c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81050ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81050b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81050b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81050ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81050be:	ee67 7a27 	vmul.f32	s15, s14, s15
 81050c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 81050c6:	e087      	b.n	81051d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81050c8:	697b      	ldr	r3, [r7, #20]
 81050ca:	ee07 3a90 	vmov	s15, r3
 81050ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81050d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8105290 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 81050d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81050da:	4b6a      	ldr	r3, [pc, #424]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81050dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81050de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81050e2:	ee07 3a90 	vmov	s15, r3
 81050e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81050ea:	ed97 6a03 	vldr	s12, [r7, #12]
 81050ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 810528c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81050f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81050f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81050fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81050fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105106:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810510a:	e065      	b.n	81051d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810510c:	697b      	ldr	r3, [r7, #20]
 810510e:	ee07 3a90 	vmov	s15, r3
 8105112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105116:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8105294 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810511a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810511e:	4b59      	ldr	r3, [pc, #356]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105126:	ee07 3a90 	vmov	s15, r3
 810512a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810512e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105132:	eddf 5a56 	vldr	s11, [pc, #344]	@ 810528c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810513a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810513e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105146:	ee67 7a27 	vmul.f32	s15, s14, s15
 810514a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810514e:	e043      	b.n	81051d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105150:	697b      	ldr	r3, [r7, #20]
 8105152:	ee07 3a90 	vmov	s15, r3
 8105156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810515a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8105298 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 810515e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105162:	4b48      	ldr	r3, [pc, #288]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810516a:	ee07 3a90 	vmov	s15, r3
 810516e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105172:	ed97 6a03 	vldr	s12, [r7, #12]
 8105176:	eddf 5a45 	vldr	s11, [pc, #276]	@ 810528c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810517a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810517e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105182:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810518a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810518e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105192:	e021      	b.n	81051d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105194:	697b      	ldr	r3, [r7, #20]
 8105196:	ee07 3a90 	vmov	s15, r3
 810519a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810519e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8105294 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81051a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81051a6:	4b37      	ldr	r3, [pc, #220]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81051a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81051aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81051ae:	ee07 3a90 	vmov	s15, r3
 81051b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81051b6:	ed97 6a03 	vldr	s12, [r7, #12]
 81051ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 810528c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81051be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81051c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81051c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81051ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81051ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 81051d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81051d6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 81051d8:	4b2a      	ldr	r3, [pc, #168]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81051da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81051dc:	0a5b      	lsrs	r3, r3, #9
 81051de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81051e2:	ee07 3a90 	vmov	s15, r3
 81051e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81051ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81051ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 81051f2:	edd7 6a07 	vldr	s13, [r7, #28]
 81051f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81051fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81051fe:	ee17 2a90 	vmov	r2, s15
 8105202:	687b      	ldr	r3, [r7, #4]
 8105204:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8105206:	4b1f      	ldr	r3, [pc, #124]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810520a:	0c1b      	lsrs	r3, r3, #16
 810520c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105210:	ee07 3a90 	vmov	s15, r3
 8105214:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105218:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810521c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105220:	edd7 6a07 	vldr	s13, [r7, #28]
 8105224:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105228:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810522c:	ee17 2a90 	vmov	r2, s15
 8105230:	687b      	ldr	r3, [r7, #4]
 8105232:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8105234:	4b13      	ldr	r3, [pc, #76]	@ (8105284 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105238:	0e1b      	lsrs	r3, r3, #24
 810523a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810523e:	ee07 3a90 	vmov	s15, r3
 8105242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105246:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810524a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810524e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105252:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105256:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810525a:	ee17 2a90 	vmov	r2, s15
 810525e:	687b      	ldr	r3, [r7, #4]
 8105260:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8105262:	e008      	b.n	8105276 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8105264:	687b      	ldr	r3, [r7, #4]
 8105266:	2200      	movs	r2, #0
 8105268:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 810526a:	687b      	ldr	r3, [r7, #4]
 810526c:	2200      	movs	r2, #0
 810526e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8105270:	687b      	ldr	r3, [r7, #4]
 8105272:	2200      	movs	r2, #0
 8105274:	609a      	str	r2, [r3, #8]
}
 8105276:	bf00      	nop
 8105278:	3724      	adds	r7, #36	@ 0x24
 810527a:	46bd      	mov	sp, r7
 810527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105280:	4770      	bx	lr
 8105282:	bf00      	nop
 8105284:	58024400 	.word	0x58024400
 8105288:	03d09000 	.word	0x03d09000
 810528c:	46000000 	.word	0x46000000
 8105290:	4c742400 	.word	0x4c742400
 8105294:	4a742400 	.word	0x4a742400
 8105298:	4bbebc20 	.word	0x4bbebc20

0810529c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 810529c:	b480      	push	{r7}
 810529e:	b089      	sub	sp, #36	@ 0x24
 81052a0:	af00      	add	r7, sp, #0
 81052a2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81052a4:	4ba1      	ldr	r3, [pc, #644]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81052a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81052a8:	f003 0303 	and.w	r3, r3, #3
 81052ac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 81052ae:	4b9f      	ldr	r3, [pc, #636]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81052b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81052b2:	0d1b      	lsrs	r3, r3, #20
 81052b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81052b8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81052ba:	4b9c      	ldr	r3, [pc, #624]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81052bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81052be:	0a1b      	lsrs	r3, r3, #8
 81052c0:	f003 0301 	and.w	r3, r3, #1
 81052c4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81052c6:	4b99      	ldr	r3, [pc, #612]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81052c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81052ca:	08db      	lsrs	r3, r3, #3
 81052cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81052d0:	693a      	ldr	r2, [r7, #16]
 81052d2:	fb02 f303 	mul.w	r3, r2, r3
 81052d6:	ee07 3a90 	vmov	s15, r3
 81052da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81052de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81052e2:	697b      	ldr	r3, [r7, #20]
 81052e4:	2b00      	cmp	r3, #0
 81052e6:	f000 8111 	beq.w	810550c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81052ea:	69bb      	ldr	r3, [r7, #24]
 81052ec:	2b02      	cmp	r3, #2
 81052ee:	f000 8083 	beq.w	81053f8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81052f2:	69bb      	ldr	r3, [r7, #24]
 81052f4:	2b02      	cmp	r3, #2
 81052f6:	f200 80a1 	bhi.w	810543c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81052fa:	69bb      	ldr	r3, [r7, #24]
 81052fc:	2b00      	cmp	r3, #0
 81052fe:	d003      	beq.n	8105308 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8105300:	69bb      	ldr	r3, [r7, #24]
 8105302:	2b01      	cmp	r3, #1
 8105304:	d056      	beq.n	81053b4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8105306:	e099      	b.n	810543c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105308:	4b88      	ldr	r3, [pc, #544]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810530a:	681b      	ldr	r3, [r3, #0]
 810530c:	f003 0320 	and.w	r3, r3, #32
 8105310:	2b00      	cmp	r3, #0
 8105312:	d02d      	beq.n	8105370 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105314:	4b85      	ldr	r3, [pc, #532]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105316:	681b      	ldr	r3, [r3, #0]
 8105318:	08db      	lsrs	r3, r3, #3
 810531a:	f003 0303 	and.w	r3, r3, #3
 810531e:	4a84      	ldr	r2, [pc, #528]	@ (8105530 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8105320:	fa22 f303 	lsr.w	r3, r2, r3
 8105324:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105326:	68bb      	ldr	r3, [r7, #8]
 8105328:	ee07 3a90 	vmov	s15, r3
 810532c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105330:	697b      	ldr	r3, [r7, #20]
 8105332:	ee07 3a90 	vmov	s15, r3
 8105336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810533a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810533e:	4b7b      	ldr	r3, [pc, #492]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105346:	ee07 3a90 	vmov	s15, r3
 810534a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810534e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105352:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8105534 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810535a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810535e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105366:	ee67 7a27 	vmul.f32	s15, s14, s15
 810536a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 810536e:	e087      	b.n	8105480 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105370:	697b      	ldr	r3, [r7, #20]
 8105372:	ee07 3a90 	vmov	s15, r3
 8105376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810537a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8105538 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 810537e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105382:	4b6a      	ldr	r3, [pc, #424]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810538a:	ee07 3a90 	vmov	s15, r3
 810538e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105392:	ed97 6a03 	vldr	s12, [r7, #12]
 8105396:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8105534 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810539a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810539e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81053a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81053a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81053aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81053ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81053b2:	e065      	b.n	8105480 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81053b4:	697b      	ldr	r3, [r7, #20]
 81053b6:	ee07 3a90 	vmov	s15, r3
 81053ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81053be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 810553c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81053c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81053c6:	4b59      	ldr	r3, [pc, #356]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81053c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81053ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81053ce:	ee07 3a90 	vmov	s15, r3
 81053d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81053d6:	ed97 6a03 	vldr	s12, [r7, #12]
 81053da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8105534 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81053de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81053e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81053e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81053ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81053ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 81053f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81053f6:	e043      	b.n	8105480 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81053f8:	697b      	ldr	r3, [r7, #20]
 81053fa:	ee07 3a90 	vmov	s15, r3
 81053fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105402:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8105540 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8105406:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810540a:	4b48      	ldr	r3, [pc, #288]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810540c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810540e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105412:	ee07 3a90 	vmov	s15, r3
 8105416:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810541a:	ed97 6a03 	vldr	s12, [r7, #12]
 810541e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8105534 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105422:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105426:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810542a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810542e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105432:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105436:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810543a:	e021      	b.n	8105480 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810543c:	697b      	ldr	r3, [r7, #20]
 810543e:	ee07 3a90 	vmov	s15, r3
 8105442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105446:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 810553c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810544a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810544e:	4b37      	ldr	r3, [pc, #220]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105456:	ee07 3a90 	vmov	s15, r3
 810545a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810545e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105462:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8105534 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105466:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810546a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810546e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105476:	ee67 7a27 	vmul.f32	s15, s14, s15
 810547a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810547e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8105480:	4b2a      	ldr	r3, [pc, #168]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105484:	0a5b      	lsrs	r3, r3, #9
 8105486:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810548a:	ee07 3a90 	vmov	s15, r3
 810548e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105492:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105496:	ee37 7a87 	vadd.f32	s14, s15, s14
 810549a:	edd7 6a07 	vldr	s13, [r7, #28]
 810549e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81054a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81054a6:	ee17 2a90 	vmov	r2, s15
 81054aa:	687b      	ldr	r3, [r7, #4]
 81054ac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 81054ae:	4b1f      	ldr	r3, [pc, #124]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81054b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81054b2:	0c1b      	lsrs	r3, r3, #16
 81054b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81054b8:	ee07 3a90 	vmov	s15, r3
 81054bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81054c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81054c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 81054c8:	edd7 6a07 	vldr	s13, [r7, #28]
 81054cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81054d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81054d4:	ee17 2a90 	vmov	r2, s15
 81054d8:	687b      	ldr	r3, [r7, #4]
 81054da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 81054dc:	4b13      	ldr	r3, [pc, #76]	@ (810552c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81054de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81054e0:	0e1b      	lsrs	r3, r3, #24
 81054e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81054e6:	ee07 3a90 	vmov	s15, r3
 81054ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81054ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81054f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 81054f6:	edd7 6a07 	vldr	s13, [r7, #28]
 81054fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81054fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105502:	ee17 2a90 	vmov	r2, s15
 8105506:	687b      	ldr	r3, [r7, #4]
 8105508:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 810550a:	e008      	b.n	810551e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 810550c:	687b      	ldr	r3, [r7, #4]
 810550e:	2200      	movs	r2, #0
 8105510:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8105512:	687b      	ldr	r3, [r7, #4]
 8105514:	2200      	movs	r2, #0
 8105516:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105518:	687b      	ldr	r3, [r7, #4]
 810551a:	2200      	movs	r2, #0
 810551c:	609a      	str	r2, [r3, #8]
}
 810551e:	bf00      	nop
 8105520:	3724      	adds	r7, #36	@ 0x24
 8105522:	46bd      	mov	sp, r7
 8105524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105528:	4770      	bx	lr
 810552a:	bf00      	nop
 810552c:	58024400 	.word	0x58024400
 8105530:	03d09000 	.word	0x03d09000
 8105534:	46000000 	.word	0x46000000
 8105538:	4c742400 	.word	0x4c742400
 810553c:	4a742400 	.word	0x4a742400
 8105540:	4bbebc20 	.word	0x4bbebc20

08105544 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8105544:	b480      	push	{r7}
 8105546:	b089      	sub	sp, #36	@ 0x24
 8105548:	af00      	add	r7, sp, #0
 810554a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810554c:	4ba0      	ldr	r3, [pc, #640]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810554e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105550:	f003 0303 	and.w	r3, r3, #3
 8105554:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8105556:	4b9e      	ldr	r3, [pc, #632]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810555a:	091b      	lsrs	r3, r3, #4
 810555c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8105560:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8105562:	4b9b      	ldr	r3, [pc, #620]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105566:	f003 0301 	and.w	r3, r3, #1
 810556a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 810556c:	4b98      	ldr	r3, [pc, #608]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810556e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8105570:	08db      	lsrs	r3, r3, #3
 8105572:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105576:	693a      	ldr	r2, [r7, #16]
 8105578:	fb02 f303 	mul.w	r3, r2, r3
 810557c:	ee07 3a90 	vmov	s15, r3
 8105580:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105584:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8105588:	697b      	ldr	r3, [r7, #20]
 810558a:	2b00      	cmp	r3, #0
 810558c:	f000 8111 	beq.w	81057b2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8105590:	69bb      	ldr	r3, [r7, #24]
 8105592:	2b02      	cmp	r3, #2
 8105594:	f000 8083 	beq.w	810569e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8105598:	69bb      	ldr	r3, [r7, #24]
 810559a:	2b02      	cmp	r3, #2
 810559c:	f200 80a1 	bhi.w	81056e2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 81055a0:	69bb      	ldr	r3, [r7, #24]
 81055a2:	2b00      	cmp	r3, #0
 81055a4:	d003      	beq.n	81055ae <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 81055a6:	69bb      	ldr	r3, [r7, #24]
 81055a8:	2b01      	cmp	r3, #1
 81055aa:	d056      	beq.n	810565a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 81055ac:	e099      	b.n	81056e2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81055ae:	4b88      	ldr	r3, [pc, #544]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81055b0:	681b      	ldr	r3, [r3, #0]
 81055b2:	f003 0320 	and.w	r3, r3, #32
 81055b6:	2b00      	cmp	r3, #0
 81055b8:	d02d      	beq.n	8105616 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81055ba:	4b85      	ldr	r3, [pc, #532]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81055bc:	681b      	ldr	r3, [r3, #0]
 81055be:	08db      	lsrs	r3, r3, #3
 81055c0:	f003 0303 	and.w	r3, r3, #3
 81055c4:	4a83      	ldr	r2, [pc, #524]	@ (81057d4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 81055c6:	fa22 f303 	lsr.w	r3, r2, r3
 81055ca:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81055cc:	68bb      	ldr	r3, [r7, #8]
 81055ce:	ee07 3a90 	vmov	s15, r3
 81055d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81055d6:	697b      	ldr	r3, [r7, #20]
 81055d8:	ee07 3a90 	vmov	s15, r3
 81055dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81055e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81055e4:	4b7a      	ldr	r3, [pc, #488]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81055e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81055e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81055ec:	ee07 3a90 	vmov	s15, r3
 81055f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81055f4:	ed97 6a03 	vldr	s12, [r7, #12]
 81055f8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 81057d8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81055fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105600:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105604:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105608:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810560c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105610:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8105614:	e087      	b.n	8105726 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105616:	697b      	ldr	r3, [r7, #20]
 8105618:	ee07 3a90 	vmov	s15, r3
 810561c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105620:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 81057dc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8105624:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105628:	4b69      	ldr	r3, [pc, #420]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810562a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810562c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105630:	ee07 3a90 	vmov	s15, r3
 8105634:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105638:	ed97 6a03 	vldr	s12, [r7, #12]
 810563c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 81057d8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105640:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105644:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105648:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810564c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105654:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105658:	e065      	b.n	8105726 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810565a:	697b      	ldr	r3, [r7, #20]
 810565c:	ee07 3a90 	vmov	s15, r3
 8105660:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105664:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 81057e0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8105668:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810566c:	4b58      	ldr	r3, [pc, #352]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810566e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105674:	ee07 3a90 	vmov	s15, r3
 8105678:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810567c:	ed97 6a03 	vldr	s12, [r7, #12]
 8105680:	eddf 5a55 	vldr	s11, [pc, #340]	@ 81057d8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105684:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105688:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810568c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105690:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105694:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105698:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810569c:	e043      	b.n	8105726 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810569e:	697b      	ldr	r3, [r7, #20]
 81056a0:	ee07 3a90 	vmov	s15, r3
 81056a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81056a8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 81057e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 81056ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81056b0:	4b47      	ldr	r3, [pc, #284]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81056b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81056b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81056b8:	ee07 3a90 	vmov	s15, r3
 81056bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81056c0:	ed97 6a03 	vldr	s12, [r7, #12]
 81056c4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 81057d8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81056c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81056cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81056d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81056d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81056d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 81056dc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81056e0:	e021      	b.n	8105726 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81056e2:	697b      	ldr	r3, [r7, #20]
 81056e4:	ee07 3a90 	vmov	s15, r3
 81056e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81056ec:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 81057dc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 81056f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81056f4:	4b36      	ldr	r3, [pc, #216]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81056f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81056f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81056fc:	ee07 3a90 	vmov	s15, r3
 8105700:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105704:	ed97 6a03 	vldr	s12, [r7, #12]
 8105708:	eddf 5a33 	vldr	s11, [pc, #204]	@ 81057d8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810570c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105710:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105714:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105718:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810571c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105720:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8105724:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8105726:	4b2a      	ldr	r3, [pc, #168]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810572a:	0a5b      	lsrs	r3, r3, #9
 810572c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105730:	ee07 3a90 	vmov	s15, r3
 8105734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105738:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810573c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105740:	edd7 6a07 	vldr	s13, [r7, #28]
 8105744:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105748:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810574c:	ee17 2a90 	vmov	r2, s15
 8105750:	687b      	ldr	r3, [r7, #4]
 8105752:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8105754:	4b1e      	ldr	r3, [pc, #120]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105758:	0c1b      	lsrs	r3, r3, #16
 810575a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810575e:	ee07 3a90 	vmov	s15, r3
 8105762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105766:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810576a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810576e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105772:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105776:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810577a:	ee17 2a90 	vmov	r2, s15
 810577e:	687b      	ldr	r3, [r7, #4]
 8105780:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8105782:	4b13      	ldr	r3, [pc, #76]	@ (81057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105786:	0e1b      	lsrs	r3, r3, #24
 8105788:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810578c:	ee07 3a90 	vmov	s15, r3
 8105790:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105794:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8105798:	ee37 7a87 	vadd.f32	s14, s15, s14
 810579c:	edd7 6a07 	vldr	s13, [r7, #28]
 81057a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81057a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81057a8:	ee17 2a90 	vmov	r2, s15
 81057ac:	687b      	ldr	r3, [r7, #4]
 81057ae:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 81057b0:	e008      	b.n	81057c4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 81057b2:	687b      	ldr	r3, [r7, #4]
 81057b4:	2200      	movs	r2, #0
 81057b6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 81057b8:	687b      	ldr	r3, [r7, #4]
 81057ba:	2200      	movs	r2, #0
 81057bc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 81057be:	687b      	ldr	r3, [r7, #4]
 81057c0:	2200      	movs	r2, #0
 81057c2:	609a      	str	r2, [r3, #8]
}
 81057c4:	bf00      	nop
 81057c6:	3724      	adds	r7, #36	@ 0x24
 81057c8:	46bd      	mov	sp, r7
 81057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81057ce:	4770      	bx	lr
 81057d0:	58024400 	.word	0x58024400
 81057d4:	03d09000 	.word	0x03d09000
 81057d8:	46000000 	.word	0x46000000
 81057dc:	4c742400 	.word	0x4c742400
 81057e0:	4a742400 	.word	0x4a742400
 81057e4:	4bbebc20 	.word	0x4bbebc20

081057e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81057e8:	b580      	push	{r7, lr}
 81057ea:	b084      	sub	sp, #16
 81057ec:	af00      	add	r7, sp, #0
 81057ee:	6078      	str	r0, [r7, #4]
 81057f0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81057f2:	2300      	movs	r3, #0
 81057f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81057f6:	4b54      	ldr	r3, [pc, #336]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81057f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81057fa:	f003 0303 	and.w	r3, r3, #3
 81057fe:	2b03      	cmp	r3, #3
 8105800:	d101      	bne.n	8105806 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8105802:	2301      	movs	r3, #1
 8105804:	e09b      	b.n	810593e <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8105806:	4b50      	ldr	r3, [pc, #320]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105808:	681b      	ldr	r3, [r3, #0]
 810580a:	4a4f      	ldr	r2, [pc, #316]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 810580c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8105810:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105812:	f7fc fbdf 	bl	8101fd4 <HAL_GetTick>
 8105816:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105818:	e008      	b.n	810582c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810581a:	f7fc fbdb 	bl	8101fd4 <HAL_GetTick>
 810581e:	4602      	mov	r2, r0
 8105820:	68bb      	ldr	r3, [r7, #8]
 8105822:	1ad3      	subs	r3, r2, r3
 8105824:	2b02      	cmp	r3, #2
 8105826:	d901      	bls.n	810582c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105828:	2303      	movs	r3, #3
 810582a:	e088      	b.n	810593e <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810582c:	4b46      	ldr	r3, [pc, #280]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 810582e:	681b      	ldr	r3, [r3, #0]
 8105830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8105834:	2b00      	cmp	r3, #0
 8105836:	d1f0      	bne.n	810581a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8105838:	4b43      	ldr	r3, [pc, #268]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 810583a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810583c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8105840:	687b      	ldr	r3, [r7, #4]
 8105842:	681b      	ldr	r3, [r3, #0]
 8105844:	031b      	lsls	r3, r3, #12
 8105846:	4940      	ldr	r1, [pc, #256]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105848:	4313      	orrs	r3, r2
 810584a:	628b      	str	r3, [r1, #40]	@ 0x28
 810584c:	687b      	ldr	r3, [r7, #4]
 810584e:	685b      	ldr	r3, [r3, #4]
 8105850:	3b01      	subs	r3, #1
 8105852:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105856:	687b      	ldr	r3, [r7, #4]
 8105858:	689b      	ldr	r3, [r3, #8]
 810585a:	3b01      	subs	r3, #1
 810585c:	025b      	lsls	r3, r3, #9
 810585e:	b29b      	uxth	r3, r3
 8105860:	431a      	orrs	r2, r3
 8105862:	687b      	ldr	r3, [r7, #4]
 8105864:	68db      	ldr	r3, [r3, #12]
 8105866:	3b01      	subs	r3, #1
 8105868:	041b      	lsls	r3, r3, #16
 810586a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810586e:	431a      	orrs	r2, r3
 8105870:	687b      	ldr	r3, [r7, #4]
 8105872:	691b      	ldr	r3, [r3, #16]
 8105874:	3b01      	subs	r3, #1
 8105876:	061b      	lsls	r3, r3, #24
 8105878:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 810587c:	4932      	ldr	r1, [pc, #200]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 810587e:	4313      	orrs	r3, r2
 8105880:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8105882:	4b31      	ldr	r3, [pc, #196]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105886:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 810588a:	687b      	ldr	r3, [r7, #4]
 810588c:	695b      	ldr	r3, [r3, #20]
 810588e:	492e      	ldr	r1, [pc, #184]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105890:	4313      	orrs	r3, r2
 8105892:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8105894:	4b2c      	ldr	r3, [pc, #176]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105898:	f023 0220 	bic.w	r2, r3, #32
 810589c:	687b      	ldr	r3, [r7, #4]
 810589e:	699b      	ldr	r3, [r3, #24]
 81058a0:	4929      	ldr	r1, [pc, #164]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058a2:	4313      	orrs	r3, r2
 81058a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81058a6:	4b28      	ldr	r3, [pc, #160]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81058aa:	4a27      	ldr	r2, [pc, #156]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058ac:	f023 0310 	bic.w	r3, r3, #16
 81058b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81058b2:	4b25      	ldr	r3, [pc, #148]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81058b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81058ba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81058be:	687a      	ldr	r2, [r7, #4]
 81058c0:	69d2      	ldr	r2, [r2, #28]
 81058c2:	00d2      	lsls	r2, r2, #3
 81058c4:	4920      	ldr	r1, [pc, #128]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058c6:	4313      	orrs	r3, r2
 81058c8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81058ca:	4b1f      	ldr	r3, [pc, #124]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81058ce:	4a1e      	ldr	r2, [pc, #120]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058d0:	f043 0310 	orr.w	r3, r3, #16
 81058d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81058d6:	683b      	ldr	r3, [r7, #0]
 81058d8:	2b00      	cmp	r3, #0
 81058da:	d106      	bne.n	81058ea <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81058dc:	4b1a      	ldr	r3, [pc, #104]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81058e0:	4a19      	ldr	r2, [pc, #100]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 81058e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81058e8:	e00f      	b.n	810590a <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81058ea:	683b      	ldr	r3, [r7, #0]
 81058ec:	2b01      	cmp	r3, #1
 81058ee:	d106      	bne.n	81058fe <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81058f0:	4b15      	ldr	r3, [pc, #84]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81058f4:	4a14      	ldr	r2, [pc, #80]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 81058f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 81058fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81058fc:	e005      	b.n	810590a <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81058fe:	4b12      	ldr	r3, [pc, #72]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105902:	4a11      	ldr	r2, [pc, #68]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105904:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8105908:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810590a:	4b0f      	ldr	r3, [pc, #60]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 810590c:	681b      	ldr	r3, [r3, #0]
 810590e:	4a0e      	ldr	r2, [pc, #56]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105910:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8105914:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105916:	f7fc fb5d 	bl	8101fd4 <HAL_GetTick>
 810591a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810591c:	e008      	b.n	8105930 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810591e:	f7fc fb59 	bl	8101fd4 <HAL_GetTick>
 8105922:	4602      	mov	r2, r0
 8105924:	68bb      	ldr	r3, [r7, #8]
 8105926:	1ad3      	subs	r3, r2, r3
 8105928:	2b02      	cmp	r3, #2
 810592a:	d901      	bls.n	8105930 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 810592c:	2303      	movs	r3, #3
 810592e:	e006      	b.n	810593e <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8105930:	4b05      	ldr	r3, [pc, #20]	@ (8105948 <RCCEx_PLL2_Config+0x160>)
 8105932:	681b      	ldr	r3, [r3, #0]
 8105934:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8105938:	2b00      	cmp	r3, #0
 810593a:	d0f0      	beq.n	810591e <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 810593c:	7bfb      	ldrb	r3, [r7, #15]
}
 810593e:	4618      	mov	r0, r3
 8105940:	3710      	adds	r7, #16
 8105942:	46bd      	mov	sp, r7
 8105944:	bd80      	pop	{r7, pc}
 8105946:	bf00      	nop
 8105948:	58024400 	.word	0x58024400

0810594c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 810594c:	b580      	push	{r7, lr}
 810594e:	b084      	sub	sp, #16
 8105950:	af00      	add	r7, sp, #0
 8105952:	6078      	str	r0, [r7, #4]
 8105954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105956:	2300      	movs	r3, #0
 8105958:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810595a:	4b54      	ldr	r3, [pc, #336]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 810595c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810595e:	f003 0303 	and.w	r3, r3, #3
 8105962:	2b03      	cmp	r3, #3
 8105964:	d101      	bne.n	810596a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8105966:	2301      	movs	r3, #1
 8105968:	e09b      	b.n	8105aa2 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810596a:	4b50      	ldr	r3, [pc, #320]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 810596c:	681b      	ldr	r3, [r3, #0]
 810596e:	4a4f      	ldr	r2, [pc, #316]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105970:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8105974:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105976:	f7fc fb2d 	bl	8101fd4 <HAL_GetTick>
 810597a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810597c:	e008      	b.n	8105990 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810597e:	f7fc fb29 	bl	8101fd4 <HAL_GetTick>
 8105982:	4602      	mov	r2, r0
 8105984:	68bb      	ldr	r3, [r7, #8]
 8105986:	1ad3      	subs	r3, r2, r3
 8105988:	2b02      	cmp	r3, #2
 810598a:	d901      	bls.n	8105990 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 810598c:	2303      	movs	r3, #3
 810598e:	e088      	b.n	8105aa2 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8105990:	4b46      	ldr	r3, [pc, #280]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105992:	681b      	ldr	r3, [r3, #0]
 8105994:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8105998:	2b00      	cmp	r3, #0
 810599a:	d1f0      	bne.n	810597e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 810599c:	4b43      	ldr	r3, [pc, #268]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 810599e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81059a0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81059a4:	687b      	ldr	r3, [r7, #4]
 81059a6:	681b      	ldr	r3, [r3, #0]
 81059a8:	051b      	lsls	r3, r3, #20
 81059aa:	4940      	ldr	r1, [pc, #256]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 81059ac:	4313      	orrs	r3, r2
 81059ae:	628b      	str	r3, [r1, #40]	@ 0x28
 81059b0:	687b      	ldr	r3, [r7, #4]
 81059b2:	685b      	ldr	r3, [r3, #4]
 81059b4:	3b01      	subs	r3, #1
 81059b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81059ba:	687b      	ldr	r3, [r7, #4]
 81059bc:	689b      	ldr	r3, [r3, #8]
 81059be:	3b01      	subs	r3, #1
 81059c0:	025b      	lsls	r3, r3, #9
 81059c2:	b29b      	uxth	r3, r3
 81059c4:	431a      	orrs	r2, r3
 81059c6:	687b      	ldr	r3, [r7, #4]
 81059c8:	68db      	ldr	r3, [r3, #12]
 81059ca:	3b01      	subs	r3, #1
 81059cc:	041b      	lsls	r3, r3, #16
 81059ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81059d2:	431a      	orrs	r2, r3
 81059d4:	687b      	ldr	r3, [r7, #4]
 81059d6:	691b      	ldr	r3, [r3, #16]
 81059d8:	3b01      	subs	r3, #1
 81059da:	061b      	lsls	r3, r3, #24
 81059dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81059e0:	4932      	ldr	r1, [pc, #200]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 81059e2:	4313      	orrs	r3, r2
 81059e4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81059e6:	4b31      	ldr	r3, [pc, #196]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 81059e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81059ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 81059ee:	687b      	ldr	r3, [r7, #4]
 81059f0:	695b      	ldr	r3, [r3, #20]
 81059f2:	492e      	ldr	r1, [pc, #184]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 81059f4:	4313      	orrs	r3, r2
 81059f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81059f8:	4b2c      	ldr	r3, [pc, #176]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 81059fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81059fc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8105a00:	687b      	ldr	r3, [r7, #4]
 8105a02:	699b      	ldr	r3, [r3, #24]
 8105a04:	4929      	ldr	r1, [pc, #164]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a06:	4313      	orrs	r3, r2
 8105a08:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8105a0a:	4b28      	ldr	r3, [pc, #160]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a0e:	4a27      	ldr	r2, [pc, #156]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8105a14:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8105a16:	4b25      	ldr	r3, [pc, #148]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8105a1a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8105a1e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8105a22:	687a      	ldr	r2, [r7, #4]
 8105a24:	69d2      	ldr	r2, [r2, #28]
 8105a26:	00d2      	lsls	r2, r2, #3
 8105a28:	4920      	ldr	r1, [pc, #128]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a2a:	4313      	orrs	r3, r2
 8105a2c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8105a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a32:	4a1e      	ldr	r2, [pc, #120]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8105a38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8105a3a:	683b      	ldr	r3, [r7, #0]
 8105a3c:	2b00      	cmp	r3, #0
 8105a3e:	d106      	bne.n	8105a4e <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8105a40:	4b1a      	ldr	r3, [pc, #104]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a44:	4a19      	ldr	r2, [pc, #100]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8105a4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8105a4c:	e00f      	b.n	8105a6e <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8105a4e:	683b      	ldr	r3, [r7, #0]
 8105a50:	2b01      	cmp	r3, #1
 8105a52:	d106      	bne.n	8105a62 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8105a54:	4b15      	ldr	r3, [pc, #84]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a58:	4a14      	ldr	r2, [pc, #80]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a5a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8105a5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8105a60:	e005      	b.n	8105a6e <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8105a62:	4b12      	ldr	r3, [pc, #72]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a66:	4a11      	ldr	r2, [pc, #68]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8105a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8105a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a70:	681b      	ldr	r3, [r3, #0]
 8105a72:	4a0e      	ldr	r2, [pc, #56]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8105a78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105a7a:	f7fc faab 	bl	8101fd4 <HAL_GetTick>
 8105a7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105a80:	e008      	b.n	8105a94 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8105a82:	f7fc faa7 	bl	8101fd4 <HAL_GetTick>
 8105a86:	4602      	mov	r2, r0
 8105a88:	68bb      	ldr	r3, [r7, #8]
 8105a8a:	1ad3      	subs	r3, r2, r3
 8105a8c:	2b02      	cmp	r3, #2
 8105a8e:	d901      	bls.n	8105a94 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8105a90:	2303      	movs	r3, #3
 8105a92:	e006      	b.n	8105aa2 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8105a94:	4b05      	ldr	r3, [pc, #20]	@ (8105aac <RCCEx_PLL3_Config+0x160>)
 8105a96:	681b      	ldr	r3, [r3, #0]
 8105a98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8105a9c:	2b00      	cmp	r3, #0
 8105a9e:	d0f0      	beq.n	8105a82 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8105aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8105aa2:	4618      	mov	r0, r3
 8105aa4:	3710      	adds	r7, #16
 8105aa6:	46bd      	mov	sp, r7
 8105aa8:	bd80      	pop	{r7, pc}
 8105aaa:	bf00      	nop
 8105aac:	58024400 	.word	0x58024400

08105ab0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8105ab0:	b580      	push	{r7, lr}
 8105ab2:	b084      	sub	sp, #16
 8105ab4:	af00      	add	r7, sp, #0
 8105ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8105ab8:	2301      	movs	r3, #1
 8105aba:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8105abc:	687b      	ldr	r3, [r7, #4]
 8105abe:	2b00      	cmp	r3, #0
 8105ac0:	d073      	beq.n	8105baa <HAL_RTC_Init+0xfa>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8105ac2:	687b      	ldr	r3, [r7, #4]
 8105ac4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8105ac8:	b2db      	uxtb	r3, r3
 8105aca:	2b00      	cmp	r3, #0
 8105acc:	d106      	bne.n	8105adc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8105ace:	687b      	ldr	r3, [r7, #4]
 8105ad0:	2200      	movs	r2, #0
 8105ad2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8105ad6:	6878      	ldr	r0, [r7, #4]
 8105ad8:	f7fb fda0 	bl	810161c <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8105adc:	687b      	ldr	r3, [r7, #4]
 8105ade:	2202      	movs	r2, #2
 8105ae0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8105ae4:	687b      	ldr	r3, [r7, #4]
 8105ae6:	681b      	ldr	r3, [r3, #0]
 8105ae8:	68db      	ldr	r3, [r3, #12]
 8105aea:	f003 0310 	and.w	r3, r3, #16
 8105aee:	2b10      	cmp	r3, #16
 8105af0:	d052      	beq.n	8105b98 <HAL_RTC_Init+0xe8>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8105af2:	687b      	ldr	r3, [r7, #4]
 8105af4:	681b      	ldr	r3, [r3, #0]
 8105af6:	22ca      	movs	r2, #202	@ 0xca
 8105af8:	625a      	str	r2, [r3, #36]	@ 0x24
 8105afa:	687b      	ldr	r3, [r7, #4]
 8105afc:	681b      	ldr	r3, [r3, #0]
 8105afe:	2253      	movs	r2, #83	@ 0x53
 8105b00:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8105b02:	6878      	ldr	r0, [r7, #4]
 8105b04:	f000 f87a 	bl	8105bfc <RTC_EnterInitMode>
 8105b08:	4603      	mov	r3, r0
 8105b0a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8105b0c:	7bfb      	ldrb	r3, [r7, #15]
 8105b0e:	2b00      	cmp	r3, #0
 8105b10:	d126      	bne.n	8105b60 <HAL_RTC_Init+0xb0>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8105b12:	687b      	ldr	r3, [r7, #4]
 8105b14:	681b      	ldr	r3, [r3, #0]
 8105b16:	689b      	ldr	r3, [r3, #8]
 8105b18:	687a      	ldr	r2, [r7, #4]
 8105b1a:	6812      	ldr	r2, [r2, #0]
 8105b1c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8105b20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8105b24:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8105b26:	687b      	ldr	r3, [r7, #4]
 8105b28:	681b      	ldr	r3, [r3, #0]
 8105b2a:	6899      	ldr	r1, [r3, #8]
 8105b2c:	687b      	ldr	r3, [r7, #4]
 8105b2e:	685a      	ldr	r2, [r3, #4]
 8105b30:	687b      	ldr	r3, [r7, #4]
 8105b32:	691b      	ldr	r3, [r3, #16]
 8105b34:	431a      	orrs	r2, r3
 8105b36:	687b      	ldr	r3, [r7, #4]
 8105b38:	699b      	ldr	r3, [r3, #24]
 8105b3a:	431a      	orrs	r2, r3
 8105b3c:	687b      	ldr	r3, [r7, #4]
 8105b3e:	681b      	ldr	r3, [r3, #0]
 8105b40:	430a      	orrs	r2, r1
 8105b42:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8105b44:	687b      	ldr	r3, [r7, #4]
 8105b46:	689b      	ldr	r3, [r3, #8]
 8105b48:	0419      	lsls	r1, r3, #16
 8105b4a:	687b      	ldr	r3, [r7, #4]
 8105b4c:	68da      	ldr	r2, [r3, #12]
 8105b4e:	687b      	ldr	r3, [r7, #4]
 8105b50:	681b      	ldr	r3, [r3, #0]
 8105b52:	430a      	orrs	r2, r1
 8105b54:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8105b56:	6878      	ldr	r0, [r7, #4]
 8105b58:	f000 f884 	bl	8105c64 <RTC_ExitInitMode>
 8105b5c:	4603      	mov	r3, r0
 8105b5e:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8105b60:	7bfb      	ldrb	r3, [r7, #15]
 8105b62:	2b00      	cmp	r3, #0
 8105b64:	d113      	bne.n	8105b8e <HAL_RTC_Init+0xde>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8105b66:	687b      	ldr	r3, [r7, #4]
 8105b68:	681b      	ldr	r3, [r3, #0]
 8105b6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8105b6c:	687b      	ldr	r3, [r7, #4]
 8105b6e:	681b      	ldr	r3, [r3, #0]
 8105b70:	f022 0203 	bic.w	r2, r2, #3
 8105b74:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8105b76:	687b      	ldr	r3, [r7, #4]
 8105b78:	681b      	ldr	r3, [r3, #0]
 8105b7a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8105b7c:	687b      	ldr	r3, [r7, #4]
 8105b7e:	69da      	ldr	r2, [r3, #28]
 8105b80:	687b      	ldr	r3, [r7, #4]
 8105b82:	695b      	ldr	r3, [r3, #20]
 8105b84:	431a      	orrs	r2, r3
 8105b86:	687b      	ldr	r3, [r7, #4]
 8105b88:	681b      	ldr	r3, [r3, #0]
 8105b8a:	430a      	orrs	r2, r1
 8105b8c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8105b8e:	687b      	ldr	r3, [r7, #4]
 8105b90:	681b      	ldr	r3, [r3, #0]
 8105b92:	22ff      	movs	r2, #255	@ 0xff
 8105b94:	625a      	str	r2, [r3, #36]	@ 0x24
 8105b96:	e001      	b.n	8105b9c <HAL_RTC_Init+0xec>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8105b98:	2300      	movs	r3, #0
 8105b9a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8105b9c:	7bfb      	ldrb	r3, [r7, #15]
 8105b9e:	2b00      	cmp	r3, #0
 8105ba0:	d103      	bne.n	8105baa <HAL_RTC_Init+0xfa>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8105ba2:	687b      	ldr	r3, [r7, #4]
 8105ba4:	2201      	movs	r2, #1
 8105ba6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 8105baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8105bac:	4618      	mov	r0, r3
 8105bae:	3710      	adds	r7, #16
 8105bb0:	46bd      	mov	sp, r7
 8105bb2:	bd80      	pop	{r7, pc}

08105bb4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8105bb4:	b580      	push	{r7, lr}
 8105bb6:	b084      	sub	sp, #16
 8105bb8:	af00      	add	r7, sp, #0
 8105bba:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8105bbc:	687b      	ldr	r3, [r7, #4]
 8105bbe:	681b      	ldr	r3, [r3, #0]
 8105bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8105bf8 <HAL_RTC_WaitForSynchro+0x44>)
 8105bc2:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8105bc4:	f7fc fa06 	bl	8101fd4 <HAL_GetTick>
 8105bc8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8105bca:	e009      	b.n	8105be0 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8105bcc:	f7fc fa02 	bl	8101fd4 <HAL_GetTick>
 8105bd0:	4602      	mov	r2, r0
 8105bd2:	68fb      	ldr	r3, [r7, #12]
 8105bd4:	1ad3      	subs	r3, r2, r3
 8105bd6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8105bda:	d901      	bls.n	8105be0 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8105bdc:	2303      	movs	r3, #3
 8105bde:	e007      	b.n	8105bf0 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8105be0:	687b      	ldr	r3, [r7, #4]
 8105be2:	681b      	ldr	r3, [r3, #0]
 8105be4:	68db      	ldr	r3, [r3, #12]
 8105be6:	f003 0320 	and.w	r3, r3, #32
 8105bea:	2b00      	cmp	r3, #0
 8105bec:	d0ee      	beq.n	8105bcc <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8105bee:	2300      	movs	r3, #0
}
 8105bf0:	4618      	mov	r0, r3
 8105bf2:	3710      	adds	r7, #16
 8105bf4:	46bd      	mov	sp, r7
 8105bf6:	bd80      	pop	{r7, pc}
 8105bf8:	0003ff5f 	.word	0x0003ff5f

08105bfc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8105bfc:	b580      	push	{r7, lr}
 8105bfe:	b084      	sub	sp, #16
 8105c00:	af00      	add	r7, sp, #0
 8105c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105c04:	2300      	movs	r3, #0
 8105c06:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8105c08:	687b      	ldr	r3, [r7, #4]
 8105c0a:	681b      	ldr	r3, [r3, #0]
 8105c0c:	68db      	ldr	r3, [r3, #12]
 8105c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105c12:	2b00      	cmp	r3, #0
 8105c14:	d120      	bne.n	8105c58 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8105c16:	687b      	ldr	r3, [r7, #4]
 8105c18:	681b      	ldr	r3, [r3, #0]
 8105c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8105c1e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8105c20:	f7fc f9d8 	bl	8101fd4 <HAL_GetTick>
 8105c24:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8105c26:	e00d      	b.n	8105c44 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8105c28:	f7fc f9d4 	bl	8101fd4 <HAL_GetTick>
 8105c2c:	4602      	mov	r2, r0
 8105c2e:	68bb      	ldr	r3, [r7, #8]
 8105c30:	1ad3      	subs	r3, r2, r3
 8105c32:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8105c36:	d905      	bls.n	8105c44 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8105c38:	2303      	movs	r3, #3
 8105c3a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8105c3c:	687b      	ldr	r3, [r7, #4]
 8105c3e:	2203      	movs	r2, #3
 8105c40:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8105c44:	687b      	ldr	r3, [r7, #4]
 8105c46:	681b      	ldr	r3, [r3, #0]
 8105c48:	68db      	ldr	r3, [r3, #12]
 8105c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8105c4e:	2b00      	cmp	r3, #0
 8105c50:	d102      	bne.n	8105c58 <RTC_EnterInitMode+0x5c>
 8105c52:	7bfb      	ldrb	r3, [r7, #15]
 8105c54:	2b03      	cmp	r3, #3
 8105c56:	d1e7      	bne.n	8105c28 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8105c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8105c5a:	4618      	mov	r0, r3
 8105c5c:	3710      	adds	r7, #16
 8105c5e:	46bd      	mov	sp, r7
 8105c60:	bd80      	pop	{r7, pc}
	...

08105c64 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8105c64:	b580      	push	{r7, lr}
 8105c66:	b084      	sub	sp, #16
 8105c68:	af00      	add	r7, sp, #0
 8105c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8105c6c:	2300      	movs	r3, #0
 8105c6e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8105c70:	4b1a      	ldr	r3, [pc, #104]	@ (8105cdc <RTC_ExitInitMode+0x78>)
 8105c72:	68db      	ldr	r3, [r3, #12]
 8105c74:	4a19      	ldr	r2, [pc, #100]	@ (8105cdc <RTC_ExitInitMode+0x78>)
 8105c76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8105c7a:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8105c7c:	4b17      	ldr	r3, [pc, #92]	@ (8105cdc <RTC_ExitInitMode+0x78>)
 8105c7e:	689b      	ldr	r3, [r3, #8]
 8105c80:	f003 0320 	and.w	r3, r3, #32
 8105c84:	2b00      	cmp	r3, #0
 8105c86:	d10c      	bne.n	8105ca2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8105c88:	6878      	ldr	r0, [r7, #4]
 8105c8a:	f7ff ff93 	bl	8105bb4 <HAL_RTC_WaitForSynchro>
 8105c8e:	4603      	mov	r3, r0
 8105c90:	2b00      	cmp	r3, #0
 8105c92:	d01e      	beq.n	8105cd2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8105c94:	687b      	ldr	r3, [r7, #4]
 8105c96:	2203      	movs	r2, #3
 8105c98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8105c9c:	2303      	movs	r3, #3
 8105c9e:	73fb      	strb	r3, [r7, #15]
 8105ca0:	e017      	b.n	8105cd2 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8105ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8105cdc <RTC_ExitInitMode+0x78>)
 8105ca4:	689b      	ldr	r3, [r3, #8]
 8105ca6:	4a0d      	ldr	r2, [pc, #52]	@ (8105cdc <RTC_ExitInitMode+0x78>)
 8105ca8:	f023 0320 	bic.w	r3, r3, #32
 8105cac:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8105cae:	6878      	ldr	r0, [r7, #4]
 8105cb0:	f7ff ff80 	bl	8105bb4 <HAL_RTC_WaitForSynchro>
 8105cb4:	4603      	mov	r3, r0
 8105cb6:	2b00      	cmp	r3, #0
 8105cb8:	d005      	beq.n	8105cc6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8105cba:	687b      	ldr	r3, [r7, #4]
 8105cbc:	2203      	movs	r2, #3
 8105cbe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8105cc2:	2303      	movs	r3, #3
 8105cc4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8105cc6:	4b05      	ldr	r3, [pc, #20]	@ (8105cdc <RTC_ExitInitMode+0x78>)
 8105cc8:	689b      	ldr	r3, [r3, #8]
 8105cca:	4a04      	ldr	r2, [pc, #16]	@ (8105cdc <RTC_ExitInitMode+0x78>)
 8105ccc:	f043 0320 	orr.w	r3, r3, #32
 8105cd0:	6093      	str	r3, [r2, #8]
  }

  return status;
 8105cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8105cd4:	4618      	mov	r0, r3
 8105cd6:	3710      	adds	r7, #16
 8105cd8:	46bd      	mov	sp, r7
 8105cda:	bd80      	pop	{r7, pc}
 8105cdc:	58004000 	.word	0x58004000

08105ce0 <HAL_RTCEx_SetTamper>:
  * @param  hrtc RTC handle
  * @param  sTamper Pointer to Tamper Structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef * hrtc, const RTC_TamperTypeDef * sTamper)
{
 8105ce0:	b480      	push	{r7}
 8105ce2:	b085      	sub	sp, #20
 8105ce4:	af00      	add	r7, sp, #0
 8105ce6:	6078      	str	r0, [r7, #4]
 8105ce8:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));
  assert_param(IS_RTC_TAMPER_FILTER_CONFIG_CORRECT(sTamper->Filter, sTamper->Trigger));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8105cea:	687b      	ldr	r3, [r7, #4]
 8105cec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8105cf0:	2b01      	cmp	r3, #1
 8105cf2:	d101      	bne.n	8105cf8 <HAL_RTCEx_SetTamper+0x18>
 8105cf4:	2302      	movs	r3, #2
 8105cf6:	e0cc      	b.n	8105e92 <HAL_RTCEx_SetTamper+0x1b2>
 8105cf8:	687b      	ldr	r3, [r7, #4]
 8105cfa:	2201      	movs	r2, #1
 8105cfc:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8105d00:	687b      	ldr	r3, [r7, #4]
 8105d02:	2202      	movs	r2, #2
 8105d04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Copy control register into temporary variable */
  tmpreg = hrtc->Instance->TAMPCR;
 8105d08:	687b      	ldr	r3, [r7, #4]
 8105d0a:	681b      	ldr	r3, [r3, #0]
 8105d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105d0e:	60fb      	str	r3, [r7, #12]

  /* Enable selected tamper */
  tmpreg |= (sTamper->Tamper);
 8105d10:	683b      	ldr	r3, [r7, #0]
 8105d12:	681b      	ldr	r3, [r3, #0]
 8105d14:	68fa      	ldr	r2, [r7, #12]
 8105d16:	4313      	orrs	r3, r2
 8105d18:	60fb      	str	r3, [r7, #12]

  /* Configure the bit (located just next to the tamper enable bit) */
  if ((sTamper->Trigger == RTC_TAMPERTRIGGER_HIGHLEVEL) || (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE))
 8105d1a:	683b      	ldr	r3, [r7, #0]
 8105d1c:	689b      	ldr	r3, [r3, #8]
 8105d1e:	2b08      	cmp	r3, #8
 8105d20:	d003      	beq.n	8105d2a <HAL_RTCEx_SetTamper+0x4a>
 8105d22:	683b      	ldr	r3, [r7, #0]
 8105d24:	689b      	ldr	r3, [r3, #8]
 8105d26:	2b02      	cmp	r3, #2
 8105d28:	d106      	bne.n	8105d38 <HAL_RTCEx_SetTamper+0x58>
  {
    /* Set the tamper trigger bit */
    tmpreg |= (uint32_t)(sTamper->Tamper << 1U);
 8105d2a:	683b      	ldr	r3, [r7, #0]
 8105d2c:	681b      	ldr	r3, [r3, #0]
 8105d2e:	005b      	lsls	r3, r3, #1
 8105d30:	68fa      	ldr	r2, [r7, #12]
 8105d32:	4313      	orrs	r3, r2
 8105d34:	60fb      	str	r3, [r7, #12]
 8105d36:	e006      	b.n	8105d46 <HAL_RTCEx_SetTamper+0x66>
  }
  else
  {
    /* Clear the tamper trigger bit */
    tmpreg &= (uint32_t)~(sTamper->Tamper << 1U);
 8105d38:	683b      	ldr	r3, [r7, #0]
 8105d3a:	681b      	ldr	r3, [r3, #0]
 8105d3c:	005b      	lsls	r3, r3, #1
 8105d3e:	43db      	mvns	r3, r3
 8105d40:	68fa      	ldr	r2, [r7, #12]
 8105d42:	4013      	ands	r3, r2
 8105d44:	60fb      	str	r3, [r7, #12]
  }

#if defined(RTC_TAMPNOERASE_SUPPORT)
  /* Configure the tamper backup registers erasure bit */
  if (sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
 8105d46:	683b      	ldr	r3, [r7, #0]
 8105d48:	68db      	ldr	r3, [r3, #12]
 8105d4a:	2b00      	cmp	r3, #0
 8105d4c:	d01e      	beq.n	8105d8c <HAL_RTCEx_SetTamper+0xac>
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8105d4e:	683b      	ldr	r3, [r7, #0]
 8105d50:	681b      	ldr	r3, [r3, #0]
 8105d52:	f003 0301 	and.w	r3, r3, #1
 8105d56:	2b00      	cmp	r3, #0
 8105d58:	d003      	beq.n	8105d62 <HAL_RTCEx_SetTamper+0x82>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1NOERASE);
 8105d5a:	68fb      	ldr	r3, [r7, #12]
 8105d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105d60:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8105d62:	683b      	ldr	r3, [r7, #0]
 8105d64:	681b      	ldr	r3, [r3, #0]
 8105d66:	f003 0308 	and.w	r3, r3, #8
 8105d6a:	2b00      	cmp	r3, #0
 8105d6c:	d003      	beq.n	8105d76 <HAL_RTCEx_SetTamper+0x96>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2NOERASE);
 8105d6e:	68fb      	ldr	r3, [r7, #12]
 8105d70:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8105d74:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8105d76:	683b      	ldr	r3, [r7, #0]
 8105d78:	681b      	ldr	r3, [r3, #0]
 8105d7a:	f003 0320 	and.w	r3, r3, #32
 8105d7e:	2b00      	cmp	r3, #0
 8105d80:	d022      	beq.n	8105dc8 <HAL_RTCEx_SetTamper+0xe8>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3NOERASE);
 8105d82:	68fb      	ldr	r3, [r7, #12]
 8105d84:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8105d88:	60fb      	str	r3, [r7, #12]
 8105d8a:	e01d      	b.n	8105dc8 <HAL_RTCEx_SetTamper+0xe8>
    }
  }
  else
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8105d8c:	683b      	ldr	r3, [r7, #0]
 8105d8e:	681b      	ldr	r3, [r3, #0]
 8105d90:	f003 0301 	and.w	r3, r3, #1
 8105d94:	2b00      	cmp	r3, #0
 8105d96:	d003      	beq.n	8105da0 <HAL_RTCEx_SetTamper+0xc0>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1NOERASE);
 8105d98:	68fb      	ldr	r3, [r7, #12]
 8105d9a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8105d9e:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8105da0:	683b      	ldr	r3, [r7, #0]
 8105da2:	681b      	ldr	r3, [r3, #0]
 8105da4:	f003 0308 	and.w	r3, r3, #8
 8105da8:	2b00      	cmp	r3, #0
 8105daa:	d003      	beq.n	8105db4 <HAL_RTCEx_SetTamper+0xd4>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2NOERASE);
 8105dac:	68fb      	ldr	r3, [r7, #12]
 8105dae:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8105db2:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8105db4:	683b      	ldr	r3, [r7, #0]
 8105db6:	681b      	ldr	r3, [r3, #0]
 8105db8:	f003 0320 	and.w	r3, r3, #32
 8105dbc:	2b00      	cmp	r3, #0
 8105dbe:	d003      	beq.n	8105dc8 <HAL_RTCEx_SetTamper+0xe8>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3NOERASE);
 8105dc0:	68fb      	ldr	r3, [r7, #12]
 8105dc2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8105dc6:	60fb      	str	r3, [r7, #12]
  }
#endif /* RTC_TAMPNOERASE_SUPPORT */

#if defined(RTC_TAMPMASKFLAG_SUPPORT)  
  /* Configure the tamper flags masking bit */
  if (sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE)
 8105dc8:	683b      	ldr	r3, [r7, #0]
 8105dca:	691b      	ldr	r3, [r3, #16]
 8105dcc:	2b00      	cmp	r3, #0
 8105dce:	d01e      	beq.n	8105e0e <HAL_RTCEx_SetTamper+0x12e>
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8105dd0:	683b      	ldr	r3, [r7, #0]
 8105dd2:	681b      	ldr	r3, [r3, #0]
 8105dd4:	f003 0301 	and.w	r3, r3, #1
 8105dd8:	2b00      	cmp	r3, #0
 8105dda:	d003      	beq.n	8105de4 <HAL_RTCEx_SetTamper+0x104>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1MF);
 8105ddc:	68fb      	ldr	r3, [r7, #12]
 8105dde:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8105de2:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8105de4:	683b      	ldr	r3, [r7, #0]
 8105de6:	681b      	ldr	r3, [r3, #0]
 8105de8:	f003 0308 	and.w	r3, r3, #8
 8105dec:	2b00      	cmp	r3, #0
 8105dee:	d003      	beq.n	8105df8 <HAL_RTCEx_SetTamper+0x118>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2MF);
 8105df0:	68fb      	ldr	r3, [r7, #12]
 8105df2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8105df6:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8105df8:	683b      	ldr	r3, [r7, #0]
 8105dfa:	681b      	ldr	r3, [r3, #0]
 8105dfc:	f003 0320 	and.w	r3, r3, #32
 8105e00:	2b00      	cmp	r3, #0
 8105e02:	d022      	beq.n	8105e4a <HAL_RTCEx_SetTamper+0x16a>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3MF);
 8105e04:	68fb      	ldr	r3, [r7, #12]
 8105e06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8105e0a:	60fb      	str	r3, [r7, #12]
 8105e0c:	e01d      	b.n	8105e4a <HAL_RTCEx_SetTamper+0x16a>
    }
  }
  else
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8105e0e:	683b      	ldr	r3, [r7, #0]
 8105e10:	681b      	ldr	r3, [r3, #0]
 8105e12:	f003 0301 	and.w	r3, r3, #1
 8105e16:	2b00      	cmp	r3, #0
 8105e18:	d003      	beq.n	8105e22 <HAL_RTCEx_SetTamper+0x142>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1MF);
 8105e1a:	68fb      	ldr	r3, [r7, #12]
 8105e1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8105e20:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8105e22:	683b      	ldr	r3, [r7, #0]
 8105e24:	681b      	ldr	r3, [r3, #0]
 8105e26:	f003 0308 	and.w	r3, r3, #8
 8105e2a:	2b00      	cmp	r3, #0
 8105e2c:	d003      	beq.n	8105e36 <HAL_RTCEx_SetTamper+0x156>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2MF);
 8105e2e:	68fb      	ldr	r3, [r7, #12]
 8105e30:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8105e34:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8105e36:	683b      	ldr	r3, [r7, #0]
 8105e38:	681b      	ldr	r3, [r3, #0]
 8105e3a:	f003 0320 	and.w	r3, r3, #32
 8105e3e:	2b00      	cmp	r3, #0
 8105e40:	d003      	beq.n	8105e4a <HAL_RTCEx_SetTamper+0x16a>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3MF);
 8105e42:	68fb      	ldr	r3, [r7, #12]
 8105e44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8105e48:	60fb      	str	r3, [r7, #12]
    }
  }
#endif /* RTC_TAMPMASKFLAG_SUPPORT */

  /* Clearing remaining fields before setting them */
  tmpreg &= ~(RTC_TAMPERFILTER_MASK            | RTC_TAMPERSAMPLINGFREQ_RTCCLK_MASK | \
 8105e4a:	68fb      	ldr	r3, [r7, #12]
 8105e4c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8105e50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8105e54:	60fb      	str	r3, [r7, #12]
              RTC_TAMPERPRECHARGEDURATION_MASK | RTC_TAMPER_PULLUP_MASK             | \
              RTC_TIMESTAMPONTAMPERDETECTION_MASK);

  /* Set remaining parameters of desired configuration into temporary variable */
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8105e56:	683b      	ldr	r3, [r7, #0]
 8105e58:	695a      	ldr	r2, [r3, #20]
             (uint32_t)sTamper->SamplingFrequency | \
 8105e5a:	683b      	ldr	r3, [r7, #0]
 8105e5c:	699b      	ldr	r3, [r3, #24]
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8105e5e:	431a      	orrs	r2, r3
             (uint32_t)sTamper->PrechargeDuration | \
 8105e60:	683b      	ldr	r3, [r7, #0]
 8105e62:	69db      	ldr	r3, [r3, #28]
             (uint32_t)sTamper->SamplingFrequency | \
 8105e64:	431a      	orrs	r2, r3
             (uint32_t)sTamper->TamperPullUp      | \
 8105e66:	683b      	ldr	r3, [r7, #0]
 8105e68:	6a1b      	ldr	r3, [r3, #32]
             (uint32_t)sTamper->PrechargeDuration | \
 8105e6a:	431a      	orrs	r2, r3
             (uint32_t)sTamper->TimeStampOnTamperDetection);
 8105e6c:	683b      	ldr	r3, [r7, #0]
 8105e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             (uint32_t)sTamper->TamperPullUp      | \
 8105e70:	4313      	orrs	r3, r2
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8105e72:	68fa      	ldr	r2, [r7, #12]
 8105e74:	4313      	orrs	r3, r2
 8105e76:	60fb      	str	r3, [r7, #12]

  /* Copy desired configuration into configuration register */
  hrtc->Instance->TAMPCR = tmpreg;
 8105e78:	687b      	ldr	r3, [r7, #4]
 8105e7a:	681b      	ldr	r3, [r3, #0]
 8105e7c:	68fa      	ldr	r2, [r7, #12]
 8105e7e:	641a      	str	r2, [r3, #64]	@ 0x40

  hrtc->State = HAL_RTC_STATE_READY;
 8105e80:	687b      	ldr	r3, [r7, #4]
 8105e82:	2201      	movs	r2, #1
 8105e84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8105e88:	687b      	ldr	r3, [r7, #4]
 8105e8a:	2200      	movs	r2, #0
 8105e8c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8105e90:	2300      	movs	r3, #0
}
 8105e92:	4618      	mov	r0, r3
 8105e94:	3714      	adds	r7, #20
 8105e96:	46bd      	mov	sp, r7
 8105e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105e9c:	4770      	bx	lr
	...

08105ea0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8105ea0:	b580      	push	{r7, lr}
 8105ea2:	b08a      	sub	sp, #40	@ 0x28
 8105ea4:	af00      	add	r7, sp, #0
 8105ea6:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8105ea8:	687b      	ldr	r3, [r7, #4]
 8105eaa:	2b00      	cmp	r3, #0
 8105eac:	d101      	bne.n	8105eb2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8105eae:	2301      	movs	r3, #1
 8105eb0:	e290      	b.n	81063d4 <HAL_SAI_Init+0x534>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8105eb2:	f7fc f8bf 	bl	8102034 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8105eb6:	687b      	ldr	r3, [r7, #4]
 8105eb8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8105ebc:	2b01      	cmp	r3, #1
 8105ebe:	d113      	bne.n	8105ee8 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8105ec0:	687b      	ldr	r3, [r7, #4]
 8105ec2:	681b      	ldr	r3, [r3, #0]
 8105ec4:	4a96      	ldr	r2, [pc, #600]	@ (8106120 <HAL_SAI_Init+0x280>)
 8105ec6:	4293      	cmp	r3, r2
 8105ec8:	d004      	beq.n	8105ed4 <HAL_SAI_Init+0x34>
 8105eca:	687b      	ldr	r3, [r7, #4]
 8105ecc:	681b      	ldr	r3, [r3, #0]
 8105ece:	4a95      	ldr	r2, [pc, #596]	@ (8106124 <HAL_SAI_Init+0x284>)
 8105ed0:	4293      	cmp	r3, r2
 8105ed2:	d107      	bne.n	8105ee4 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8105ed4:	687b      	ldr	r3, [r7, #4]
 8105ed6:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8105ed8:	2b01      	cmp	r3, #1
 8105eda:	d103      	bne.n	8105ee4 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8105edc:	687b      	ldr	r3, [r7, #4]
 8105ede:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8105ee0:	2b00      	cmp	r3, #0
 8105ee2:	d001      	beq.n	8105ee8 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8105ee4:	2301      	movs	r3, #1
 8105ee6:	e275      	b.n	81063d4 <HAL_SAI_Init+0x534>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8105ee8:	687b      	ldr	r3, [r7, #4]
 8105eea:	681b      	ldr	r3, [r3, #0]
 8105eec:	4a8c      	ldr	r2, [pc, #560]	@ (8106120 <HAL_SAI_Init+0x280>)
 8105eee:	4293      	cmp	r3, r2
 8105ef0:	d004      	beq.n	8105efc <HAL_SAI_Init+0x5c>
 8105ef2:	687b      	ldr	r3, [r7, #4]
 8105ef4:	681b      	ldr	r3, [r3, #0]
 8105ef6:	4a8c      	ldr	r2, [pc, #560]	@ (8106128 <HAL_SAI_Init+0x288>)
 8105ef8:	4293      	cmp	r3, r2
 8105efa:	d102      	bne.n	8105f02 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8105efc:	4b8b      	ldr	r3, [pc, #556]	@ (810612c <HAL_SAI_Init+0x28c>)
 8105efe:	61bb      	str	r3, [r7, #24]
 8105f00:	e028      	b.n	8105f54 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8105f02:	687b      	ldr	r3, [r7, #4]
 8105f04:	681b      	ldr	r3, [r3, #0]
 8105f06:	4a8a      	ldr	r2, [pc, #552]	@ (8106130 <HAL_SAI_Init+0x290>)
 8105f08:	4293      	cmp	r3, r2
 8105f0a:	d004      	beq.n	8105f16 <HAL_SAI_Init+0x76>
 8105f0c:	687b      	ldr	r3, [r7, #4]
 8105f0e:	681b      	ldr	r3, [r3, #0]
 8105f10:	4a88      	ldr	r2, [pc, #544]	@ (8106134 <HAL_SAI_Init+0x294>)
 8105f12:	4293      	cmp	r3, r2
 8105f14:	d102      	bne.n	8105f1c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8105f16:	4b88      	ldr	r3, [pc, #544]	@ (8106138 <HAL_SAI_Init+0x298>)
 8105f18:	61bb      	str	r3, [r7, #24]
 8105f1a:	e01b      	b.n	8105f54 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8105f1c:	687b      	ldr	r3, [r7, #4]
 8105f1e:	681b      	ldr	r3, [r3, #0]
 8105f20:	4a86      	ldr	r2, [pc, #536]	@ (810613c <HAL_SAI_Init+0x29c>)
 8105f22:	4293      	cmp	r3, r2
 8105f24:	d004      	beq.n	8105f30 <HAL_SAI_Init+0x90>
 8105f26:	687b      	ldr	r3, [r7, #4]
 8105f28:	681b      	ldr	r3, [r3, #0]
 8105f2a:	4a85      	ldr	r2, [pc, #532]	@ (8106140 <HAL_SAI_Init+0x2a0>)
 8105f2c:	4293      	cmp	r3, r2
 8105f2e:	d102      	bne.n	8105f36 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8105f30:	4b84      	ldr	r3, [pc, #528]	@ (8106144 <HAL_SAI_Init+0x2a4>)
 8105f32:	61bb      	str	r3, [r7, #24]
 8105f34:	e00e      	b.n	8105f54 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8105f36:	687b      	ldr	r3, [r7, #4]
 8105f38:	681b      	ldr	r3, [r3, #0]
 8105f3a:	4a7a      	ldr	r2, [pc, #488]	@ (8106124 <HAL_SAI_Init+0x284>)
 8105f3c:	4293      	cmp	r3, r2
 8105f3e:	d004      	beq.n	8105f4a <HAL_SAI_Init+0xaa>
 8105f40:	687b      	ldr	r3, [r7, #4]
 8105f42:	681b      	ldr	r3, [r3, #0]
 8105f44:	4a80      	ldr	r2, [pc, #512]	@ (8106148 <HAL_SAI_Init+0x2a8>)
 8105f46:	4293      	cmp	r3, r2
 8105f48:	d102      	bne.n	8105f50 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8105f4a:	4b80      	ldr	r3, [pc, #512]	@ (810614c <HAL_SAI_Init+0x2ac>)
 8105f4c:	61bb      	str	r3, [r7, #24]
 8105f4e:	e001      	b.n	8105f54 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8105f50:	2301      	movs	r3, #1
 8105f52:	e23f      	b.n	81063d4 <HAL_SAI_Init+0x534>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8105f54:	687b      	ldr	r3, [r7, #4]
 8105f56:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8105f5a:	b2db      	uxtb	r3, r3
 8105f5c:	2b00      	cmp	r3, #0
 8105f5e:	d106      	bne.n	8105f6e <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8105f60:	687b      	ldr	r3, [r7, #4]
 8105f62:	2200      	movs	r2, #0
 8105f64:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8105f68:	6878      	ldr	r0, [r7, #4]
 8105f6a:	f7fb fd9d 	bl	8101aa8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8105f6e:	6878      	ldr	r0, [r7, #4]
 8105f70:	f000 fa40 	bl	81063f4 <SAI_Disable>
 8105f74:	4603      	mov	r3, r0
 8105f76:	2b00      	cmp	r3, #0
 8105f78:	d001      	beq.n	8105f7e <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8105f7a:	2301      	movs	r3, #1
 8105f7c:	e22a      	b.n	81063d4 <HAL_SAI_Init+0x534>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8105f7e:	687b      	ldr	r3, [r7, #4]
 8105f80:	2202      	movs	r2, #2
 8105f82:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8105f86:	687b      	ldr	r3, [r7, #4]
 8105f88:	68db      	ldr	r3, [r3, #12]
 8105f8a:	2b02      	cmp	r3, #2
 8105f8c:	d00c      	beq.n	8105fa8 <HAL_SAI_Init+0x108>
 8105f8e:	2b02      	cmp	r3, #2
 8105f90:	d80d      	bhi.n	8105fae <HAL_SAI_Init+0x10e>
 8105f92:	2b00      	cmp	r3, #0
 8105f94:	d002      	beq.n	8105f9c <HAL_SAI_Init+0xfc>
 8105f96:	2b01      	cmp	r3, #1
 8105f98:	d003      	beq.n	8105fa2 <HAL_SAI_Init+0x102>
 8105f9a:	e008      	b.n	8105fae <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8105f9c:	2300      	movs	r3, #0
 8105f9e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8105fa0:	e008      	b.n	8105fb4 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8105fa2:	2310      	movs	r3, #16
 8105fa4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8105fa6:	e005      	b.n	8105fb4 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8105fa8:	2320      	movs	r3, #32
 8105faa:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8105fac:	e002      	b.n	8105fb4 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8105fae:	2300      	movs	r3, #0
 8105fb0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8105fb2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8105fb4:	687b      	ldr	r3, [r7, #4]
 8105fb6:	689b      	ldr	r3, [r3, #8]
 8105fb8:	2b05      	cmp	r3, #5
 8105fba:	d832      	bhi.n	8106022 <HAL_SAI_Init+0x182>
 8105fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8105fc4 <HAL_SAI_Init+0x124>)
 8105fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105fc2:	bf00      	nop
 8105fc4:	08105fdd 	.word	0x08105fdd
 8105fc8:	08105fe3 	.word	0x08105fe3
 8105fcc:	08105feb 	.word	0x08105feb
 8105fd0:	08105ff3 	.word	0x08105ff3
 8105fd4:	08106003 	.word	0x08106003
 8105fd8:	08106013 	.word	0x08106013
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8105fdc:	2300      	movs	r3, #0
 8105fde:	61fb      	str	r3, [r7, #28]
      break;
 8105fe0:	e022      	b.n	8106028 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8105fe2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8105fe6:	61fb      	str	r3, [r7, #28]
      break;
 8105fe8:	e01e      	b.n	8106028 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8105fea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8105fee:	61fb      	str	r3, [r7, #28]
      break;
 8105ff0:	e01a      	b.n	8106028 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8105ff2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8105ff6:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8105ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8105ffa:	f043 0301 	orr.w	r3, r3, #1
 8105ffe:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8106000:	e012      	b.n	8106028 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8106002:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8106006:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8106008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810600a:	f043 0302 	orr.w	r3, r3, #2
 810600e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8106010:	e00a      	b.n	8106028 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8106012:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8106016:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8106018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810601a:	f043 0303 	orr.w	r3, r3, #3
 810601e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8106020:	e002      	b.n	8106028 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8106022:	2300      	movs	r3, #0
 8106024:	61fb      	str	r3, [r7, #28]
      break;
 8106026:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8106028:	69bb      	ldr	r3, [r7, #24]
 810602a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 810602c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 810602e:	687b      	ldr	r3, [r7, #4]
 8106030:	6a1b      	ldr	r3, [r3, #32]
 8106032:	2b00      	cmp	r3, #0
 8106034:	f000 80c5 	beq.w	81061c2 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8106038:	2300      	movs	r3, #0
 810603a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 810603c:	687b      	ldr	r3, [r7, #4]
 810603e:	681b      	ldr	r3, [r3, #0]
 8106040:	4a37      	ldr	r2, [pc, #220]	@ (8106120 <HAL_SAI_Init+0x280>)
 8106042:	4293      	cmp	r3, r2
 8106044:	d004      	beq.n	8106050 <HAL_SAI_Init+0x1b0>
 8106046:	687b      	ldr	r3, [r7, #4]
 8106048:	681b      	ldr	r3, [r3, #0]
 810604a:	4a37      	ldr	r2, [pc, #220]	@ (8106128 <HAL_SAI_Init+0x288>)
 810604c:	4293      	cmp	r3, r2
 810604e:	d106      	bne.n	810605e <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8106050:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8106054:	f04f 0100 	mov.w	r1, #0
 8106058:	f7fe fa36 	bl	81044c8 <HAL_RCCEx_GetPeriphCLKFreq>
 810605c:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 810605e:	687b      	ldr	r3, [r7, #4]
 8106060:	681b      	ldr	r3, [r3, #0]
 8106062:	4a33      	ldr	r2, [pc, #204]	@ (8106130 <HAL_SAI_Init+0x290>)
 8106064:	4293      	cmp	r3, r2
 8106066:	d004      	beq.n	8106072 <HAL_SAI_Init+0x1d2>
 8106068:	687b      	ldr	r3, [r7, #4]
 810606a:	681b      	ldr	r3, [r3, #0]
 810606c:	4a31      	ldr	r2, [pc, #196]	@ (8106134 <HAL_SAI_Init+0x294>)
 810606e:	4293      	cmp	r3, r2
 8106070:	d106      	bne.n	8106080 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8106072:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8106076:	f04f 0100 	mov.w	r1, #0
 810607a:	f7fe fa25 	bl	81044c8 <HAL_RCCEx_GetPeriphCLKFreq>
 810607e:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8106080:	687b      	ldr	r3, [r7, #4]
 8106082:	681b      	ldr	r3, [r3, #0]
 8106084:	4a2d      	ldr	r2, [pc, #180]	@ (810613c <HAL_SAI_Init+0x29c>)
 8106086:	4293      	cmp	r3, r2
 8106088:	d004      	beq.n	8106094 <HAL_SAI_Init+0x1f4>
 810608a:	687b      	ldr	r3, [r7, #4]
 810608c:	681b      	ldr	r3, [r3, #0]
 810608e:	4a2c      	ldr	r2, [pc, #176]	@ (8106140 <HAL_SAI_Init+0x2a0>)
 8106090:	4293      	cmp	r3, r2
 8106092:	d106      	bne.n	81060a2 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8106094:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8106098:	f04f 0100 	mov.w	r1, #0
 810609c:	f7fe fa14 	bl	81044c8 <HAL_RCCEx_GetPeriphCLKFreq>
 81060a0:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 81060a2:	687b      	ldr	r3, [r7, #4]
 81060a4:	681b      	ldr	r3, [r3, #0]
 81060a6:	4a1f      	ldr	r2, [pc, #124]	@ (8106124 <HAL_SAI_Init+0x284>)
 81060a8:	4293      	cmp	r3, r2
 81060aa:	d106      	bne.n	81060ba <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 81060ac:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 81060b0:	f04f 0100 	mov.w	r1, #0
 81060b4:	f7fe fa08 	bl	81044c8 <HAL_RCCEx_GetPeriphCLKFreq>
 81060b8:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 81060ba:	687b      	ldr	r3, [r7, #4]
 81060bc:	681b      	ldr	r3, [r3, #0]
 81060be:	4a22      	ldr	r2, [pc, #136]	@ (8106148 <HAL_SAI_Init+0x2a8>)
 81060c0:	4293      	cmp	r3, r2
 81060c2:	d106      	bne.n	81060d2 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 81060c4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 81060c8:	f04f 0100 	mov.w	r1, #0
 81060cc:	f7fe f9fc 	bl	81044c8 <HAL_RCCEx_GetPeriphCLKFreq>
 81060d0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 81060d2:	687b      	ldr	r3, [r7, #4]
 81060d4:	699b      	ldr	r3, [r3, #24]
 81060d6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 81060da:	d139      	bne.n	8106150 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 81060dc:	687b      	ldr	r3, [r7, #4]
 81060de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81060e0:	2b04      	cmp	r3, #4
 81060e2:	d102      	bne.n	81060ea <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 81060e4:	2340      	movs	r3, #64	@ 0x40
 81060e6:	60fb      	str	r3, [r7, #12]
 81060e8:	e00a      	b.n	8106100 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 81060ea:	687b      	ldr	r3, [r7, #4]
 81060ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81060ee:	2b08      	cmp	r3, #8
 81060f0:	d103      	bne.n	81060fa <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 81060f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81060f6:	60fb      	str	r3, [r7, #12]
 81060f8:	e002      	b.n	8106100 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 81060fa:	687b      	ldr	r3, [r7, #4]
 81060fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81060fe:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8106100:	697a      	ldr	r2, [r7, #20]
 8106102:	4613      	mov	r3, r2
 8106104:	009b      	lsls	r3, r3, #2
 8106106:	4413      	add	r3, r2
 8106108:	005b      	lsls	r3, r3, #1
 810610a:	4619      	mov	r1, r3
 810610c:	687b      	ldr	r3, [r7, #4]
 810610e:	6a1b      	ldr	r3, [r3, #32]
 8106110:	68fa      	ldr	r2, [r7, #12]
 8106112:	fb02 f303 	mul.w	r3, r2, r3
 8106116:	fbb1 f3f3 	udiv	r3, r1, r3
 810611a:	613b      	str	r3, [r7, #16]
 810611c:	e030      	b.n	8106180 <HAL_SAI_Init+0x2e0>
 810611e:	bf00      	nop
 8106120:	40015804 	.word	0x40015804
 8106124:	58005404 	.word	0x58005404
 8106128:	40015824 	.word	0x40015824
 810612c:	40015800 	.word	0x40015800
 8106130:	40015c04 	.word	0x40015c04
 8106134:	40015c24 	.word	0x40015c24
 8106138:	40015c00 	.word	0x40015c00
 810613c:	40016004 	.word	0x40016004
 8106140:	40016024 	.word	0x40016024
 8106144:	40016000 	.word	0x40016000
 8106148:	58005424 	.word	0x58005424
 810614c:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8106150:	687b      	ldr	r3, [r7, #4]
 8106152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106154:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8106158:	d101      	bne.n	810615e <HAL_SAI_Init+0x2be>
 810615a:	2302      	movs	r3, #2
 810615c:	e000      	b.n	8106160 <HAL_SAI_Init+0x2c0>
 810615e:	2301      	movs	r3, #1
 8106160:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8106162:	697a      	ldr	r2, [r7, #20]
 8106164:	4613      	mov	r3, r2
 8106166:	009b      	lsls	r3, r3, #2
 8106168:	4413      	add	r3, r2
 810616a:	005b      	lsls	r3, r3, #1
 810616c:	4619      	mov	r1, r3
 810616e:	687b      	ldr	r3, [r7, #4]
 8106170:	6a1b      	ldr	r3, [r3, #32]
 8106172:	68ba      	ldr	r2, [r7, #8]
 8106174:	fb02 f303 	mul.w	r3, r2, r3
 8106178:	021b      	lsls	r3, r3, #8
 810617a:	fbb1 f3f3 	udiv	r3, r1, r3
 810617e:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8106180:	693b      	ldr	r3, [r7, #16]
 8106182:	4a96      	ldr	r2, [pc, #600]	@ (81063dc <HAL_SAI_Init+0x53c>)
 8106184:	fba2 2303 	umull	r2, r3, r2, r3
 8106188:	08da      	lsrs	r2, r3, #3
 810618a:	687b      	ldr	r3, [r7, #4]
 810618c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 810618e:	6939      	ldr	r1, [r7, #16]
 8106190:	4b92      	ldr	r3, [pc, #584]	@ (81063dc <HAL_SAI_Init+0x53c>)
 8106192:	fba3 2301 	umull	r2, r3, r3, r1
 8106196:	08da      	lsrs	r2, r3, #3
 8106198:	4613      	mov	r3, r2
 810619a:	009b      	lsls	r3, r3, #2
 810619c:	4413      	add	r3, r2
 810619e:	005b      	lsls	r3, r3, #1
 81061a0:	1aca      	subs	r2, r1, r3
 81061a2:	2a08      	cmp	r2, #8
 81061a4:	d904      	bls.n	81061b0 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 81061a6:	687b      	ldr	r3, [r7, #4]
 81061a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81061aa:	1c5a      	adds	r2, r3, #1
 81061ac:	687b      	ldr	r3, [r7, #4]
 81061ae:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 81061b0:	687b      	ldr	r3, [r7, #4]
 81061b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81061b4:	2b04      	cmp	r3, #4
 81061b6:	d104      	bne.n	81061c2 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 81061b8:	687b      	ldr	r3, [r7, #4]
 81061ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81061bc:	085a      	lsrs	r2, r3, #1
 81061be:	687b      	ldr	r3, [r7, #4]
 81061c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 81061c2:	687b      	ldr	r3, [r7, #4]
 81061c4:	685b      	ldr	r3, [r3, #4]
 81061c6:	2b00      	cmp	r3, #0
 81061c8:	d003      	beq.n	81061d2 <HAL_SAI_Init+0x332>
 81061ca:	687b      	ldr	r3, [r7, #4]
 81061cc:	685b      	ldr	r3, [r3, #4]
 81061ce:	2b02      	cmp	r3, #2
 81061d0:	d109      	bne.n	81061e6 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 81061d2:	687b      	ldr	r3, [r7, #4]
 81061d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81061d6:	2b01      	cmp	r3, #1
 81061d8:	d101      	bne.n	81061de <HAL_SAI_Init+0x33e>
 81061da:	2300      	movs	r3, #0
 81061dc:	e001      	b.n	81061e2 <HAL_SAI_Init+0x342>
 81061de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 81061e2:	623b      	str	r3, [r7, #32]
 81061e4:	e008      	b.n	81061f8 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 81061e6:	687b      	ldr	r3, [r7, #4]
 81061e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81061ea:	2b01      	cmp	r3, #1
 81061ec:	d102      	bne.n	81061f4 <HAL_SAI_Init+0x354>
 81061ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 81061f2:	e000      	b.n	81061f6 <HAL_SAI_Init+0x356>
 81061f4:	2300      	movs	r3, #0
 81061f6:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 81061f8:	f7fb ff1c 	bl	8102034 <HAL_GetREVID>
 81061fc:	4603      	mov	r3, r0
 81061fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8106202:	d331      	bcc.n	8106268 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8106204:	687b      	ldr	r3, [r7, #4]
 8106206:	681b      	ldr	r3, [r3, #0]
 8106208:	6819      	ldr	r1, [r3, #0]
 810620a:	687b      	ldr	r3, [r7, #4]
 810620c:	681a      	ldr	r2, [r3, #0]
 810620e:	4b74      	ldr	r3, [pc, #464]	@ (81063e0 <HAL_SAI_Init+0x540>)
 8106210:	400b      	ands	r3, r1
 8106212:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8106214:	687b      	ldr	r3, [r7, #4]
 8106216:	681b      	ldr	r3, [r3, #0]
 8106218:	6819      	ldr	r1, [r3, #0]
 810621a:	687b      	ldr	r3, [r7, #4]
 810621c:	685a      	ldr	r2, [r3, #4]
 810621e:	687b      	ldr	r3, [r7, #4]
 8106220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106222:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8106224:	687b      	ldr	r3, [r7, #4]
 8106226:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8106228:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 810622a:	687b      	ldr	r3, [r7, #4]
 810622c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810622e:	431a      	orrs	r2, r3
 8106230:	6a3b      	ldr	r3, [r7, #32]
 8106232:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8106234:	69fb      	ldr	r3, [r7, #28]
 8106236:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8106238:	687b      	ldr	r3, [r7, #4]
 810623a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 810623c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810623e:	687b      	ldr	r3, [r7, #4]
 8106240:	695b      	ldr	r3, [r3, #20]
 8106242:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8106244:	687b      	ldr	r3, [r7, #4]
 8106246:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8106248:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810624a:	687b      	ldr	r3, [r7, #4]
 810624c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810624e:	051b      	lsls	r3, r3, #20
 8106250:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8106252:	687b      	ldr	r3, [r7, #4]
 8106254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8106256:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8106258:	687b      	ldr	r3, [r7, #4]
 810625a:	691b      	ldr	r3, [r3, #16]
 810625c:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810625e:	687b      	ldr	r3, [r7, #4]
 8106260:	681b      	ldr	r3, [r3, #0]
 8106262:	430a      	orrs	r2, r1
 8106264:	601a      	str	r2, [r3, #0]
 8106266:	e02d      	b.n	81062c4 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8106268:	687b      	ldr	r3, [r7, #4]
 810626a:	681b      	ldr	r3, [r3, #0]
 810626c:	6819      	ldr	r1, [r3, #0]
 810626e:	687b      	ldr	r3, [r7, #4]
 8106270:	681a      	ldr	r2, [r3, #0]
 8106272:	4b5c      	ldr	r3, [pc, #368]	@ (81063e4 <HAL_SAI_Init+0x544>)
 8106274:	400b      	ands	r3, r1
 8106276:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8106278:	687b      	ldr	r3, [r7, #4]
 810627a:	681b      	ldr	r3, [r3, #0]
 810627c:	6819      	ldr	r1, [r3, #0]
 810627e:	687b      	ldr	r3, [r7, #4]
 8106280:	685a      	ldr	r2, [r3, #4]
 8106282:	687b      	ldr	r3, [r7, #4]
 8106284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106286:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8106288:	687b      	ldr	r3, [r7, #4]
 810628a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810628c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 810628e:	687b      	ldr	r3, [r7, #4]
 8106290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106292:	431a      	orrs	r2, r3
 8106294:	6a3b      	ldr	r3, [r7, #32]
 8106296:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8106298:	69fb      	ldr	r3, [r7, #28]
 810629a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810629c:	687b      	ldr	r3, [r7, #4]
 810629e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 81062a0:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81062a2:	687b      	ldr	r3, [r7, #4]
 81062a4:	695b      	ldr	r3, [r3, #20]
 81062a6:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81062a8:	687b      	ldr	r3, [r7, #4]
 81062aa:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81062ac:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81062ae:	687b      	ldr	r3, [r7, #4]
 81062b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81062b2:	051b      	lsls	r3, r3, #20
 81062b4:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 81062b6:	687b      	ldr	r3, [r7, #4]
 81062b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81062ba:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81062bc:	687b      	ldr	r3, [r7, #4]
 81062be:	681b      	ldr	r3, [r3, #0]
 81062c0:	430a      	orrs	r2, r1
 81062c2:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 81062c4:	687b      	ldr	r3, [r7, #4]
 81062c6:	681b      	ldr	r3, [r3, #0]
 81062c8:	685b      	ldr	r3, [r3, #4]
 81062ca:	687a      	ldr	r2, [r7, #4]
 81062cc:	6812      	ldr	r2, [r2, #0]
 81062ce:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 81062d2:	f023 030f 	bic.w	r3, r3, #15
 81062d6:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 81062d8:	687b      	ldr	r3, [r7, #4]
 81062da:	681b      	ldr	r3, [r3, #0]
 81062dc:	6859      	ldr	r1, [r3, #4]
 81062de:	687b      	ldr	r3, [r7, #4]
 81062e0:	69da      	ldr	r2, [r3, #28]
 81062e2:	687b      	ldr	r3, [r7, #4]
 81062e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81062e6:	431a      	orrs	r2, r3
 81062e8:	687b      	ldr	r3, [r7, #4]
 81062ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81062ec:	431a      	orrs	r2, r3
 81062ee:	687b      	ldr	r3, [r7, #4]
 81062f0:	681b      	ldr	r3, [r3, #0]
 81062f2:	430a      	orrs	r2, r1
 81062f4:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 81062f6:	687b      	ldr	r3, [r7, #4]
 81062f8:	681b      	ldr	r3, [r3, #0]
 81062fa:	6899      	ldr	r1, [r3, #8]
 81062fc:	687b      	ldr	r3, [r7, #4]
 81062fe:	681a      	ldr	r2, [r3, #0]
 8106300:	4b39      	ldr	r3, [pc, #228]	@ (81063e8 <HAL_SAI_Init+0x548>)
 8106302:	400b      	ands	r3, r1
 8106304:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8106306:	687b      	ldr	r3, [r7, #4]
 8106308:	681b      	ldr	r3, [r3, #0]
 810630a:	6899      	ldr	r1, [r3, #8]
 810630c:	687b      	ldr	r3, [r7, #4]
 810630e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106310:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8106312:	687b      	ldr	r3, [r7, #4]
 8106314:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8106316:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8106318:	687b      	ldr	r3, [r7, #4]
 810631a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 810631c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 810631e:	687b      	ldr	r3, [r7, #4]
 8106320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8106322:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8106324:	687b      	ldr	r3, [r7, #4]
 8106326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106328:	3b01      	subs	r3, #1
 810632a:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 810632c:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 810632e:	687b      	ldr	r3, [r7, #4]
 8106330:	681b      	ldr	r3, [r3, #0]
 8106332:	430a      	orrs	r2, r1
 8106334:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8106336:	687b      	ldr	r3, [r7, #4]
 8106338:	681b      	ldr	r3, [r3, #0]
 810633a:	68d9      	ldr	r1, [r3, #12]
 810633c:	687b      	ldr	r3, [r7, #4]
 810633e:	681a      	ldr	r2, [r3, #0]
 8106340:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8106344:	400b      	ands	r3, r1
 8106346:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8106348:	687b      	ldr	r3, [r7, #4]
 810634a:	681b      	ldr	r3, [r3, #0]
 810634c:	68d9      	ldr	r1, [r3, #12]
 810634e:	687b      	ldr	r3, [r7, #4]
 8106350:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8106352:	687b      	ldr	r3, [r7, #4]
 8106354:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8106356:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8106358:	687b      	ldr	r3, [r7, #4]
 810635a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 810635c:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 810635e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8106360:	687b      	ldr	r3, [r7, #4]
 8106362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8106364:	3b01      	subs	r3, #1
 8106366:	021b      	lsls	r3, r3, #8
 8106368:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 810636a:	687b      	ldr	r3, [r7, #4]
 810636c:	681b      	ldr	r3, [r3, #0]
 810636e:	430a      	orrs	r2, r1
 8106370:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8106372:	687b      	ldr	r3, [r7, #4]
 8106374:	681b      	ldr	r3, [r3, #0]
 8106376:	4a1d      	ldr	r2, [pc, #116]	@ (81063ec <HAL_SAI_Init+0x54c>)
 8106378:	4293      	cmp	r3, r2
 810637a:	d004      	beq.n	8106386 <HAL_SAI_Init+0x4e6>
 810637c:	687b      	ldr	r3, [r7, #4]
 810637e:	681b      	ldr	r3, [r3, #0]
 8106380:	4a1b      	ldr	r2, [pc, #108]	@ (81063f0 <HAL_SAI_Init+0x550>)
 8106382:	4293      	cmp	r3, r2
 8106384:	d119      	bne.n	81063ba <HAL_SAI_Init+0x51a>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8106386:	69bb      	ldr	r3, [r7, #24]
 8106388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810638a:	f023 0201 	bic.w	r2, r3, #1
 810638e:	69bb      	ldr	r3, [r7, #24]
 8106390:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8106392:	687b      	ldr	r3, [r7, #4]
 8106394:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8106398:	2b01      	cmp	r3, #1
 810639a:	d10e      	bne.n	81063ba <HAL_SAI_Init+0x51a>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 810639c:	687b      	ldr	r3, [r7, #4]
 810639e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 81063a0:	687b      	ldr	r3, [r7, #4]
 81063a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81063a4:	3b01      	subs	r3, #1
 81063a6:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 81063a8:	431a      	orrs	r2, r3
 81063aa:	69bb      	ldr	r3, [r7, #24]
 81063ac:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 81063ae:	69bb      	ldr	r3, [r7, #24]
 81063b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81063b2:	f043 0201 	orr.w	r2, r3, #1
 81063b6:	69bb      	ldr	r3, [r7, #24]
 81063b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 81063ba:	687b      	ldr	r3, [r7, #4]
 81063bc:	2200      	movs	r2, #0
 81063be:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 81063c2:	687b      	ldr	r3, [r7, #4]
 81063c4:	2201      	movs	r2, #1
 81063c6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 81063ca:	687b      	ldr	r3, [r7, #4]
 81063cc:	2200      	movs	r2, #0
 81063ce:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 81063d2:	2300      	movs	r3, #0
}
 81063d4:	4618      	mov	r0, r3
 81063d6:	3728      	adds	r7, #40	@ 0x28
 81063d8:	46bd      	mov	sp, r7
 81063da:	bd80      	pop	{r7, pc}
 81063dc:	cccccccd 	.word	0xcccccccd
 81063e0:	f005c010 	.word	0xf005c010
 81063e4:	f805c010 	.word	0xf805c010
 81063e8:	fff88000 	.word	0xfff88000
 81063ec:	40015804 	.word	0x40015804
 81063f0:	58005404 	.word	0x58005404

081063f4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 81063f4:	b480      	push	{r7}
 81063f6:	b085      	sub	sp, #20
 81063f8:	af00      	add	r7, sp, #0
 81063fa:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 81063fc:	4b18      	ldr	r3, [pc, #96]	@ (8106460 <SAI_Disable+0x6c>)
 81063fe:	681b      	ldr	r3, [r3, #0]
 8106400:	4a18      	ldr	r2, [pc, #96]	@ (8106464 <SAI_Disable+0x70>)
 8106402:	fba2 2303 	umull	r2, r3, r2, r3
 8106406:	0b1b      	lsrs	r3, r3, #12
 8106408:	009b      	lsls	r3, r3, #2
 810640a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 810640c:	2300      	movs	r3, #0
 810640e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8106410:	687b      	ldr	r3, [r7, #4]
 8106412:	681b      	ldr	r3, [r3, #0]
 8106414:	681a      	ldr	r2, [r3, #0]
 8106416:	687b      	ldr	r3, [r7, #4]
 8106418:	681b      	ldr	r3, [r3, #0]
 810641a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 810641e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8106420:	68fb      	ldr	r3, [r7, #12]
 8106422:	2b00      	cmp	r3, #0
 8106424:	d10a      	bne.n	810643c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8106426:	687b      	ldr	r3, [r7, #4]
 8106428:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 810642c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8106430:	687b      	ldr	r3, [r7, #4]
 8106432:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8106436:	2303      	movs	r3, #3
 8106438:	72fb      	strb	r3, [r7, #11]
      break;
 810643a:	e009      	b.n	8106450 <SAI_Disable+0x5c>
    }
    count--;
 810643c:	68fb      	ldr	r3, [r7, #12]
 810643e:	3b01      	subs	r3, #1
 8106440:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8106442:	687b      	ldr	r3, [r7, #4]
 8106444:	681b      	ldr	r3, [r3, #0]
 8106446:	681b      	ldr	r3, [r3, #0]
 8106448:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810644c:	2b00      	cmp	r3, #0
 810644e:	d1e7      	bne.n	8106420 <SAI_Disable+0x2c>

  return status;
 8106450:	7afb      	ldrb	r3, [r7, #11]
}
 8106452:	4618      	mov	r0, r3
 8106454:	3714      	adds	r7, #20
 8106456:	46bd      	mov	sp, r7
 8106458:	f85d 7b04 	ldr.w	r7, [sp], #4
 810645c:	4770      	bx	lr
 810645e:	bf00      	nop
 8106460:	10000000 	.word	0x10000000
 8106464:	95cbec1b 	.word	0x95cbec1b

08106468 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 8106468:	b580      	push	{r7, lr}
 810646a:	b084      	sub	sp, #16
 810646c:	af00      	add	r7, sp, #0
 810646e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 8106470:	687b      	ldr	r3, [r7, #4]
 8106472:	2b00      	cmp	r3, #0
 8106474:	d101      	bne.n	810647a <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 8106476:	2301      	movs	r3, #1
 8106478:	e05e      	b.n	8106538 <HAL_SPDIFRX_Init+0xd0>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 810647a:	687b      	ldr	r3, [r7, #4]
 810647c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8106480:	b2db      	uxtb	r3, r3
 8106482:	2b00      	cmp	r3, #0
 8106484:	d106      	bne.n	8106494 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 8106486:	687b      	ldr	r3, [r7, #4]
 8106488:	2200      	movs	r2, #0
 810648a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 810648e:	6878      	ldr	r0, [r7, #4]
 8106490:	f7fb f8f6 	bl	8101680 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 8106494:	687b      	ldr	r3, [r7, #4]
 8106496:	2202      	movs	r2, #2
 8106498:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 810649c:	687b      	ldr	r3, [r7, #4]
 810649e:	681b      	ldr	r3, [r3, #0]
 81064a0:	681a      	ldr	r2, [r3, #0]
 81064a2:	687b      	ldr	r3, [r7, #4]
 81064a4:	681b      	ldr	r3, [r3, #0]
 81064a6:	f022 0203 	bic.w	r2, r2, #3
 81064aa:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 81064ac:	687b      	ldr	r3, [r7, #4]
 81064ae:	681b      	ldr	r3, [r3, #0]
 81064b0:	681b      	ldr	r3, [r3, #0]
 81064b2:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 81064b4:	68fa      	ldr	r2, [r7, #12]
 81064b6:	4b22      	ldr	r3, [pc, #136]	@ (8106540 <HAL_SPDIFRX_Init+0xd8>)
 81064b8:	4013      	ands	r3, r2
 81064ba:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_CKSEN | SPDIFRX_CR_CKSBKPEN |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 81064bc:	687b      	ldr	r3, [r7, #4]
 81064be:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 81064c0:	687b      	ldr	r3, [r7, #4]
 81064c2:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 81064c4:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 81064c6:	687b      	ldr	r3, [r7, #4]
 81064c8:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 81064ca:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 81064cc:	687b      	ldr	r3, [r7, #4]
 81064ce:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 81064d0:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 81064d2:	687b      	ldr	r3, [r7, #4]
 81064d4:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 81064d6:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 81064d8:	687b      	ldr	r3, [r7, #4]
 81064da:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 81064dc:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 81064de:	687b      	ldr	r3, [r7, #4]
 81064e0:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 81064e2:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 81064e4:	687b      	ldr	r3, [r7, #4]
 81064e6:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 81064e8:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 81064ea:	687b      	ldr	r3, [r7, #4]
 81064ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 81064ee:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 81064f0:	687b      	ldr	r3, [r7, #4]
 81064f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 81064f4:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 81064f6:	68fa      	ldr	r2, [r7, #12]
 81064f8:	4313      	orrs	r3, r2
 81064fa:	60fb      	str	r3, [r7, #12]
            );

  if (hspdif->Init.SymbolClockGen == ENABLE)
 81064fc:	687b      	ldr	r3, [r7, #4]
 81064fe:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8106502:	2b01      	cmp	r3, #1
 8106504:	d103      	bne.n	810650e <HAL_SPDIFRX_Init+0xa6>
  {
    tmpreg |= SPDIFRX_CR_CKSEN;
 8106506:	68fb      	ldr	r3, [r7, #12]
 8106508:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810650c:	60fb      	str	r3, [r7, #12]
  }

  if (hspdif->Init.BackupSymbolClockGen == ENABLE)
 810650e:	687b      	ldr	r3, [r7, #4]
 8106510:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8106514:	2b01      	cmp	r3, #1
 8106516:	d103      	bne.n	8106520 <HAL_SPDIFRX_Init+0xb8>
  {
    tmpreg |= SPDIFRX_CR_CKSBKPEN;
 8106518:	68fb      	ldr	r3, [r7, #12]
 810651a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 810651e:	60fb      	str	r3, [r7, #12]
  }

  hspdif->Instance->CR = tmpreg;
 8106520:	687b      	ldr	r3, [r7, #4]
 8106522:	681b      	ldr	r3, [r3, #0]
 8106524:	68fa      	ldr	r2, [r7, #12]
 8106526:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 8106528:	687b      	ldr	r3, [r7, #4]
 810652a:	2200      	movs	r2, #0
 810652c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 810652e:	687b      	ldr	r3, [r7, #4]
 8106530:	2201      	movs	r2, #1
 8106532:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8106536:	2300      	movs	r3, #0
}
 8106538:	4618      	mov	r0, r3
 810653a:	3710      	adds	r7, #16
 810653c:	46bd      	mov	sp, r7
 810653e:	bd80      	pop	{r7, pc}
 8106540:	ffc88407 	.word	0xffc88407

08106544 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8106544:	b580      	push	{r7, lr}
 8106546:	b084      	sub	sp, #16
 8106548:	af00      	add	r7, sp, #0
 810654a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 810654c:	687b      	ldr	r3, [r7, #4]
 810654e:	2b00      	cmp	r3, #0
 8106550:	d101      	bne.n	8106556 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8106552:	2301      	movs	r3, #1
 8106554:	e10f      	b.n	8106776 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8106556:	687b      	ldr	r3, [r7, #4]
 8106558:	2200      	movs	r2, #0
 810655a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 810655c:	687b      	ldr	r3, [r7, #4]
 810655e:	681b      	ldr	r3, [r3, #0]
 8106560:	4a87      	ldr	r2, [pc, #540]	@ (8106780 <HAL_SPI_Init+0x23c>)
 8106562:	4293      	cmp	r3, r2
 8106564:	d00f      	beq.n	8106586 <HAL_SPI_Init+0x42>
 8106566:	687b      	ldr	r3, [r7, #4]
 8106568:	681b      	ldr	r3, [r3, #0]
 810656a:	4a86      	ldr	r2, [pc, #536]	@ (8106784 <HAL_SPI_Init+0x240>)
 810656c:	4293      	cmp	r3, r2
 810656e:	d00a      	beq.n	8106586 <HAL_SPI_Init+0x42>
 8106570:	687b      	ldr	r3, [r7, #4]
 8106572:	681b      	ldr	r3, [r3, #0]
 8106574:	4a84      	ldr	r2, [pc, #528]	@ (8106788 <HAL_SPI_Init+0x244>)
 8106576:	4293      	cmp	r3, r2
 8106578:	d005      	beq.n	8106586 <HAL_SPI_Init+0x42>
 810657a:	687b      	ldr	r3, [r7, #4]
 810657c:	68db      	ldr	r3, [r3, #12]
 810657e:	2b0f      	cmp	r3, #15
 8106580:	d901      	bls.n	8106586 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8106582:	2301      	movs	r3, #1
 8106584:	e0f7      	b.n	8106776 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8106586:	6878      	ldr	r0, [r7, #4]
 8106588:	f000 f900 	bl	810678c <SPI_GetPacketSize>
 810658c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810658e:	687b      	ldr	r3, [r7, #4]
 8106590:	681b      	ldr	r3, [r3, #0]
 8106592:	4a7b      	ldr	r2, [pc, #492]	@ (8106780 <HAL_SPI_Init+0x23c>)
 8106594:	4293      	cmp	r3, r2
 8106596:	d00c      	beq.n	81065b2 <HAL_SPI_Init+0x6e>
 8106598:	687b      	ldr	r3, [r7, #4]
 810659a:	681b      	ldr	r3, [r3, #0]
 810659c:	4a79      	ldr	r2, [pc, #484]	@ (8106784 <HAL_SPI_Init+0x240>)
 810659e:	4293      	cmp	r3, r2
 81065a0:	d007      	beq.n	81065b2 <HAL_SPI_Init+0x6e>
 81065a2:	687b      	ldr	r3, [r7, #4]
 81065a4:	681b      	ldr	r3, [r3, #0]
 81065a6:	4a78      	ldr	r2, [pc, #480]	@ (8106788 <HAL_SPI_Init+0x244>)
 81065a8:	4293      	cmp	r3, r2
 81065aa:	d002      	beq.n	81065b2 <HAL_SPI_Init+0x6e>
 81065ac:	68fb      	ldr	r3, [r7, #12]
 81065ae:	2b08      	cmp	r3, #8
 81065b0:	d811      	bhi.n	81065d6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81065b2:	687b      	ldr	r3, [r7, #4]
 81065b4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81065b6:	4a72      	ldr	r2, [pc, #456]	@ (8106780 <HAL_SPI_Init+0x23c>)
 81065b8:	4293      	cmp	r3, r2
 81065ba:	d009      	beq.n	81065d0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81065bc:	687b      	ldr	r3, [r7, #4]
 81065be:	681b      	ldr	r3, [r3, #0]
 81065c0:	4a70      	ldr	r2, [pc, #448]	@ (8106784 <HAL_SPI_Init+0x240>)
 81065c2:	4293      	cmp	r3, r2
 81065c4:	d004      	beq.n	81065d0 <HAL_SPI_Init+0x8c>
 81065c6:	687b      	ldr	r3, [r7, #4]
 81065c8:	681b      	ldr	r3, [r3, #0]
 81065ca:	4a6f      	ldr	r2, [pc, #444]	@ (8106788 <HAL_SPI_Init+0x244>)
 81065cc:	4293      	cmp	r3, r2
 81065ce:	d104      	bne.n	81065da <HAL_SPI_Init+0x96>
 81065d0:	68fb      	ldr	r3, [r7, #12]
 81065d2:	2b10      	cmp	r3, #16
 81065d4:	d901      	bls.n	81065da <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 81065d6:	2301      	movs	r3, #1
 81065d8:	e0cd      	b.n	8106776 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 81065da:	687b      	ldr	r3, [r7, #4]
 81065dc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 81065e0:	b2db      	uxtb	r3, r3
 81065e2:	2b00      	cmp	r3, #0
 81065e4:	d106      	bne.n	81065f4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 81065e6:	687b      	ldr	r3, [r7, #4]
 81065e8:	2200      	movs	r2, #0
 81065ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 81065ee:	6878      	ldr	r0, [r7, #4]
 81065f0:	f7fb f8ac 	bl	810174c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 81065f4:	687b      	ldr	r3, [r7, #4]
 81065f6:	2202      	movs	r2, #2
 81065f8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 81065fc:	687b      	ldr	r3, [r7, #4]
 81065fe:	681b      	ldr	r3, [r3, #0]
 8106600:	681a      	ldr	r2, [r3, #0]
 8106602:	687b      	ldr	r3, [r7, #4]
 8106604:	681b      	ldr	r3, [r3, #0]
 8106606:	f022 0201 	bic.w	r2, r2, #1
 810660a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 810660c:	687b      	ldr	r3, [r7, #4]
 810660e:	681b      	ldr	r3, [r3, #0]
 8106610:	689b      	ldr	r3, [r3, #8]
 8106612:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8106616:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8106618:	687b      	ldr	r3, [r7, #4]
 810661a:	699b      	ldr	r3, [r3, #24]
 810661c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8106620:	d119      	bne.n	8106656 <HAL_SPI_Init+0x112>
 8106622:	687b      	ldr	r3, [r7, #4]
 8106624:	685b      	ldr	r3, [r3, #4]
 8106626:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 810662a:	d103      	bne.n	8106634 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 810662c:	687b      	ldr	r3, [r7, #4]
 810662e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8106630:	2b00      	cmp	r3, #0
 8106632:	d008      	beq.n	8106646 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8106634:	687b      	ldr	r3, [r7, #4]
 8106636:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8106638:	2b00      	cmp	r3, #0
 810663a:	d10c      	bne.n	8106656 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 810663c:	687b      	ldr	r3, [r7, #4]
 810663e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8106640:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106644:	d107      	bne.n	8106656 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8106646:	687b      	ldr	r3, [r7, #4]
 8106648:	681b      	ldr	r3, [r3, #0]
 810664a:	681a      	ldr	r2, [r3, #0]
 810664c:	687b      	ldr	r3, [r7, #4]
 810664e:	681b      	ldr	r3, [r3, #0]
 8106650:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8106654:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8106656:	687b      	ldr	r3, [r7, #4]
 8106658:	685b      	ldr	r3, [r3, #4]
 810665a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810665e:	2b00      	cmp	r3, #0
 8106660:	d00f      	beq.n	8106682 <HAL_SPI_Init+0x13e>
 8106662:	687b      	ldr	r3, [r7, #4]
 8106664:	68db      	ldr	r3, [r3, #12]
 8106666:	2b06      	cmp	r3, #6
 8106668:	d90b      	bls.n	8106682 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 810666a:	687b      	ldr	r3, [r7, #4]
 810666c:	681b      	ldr	r3, [r3, #0]
 810666e:	681b      	ldr	r3, [r3, #0]
 8106670:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8106674:	687b      	ldr	r3, [r7, #4]
 8106676:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8106678:	687b      	ldr	r3, [r7, #4]
 810667a:	681b      	ldr	r3, [r3, #0]
 810667c:	430a      	orrs	r2, r1
 810667e:	601a      	str	r2, [r3, #0]
 8106680:	e007      	b.n	8106692 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8106682:	687b      	ldr	r3, [r7, #4]
 8106684:	681b      	ldr	r3, [r3, #0]
 8106686:	681a      	ldr	r2, [r3, #0]
 8106688:	687b      	ldr	r3, [r7, #4]
 810668a:	681b      	ldr	r3, [r3, #0]
 810668c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8106690:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8106692:	687b      	ldr	r3, [r7, #4]
 8106694:	69da      	ldr	r2, [r3, #28]
 8106696:	687b      	ldr	r3, [r7, #4]
 8106698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810669a:	431a      	orrs	r2, r3
 810669c:	68bb      	ldr	r3, [r7, #8]
 810669e:	431a      	orrs	r2, r3
 81066a0:	687b      	ldr	r3, [r7, #4]
 81066a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81066a4:	ea42 0103 	orr.w	r1, r2, r3
 81066a8:	687b      	ldr	r3, [r7, #4]
 81066aa:	68da      	ldr	r2, [r3, #12]
 81066ac:	687b      	ldr	r3, [r7, #4]
 81066ae:	681b      	ldr	r3, [r3, #0]
 81066b0:	430a      	orrs	r2, r1
 81066b2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 81066b4:	687b      	ldr	r3, [r7, #4]
 81066b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81066b8:	687b      	ldr	r3, [r7, #4]
 81066ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81066bc:	431a      	orrs	r2, r3
 81066be:	687b      	ldr	r3, [r7, #4]
 81066c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81066c2:	431a      	orrs	r2, r3
 81066c4:	687b      	ldr	r3, [r7, #4]
 81066c6:	699b      	ldr	r3, [r3, #24]
 81066c8:	431a      	orrs	r2, r3
 81066ca:	687b      	ldr	r3, [r7, #4]
 81066cc:	691b      	ldr	r3, [r3, #16]
 81066ce:	431a      	orrs	r2, r3
 81066d0:	687b      	ldr	r3, [r7, #4]
 81066d2:	695b      	ldr	r3, [r3, #20]
 81066d4:	431a      	orrs	r2, r3
 81066d6:	687b      	ldr	r3, [r7, #4]
 81066d8:	6a1b      	ldr	r3, [r3, #32]
 81066da:	431a      	orrs	r2, r3
 81066dc:	687b      	ldr	r3, [r7, #4]
 81066de:	685b      	ldr	r3, [r3, #4]
 81066e0:	431a      	orrs	r2, r3
 81066e2:	687b      	ldr	r3, [r7, #4]
 81066e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81066e6:	431a      	orrs	r2, r3
 81066e8:	687b      	ldr	r3, [r7, #4]
 81066ea:	689b      	ldr	r3, [r3, #8]
 81066ec:	431a      	orrs	r2, r3
 81066ee:	687b      	ldr	r3, [r7, #4]
 81066f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81066f2:	ea42 0103 	orr.w	r1, r2, r3
 81066f6:	687b      	ldr	r3, [r7, #4]
 81066f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 81066fa:	687b      	ldr	r3, [r7, #4]
 81066fc:	681b      	ldr	r3, [r3, #0]
 81066fe:	430a      	orrs	r2, r1
 8106700:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8106702:	687b      	ldr	r3, [r7, #4]
 8106704:	685b      	ldr	r3, [r3, #4]
 8106706:	2b00      	cmp	r3, #0
 8106708:	d113      	bne.n	8106732 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 810670a:	687b      	ldr	r3, [r7, #4]
 810670c:	681b      	ldr	r3, [r3, #0]
 810670e:	689b      	ldr	r3, [r3, #8]
 8106710:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8106714:	687b      	ldr	r3, [r7, #4]
 8106716:	681b      	ldr	r3, [r3, #0]
 8106718:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 810671c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 810671e:	687b      	ldr	r3, [r7, #4]
 8106720:	681b      	ldr	r3, [r3, #0]
 8106722:	689b      	ldr	r3, [r3, #8]
 8106724:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8106728:	687b      	ldr	r3, [r7, #4]
 810672a:	681b      	ldr	r3, [r3, #0]
 810672c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8106730:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8106732:	687b      	ldr	r3, [r7, #4]
 8106734:	681b      	ldr	r3, [r3, #0]
 8106736:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8106738:	687b      	ldr	r3, [r7, #4]
 810673a:	681b      	ldr	r3, [r3, #0]
 810673c:	f022 0201 	bic.w	r2, r2, #1
 8106740:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8106742:	687b      	ldr	r3, [r7, #4]
 8106744:	685b      	ldr	r3, [r3, #4]
 8106746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810674a:	2b00      	cmp	r3, #0
 810674c:	d00a      	beq.n	8106764 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 810674e:	687b      	ldr	r3, [r7, #4]
 8106750:	681b      	ldr	r3, [r3, #0]
 8106752:	68db      	ldr	r3, [r3, #12]
 8106754:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8106758:	687b      	ldr	r3, [r7, #4]
 810675a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810675c:	687b      	ldr	r3, [r7, #4]
 810675e:	681b      	ldr	r3, [r3, #0]
 8106760:	430a      	orrs	r2, r1
 8106762:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8106764:	687b      	ldr	r3, [r7, #4]
 8106766:	2200      	movs	r2, #0
 8106768:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 810676c:	687b      	ldr	r3, [r7, #4]
 810676e:	2201      	movs	r2, #1
 8106770:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8106774:	2300      	movs	r3, #0
}
 8106776:	4618      	mov	r0, r3
 8106778:	3710      	adds	r7, #16
 810677a:	46bd      	mov	sp, r7
 810677c:	bd80      	pop	{r7, pc}
 810677e:	bf00      	nop
 8106780:	40013000 	.word	0x40013000
 8106784:	40003800 	.word	0x40003800
 8106788:	40003c00 	.word	0x40003c00

0810678c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 810678c:	b480      	push	{r7}
 810678e:	b085      	sub	sp, #20
 8106790:	af00      	add	r7, sp, #0
 8106792:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8106794:	687b      	ldr	r3, [r7, #4]
 8106796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106798:	095b      	lsrs	r3, r3, #5
 810679a:	3301      	adds	r3, #1
 810679c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 810679e:	687b      	ldr	r3, [r7, #4]
 81067a0:	68db      	ldr	r3, [r3, #12]
 81067a2:	3301      	adds	r3, #1
 81067a4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 81067a6:	68bb      	ldr	r3, [r7, #8]
 81067a8:	3307      	adds	r3, #7
 81067aa:	08db      	lsrs	r3, r3, #3
 81067ac:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 81067ae:	68bb      	ldr	r3, [r7, #8]
 81067b0:	68fa      	ldr	r2, [r7, #12]
 81067b2:	fb02 f303 	mul.w	r3, r2, r3
}
 81067b6:	4618      	mov	r0, r3
 81067b8:	3714      	adds	r7, #20
 81067ba:	46bd      	mov	sp, r7
 81067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81067c0:	4770      	bx	lr

081067c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81067c2:	b580      	push	{r7, lr}
 81067c4:	b082      	sub	sp, #8
 81067c6:	af00      	add	r7, sp, #0
 81067c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81067ca:	687b      	ldr	r3, [r7, #4]
 81067cc:	2b00      	cmp	r3, #0
 81067ce:	d101      	bne.n	81067d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 81067d0:	2301      	movs	r3, #1
 81067d2:	e049      	b.n	8106868 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81067d4:	687b      	ldr	r3, [r7, #4]
 81067d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 81067da:	b2db      	uxtb	r3, r3
 81067dc:	2b00      	cmp	r3, #0
 81067de:	d106      	bne.n	81067ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81067e0:	687b      	ldr	r3, [r7, #4]
 81067e2:	2200      	movs	r2, #0
 81067e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81067e8:	6878      	ldr	r0, [r7, #4]
 81067ea:	f000 f841 	bl	8106870 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81067ee:	687b      	ldr	r3, [r7, #4]
 81067f0:	2202      	movs	r2, #2
 81067f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81067f6:	687b      	ldr	r3, [r7, #4]
 81067f8:	681a      	ldr	r2, [r3, #0]
 81067fa:	687b      	ldr	r3, [r7, #4]
 81067fc:	3304      	adds	r3, #4
 81067fe:	4619      	mov	r1, r3
 8106800:	4610      	mov	r0, r2
 8106802:	f000 f9e7 	bl	8106bd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106806:	687b      	ldr	r3, [r7, #4]
 8106808:	2201      	movs	r2, #1
 810680a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810680e:	687b      	ldr	r3, [r7, #4]
 8106810:	2201      	movs	r2, #1
 8106812:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8106816:	687b      	ldr	r3, [r7, #4]
 8106818:	2201      	movs	r2, #1
 810681a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 810681e:	687b      	ldr	r3, [r7, #4]
 8106820:	2201      	movs	r2, #1
 8106822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8106826:	687b      	ldr	r3, [r7, #4]
 8106828:	2201      	movs	r2, #1
 810682a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 810682e:	687b      	ldr	r3, [r7, #4]
 8106830:	2201      	movs	r2, #1
 8106832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8106836:	687b      	ldr	r3, [r7, #4]
 8106838:	2201      	movs	r2, #1
 810683a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810683e:	687b      	ldr	r3, [r7, #4]
 8106840:	2201      	movs	r2, #1
 8106842:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8106846:	687b      	ldr	r3, [r7, #4]
 8106848:	2201      	movs	r2, #1
 810684a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 810684e:	687b      	ldr	r3, [r7, #4]
 8106850:	2201      	movs	r2, #1
 8106852:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8106856:	687b      	ldr	r3, [r7, #4]
 8106858:	2201      	movs	r2, #1
 810685a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810685e:	687b      	ldr	r3, [r7, #4]
 8106860:	2201      	movs	r2, #1
 8106862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8106866:	2300      	movs	r3, #0
}
 8106868:	4618      	mov	r0, r3
 810686a:	3708      	adds	r7, #8
 810686c:	46bd      	mov	sp, r7
 810686e:	bd80      	pop	{r7, pc}

08106870 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8106870:	b480      	push	{r7}
 8106872:	b083      	sub	sp, #12
 8106874:	af00      	add	r7, sp, #0
 8106876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8106878:	bf00      	nop
 810687a:	370c      	adds	r7, #12
 810687c:	46bd      	mov	sp, r7
 810687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106882:	4770      	bx	lr

08106884 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8106884:	b480      	push	{r7}
 8106886:	b085      	sub	sp, #20
 8106888:	af00      	add	r7, sp, #0
 810688a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 810688c:	687b      	ldr	r3, [r7, #4]
 810688e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8106892:	b2db      	uxtb	r3, r3
 8106894:	2b01      	cmp	r3, #1
 8106896:	d001      	beq.n	810689c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8106898:	2301      	movs	r3, #1
 810689a:	e054      	b.n	8106946 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810689c:	687b      	ldr	r3, [r7, #4]
 810689e:	2202      	movs	r2, #2
 81068a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 81068a4:	687b      	ldr	r3, [r7, #4]
 81068a6:	681b      	ldr	r3, [r3, #0]
 81068a8:	68da      	ldr	r2, [r3, #12]
 81068aa:	687b      	ldr	r3, [r7, #4]
 81068ac:	681b      	ldr	r3, [r3, #0]
 81068ae:	f042 0201 	orr.w	r2, r2, #1
 81068b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81068b4:	687b      	ldr	r3, [r7, #4]
 81068b6:	681b      	ldr	r3, [r3, #0]
 81068b8:	4a26      	ldr	r2, [pc, #152]	@ (8106954 <HAL_TIM_Base_Start_IT+0xd0>)
 81068ba:	4293      	cmp	r3, r2
 81068bc:	d022      	beq.n	8106904 <HAL_TIM_Base_Start_IT+0x80>
 81068be:	687b      	ldr	r3, [r7, #4]
 81068c0:	681b      	ldr	r3, [r3, #0]
 81068c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81068c6:	d01d      	beq.n	8106904 <HAL_TIM_Base_Start_IT+0x80>
 81068c8:	687b      	ldr	r3, [r7, #4]
 81068ca:	681b      	ldr	r3, [r3, #0]
 81068cc:	4a22      	ldr	r2, [pc, #136]	@ (8106958 <HAL_TIM_Base_Start_IT+0xd4>)
 81068ce:	4293      	cmp	r3, r2
 81068d0:	d018      	beq.n	8106904 <HAL_TIM_Base_Start_IT+0x80>
 81068d2:	687b      	ldr	r3, [r7, #4]
 81068d4:	681b      	ldr	r3, [r3, #0]
 81068d6:	4a21      	ldr	r2, [pc, #132]	@ (810695c <HAL_TIM_Base_Start_IT+0xd8>)
 81068d8:	4293      	cmp	r3, r2
 81068da:	d013      	beq.n	8106904 <HAL_TIM_Base_Start_IT+0x80>
 81068dc:	687b      	ldr	r3, [r7, #4]
 81068de:	681b      	ldr	r3, [r3, #0]
 81068e0:	4a1f      	ldr	r2, [pc, #124]	@ (8106960 <HAL_TIM_Base_Start_IT+0xdc>)
 81068e2:	4293      	cmp	r3, r2
 81068e4:	d00e      	beq.n	8106904 <HAL_TIM_Base_Start_IT+0x80>
 81068e6:	687b      	ldr	r3, [r7, #4]
 81068e8:	681b      	ldr	r3, [r3, #0]
 81068ea:	4a1e      	ldr	r2, [pc, #120]	@ (8106964 <HAL_TIM_Base_Start_IT+0xe0>)
 81068ec:	4293      	cmp	r3, r2
 81068ee:	d009      	beq.n	8106904 <HAL_TIM_Base_Start_IT+0x80>
 81068f0:	687b      	ldr	r3, [r7, #4]
 81068f2:	681b      	ldr	r3, [r3, #0]
 81068f4:	4a1c      	ldr	r2, [pc, #112]	@ (8106968 <HAL_TIM_Base_Start_IT+0xe4>)
 81068f6:	4293      	cmp	r3, r2
 81068f8:	d004      	beq.n	8106904 <HAL_TIM_Base_Start_IT+0x80>
 81068fa:	687b      	ldr	r3, [r7, #4]
 81068fc:	681b      	ldr	r3, [r3, #0]
 81068fe:	4a1b      	ldr	r2, [pc, #108]	@ (810696c <HAL_TIM_Base_Start_IT+0xe8>)
 8106900:	4293      	cmp	r3, r2
 8106902:	d115      	bne.n	8106930 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8106904:	687b      	ldr	r3, [r7, #4]
 8106906:	681b      	ldr	r3, [r3, #0]
 8106908:	689a      	ldr	r2, [r3, #8]
 810690a:	4b19      	ldr	r3, [pc, #100]	@ (8106970 <HAL_TIM_Base_Start_IT+0xec>)
 810690c:	4013      	ands	r3, r2
 810690e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106910:	68fb      	ldr	r3, [r7, #12]
 8106912:	2b06      	cmp	r3, #6
 8106914:	d015      	beq.n	8106942 <HAL_TIM_Base_Start_IT+0xbe>
 8106916:	68fb      	ldr	r3, [r7, #12]
 8106918:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810691c:	d011      	beq.n	8106942 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 810691e:	687b      	ldr	r3, [r7, #4]
 8106920:	681b      	ldr	r3, [r3, #0]
 8106922:	681a      	ldr	r2, [r3, #0]
 8106924:	687b      	ldr	r3, [r7, #4]
 8106926:	681b      	ldr	r3, [r3, #0]
 8106928:	f042 0201 	orr.w	r2, r2, #1
 810692c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810692e:	e008      	b.n	8106942 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8106930:	687b      	ldr	r3, [r7, #4]
 8106932:	681b      	ldr	r3, [r3, #0]
 8106934:	681a      	ldr	r2, [r3, #0]
 8106936:	687b      	ldr	r3, [r7, #4]
 8106938:	681b      	ldr	r3, [r3, #0]
 810693a:	f042 0201 	orr.w	r2, r2, #1
 810693e:	601a      	str	r2, [r3, #0]
 8106940:	e000      	b.n	8106944 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8106942:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8106944:	2300      	movs	r3, #0
}
 8106946:	4618      	mov	r0, r3
 8106948:	3714      	adds	r7, #20
 810694a:	46bd      	mov	sp, r7
 810694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106950:	4770      	bx	lr
 8106952:	bf00      	nop
 8106954:	40010000 	.word	0x40010000
 8106958:	40000400 	.word	0x40000400
 810695c:	40000800 	.word	0x40000800
 8106960:	40000c00 	.word	0x40000c00
 8106964:	40010400 	.word	0x40010400
 8106968:	40001800 	.word	0x40001800
 810696c:	40014000 	.word	0x40014000
 8106970:	00010007 	.word	0x00010007

08106974 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8106974:	b580      	push	{r7, lr}
 8106976:	b084      	sub	sp, #16
 8106978:	af00      	add	r7, sp, #0
 810697a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 810697c:	687b      	ldr	r3, [r7, #4]
 810697e:	681b      	ldr	r3, [r3, #0]
 8106980:	68db      	ldr	r3, [r3, #12]
 8106982:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8106984:	687b      	ldr	r3, [r7, #4]
 8106986:	681b      	ldr	r3, [r3, #0]
 8106988:	691b      	ldr	r3, [r3, #16]
 810698a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 810698c:	68bb      	ldr	r3, [r7, #8]
 810698e:	f003 0302 	and.w	r3, r3, #2
 8106992:	2b00      	cmp	r3, #0
 8106994:	d020      	beq.n	81069d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8106996:	68fb      	ldr	r3, [r7, #12]
 8106998:	f003 0302 	and.w	r3, r3, #2
 810699c:	2b00      	cmp	r3, #0
 810699e:	d01b      	beq.n	81069d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 81069a0:	687b      	ldr	r3, [r7, #4]
 81069a2:	681b      	ldr	r3, [r3, #0]
 81069a4:	f06f 0202 	mvn.w	r2, #2
 81069a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 81069aa:	687b      	ldr	r3, [r7, #4]
 81069ac:	2201      	movs	r2, #1
 81069ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 81069b0:	687b      	ldr	r3, [r7, #4]
 81069b2:	681b      	ldr	r3, [r3, #0]
 81069b4:	699b      	ldr	r3, [r3, #24]
 81069b6:	f003 0303 	and.w	r3, r3, #3
 81069ba:	2b00      	cmp	r3, #0
 81069bc:	d003      	beq.n	81069c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 81069be:	6878      	ldr	r0, [r7, #4]
 81069c0:	f000 f8e9 	bl	8106b96 <HAL_TIM_IC_CaptureCallback>
 81069c4:	e005      	b.n	81069d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 81069c6:	6878      	ldr	r0, [r7, #4]
 81069c8:	f000 f8db 	bl	8106b82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 81069cc:	6878      	ldr	r0, [r7, #4]
 81069ce:	f000 f8ec 	bl	8106baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81069d2:	687b      	ldr	r3, [r7, #4]
 81069d4:	2200      	movs	r2, #0
 81069d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 81069d8:	68bb      	ldr	r3, [r7, #8]
 81069da:	f003 0304 	and.w	r3, r3, #4
 81069de:	2b00      	cmp	r3, #0
 81069e0:	d020      	beq.n	8106a24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 81069e2:	68fb      	ldr	r3, [r7, #12]
 81069e4:	f003 0304 	and.w	r3, r3, #4
 81069e8:	2b00      	cmp	r3, #0
 81069ea:	d01b      	beq.n	8106a24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 81069ec:	687b      	ldr	r3, [r7, #4]
 81069ee:	681b      	ldr	r3, [r3, #0]
 81069f0:	f06f 0204 	mvn.w	r2, #4
 81069f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 81069f6:	687b      	ldr	r3, [r7, #4]
 81069f8:	2202      	movs	r2, #2
 81069fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81069fc:	687b      	ldr	r3, [r7, #4]
 81069fe:	681b      	ldr	r3, [r3, #0]
 8106a00:	699b      	ldr	r3, [r3, #24]
 8106a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8106a06:	2b00      	cmp	r3, #0
 8106a08:	d003      	beq.n	8106a12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8106a0a:	6878      	ldr	r0, [r7, #4]
 8106a0c:	f000 f8c3 	bl	8106b96 <HAL_TIM_IC_CaptureCallback>
 8106a10:	e005      	b.n	8106a1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8106a12:	6878      	ldr	r0, [r7, #4]
 8106a14:	f000 f8b5 	bl	8106b82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106a18:	6878      	ldr	r0, [r7, #4]
 8106a1a:	f000 f8c6 	bl	8106baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106a1e:	687b      	ldr	r3, [r7, #4]
 8106a20:	2200      	movs	r2, #0
 8106a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8106a24:	68bb      	ldr	r3, [r7, #8]
 8106a26:	f003 0308 	and.w	r3, r3, #8
 8106a2a:	2b00      	cmp	r3, #0
 8106a2c:	d020      	beq.n	8106a70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8106a2e:	68fb      	ldr	r3, [r7, #12]
 8106a30:	f003 0308 	and.w	r3, r3, #8
 8106a34:	2b00      	cmp	r3, #0
 8106a36:	d01b      	beq.n	8106a70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8106a38:	687b      	ldr	r3, [r7, #4]
 8106a3a:	681b      	ldr	r3, [r3, #0]
 8106a3c:	f06f 0208 	mvn.w	r2, #8
 8106a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8106a42:	687b      	ldr	r3, [r7, #4]
 8106a44:	2204      	movs	r2, #4
 8106a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8106a48:	687b      	ldr	r3, [r7, #4]
 8106a4a:	681b      	ldr	r3, [r3, #0]
 8106a4c:	69db      	ldr	r3, [r3, #28]
 8106a4e:	f003 0303 	and.w	r3, r3, #3
 8106a52:	2b00      	cmp	r3, #0
 8106a54:	d003      	beq.n	8106a5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8106a56:	6878      	ldr	r0, [r7, #4]
 8106a58:	f000 f89d 	bl	8106b96 <HAL_TIM_IC_CaptureCallback>
 8106a5c:	e005      	b.n	8106a6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8106a5e:	6878      	ldr	r0, [r7, #4]
 8106a60:	f000 f88f 	bl	8106b82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106a64:	6878      	ldr	r0, [r7, #4]
 8106a66:	f000 f8a0 	bl	8106baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106a6a:	687b      	ldr	r3, [r7, #4]
 8106a6c:	2200      	movs	r2, #0
 8106a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8106a70:	68bb      	ldr	r3, [r7, #8]
 8106a72:	f003 0310 	and.w	r3, r3, #16
 8106a76:	2b00      	cmp	r3, #0
 8106a78:	d020      	beq.n	8106abc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8106a7a:	68fb      	ldr	r3, [r7, #12]
 8106a7c:	f003 0310 	and.w	r3, r3, #16
 8106a80:	2b00      	cmp	r3, #0
 8106a82:	d01b      	beq.n	8106abc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8106a84:	687b      	ldr	r3, [r7, #4]
 8106a86:	681b      	ldr	r3, [r3, #0]
 8106a88:	f06f 0210 	mvn.w	r2, #16
 8106a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8106a8e:	687b      	ldr	r3, [r7, #4]
 8106a90:	2208      	movs	r2, #8
 8106a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8106a94:	687b      	ldr	r3, [r7, #4]
 8106a96:	681b      	ldr	r3, [r3, #0]
 8106a98:	69db      	ldr	r3, [r3, #28]
 8106a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8106a9e:	2b00      	cmp	r3, #0
 8106aa0:	d003      	beq.n	8106aaa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8106aa2:	6878      	ldr	r0, [r7, #4]
 8106aa4:	f000 f877 	bl	8106b96 <HAL_TIM_IC_CaptureCallback>
 8106aa8:	e005      	b.n	8106ab6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8106aaa:	6878      	ldr	r0, [r7, #4]
 8106aac:	f000 f869 	bl	8106b82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8106ab0:	6878      	ldr	r0, [r7, #4]
 8106ab2:	f000 f87a 	bl	8106baa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8106ab6:	687b      	ldr	r3, [r7, #4]
 8106ab8:	2200      	movs	r2, #0
 8106aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8106abc:	68bb      	ldr	r3, [r7, #8]
 8106abe:	f003 0301 	and.w	r3, r3, #1
 8106ac2:	2b00      	cmp	r3, #0
 8106ac4:	d00c      	beq.n	8106ae0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8106ac6:	68fb      	ldr	r3, [r7, #12]
 8106ac8:	f003 0301 	and.w	r3, r3, #1
 8106acc:	2b00      	cmp	r3, #0
 8106ace:	d007      	beq.n	8106ae0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8106ad0:	687b      	ldr	r3, [r7, #4]
 8106ad2:	681b      	ldr	r3, [r3, #0]
 8106ad4:	f06f 0201 	mvn.w	r2, #1
 8106ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8106ada:	6878      	ldr	r0, [r7, #4]
 8106adc:	f7fa fcf4 	bl	81014c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8106ae0:	68bb      	ldr	r3, [r7, #8]
 8106ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106ae6:	2b00      	cmp	r3, #0
 8106ae8:	d104      	bne.n	8106af4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8106aea:	68bb      	ldr	r3, [r7, #8]
 8106aec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8106af0:	2b00      	cmp	r3, #0
 8106af2:	d00c      	beq.n	8106b0e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8106af4:	68fb      	ldr	r3, [r7, #12]
 8106af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106afa:	2b00      	cmp	r3, #0
 8106afc:	d007      	beq.n	8106b0e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8106afe:	687b      	ldr	r3, [r7, #4]
 8106b00:	681b      	ldr	r3, [r3, #0]
 8106b02:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8106b06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8106b08:	6878      	ldr	r0, [r7, #4]
 8106b0a:	f000 f90d 	bl	8106d28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8106b0e:	68bb      	ldr	r3, [r7, #8]
 8106b10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106b14:	2b00      	cmp	r3, #0
 8106b16:	d00c      	beq.n	8106b32 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8106b18:	68fb      	ldr	r3, [r7, #12]
 8106b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106b1e:	2b00      	cmp	r3, #0
 8106b20:	d007      	beq.n	8106b32 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8106b22:	687b      	ldr	r3, [r7, #4]
 8106b24:	681b      	ldr	r3, [r3, #0]
 8106b26:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8106b2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8106b2c:	6878      	ldr	r0, [r7, #4]
 8106b2e:	f000 f905 	bl	8106d3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8106b32:	68bb      	ldr	r3, [r7, #8]
 8106b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8106b38:	2b00      	cmp	r3, #0
 8106b3a:	d00c      	beq.n	8106b56 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8106b3c:	68fb      	ldr	r3, [r7, #12]
 8106b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8106b42:	2b00      	cmp	r3, #0
 8106b44:	d007      	beq.n	8106b56 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8106b46:	687b      	ldr	r3, [r7, #4]
 8106b48:	681b      	ldr	r3, [r3, #0]
 8106b4a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8106b4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8106b50:	6878      	ldr	r0, [r7, #4]
 8106b52:	f000 f834 	bl	8106bbe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8106b56:	68bb      	ldr	r3, [r7, #8]
 8106b58:	f003 0320 	and.w	r3, r3, #32
 8106b5c:	2b00      	cmp	r3, #0
 8106b5e:	d00c      	beq.n	8106b7a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8106b60:	68fb      	ldr	r3, [r7, #12]
 8106b62:	f003 0320 	and.w	r3, r3, #32
 8106b66:	2b00      	cmp	r3, #0
 8106b68:	d007      	beq.n	8106b7a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8106b6a:	687b      	ldr	r3, [r7, #4]
 8106b6c:	681b      	ldr	r3, [r3, #0]
 8106b6e:	f06f 0220 	mvn.w	r2, #32
 8106b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8106b74:	6878      	ldr	r0, [r7, #4]
 8106b76:	f000 f8cd 	bl	8106d14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8106b7a:	bf00      	nop
 8106b7c:	3710      	adds	r7, #16
 8106b7e:	46bd      	mov	sp, r7
 8106b80:	bd80      	pop	{r7, pc}

08106b82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8106b82:	b480      	push	{r7}
 8106b84:	b083      	sub	sp, #12
 8106b86:	af00      	add	r7, sp, #0
 8106b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8106b8a:	bf00      	nop
 8106b8c:	370c      	adds	r7, #12
 8106b8e:	46bd      	mov	sp, r7
 8106b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106b94:	4770      	bx	lr

08106b96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8106b96:	b480      	push	{r7}
 8106b98:	b083      	sub	sp, #12
 8106b9a:	af00      	add	r7, sp, #0
 8106b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8106b9e:	bf00      	nop
 8106ba0:	370c      	adds	r7, #12
 8106ba2:	46bd      	mov	sp, r7
 8106ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106ba8:	4770      	bx	lr

08106baa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8106baa:	b480      	push	{r7}
 8106bac:	b083      	sub	sp, #12
 8106bae:	af00      	add	r7, sp, #0
 8106bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8106bb2:	bf00      	nop
 8106bb4:	370c      	adds	r7, #12
 8106bb6:	46bd      	mov	sp, r7
 8106bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106bbc:	4770      	bx	lr

08106bbe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8106bbe:	b480      	push	{r7}
 8106bc0:	b083      	sub	sp, #12
 8106bc2:	af00      	add	r7, sp, #0
 8106bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8106bc6:	bf00      	nop
 8106bc8:	370c      	adds	r7, #12
 8106bca:	46bd      	mov	sp, r7
 8106bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106bd0:	4770      	bx	lr
	...

08106bd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8106bd4:	b480      	push	{r7}
 8106bd6:	b085      	sub	sp, #20
 8106bd8:	af00      	add	r7, sp, #0
 8106bda:	6078      	str	r0, [r7, #4]
 8106bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8106bde:	687b      	ldr	r3, [r7, #4]
 8106be0:	681b      	ldr	r3, [r3, #0]
 8106be2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8106be4:	687b      	ldr	r3, [r7, #4]
 8106be6:	4a43      	ldr	r2, [pc, #268]	@ (8106cf4 <TIM_Base_SetConfig+0x120>)
 8106be8:	4293      	cmp	r3, r2
 8106bea:	d013      	beq.n	8106c14 <TIM_Base_SetConfig+0x40>
 8106bec:	687b      	ldr	r3, [r7, #4]
 8106bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106bf2:	d00f      	beq.n	8106c14 <TIM_Base_SetConfig+0x40>
 8106bf4:	687b      	ldr	r3, [r7, #4]
 8106bf6:	4a40      	ldr	r2, [pc, #256]	@ (8106cf8 <TIM_Base_SetConfig+0x124>)
 8106bf8:	4293      	cmp	r3, r2
 8106bfa:	d00b      	beq.n	8106c14 <TIM_Base_SetConfig+0x40>
 8106bfc:	687b      	ldr	r3, [r7, #4]
 8106bfe:	4a3f      	ldr	r2, [pc, #252]	@ (8106cfc <TIM_Base_SetConfig+0x128>)
 8106c00:	4293      	cmp	r3, r2
 8106c02:	d007      	beq.n	8106c14 <TIM_Base_SetConfig+0x40>
 8106c04:	687b      	ldr	r3, [r7, #4]
 8106c06:	4a3e      	ldr	r2, [pc, #248]	@ (8106d00 <TIM_Base_SetConfig+0x12c>)
 8106c08:	4293      	cmp	r3, r2
 8106c0a:	d003      	beq.n	8106c14 <TIM_Base_SetConfig+0x40>
 8106c0c:	687b      	ldr	r3, [r7, #4]
 8106c0e:	4a3d      	ldr	r2, [pc, #244]	@ (8106d04 <TIM_Base_SetConfig+0x130>)
 8106c10:	4293      	cmp	r3, r2
 8106c12:	d108      	bne.n	8106c26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8106c14:	68fb      	ldr	r3, [r7, #12]
 8106c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8106c1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8106c1c:	683b      	ldr	r3, [r7, #0]
 8106c1e:	685b      	ldr	r3, [r3, #4]
 8106c20:	68fa      	ldr	r2, [r7, #12]
 8106c22:	4313      	orrs	r3, r2
 8106c24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8106c26:	687b      	ldr	r3, [r7, #4]
 8106c28:	4a32      	ldr	r2, [pc, #200]	@ (8106cf4 <TIM_Base_SetConfig+0x120>)
 8106c2a:	4293      	cmp	r3, r2
 8106c2c:	d01f      	beq.n	8106c6e <TIM_Base_SetConfig+0x9a>
 8106c2e:	687b      	ldr	r3, [r7, #4]
 8106c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106c34:	d01b      	beq.n	8106c6e <TIM_Base_SetConfig+0x9a>
 8106c36:	687b      	ldr	r3, [r7, #4]
 8106c38:	4a2f      	ldr	r2, [pc, #188]	@ (8106cf8 <TIM_Base_SetConfig+0x124>)
 8106c3a:	4293      	cmp	r3, r2
 8106c3c:	d017      	beq.n	8106c6e <TIM_Base_SetConfig+0x9a>
 8106c3e:	687b      	ldr	r3, [r7, #4]
 8106c40:	4a2e      	ldr	r2, [pc, #184]	@ (8106cfc <TIM_Base_SetConfig+0x128>)
 8106c42:	4293      	cmp	r3, r2
 8106c44:	d013      	beq.n	8106c6e <TIM_Base_SetConfig+0x9a>
 8106c46:	687b      	ldr	r3, [r7, #4]
 8106c48:	4a2d      	ldr	r2, [pc, #180]	@ (8106d00 <TIM_Base_SetConfig+0x12c>)
 8106c4a:	4293      	cmp	r3, r2
 8106c4c:	d00f      	beq.n	8106c6e <TIM_Base_SetConfig+0x9a>
 8106c4e:	687b      	ldr	r3, [r7, #4]
 8106c50:	4a2c      	ldr	r2, [pc, #176]	@ (8106d04 <TIM_Base_SetConfig+0x130>)
 8106c52:	4293      	cmp	r3, r2
 8106c54:	d00b      	beq.n	8106c6e <TIM_Base_SetConfig+0x9a>
 8106c56:	687b      	ldr	r3, [r7, #4]
 8106c58:	4a2b      	ldr	r2, [pc, #172]	@ (8106d08 <TIM_Base_SetConfig+0x134>)
 8106c5a:	4293      	cmp	r3, r2
 8106c5c:	d007      	beq.n	8106c6e <TIM_Base_SetConfig+0x9a>
 8106c5e:	687b      	ldr	r3, [r7, #4]
 8106c60:	4a2a      	ldr	r2, [pc, #168]	@ (8106d0c <TIM_Base_SetConfig+0x138>)
 8106c62:	4293      	cmp	r3, r2
 8106c64:	d003      	beq.n	8106c6e <TIM_Base_SetConfig+0x9a>
 8106c66:	687b      	ldr	r3, [r7, #4]
 8106c68:	4a29      	ldr	r2, [pc, #164]	@ (8106d10 <TIM_Base_SetConfig+0x13c>)
 8106c6a:	4293      	cmp	r3, r2
 8106c6c:	d108      	bne.n	8106c80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8106c6e:	68fb      	ldr	r3, [r7, #12]
 8106c70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8106c74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8106c76:	683b      	ldr	r3, [r7, #0]
 8106c78:	68db      	ldr	r3, [r3, #12]
 8106c7a:	68fa      	ldr	r2, [r7, #12]
 8106c7c:	4313      	orrs	r3, r2
 8106c7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8106c80:	68fb      	ldr	r3, [r7, #12]
 8106c82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8106c86:	683b      	ldr	r3, [r7, #0]
 8106c88:	695b      	ldr	r3, [r3, #20]
 8106c8a:	4313      	orrs	r3, r2
 8106c8c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8106c8e:	683b      	ldr	r3, [r7, #0]
 8106c90:	689a      	ldr	r2, [r3, #8]
 8106c92:	687b      	ldr	r3, [r7, #4]
 8106c94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8106c96:	683b      	ldr	r3, [r7, #0]
 8106c98:	681a      	ldr	r2, [r3, #0]
 8106c9a:	687b      	ldr	r3, [r7, #4]
 8106c9c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8106c9e:	687b      	ldr	r3, [r7, #4]
 8106ca0:	4a14      	ldr	r2, [pc, #80]	@ (8106cf4 <TIM_Base_SetConfig+0x120>)
 8106ca2:	4293      	cmp	r3, r2
 8106ca4:	d00f      	beq.n	8106cc6 <TIM_Base_SetConfig+0xf2>
 8106ca6:	687b      	ldr	r3, [r7, #4]
 8106ca8:	4a16      	ldr	r2, [pc, #88]	@ (8106d04 <TIM_Base_SetConfig+0x130>)
 8106caa:	4293      	cmp	r3, r2
 8106cac:	d00b      	beq.n	8106cc6 <TIM_Base_SetConfig+0xf2>
 8106cae:	687b      	ldr	r3, [r7, #4]
 8106cb0:	4a15      	ldr	r2, [pc, #84]	@ (8106d08 <TIM_Base_SetConfig+0x134>)
 8106cb2:	4293      	cmp	r3, r2
 8106cb4:	d007      	beq.n	8106cc6 <TIM_Base_SetConfig+0xf2>
 8106cb6:	687b      	ldr	r3, [r7, #4]
 8106cb8:	4a14      	ldr	r2, [pc, #80]	@ (8106d0c <TIM_Base_SetConfig+0x138>)
 8106cba:	4293      	cmp	r3, r2
 8106cbc:	d003      	beq.n	8106cc6 <TIM_Base_SetConfig+0xf2>
 8106cbe:	687b      	ldr	r3, [r7, #4]
 8106cc0:	4a13      	ldr	r2, [pc, #76]	@ (8106d10 <TIM_Base_SetConfig+0x13c>)
 8106cc2:	4293      	cmp	r3, r2
 8106cc4:	d103      	bne.n	8106cce <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8106cc6:	683b      	ldr	r3, [r7, #0]
 8106cc8:	691a      	ldr	r2, [r3, #16]
 8106cca:	687b      	ldr	r3, [r7, #4]
 8106ccc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8106cce:	687b      	ldr	r3, [r7, #4]
 8106cd0:	681b      	ldr	r3, [r3, #0]
 8106cd2:	f043 0204 	orr.w	r2, r3, #4
 8106cd6:	687b      	ldr	r3, [r7, #4]
 8106cd8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8106cda:	687b      	ldr	r3, [r7, #4]
 8106cdc:	2201      	movs	r2, #1
 8106cde:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8106ce0:	687b      	ldr	r3, [r7, #4]
 8106ce2:	68fa      	ldr	r2, [r7, #12]
 8106ce4:	601a      	str	r2, [r3, #0]
}
 8106ce6:	bf00      	nop
 8106ce8:	3714      	adds	r7, #20
 8106cea:	46bd      	mov	sp, r7
 8106cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106cf0:	4770      	bx	lr
 8106cf2:	bf00      	nop
 8106cf4:	40010000 	.word	0x40010000
 8106cf8:	40000400 	.word	0x40000400
 8106cfc:	40000800 	.word	0x40000800
 8106d00:	40000c00 	.word	0x40000c00
 8106d04:	40010400 	.word	0x40010400
 8106d08:	40014000 	.word	0x40014000
 8106d0c:	40014400 	.word	0x40014400
 8106d10:	40014800 	.word	0x40014800

08106d14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8106d14:	b480      	push	{r7}
 8106d16:	b083      	sub	sp, #12
 8106d18:	af00      	add	r7, sp, #0
 8106d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8106d1c:	bf00      	nop
 8106d1e:	370c      	adds	r7, #12
 8106d20:	46bd      	mov	sp, r7
 8106d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d26:	4770      	bx	lr

08106d28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8106d28:	b480      	push	{r7}
 8106d2a:	b083      	sub	sp, #12
 8106d2c:	af00      	add	r7, sp, #0
 8106d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8106d30:	bf00      	nop
 8106d32:	370c      	adds	r7, #12
 8106d34:	46bd      	mov	sp, r7
 8106d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d3a:	4770      	bx	lr

08106d3c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8106d3c:	b480      	push	{r7}
 8106d3e:	b083      	sub	sp, #12
 8106d40:	af00      	add	r7, sp, #0
 8106d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8106d44:	bf00      	nop
 8106d46:	370c      	adds	r7, #12
 8106d48:	46bd      	mov	sp, r7
 8106d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d4e:	4770      	bx	lr

08106d50 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8106d50:	b580      	push	{r7, lr}
 8106d52:	b08a      	sub	sp, #40	@ 0x28
 8106d54:	af02      	add	r7, sp, #8
 8106d56:	60f8      	str	r0, [r7, #12]
 8106d58:	60b9      	str	r1, [r7, #8]
 8106d5a:	603b      	str	r3, [r7, #0]
 8106d5c:	4613      	mov	r3, r2
 8106d5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8106d60:	68fb      	ldr	r3, [r7, #12]
 8106d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8106d66:	2b20      	cmp	r3, #32
 8106d68:	d17b      	bne.n	8106e62 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8106d6a:	68bb      	ldr	r3, [r7, #8]
 8106d6c:	2b00      	cmp	r3, #0
 8106d6e:	d002      	beq.n	8106d76 <HAL_UART_Transmit+0x26>
 8106d70:	88fb      	ldrh	r3, [r7, #6]
 8106d72:	2b00      	cmp	r3, #0
 8106d74:	d101      	bne.n	8106d7a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8106d76:	2301      	movs	r3, #1
 8106d78:	e074      	b.n	8106e64 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106d7a:	68fb      	ldr	r3, [r7, #12]
 8106d7c:	2200      	movs	r2, #0
 8106d7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8106d82:	68fb      	ldr	r3, [r7, #12]
 8106d84:	2221      	movs	r2, #33	@ 0x21
 8106d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8106d8a:	f7fb f923 	bl	8101fd4 <HAL_GetTick>
 8106d8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8106d90:	68fb      	ldr	r3, [r7, #12]
 8106d92:	88fa      	ldrh	r2, [r7, #6]
 8106d94:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8106d98:	68fb      	ldr	r3, [r7, #12]
 8106d9a:	88fa      	ldrh	r2, [r7, #6]
 8106d9c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8106da0:	68fb      	ldr	r3, [r7, #12]
 8106da2:	689b      	ldr	r3, [r3, #8]
 8106da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8106da8:	d108      	bne.n	8106dbc <HAL_UART_Transmit+0x6c>
 8106daa:	68fb      	ldr	r3, [r7, #12]
 8106dac:	691b      	ldr	r3, [r3, #16]
 8106dae:	2b00      	cmp	r3, #0
 8106db0:	d104      	bne.n	8106dbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8106db2:	2300      	movs	r3, #0
 8106db4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8106db6:	68bb      	ldr	r3, [r7, #8]
 8106db8:	61bb      	str	r3, [r7, #24]
 8106dba:	e003      	b.n	8106dc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8106dbc:	68bb      	ldr	r3, [r7, #8]
 8106dbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8106dc0:	2300      	movs	r3, #0
 8106dc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8106dc4:	e030      	b.n	8106e28 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8106dc6:	683b      	ldr	r3, [r7, #0]
 8106dc8:	9300      	str	r3, [sp, #0]
 8106dca:	697b      	ldr	r3, [r7, #20]
 8106dcc:	2200      	movs	r2, #0
 8106dce:	2180      	movs	r1, #128	@ 0x80
 8106dd0:	68f8      	ldr	r0, [r7, #12]
 8106dd2:	f000 f84b 	bl	8106e6c <UART_WaitOnFlagUntilTimeout>
 8106dd6:	4603      	mov	r3, r0
 8106dd8:	2b00      	cmp	r3, #0
 8106dda:	d005      	beq.n	8106de8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8106ddc:	68fb      	ldr	r3, [r7, #12]
 8106dde:	2220      	movs	r2, #32
 8106de0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8106de4:	2303      	movs	r3, #3
 8106de6:	e03d      	b.n	8106e64 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8106de8:	69fb      	ldr	r3, [r7, #28]
 8106dea:	2b00      	cmp	r3, #0
 8106dec:	d10b      	bne.n	8106e06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8106dee:	69bb      	ldr	r3, [r7, #24]
 8106df0:	881b      	ldrh	r3, [r3, #0]
 8106df2:	461a      	mov	r2, r3
 8106df4:	68fb      	ldr	r3, [r7, #12]
 8106df6:	681b      	ldr	r3, [r3, #0]
 8106df8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8106dfc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8106dfe:	69bb      	ldr	r3, [r7, #24]
 8106e00:	3302      	adds	r3, #2
 8106e02:	61bb      	str	r3, [r7, #24]
 8106e04:	e007      	b.n	8106e16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8106e06:	69fb      	ldr	r3, [r7, #28]
 8106e08:	781a      	ldrb	r2, [r3, #0]
 8106e0a:	68fb      	ldr	r3, [r7, #12]
 8106e0c:	681b      	ldr	r3, [r3, #0]
 8106e0e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8106e10:	69fb      	ldr	r3, [r7, #28]
 8106e12:	3301      	adds	r3, #1
 8106e14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8106e16:	68fb      	ldr	r3, [r7, #12]
 8106e18:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8106e1c:	b29b      	uxth	r3, r3
 8106e1e:	3b01      	subs	r3, #1
 8106e20:	b29a      	uxth	r2, r3
 8106e22:	68fb      	ldr	r3, [r7, #12]
 8106e24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8106e28:	68fb      	ldr	r3, [r7, #12]
 8106e2a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8106e2e:	b29b      	uxth	r3, r3
 8106e30:	2b00      	cmp	r3, #0
 8106e32:	d1c8      	bne.n	8106dc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8106e34:	683b      	ldr	r3, [r7, #0]
 8106e36:	9300      	str	r3, [sp, #0]
 8106e38:	697b      	ldr	r3, [r7, #20]
 8106e3a:	2200      	movs	r2, #0
 8106e3c:	2140      	movs	r1, #64	@ 0x40
 8106e3e:	68f8      	ldr	r0, [r7, #12]
 8106e40:	f000 f814 	bl	8106e6c <UART_WaitOnFlagUntilTimeout>
 8106e44:	4603      	mov	r3, r0
 8106e46:	2b00      	cmp	r3, #0
 8106e48:	d005      	beq.n	8106e56 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8106e4a:	68fb      	ldr	r3, [r7, #12]
 8106e4c:	2220      	movs	r2, #32
 8106e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8106e52:	2303      	movs	r3, #3
 8106e54:	e006      	b.n	8106e64 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8106e56:	68fb      	ldr	r3, [r7, #12]
 8106e58:	2220      	movs	r2, #32
 8106e5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8106e5e:	2300      	movs	r3, #0
 8106e60:	e000      	b.n	8106e64 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8106e62:	2302      	movs	r3, #2
  }
}
 8106e64:	4618      	mov	r0, r3
 8106e66:	3720      	adds	r7, #32
 8106e68:	46bd      	mov	sp, r7
 8106e6a:	bd80      	pop	{r7, pc}

08106e6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8106e6c:	b580      	push	{r7, lr}
 8106e6e:	b084      	sub	sp, #16
 8106e70:	af00      	add	r7, sp, #0
 8106e72:	60f8      	str	r0, [r7, #12]
 8106e74:	60b9      	str	r1, [r7, #8]
 8106e76:	603b      	str	r3, [r7, #0]
 8106e78:	4613      	mov	r3, r2
 8106e7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8106e7c:	e04f      	b.n	8106f1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8106e7e:	69bb      	ldr	r3, [r7, #24]
 8106e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106e84:	d04b      	beq.n	8106f1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106e86:	f7fb f8a5 	bl	8101fd4 <HAL_GetTick>
 8106e8a:	4602      	mov	r2, r0
 8106e8c:	683b      	ldr	r3, [r7, #0]
 8106e8e:	1ad3      	subs	r3, r2, r3
 8106e90:	69ba      	ldr	r2, [r7, #24]
 8106e92:	429a      	cmp	r2, r3
 8106e94:	d302      	bcc.n	8106e9c <UART_WaitOnFlagUntilTimeout+0x30>
 8106e96:	69bb      	ldr	r3, [r7, #24]
 8106e98:	2b00      	cmp	r3, #0
 8106e9a:	d101      	bne.n	8106ea0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8106e9c:	2303      	movs	r3, #3
 8106e9e:	e04e      	b.n	8106f3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8106ea0:	68fb      	ldr	r3, [r7, #12]
 8106ea2:	681b      	ldr	r3, [r3, #0]
 8106ea4:	681b      	ldr	r3, [r3, #0]
 8106ea6:	f003 0304 	and.w	r3, r3, #4
 8106eaa:	2b00      	cmp	r3, #0
 8106eac:	d037      	beq.n	8106f1e <UART_WaitOnFlagUntilTimeout+0xb2>
 8106eae:	68bb      	ldr	r3, [r7, #8]
 8106eb0:	2b80      	cmp	r3, #128	@ 0x80
 8106eb2:	d034      	beq.n	8106f1e <UART_WaitOnFlagUntilTimeout+0xb2>
 8106eb4:	68bb      	ldr	r3, [r7, #8]
 8106eb6:	2b40      	cmp	r3, #64	@ 0x40
 8106eb8:	d031      	beq.n	8106f1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8106eba:	68fb      	ldr	r3, [r7, #12]
 8106ebc:	681b      	ldr	r3, [r3, #0]
 8106ebe:	69db      	ldr	r3, [r3, #28]
 8106ec0:	f003 0308 	and.w	r3, r3, #8
 8106ec4:	2b08      	cmp	r3, #8
 8106ec6:	d110      	bne.n	8106eea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8106ec8:	68fb      	ldr	r3, [r7, #12]
 8106eca:	681b      	ldr	r3, [r3, #0]
 8106ecc:	2208      	movs	r2, #8
 8106ece:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8106ed0:	68f8      	ldr	r0, [r7, #12]
 8106ed2:	f000 f838 	bl	8106f46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8106ed6:	68fb      	ldr	r3, [r7, #12]
 8106ed8:	2208      	movs	r2, #8
 8106eda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8106ede:	68fb      	ldr	r3, [r7, #12]
 8106ee0:	2200      	movs	r2, #0
 8106ee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8106ee6:	2301      	movs	r3, #1
 8106ee8:	e029      	b.n	8106f3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8106eea:	68fb      	ldr	r3, [r7, #12]
 8106eec:	681b      	ldr	r3, [r3, #0]
 8106eee:	69db      	ldr	r3, [r3, #28]
 8106ef0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8106ef4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8106ef8:	d111      	bne.n	8106f1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8106efa:	68fb      	ldr	r3, [r7, #12]
 8106efc:	681b      	ldr	r3, [r3, #0]
 8106efe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8106f02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8106f04:	68f8      	ldr	r0, [r7, #12]
 8106f06:	f000 f81e 	bl	8106f46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8106f0a:	68fb      	ldr	r3, [r7, #12]
 8106f0c:	2220      	movs	r2, #32
 8106f0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8106f12:	68fb      	ldr	r3, [r7, #12]
 8106f14:	2200      	movs	r2, #0
 8106f16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8106f1a:	2303      	movs	r3, #3
 8106f1c:	e00f      	b.n	8106f3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8106f1e:	68fb      	ldr	r3, [r7, #12]
 8106f20:	681b      	ldr	r3, [r3, #0]
 8106f22:	69da      	ldr	r2, [r3, #28]
 8106f24:	68bb      	ldr	r3, [r7, #8]
 8106f26:	4013      	ands	r3, r2
 8106f28:	68ba      	ldr	r2, [r7, #8]
 8106f2a:	429a      	cmp	r2, r3
 8106f2c:	bf0c      	ite	eq
 8106f2e:	2301      	moveq	r3, #1
 8106f30:	2300      	movne	r3, #0
 8106f32:	b2db      	uxtb	r3, r3
 8106f34:	461a      	mov	r2, r3
 8106f36:	79fb      	ldrb	r3, [r7, #7]
 8106f38:	429a      	cmp	r2, r3
 8106f3a:	d0a0      	beq.n	8106e7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8106f3c:	2300      	movs	r3, #0
}
 8106f3e:	4618      	mov	r0, r3
 8106f40:	3710      	adds	r7, #16
 8106f42:	46bd      	mov	sp, r7
 8106f44:	bd80      	pop	{r7, pc}

08106f46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8106f46:	b480      	push	{r7}
 8106f48:	b095      	sub	sp, #84	@ 0x54
 8106f4a:	af00      	add	r7, sp, #0
 8106f4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106f4e:	687b      	ldr	r3, [r7, #4]
 8106f50:	681b      	ldr	r3, [r3, #0]
 8106f52:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106f56:	e853 3f00 	ldrex	r3, [r3]
 8106f5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8106f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8106f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8106f64:	687b      	ldr	r3, [r7, #4]
 8106f66:	681b      	ldr	r3, [r3, #0]
 8106f68:	461a      	mov	r2, r3
 8106f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8106f6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8106f6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106f70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8106f72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8106f74:	e841 2300 	strex	r3, r2, [r1]
 8106f78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8106f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106f7c:	2b00      	cmp	r3, #0
 8106f7e:	d1e6      	bne.n	8106f4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8106f80:	687b      	ldr	r3, [r7, #4]
 8106f82:	681b      	ldr	r3, [r3, #0]
 8106f84:	3308      	adds	r3, #8
 8106f86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106f88:	6a3b      	ldr	r3, [r7, #32]
 8106f8a:	e853 3f00 	ldrex	r3, [r3]
 8106f8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8106f90:	69fb      	ldr	r3, [r7, #28]
 8106f92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8106f96:	f023 0301 	bic.w	r3, r3, #1
 8106f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8106f9c:	687b      	ldr	r3, [r7, #4]
 8106f9e:	681b      	ldr	r3, [r3, #0]
 8106fa0:	3308      	adds	r3, #8
 8106fa2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8106fa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8106fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106fa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8106faa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8106fac:	e841 2300 	strex	r3, r2, [r1]
 8106fb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8106fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8106fb4:	2b00      	cmp	r3, #0
 8106fb6:	d1e3      	bne.n	8106f80 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8106fb8:	687b      	ldr	r3, [r7, #4]
 8106fba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8106fbc:	2b01      	cmp	r3, #1
 8106fbe:	d118      	bne.n	8106ff2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106fc0:	687b      	ldr	r3, [r7, #4]
 8106fc2:	681b      	ldr	r3, [r3, #0]
 8106fc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106fc6:	68fb      	ldr	r3, [r7, #12]
 8106fc8:	e853 3f00 	ldrex	r3, [r3]
 8106fcc:	60bb      	str	r3, [r7, #8]
   return(result);
 8106fce:	68bb      	ldr	r3, [r7, #8]
 8106fd0:	f023 0310 	bic.w	r3, r3, #16
 8106fd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8106fd6:	687b      	ldr	r3, [r7, #4]
 8106fd8:	681b      	ldr	r3, [r3, #0]
 8106fda:	461a      	mov	r2, r3
 8106fdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8106fde:	61bb      	str	r3, [r7, #24]
 8106fe0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106fe2:	6979      	ldr	r1, [r7, #20]
 8106fe4:	69ba      	ldr	r2, [r7, #24]
 8106fe6:	e841 2300 	strex	r3, r2, [r1]
 8106fea:	613b      	str	r3, [r7, #16]
   return(result);
 8106fec:	693b      	ldr	r3, [r7, #16]
 8106fee:	2b00      	cmp	r3, #0
 8106ff0:	d1e6      	bne.n	8106fc0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8106ff2:	687b      	ldr	r3, [r7, #4]
 8106ff4:	2220      	movs	r2, #32
 8106ff6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106ffa:	687b      	ldr	r3, [r7, #4]
 8106ffc:	2200      	movs	r2, #0
 8106ffe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8107000:	687b      	ldr	r3, [r7, #4]
 8107002:	2200      	movs	r2, #0
 8107004:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8107006:	bf00      	nop
 8107008:	3754      	adds	r7, #84	@ 0x54
 810700a:	46bd      	mov	sp, r7
 810700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107010:	4770      	bx	lr

08107012 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8107012:	b084      	sub	sp, #16
 8107014:	b580      	push	{r7, lr}
 8107016:	b084      	sub	sp, #16
 8107018:	af00      	add	r7, sp, #0
 810701a:	6078      	str	r0, [r7, #4]
 810701c:	f107 001c 	add.w	r0, r7, #28
 8107020:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8107024:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8107028:	2b01      	cmp	r3, #1
 810702a:	d123      	bne.n	8107074 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 810702c:	687b      	ldr	r3, [r7, #4]
 810702e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107030:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8107034:	687b      	ldr	r3, [r7, #4]
 8107036:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8107038:	687b      	ldr	r3, [r7, #4]
 810703a:	68db      	ldr	r3, [r3, #12]
 810703c:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8107040:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8107044:	687a      	ldr	r2, [r7, #4]
 8107046:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8107048:	687b      	ldr	r3, [r7, #4]
 810704a:	68db      	ldr	r3, [r3, #12]
 810704c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8107050:	687b      	ldr	r3, [r7, #4]
 8107052:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8107054:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8107058:	2b01      	cmp	r3, #1
 810705a:	d105      	bne.n	8107068 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 810705c:	687b      	ldr	r3, [r7, #4]
 810705e:	68db      	ldr	r3, [r3, #12]
 8107060:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8107064:	687b      	ldr	r3, [r7, #4]
 8107066:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8107068:	6878      	ldr	r0, [r7, #4]
 810706a:	f000 faa7 	bl	81075bc <USB_CoreReset>
 810706e:	4603      	mov	r3, r0
 8107070:	73fb      	strb	r3, [r7, #15]
 8107072:	e01b      	b.n	81070ac <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8107074:	687b      	ldr	r3, [r7, #4]
 8107076:	68db      	ldr	r3, [r3, #12]
 8107078:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 810707c:	687b      	ldr	r3, [r7, #4]
 810707e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8107080:	6878      	ldr	r0, [r7, #4]
 8107082:	f000 fa9b 	bl	81075bc <USB_CoreReset>
 8107086:	4603      	mov	r3, r0
 8107088:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 810708a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 810708e:	2b00      	cmp	r3, #0
 8107090:	d106      	bne.n	81070a0 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8107092:	687b      	ldr	r3, [r7, #4]
 8107094:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107096:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 810709a:	687b      	ldr	r3, [r7, #4]
 810709c:	639a      	str	r2, [r3, #56]	@ 0x38
 810709e:	e005      	b.n	81070ac <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 81070a0:	687b      	ldr	r3, [r7, #4]
 81070a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81070a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 81070a8:	687b      	ldr	r3, [r7, #4]
 81070aa:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 81070ac:	7fbb      	ldrb	r3, [r7, #30]
 81070ae:	2b01      	cmp	r3, #1
 81070b0:	d118      	bne.n	81070e4 <USB_CoreInit+0xd2>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 81070b2:	687b      	ldr	r3, [r7, #4]
 81070b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81070b6:	b29a      	uxth	r2, r3
 81070b8:	687b      	ldr	r3, [r7, #4]
 81070ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 81070bc:	687b      	ldr	r3, [r7, #4]
 81070be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81070c0:	f043 737b 	orr.w	r3, r3, #65798144	@ 0x3ec0000
 81070c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81070c8:	687a      	ldr	r2, [r7, #4]
 81070ca:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 81070cc:	687b      	ldr	r3, [r7, #4]
 81070ce:	689b      	ldr	r3, [r3, #8]
 81070d0:	f043 0206 	orr.w	r2, r3, #6
 81070d4:	687b      	ldr	r3, [r7, #4]
 81070d6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 81070d8:	687b      	ldr	r3, [r7, #4]
 81070da:	689b      	ldr	r3, [r3, #8]
 81070dc:	f043 0220 	orr.w	r2, r3, #32
 81070e0:	687b      	ldr	r3, [r7, #4]
 81070e2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 81070e4:	7bfb      	ldrb	r3, [r7, #15]
}
 81070e6:	4618      	mov	r0, r3
 81070e8:	3710      	adds	r7, #16
 81070ea:	46bd      	mov	sp, r7
 81070ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 81070f0:	b004      	add	sp, #16
 81070f2:	4770      	bx	lr

081070f4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 81070f4:	b480      	push	{r7}
 81070f6:	b083      	sub	sp, #12
 81070f8:	af00      	add	r7, sp, #0
 81070fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 81070fc:	687b      	ldr	r3, [r7, #4]
 81070fe:	689b      	ldr	r3, [r3, #8]
 8107100:	f023 0201 	bic.w	r2, r3, #1
 8107104:	687b      	ldr	r3, [r7, #4]
 8107106:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8107108:	2300      	movs	r3, #0
}
 810710a:	4618      	mov	r0, r3
 810710c:	370c      	adds	r7, #12
 810710e:	46bd      	mov	sp, r7
 8107110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107114:	4770      	bx	lr

08107116 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8107116:	b580      	push	{r7, lr}
 8107118:	b084      	sub	sp, #16
 810711a:	af00      	add	r7, sp, #0
 810711c:	6078      	str	r0, [r7, #4]
 810711e:	460b      	mov	r3, r1
 8107120:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8107122:	2300      	movs	r3, #0
 8107124:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8107126:	687b      	ldr	r3, [r7, #4]
 8107128:	68db      	ldr	r3, [r3, #12]
 810712a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 810712e:	687b      	ldr	r3, [r7, #4]
 8107130:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8107132:	78fb      	ldrb	r3, [r7, #3]
 8107134:	2b01      	cmp	r3, #1
 8107136:	d115      	bne.n	8107164 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8107138:	687b      	ldr	r3, [r7, #4]
 810713a:	68db      	ldr	r3, [r3, #12]
 810713c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8107140:	687b      	ldr	r3, [r7, #4]
 8107142:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8107144:	200a      	movs	r0, #10
 8107146:	f7fa ff51 	bl	8101fec <HAL_Delay>
      ms += 10U;
 810714a:	68fb      	ldr	r3, [r7, #12]
 810714c:	330a      	adds	r3, #10
 810714e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8107150:	6878      	ldr	r0, [r7, #4]
 8107152:	f000 fa25 	bl	81075a0 <USB_GetMode>
 8107156:	4603      	mov	r3, r0
 8107158:	2b01      	cmp	r3, #1
 810715a:	d01e      	beq.n	810719a <USB_SetCurrentMode+0x84>
 810715c:	68fb      	ldr	r3, [r7, #12]
 810715e:	2bc7      	cmp	r3, #199	@ 0xc7
 8107160:	d9f0      	bls.n	8107144 <USB_SetCurrentMode+0x2e>
 8107162:	e01a      	b.n	810719a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8107164:	78fb      	ldrb	r3, [r7, #3]
 8107166:	2b00      	cmp	r3, #0
 8107168:	d115      	bne.n	8107196 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 810716a:	687b      	ldr	r3, [r7, #4]
 810716c:	68db      	ldr	r3, [r3, #12]
 810716e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8107172:	687b      	ldr	r3, [r7, #4]
 8107174:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8107176:	200a      	movs	r0, #10
 8107178:	f7fa ff38 	bl	8101fec <HAL_Delay>
      ms += 10U;
 810717c:	68fb      	ldr	r3, [r7, #12]
 810717e:	330a      	adds	r3, #10
 8107180:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8107182:	6878      	ldr	r0, [r7, #4]
 8107184:	f000 fa0c 	bl	81075a0 <USB_GetMode>
 8107188:	4603      	mov	r3, r0
 810718a:	2b00      	cmp	r3, #0
 810718c:	d005      	beq.n	810719a <USB_SetCurrentMode+0x84>
 810718e:	68fb      	ldr	r3, [r7, #12]
 8107190:	2bc7      	cmp	r3, #199	@ 0xc7
 8107192:	d9f0      	bls.n	8107176 <USB_SetCurrentMode+0x60>
 8107194:	e001      	b.n	810719a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8107196:	2301      	movs	r3, #1
 8107198:	e005      	b.n	81071a6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 810719a:	68fb      	ldr	r3, [r7, #12]
 810719c:	2bc8      	cmp	r3, #200	@ 0xc8
 810719e:	d101      	bne.n	81071a4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 81071a0:	2301      	movs	r3, #1
 81071a2:	e000      	b.n	81071a6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 81071a4:	2300      	movs	r3, #0
}
 81071a6:	4618      	mov	r0, r3
 81071a8:	3710      	adds	r7, #16
 81071aa:	46bd      	mov	sp, r7
 81071ac:	bd80      	pop	{r7, pc}
	...

081071b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 81071b0:	b084      	sub	sp, #16
 81071b2:	b580      	push	{r7, lr}
 81071b4:	b086      	sub	sp, #24
 81071b6:	af00      	add	r7, sp, #0
 81071b8:	6078      	str	r0, [r7, #4]
 81071ba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 81071be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 81071c2:	2300      	movs	r3, #0
 81071c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 81071c6:	687b      	ldr	r3, [r7, #4]
 81071c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 81071ca:	2300      	movs	r3, #0
 81071cc:	613b      	str	r3, [r7, #16]
 81071ce:	e009      	b.n	81071e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 81071d0:	687a      	ldr	r2, [r7, #4]
 81071d2:	693b      	ldr	r3, [r7, #16]
 81071d4:	3340      	adds	r3, #64	@ 0x40
 81071d6:	009b      	lsls	r3, r3, #2
 81071d8:	4413      	add	r3, r2
 81071da:	2200      	movs	r2, #0
 81071dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 81071de:	693b      	ldr	r3, [r7, #16]
 81071e0:	3301      	adds	r3, #1
 81071e2:	613b      	str	r3, [r7, #16]
 81071e4:	693b      	ldr	r3, [r7, #16]
 81071e6:	2b0e      	cmp	r3, #14
 81071e8:	d9f2      	bls.n	81071d0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 81071ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 81071ee:	2b00      	cmp	r3, #0
 81071f0:	d11c      	bne.n	810722c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 81071f2:	68fb      	ldr	r3, [r7, #12]
 81071f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 81071f8:	685b      	ldr	r3, [r3, #4]
 81071fa:	68fa      	ldr	r2, [r7, #12]
 81071fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8107200:	f043 0302 	orr.w	r3, r3, #2
 8107204:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8107206:	687b      	ldr	r3, [r7, #4]
 8107208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810720a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 810720e:	687b      	ldr	r3, [r7, #4]
 8107210:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8107212:	687b      	ldr	r3, [r7, #4]
 8107214:	681b      	ldr	r3, [r3, #0]
 8107216:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 810721a:	687b      	ldr	r3, [r7, #4]
 810721c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 810721e:	687b      	ldr	r3, [r7, #4]
 8107220:	681b      	ldr	r3, [r3, #0]
 8107222:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8107226:	687b      	ldr	r3, [r7, #4]
 8107228:	601a      	str	r2, [r3, #0]
 810722a:	e005      	b.n	8107238 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 810722c:	687b      	ldr	r3, [r7, #4]
 810722e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107230:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8107234:	687b      	ldr	r3, [r7, #4]
 8107236:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8107238:	68fb      	ldr	r3, [r7, #12]
 810723a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 810723e:	461a      	mov	r2, r3
 8107240:	2300      	movs	r3, #0
 8107242:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8107244:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8107248:	2b01      	cmp	r3, #1
 810724a:	d10d      	bne.n	8107268 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 810724c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8107250:	2b00      	cmp	r3, #0
 8107252:	d104      	bne.n	810725e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8107254:	2100      	movs	r1, #0
 8107256:	6878      	ldr	r0, [r7, #4]
 8107258:	f000 f968 	bl	810752c <USB_SetDevSpeed>
 810725c:	e008      	b.n	8107270 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 810725e:	2101      	movs	r1, #1
 8107260:	6878      	ldr	r0, [r7, #4]
 8107262:	f000 f963 	bl	810752c <USB_SetDevSpeed>
 8107266:	e003      	b.n	8107270 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8107268:	2103      	movs	r1, #3
 810726a:	6878      	ldr	r0, [r7, #4]
 810726c:	f000 f95e 	bl	810752c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8107270:	2110      	movs	r1, #16
 8107272:	6878      	ldr	r0, [r7, #4]
 8107274:	f000 f8fa 	bl	810746c <USB_FlushTxFifo>
 8107278:	4603      	mov	r3, r0
 810727a:	2b00      	cmp	r3, #0
 810727c:	d001      	beq.n	8107282 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 810727e:	2301      	movs	r3, #1
 8107280:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8107282:	6878      	ldr	r0, [r7, #4]
 8107284:	f000 f924 	bl	81074d0 <USB_FlushRxFifo>
 8107288:	4603      	mov	r3, r0
 810728a:	2b00      	cmp	r3, #0
 810728c:	d001      	beq.n	8107292 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 810728e:	2301      	movs	r3, #1
 8107290:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8107292:	68fb      	ldr	r3, [r7, #12]
 8107294:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8107298:	461a      	mov	r2, r3
 810729a:	2300      	movs	r3, #0
 810729c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 810729e:	68fb      	ldr	r3, [r7, #12]
 81072a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 81072a4:	461a      	mov	r2, r3
 81072a6:	2300      	movs	r3, #0
 81072a8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 81072aa:	68fb      	ldr	r3, [r7, #12]
 81072ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 81072b0:	461a      	mov	r2, r3
 81072b2:	2300      	movs	r3, #0
 81072b4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 81072b6:	2300      	movs	r3, #0
 81072b8:	613b      	str	r3, [r7, #16]
 81072ba:	e043      	b.n	8107344 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 81072bc:	693b      	ldr	r3, [r7, #16]
 81072be:	015a      	lsls	r2, r3, #5
 81072c0:	68fb      	ldr	r3, [r7, #12]
 81072c2:	4413      	add	r3, r2
 81072c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 81072c8:	681b      	ldr	r3, [r3, #0]
 81072ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 81072ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 81072d2:	d118      	bne.n	8107306 <USB_DevInit+0x156>
    {
      if (i == 0U)
 81072d4:	693b      	ldr	r3, [r7, #16]
 81072d6:	2b00      	cmp	r3, #0
 81072d8:	d10a      	bne.n	81072f0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 81072da:	693b      	ldr	r3, [r7, #16]
 81072dc:	015a      	lsls	r2, r3, #5
 81072de:	68fb      	ldr	r3, [r7, #12]
 81072e0:	4413      	add	r3, r2
 81072e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 81072e6:	461a      	mov	r2, r3
 81072e8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 81072ec:	6013      	str	r3, [r2, #0]
 81072ee:	e013      	b.n	8107318 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 81072f0:	693b      	ldr	r3, [r7, #16]
 81072f2:	015a      	lsls	r2, r3, #5
 81072f4:	68fb      	ldr	r3, [r7, #12]
 81072f6:	4413      	add	r3, r2
 81072f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 81072fc:	461a      	mov	r2, r3
 81072fe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8107302:	6013      	str	r3, [r2, #0]
 8107304:	e008      	b.n	8107318 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8107306:	693b      	ldr	r3, [r7, #16]
 8107308:	015a      	lsls	r2, r3, #5
 810730a:	68fb      	ldr	r3, [r7, #12]
 810730c:	4413      	add	r3, r2
 810730e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8107312:	461a      	mov	r2, r3
 8107314:	2300      	movs	r3, #0
 8107316:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8107318:	693b      	ldr	r3, [r7, #16]
 810731a:	015a      	lsls	r2, r3, #5
 810731c:	68fb      	ldr	r3, [r7, #12]
 810731e:	4413      	add	r3, r2
 8107320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8107324:	461a      	mov	r2, r3
 8107326:	2300      	movs	r3, #0
 8107328:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 810732a:	693b      	ldr	r3, [r7, #16]
 810732c:	015a      	lsls	r2, r3, #5
 810732e:	68fb      	ldr	r3, [r7, #12]
 8107330:	4413      	add	r3, r2
 8107332:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8107336:	461a      	mov	r2, r3
 8107338:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 810733c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 810733e:	693b      	ldr	r3, [r7, #16]
 8107340:	3301      	adds	r3, #1
 8107342:	613b      	str	r3, [r7, #16]
 8107344:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8107348:	461a      	mov	r2, r3
 810734a:	693b      	ldr	r3, [r7, #16]
 810734c:	4293      	cmp	r3, r2
 810734e:	d3b5      	bcc.n	81072bc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8107350:	2300      	movs	r3, #0
 8107352:	613b      	str	r3, [r7, #16]
 8107354:	e043      	b.n	81073de <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8107356:	693b      	ldr	r3, [r7, #16]
 8107358:	015a      	lsls	r2, r3, #5
 810735a:	68fb      	ldr	r3, [r7, #12]
 810735c:	4413      	add	r3, r2
 810735e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8107362:	681b      	ldr	r3, [r3, #0]
 8107364:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8107368:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 810736c:	d118      	bne.n	81073a0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 810736e:	693b      	ldr	r3, [r7, #16]
 8107370:	2b00      	cmp	r3, #0
 8107372:	d10a      	bne.n	810738a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8107374:	693b      	ldr	r3, [r7, #16]
 8107376:	015a      	lsls	r2, r3, #5
 8107378:	68fb      	ldr	r3, [r7, #12]
 810737a:	4413      	add	r3, r2
 810737c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8107380:	461a      	mov	r2, r3
 8107382:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8107386:	6013      	str	r3, [r2, #0]
 8107388:	e013      	b.n	81073b2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 810738a:	693b      	ldr	r3, [r7, #16]
 810738c:	015a      	lsls	r2, r3, #5
 810738e:	68fb      	ldr	r3, [r7, #12]
 8107390:	4413      	add	r3, r2
 8107392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8107396:	461a      	mov	r2, r3
 8107398:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 810739c:	6013      	str	r3, [r2, #0]
 810739e:	e008      	b.n	81073b2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 81073a0:	693b      	ldr	r3, [r7, #16]
 81073a2:	015a      	lsls	r2, r3, #5
 81073a4:	68fb      	ldr	r3, [r7, #12]
 81073a6:	4413      	add	r3, r2
 81073a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 81073ac:	461a      	mov	r2, r3
 81073ae:	2300      	movs	r3, #0
 81073b0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 81073b2:	693b      	ldr	r3, [r7, #16]
 81073b4:	015a      	lsls	r2, r3, #5
 81073b6:	68fb      	ldr	r3, [r7, #12]
 81073b8:	4413      	add	r3, r2
 81073ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 81073be:	461a      	mov	r2, r3
 81073c0:	2300      	movs	r3, #0
 81073c2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 81073c4:	693b      	ldr	r3, [r7, #16]
 81073c6:	015a      	lsls	r2, r3, #5
 81073c8:	68fb      	ldr	r3, [r7, #12]
 81073ca:	4413      	add	r3, r2
 81073cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 81073d0:	461a      	mov	r2, r3
 81073d2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 81073d6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 81073d8:	693b      	ldr	r3, [r7, #16]
 81073da:	3301      	adds	r3, #1
 81073dc:	613b      	str	r3, [r7, #16]
 81073de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 81073e2:	461a      	mov	r2, r3
 81073e4:	693b      	ldr	r3, [r7, #16]
 81073e6:	4293      	cmp	r3, r2
 81073e8:	d3b5      	bcc.n	8107356 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 81073ea:	68fb      	ldr	r3, [r7, #12]
 81073ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 81073f0:	691b      	ldr	r3, [r3, #16]
 81073f2:	68fa      	ldr	r2, [r7, #12]
 81073f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 81073f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81073fc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 81073fe:	687b      	ldr	r3, [r7, #4]
 8107400:	2200      	movs	r2, #0
 8107402:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8107404:	687b      	ldr	r3, [r7, #4]
 8107406:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 810740a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 810740c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8107410:	2b00      	cmp	r3, #0
 8107412:	d105      	bne.n	8107420 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8107414:	687b      	ldr	r3, [r7, #4]
 8107416:	699b      	ldr	r3, [r3, #24]
 8107418:	f043 0210 	orr.w	r2, r3, #16
 810741c:	687b      	ldr	r3, [r7, #4]
 810741e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8107420:	687b      	ldr	r3, [r7, #4]
 8107422:	699a      	ldr	r2, [r3, #24]
 8107424:	4b10      	ldr	r3, [pc, #64]	@ (8107468 <USB_DevInit+0x2b8>)
 8107426:	4313      	orrs	r3, r2
 8107428:	687a      	ldr	r2, [r7, #4]
 810742a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 810742c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8107430:	2b00      	cmp	r3, #0
 8107432:	d005      	beq.n	8107440 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8107434:	687b      	ldr	r3, [r7, #4]
 8107436:	699b      	ldr	r3, [r3, #24]
 8107438:	f043 0208 	orr.w	r2, r3, #8
 810743c:	687b      	ldr	r3, [r7, #4]
 810743e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8107440:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8107444:	2b01      	cmp	r3, #1
 8107446:	d107      	bne.n	8107458 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8107448:	687b      	ldr	r3, [r7, #4]
 810744a:	699b      	ldr	r3, [r3, #24]
 810744c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8107450:	f043 0304 	orr.w	r3, r3, #4
 8107454:	687a      	ldr	r2, [r7, #4]
 8107456:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8107458:	7dfb      	ldrb	r3, [r7, #23]
}
 810745a:	4618      	mov	r0, r3
 810745c:	3718      	adds	r7, #24
 810745e:	46bd      	mov	sp, r7
 8107460:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8107464:	b004      	add	sp, #16
 8107466:	4770      	bx	lr
 8107468:	803c3800 	.word	0x803c3800

0810746c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 810746c:	b480      	push	{r7}
 810746e:	b085      	sub	sp, #20
 8107470:	af00      	add	r7, sp, #0
 8107472:	6078      	str	r0, [r7, #4]
 8107474:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8107476:	2300      	movs	r3, #0
 8107478:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810747a:	68fb      	ldr	r3, [r7, #12]
 810747c:	3301      	adds	r3, #1
 810747e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8107480:	68fb      	ldr	r3, [r7, #12]
 8107482:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8107486:	d901      	bls.n	810748c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8107488:	2303      	movs	r3, #3
 810748a:	e01b      	b.n	81074c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810748c:	687b      	ldr	r3, [r7, #4]
 810748e:	691b      	ldr	r3, [r3, #16]
 8107490:	2b00      	cmp	r3, #0
 8107492:	daf2      	bge.n	810747a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8107494:	2300      	movs	r3, #0
 8107496:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8107498:	683b      	ldr	r3, [r7, #0]
 810749a:	019b      	lsls	r3, r3, #6
 810749c:	f043 0220 	orr.w	r2, r3, #32
 81074a0:	687b      	ldr	r3, [r7, #4]
 81074a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 81074a4:	68fb      	ldr	r3, [r7, #12]
 81074a6:	3301      	adds	r3, #1
 81074a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 81074aa:	68fb      	ldr	r3, [r7, #12]
 81074ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 81074b0:	d901      	bls.n	81074b6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 81074b2:	2303      	movs	r3, #3
 81074b4:	e006      	b.n	81074c4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 81074b6:	687b      	ldr	r3, [r7, #4]
 81074b8:	691b      	ldr	r3, [r3, #16]
 81074ba:	f003 0320 	and.w	r3, r3, #32
 81074be:	2b20      	cmp	r3, #32
 81074c0:	d0f0      	beq.n	81074a4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 81074c2:	2300      	movs	r3, #0
}
 81074c4:	4618      	mov	r0, r3
 81074c6:	3714      	adds	r7, #20
 81074c8:	46bd      	mov	sp, r7
 81074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81074ce:	4770      	bx	lr

081074d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 81074d0:	b480      	push	{r7}
 81074d2:	b085      	sub	sp, #20
 81074d4:	af00      	add	r7, sp, #0
 81074d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 81074d8:	2300      	movs	r3, #0
 81074da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 81074dc:	68fb      	ldr	r3, [r7, #12]
 81074de:	3301      	adds	r3, #1
 81074e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 81074e2:	68fb      	ldr	r3, [r7, #12]
 81074e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 81074e8:	d901      	bls.n	81074ee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 81074ea:	2303      	movs	r3, #3
 81074ec:	e018      	b.n	8107520 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 81074ee:	687b      	ldr	r3, [r7, #4]
 81074f0:	691b      	ldr	r3, [r3, #16]
 81074f2:	2b00      	cmp	r3, #0
 81074f4:	daf2      	bge.n	81074dc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 81074f6:	2300      	movs	r3, #0
 81074f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 81074fa:	687b      	ldr	r3, [r7, #4]
 81074fc:	2210      	movs	r2, #16
 81074fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8107500:	68fb      	ldr	r3, [r7, #12]
 8107502:	3301      	adds	r3, #1
 8107504:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8107506:	68fb      	ldr	r3, [r7, #12]
 8107508:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 810750c:	d901      	bls.n	8107512 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 810750e:	2303      	movs	r3, #3
 8107510:	e006      	b.n	8107520 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8107512:	687b      	ldr	r3, [r7, #4]
 8107514:	691b      	ldr	r3, [r3, #16]
 8107516:	f003 0310 	and.w	r3, r3, #16
 810751a:	2b10      	cmp	r3, #16
 810751c:	d0f0      	beq.n	8107500 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 810751e:	2300      	movs	r3, #0
}
 8107520:	4618      	mov	r0, r3
 8107522:	3714      	adds	r7, #20
 8107524:	46bd      	mov	sp, r7
 8107526:	f85d 7b04 	ldr.w	r7, [sp], #4
 810752a:	4770      	bx	lr

0810752c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 810752c:	b480      	push	{r7}
 810752e:	b085      	sub	sp, #20
 8107530:	af00      	add	r7, sp, #0
 8107532:	6078      	str	r0, [r7, #4]
 8107534:	460b      	mov	r3, r1
 8107536:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8107538:	687b      	ldr	r3, [r7, #4]
 810753a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 810753c:	68fb      	ldr	r3, [r7, #12]
 810753e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8107542:	681a      	ldr	r2, [r3, #0]
 8107544:	78fb      	ldrb	r3, [r7, #3]
 8107546:	68f9      	ldr	r1, [r7, #12]
 8107548:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 810754c:	4313      	orrs	r3, r2
 810754e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8107550:	2300      	movs	r3, #0
}
 8107552:	4618      	mov	r0, r3
 8107554:	3714      	adds	r7, #20
 8107556:	46bd      	mov	sp, r7
 8107558:	f85d 7b04 	ldr.w	r7, [sp], #4
 810755c:	4770      	bx	lr

0810755e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 810755e:	b480      	push	{r7}
 8107560:	b085      	sub	sp, #20
 8107562:	af00      	add	r7, sp, #0
 8107564:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8107566:	687b      	ldr	r3, [r7, #4]
 8107568:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 810756a:	68fb      	ldr	r3, [r7, #12]
 810756c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8107570:	681b      	ldr	r3, [r3, #0]
 8107572:	68fa      	ldr	r2, [r7, #12]
 8107574:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8107578:	f023 0303 	bic.w	r3, r3, #3
 810757c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 810757e:	68fb      	ldr	r3, [r7, #12]
 8107580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8107584:	685b      	ldr	r3, [r3, #4]
 8107586:	68fa      	ldr	r2, [r7, #12]
 8107588:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 810758c:	f043 0302 	orr.w	r3, r3, #2
 8107590:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8107592:	2300      	movs	r3, #0
}
 8107594:	4618      	mov	r0, r3
 8107596:	3714      	adds	r7, #20
 8107598:	46bd      	mov	sp, r7
 810759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810759e:	4770      	bx	lr

081075a0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 81075a0:	b480      	push	{r7}
 81075a2:	b083      	sub	sp, #12
 81075a4:	af00      	add	r7, sp, #0
 81075a6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 81075a8:	687b      	ldr	r3, [r7, #4]
 81075aa:	695b      	ldr	r3, [r3, #20]
 81075ac:	f003 0301 	and.w	r3, r3, #1
}
 81075b0:	4618      	mov	r0, r3
 81075b2:	370c      	adds	r7, #12
 81075b4:	46bd      	mov	sp, r7
 81075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81075ba:	4770      	bx	lr

081075bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 81075bc:	b480      	push	{r7}
 81075be:	b085      	sub	sp, #20
 81075c0:	af00      	add	r7, sp, #0
 81075c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 81075c4:	2300      	movs	r3, #0
 81075c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 81075c8:	68fb      	ldr	r3, [r7, #12]
 81075ca:	3301      	adds	r3, #1
 81075cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 81075ce:	68fb      	ldr	r3, [r7, #12]
 81075d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 81075d4:	d901      	bls.n	81075da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 81075d6:	2303      	movs	r3, #3
 81075d8:	e01b      	b.n	8107612 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 81075da:	687b      	ldr	r3, [r7, #4]
 81075dc:	691b      	ldr	r3, [r3, #16]
 81075de:	2b00      	cmp	r3, #0
 81075e0:	daf2      	bge.n	81075c8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 81075e2:	2300      	movs	r3, #0
 81075e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 81075e6:	687b      	ldr	r3, [r7, #4]
 81075e8:	691b      	ldr	r3, [r3, #16]
 81075ea:	f043 0201 	orr.w	r2, r3, #1
 81075ee:	687b      	ldr	r3, [r7, #4]
 81075f0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 81075f2:	68fb      	ldr	r3, [r7, #12]
 81075f4:	3301      	adds	r3, #1
 81075f6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 81075f8:	68fb      	ldr	r3, [r7, #12]
 81075fa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 81075fe:	d901      	bls.n	8107604 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8107600:	2303      	movs	r3, #3
 8107602:	e006      	b.n	8107612 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8107604:	687b      	ldr	r3, [r7, #4]
 8107606:	691b      	ldr	r3, [r3, #16]
 8107608:	f003 0301 	and.w	r3, r3, #1
 810760c:	2b01      	cmp	r3, #1
 810760e:	d0f0      	beq.n	81075f2 <USB_CoreReset+0x36>

  return HAL_OK;
 8107610:	2300      	movs	r3, #0
}
 8107612:	4618      	mov	r0, r3
 8107614:	3714      	adds	r7, #20
 8107616:	46bd      	mov	sp, r7
 8107618:	f85d 7b04 	ldr.w	r7, [sp], #4
 810761c:	4770      	bx	lr
	...

08107620 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8107620:	b580      	push	{r7, lr}
 8107622:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8107624:	4b05      	ldr	r3, [pc, #20]	@ (810763c <SysTick_Handler+0x1c>)
 8107626:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8107628:	f000 fa00 	bl	8107a2c <xTaskGetSchedulerState>
 810762c:	4603      	mov	r3, r0
 810762e:	2b01      	cmp	r3, #1
 8107630:	d001      	beq.n	8107636 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8107632:	f000 f8a1 	bl	8107778 <xPortSysTickHandler>
  }
}
 8107636:	bf00      	nop
 8107638:	bd80      	pop	{r7, pc}
 810763a:	bf00      	nop
 810763c:	e000e010 	.word	0xe000e010

08107640 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8107640:	b480      	push	{r7}
 8107642:	b085      	sub	sp, #20
 8107644:	af00      	add	r7, sp, #0
 8107646:	6078      	str	r0, [r7, #4]
 8107648:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 810764a:	687b      	ldr	r3, [r7, #4]
 810764c:	685b      	ldr	r3, [r3, #4]
 810764e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8107650:	683b      	ldr	r3, [r7, #0]
 8107652:	68fa      	ldr	r2, [r7, #12]
 8107654:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8107656:	68fb      	ldr	r3, [r7, #12]
 8107658:	689a      	ldr	r2, [r3, #8]
 810765a:	683b      	ldr	r3, [r7, #0]
 810765c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 810765e:	68fb      	ldr	r3, [r7, #12]
 8107660:	689b      	ldr	r3, [r3, #8]
 8107662:	683a      	ldr	r2, [r7, #0]
 8107664:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8107666:	68fb      	ldr	r3, [r7, #12]
 8107668:	683a      	ldr	r2, [r7, #0]
 810766a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 810766c:	683b      	ldr	r3, [r7, #0]
 810766e:	687a      	ldr	r2, [r7, #4]
 8107670:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8107672:	687b      	ldr	r3, [r7, #4]
 8107674:	681b      	ldr	r3, [r3, #0]
 8107676:	1c5a      	adds	r2, r3, #1
 8107678:	687b      	ldr	r3, [r7, #4]
 810767a:	601a      	str	r2, [r3, #0]
}
 810767c:	bf00      	nop
 810767e:	3714      	adds	r7, #20
 8107680:	46bd      	mov	sp, r7
 8107682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107686:	4770      	bx	lr

08107688 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8107688:	b480      	push	{r7}
 810768a:	b085      	sub	sp, #20
 810768c:	af00      	add	r7, sp, #0
 810768e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8107690:	687b      	ldr	r3, [r7, #4]
 8107692:	691b      	ldr	r3, [r3, #16]
 8107694:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8107696:	687b      	ldr	r3, [r7, #4]
 8107698:	685b      	ldr	r3, [r3, #4]
 810769a:	687a      	ldr	r2, [r7, #4]
 810769c:	6892      	ldr	r2, [r2, #8]
 810769e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 81076a0:	687b      	ldr	r3, [r7, #4]
 81076a2:	689b      	ldr	r3, [r3, #8]
 81076a4:	687a      	ldr	r2, [r7, #4]
 81076a6:	6852      	ldr	r2, [r2, #4]
 81076a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 81076aa:	68fb      	ldr	r3, [r7, #12]
 81076ac:	685b      	ldr	r3, [r3, #4]
 81076ae:	687a      	ldr	r2, [r7, #4]
 81076b0:	429a      	cmp	r2, r3
 81076b2:	d103      	bne.n	81076bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 81076b4:	687b      	ldr	r3, [r7, #4]
 81076b6:	689a      	ldr	r2, [r3, #8]
 81076b8:	68fb      	ldr	r3, [r7, #12]
 81076ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 81076bc:	687b      	ldr	r3, [r7, #4]
 81076be:	2200      	movs	r2, #0
 81076c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 81076c2:	68fb      	ldr	r3, [r7, #12]
 81076c4:	681b      	ldr	r3, [r3, #0]
 81076c6:	1e5a      	subs	r2, r3, #1
 81076c8:	68fb      	ldr	r3, [r7, #12]
 81076ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 81076cc:	68fb      	ldr	r3, [r7, #12]
 81076ce:	681b      	ldr	r3, [r3, #0]
}
 81076d0:	4618      	mov	r0, r3
 81076d2:	3714      	adds	r7, #20
 81076d4:	46bd      	mov	sp, r7
 81076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81076da:	4770      	bx	lr
 81076dc:	0000      	movs	r0, r0
	...

081076e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 81076e0:	4b07      	ldr	r3, [pc, #28]	@ (8107700 <pxCurrentTCBConst2>)
 81076e2:	6819      	ldr	r1, [r3, #0]
 81076e4:	6808      	ldr	r0, [r1, #0]
 81076e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81076ea:	f380 8809 	msr	PSP, r0
 81076ee:	f3bf 8f6f 	isb	sy
 81076f2:	f04f 0000 	mov.w	r0, #0
 81076f6:	f380 8811 	msr	BASEPRI, r0
 81076fa:	4770      	bx	lr
 81076fc:	f3af 8000 	nop.w

08107700 <pxCurrentTCBConst2>:
 8107700:	10000858 	.word	0x10000858
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8107704:	bf00      	nop
 8107706:	bf00      	nop
	...

08107710 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8107710:	f3ef 8009 	mrs	r0, PSP
 8107714:	f3bf 8f6f 	isb	sy
 8107718:	4b15      	ldr	r3, [pc, #84]	@ (8107770 <pxCurrentTCBConst>)
 810771a:	681a      	ldr	r2, [r3, #0]
 810771c:	f01e 0f10 	tst.w	lr, #16
 8107720:	bf08      	it	eq
 8107722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8107726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810772a:	6010      	str	r0, [r2, #0]
 810772c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8107730:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8107734:	f380 8811 	msr	BASEPRI, r0
 8107738:	f3bf 8f4f 	dsb	sy
 810773c:	f3bf 8f6f 	isb	sy
 8107740:	f000 f8f6 	bl	8107930 <vTaskSwitchContext>
 8107744:	f04f 0000 	mov.w	r0, #0
 8107748:	f380 8811 	msr	BASEPRI, r0
 810774c:	bc09      	pop	{r0, r3}
 810774e:	6819      	ldr	r1, [r3, #0]
 8107750:	6808      	ldr	r0, [r1, #0]
 8107752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107756:	f01e 0f10 	tst.w	lr, #16
 810775a:	bf08      	it	eq
 810775c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8107760:	f380 8809 	msr	PSP, r0
 8107764:	f3bf 8f6f 	isb	sy
 8107768:	4770      	bx	lr
 810776a:	bf00      	nop
 810776c:	f3af 8000 	nop.w

08107770 <pxCurrentTCBConst>:
 8107770:	10000858 	.word	0x10000858
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8107774:	bf00      	nop
 8107776:	bf00      	nop

08107778 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8107778:	b580      	push	{r7, lr}
 810777a:	b082      	sub	sp, #8
 810777c:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 810777e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8107782:	f383 8811 	msr	BASEPRI, r3
 8107786:	f3bf 8f6f 	isb	sy
 810778a:	f3bf 8f4f 	dsb	sy
 810778e:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8107790:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8107792:	f000 f813 	bl	81077bc <xTaskIncrementTick>
 8107796:	4603      	mov	r3, r0
 8107798:	2b00      	cmp	r3, #0
 810779a:	d003      	beq.n	81077a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 810779c:	4b06      	ldr	r3, [pc, #24]	@ (81077b8 <xPortSysTickHandler+0x40>)
 810779e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 81077a2:	601a      	str	r2, [r3, #0]
 81077a4:	2300      	movs	r3, #0
 81077a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 81077a8:	683b      	ldr	r3, [r7, #0]
 81077aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 81077ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 81077b0:	bf00      	nop
 81077b2:	3708      	adds	r7, #8
 81077b4:	46bd      	mov	sp, r7
 81077b6:	bd80      	pop	{r7, pc}
 81077b8:	e000ed04 	.word	0xe000ed04

081077bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 81077bc:	b580      	push	{r7, lr}
 81077be:	b086      	sub	sp, #24
 81077c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 81077c2:	2300      	movs	r3, #0
 81077c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81077c6:	4b4f      	ldr	r3, [pc, #316]	@ (8107904 <xTaskIncrementTick+0x148>)
 81077c8:	681b      	ldr	r3, [r3, #0]
 81077ca:	2b00      	cmp	r3, #0
 81077cc:	f040 8090 	bne.w	81078f0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 81077d0:	4b4d      	ldr	r3, [pc, #308]	@ (8107908 <xTaskIncrementTick+0x14c>)
 81077d2:	681b      	ldr	r3, [r3, #0]
 81077d4:	3301      	adds	r3, #1
 81077d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 81077d8:	4a4b      	ldr	r2, [pc, #300]	@ (8107908 <xTaskIncrementTick+0x14c>)
 81077da:	693b      	ldr	r3, [r7, #16]
 81077dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 81077de:	693b      	ldr	r3, [r7, #16]
 81077e0:	2b00      	cmp	r3, #0
 81077e2:	d121      	bne.n	8107828 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 81077e4:	4b49      	ldr	r3, [pc, #292]	@ (810790c <xTaskIncrementTick+0x150>)
 81077e6:	681b      	ldr	r3, [r3, #0]
 81077e8:	681b      	ldr	r3, [r3, #0]
 81077ea:	2b00      	cmp	r3, #0
 81077ec:	d00b      	beq.n	8107806 <xTaskIncrementTick+0x4a>
	__asm volatile
 81077ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 81077f2:	f383 8811 	msr	BASEPRI, r3
 81077f6:	f3bf 8f6f 	isb	sy
 81077fa:	f3bf 8f4f 	dsb	sy
 81077fe:	603b      	str	r3, [r7, #0]
}
 8107800:	bf00      	nop
 8107802:	bf00      	nop
 8107804:	e7fd      	b.n	8107802 <xTaskIncrementTick+0x46>
 8107806:	4b41      	ldr	r3, [pc, #260]	@ (810790c <xTaskIncrementTick+0x150>)
 8107808:	681b      	ldr	r3, [r3, #0]
 810780a:	60fb      	str	r3, [r7, #12]
 810780c:	4b40      	ldr	r3, [pc, #256]	@ (8107910 <xTaskIncrementTick+0x154>)
 810780e:	681b      	ldr	r3, [r3, #0]
 8107810:	4a3e      	ldr	r2, [pc, #248]	@ (810790c <xTaskIncrementTick+0x150>)
 8107812:	6013      	str	r3, [r2, #0]
 8107814:	4a3e      	ldr	r2, [pc, #248]	@ (8107910 <xTaskIncrementTick+0x154>)
 8107816:	68fb      	ldr	r3, [r7, #12]
 8107818:	6013      	str	r3, [r2, #0]
 810781a:	4b3e      	ldr	r3, [pc, #248]	@ (8107914 <xTaskIncrementTick+0x158>)
 810781c:	681b      	ldr	r3, [r3, #0]
 810781e:	3301      	adds	r3, #1
 8107820:	4a3c      	ldr	r2, [pc, #240]	@ (8107914 <xTaskIncrementTick+0x158>)
 8107822:	6013      	str	r3, [r2, #0]
 8107824:	f000 f8e2 	bl	81079ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8107828:	4b3b      	ldr	r3, [pc, #236]	@ (8107918 <xTaskIncrementTick+0x15c>)
 810782a:	681b      	ldr	r3, [r3, #0]
 810782c:	693a      	ldr	r2, [r7, #16]
 810782e:	429a      	cmp	r2, r3
 8107830:	d349      	bcc.n	81078c6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8107832:	4b36      	ldr	r3, [pc, #216]	@ (810790c <xTaskIncrementTick+0x150>)
 8107834:	681b      	ldr	r3, [r3, #0]
 8107836:	681b      	ldr	r3, [r3, #0]
 8107838:	2b00      	cmp	r3, #0
 810783a:	d104      	bne.n	8107846 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810783c:	4b36      	ldr	r3, [pc, #216]	@ (8107918 <xTaskIncrementTick+0x15c>)
 810783e:	f04f 32ff 	mov.w	r2, #4294967295
 8107842:	601a      	str	r2, [r3, #0]
					break;
 8107844:	e03f      	b.n	81078c6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8107846:	4b31      	ldr	r3, [pc, #196]	@ (810790c <xTaskIncrementTick+0x150>)
 8107848:	681b      	ldr	r3, [r3, #0]
 810784a:	68db      	ldr	r3, [r3, #12]
 810784c:	68db      	ldr	r3, [r3, #12]
 810784e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8107850:	68bb      	ldr	r3, [r7, #8]
 8107852:	685b      	ldr	r3, [r3, #4]
 8107854:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8107856:	693a      	ldr	r2, [r7, #16]
 8107858:	687b      	ldr	r3, [r7, #4]
 810785a:	429a      	cmp	r2, r3
 810785c:	d203      	bcs.n	8107866 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 810785e:	4a2e      	ldr	r2, [pc, #184]	@ (8107918 <xTaskIncrementTick+0x15c>)
 8107860:	687b      	ldr	r3, [r7, #4]
 8107862:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8107864:	e02f      	b.n	81078c6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8107866:	68bb      	ldr	r3, [r7, #8]
 8107868:	3304      	adds	r3, #4
 810786a:	4618      	mov	r0, r3
 810786c:	f7ff ff0c 	bl	8107688 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8107870:	68bb      	ldr	r3, [r7, #8]
 8107872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107874:	2b00      	cmp	r3, #0
 8107876:	d004      	beq.n	8107882 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8107878:	68bb      	ldr	r3, [r7, #8]
 810787a:	3318      	adds	r3, #24
 810787c:	4618      	mov	r0, r3
 810787e:	f7ff ff03 	bl	8107688 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8107882:	68bb      	ldr	r3, [r7, #8]
 8107884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8107886:	4b25      	ldr	r3, [pc, #148]	@ (810791c <xTaskIncrementTick+0x160>)
 8107888:	681b      	ldr	r3, [r3, #0]
 810788a:	429a      	cmp	r2, r3
 810788c:	d903      	bls.n	8107896 <xTaskIncrementTick+0xda>
 810788e:	68bb      	ldr	r3, [r7, #8]
 8107890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107892:	4a22      	ldr	r2, [pc, #136]	@ (810791c <xTaskIncrementTick+0x160>)
 8107894:	6013      	str	r3, [r2, #0]
 8107896:	68bb      	ldr	r3, [r7, #8]
 8107898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810789a:	4613      	mov	r3, r2
 810789c:	009b      	lsls	r3, r3, #2
 810789e:	4413      	add	r3, r2
 81078a0:	009b      	lsls	r3, r3, #2
 81078a2:	4a1f      	ldr	r2, [pc, #124]	@ (8107920 <xTaskIncrementTick+0x164>)
 81078a4:	441a      	add	r2, r3
 81078a6:	68bb      	ldr	r3, [r7, #8]
 81078a8:	3304      	adds	r3, #4
 81078aa:	4619      	mov	r1, r3
 81078ac:	4610      	mov	r0, r2
 81078ae:	f7ff fec7 	bl	8107640 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 81078b2:	68bb      	ldr	r3, [r7, #8]
 81078b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81078b6:	4b1b      	ldr	r3, [pc, #108]	@ (8107924 <xTaskIncrementTick+0x168>)
 81078b8:	681b      	ldr	r3, [r3, #0]
 81078ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81078bc:	429a      	cmp	r2, r3
 81078be:	d3b8      	bcc.n	8107832 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 81078c0:	2301      	movs	r3, #1
 81078c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81078c4:	e7b5      	b.n	8107832 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 81078c6:	4b17      	ldr	r3, [pc, #92]	@ (8107924 <xTaskIncrementTick+0x168>)
 81078c8:	681b      	ldr	r3, [r3, #0]
 81078ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 81078cc:	4914      	ldr	r1, [pc, #80]	@ (8107920 <xTaskIncrementTick+0x164>)
 81078ce:	4613      	mov	r3, r2
 81078d0:	009b      	lsls	r3, r3, #2
 81078d2:	4413      	add	r3, r2
 81078d4:	009b      	lsls	r3, r3, #2
 81078d6:	440b      	add	r3, r1
 81078d8:	681b      	ldr	r3, [r3, #0]
 81078da:	2b01      	cmp	r3, #1
 81078dc:	d901      	bls.n	81078e2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 81078de:	2301      	movs	r3, #1
 81078e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 81078e2:	4b11      	ldr	r3, [pc, #68]	@ (8107928 <xTaskIncrementTick+0x16c>)
 81078e4:	681b      	ldr	r3, [r3, #0]
 81078e6:	2b00      	cmp	r3, #0
 81078e8:	d007      	beq.n	81078fa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 81078ea:	2301      	movs	r3, #1
 81078ec:	617b      	str	r3, [r7, #20]
 81078ee:	e004      	b.n	81078fa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 81078f0:	4b0e      	ldr	r3, [pc, #56]	@ (810792c <xTaskIncrementTick+0x170>)
 81078f2:	681b      	ldr	r3, [r3, #0]
 81078f4:	3301      	adds	r3, #1
 81078f6:	4a0d      	ldr	r2, [pc, #52]	@ (810792c <xTaskIncrementTick+0x170>)
 81078f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 81078fa:	697b      	ldr	r3, [r7, #20]
}
 81078fc:	4618      	mov	r0, r3
 81078fe:	3718      	adds	r7, #24
 8107900:	46bd      	mov	sp, r7
 8107902:	bd80      	pop	{r7, pc}
 8107904:	10000ce0 	.word	0x10000ce0
 8107908:	10000cc4 	.word	0x10000cc4
 810790c:	10000cbc 	.word	0x10000cbc
 8107910:	10000cc0 	.word	0x10000cc0
 8107914:	10000cd8 	.word	0x10000cd8
 8107918:	10000cdc 	.word	0x10000cdc
 810791c:	10000cc8 	.word	0x10000cc8
 8107920:	1000085c 	.word	0x1000085c
 8107924:	10000858 	.word	0x10000858
 8107928:	10000cd4 	.word	0x10000cd4
 810792c:	10000cd0 	.word	0x10000cd0

08107930 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8107930:	b480      	push	{r7}
 8107932:	b085      	sub	sp, #20
 8107934:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8107936:	4b28      	ldr	r3, [pc, #160]	@ (81079d8 <vTaskSwitchContext+0xa8>)
 8107938:	681b      	ldr	r3, [r3, #0]
 810793a:	2b00      	cmp	r3, #0
 810793c:	d003      	beq.n	8107946 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 810793e:	4b27      	ldr	r3, [pc, #156]	@ (81079dc <vTaskSwitchContext+0xac>)
 8107940:	2201      	movs	r2, #1
 8107942:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8107944:	e042      	b.n	81079cc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8107946:	4b25      	ldr	r3, [pc, #148]	@ (81079dc <vTaskSwitchContext+0xac>)
 8107948:	2200      	movs	r2, #0
 810794a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 810794c:	4b24      	ldr	r3, [pc, #144]	@ (81079e0 <vTaskSwitchContext+0xb0>)
 810794e:	681b      	ldr	r3, [r3, #0]
 8107950:	60fb      	str	r3, [r7, #12]
 8107952:	e011      	b.n	8107978 <vTaskSwitchContext+0x48>
 8107954:	68fb      	ldr	r3, [r7, #12]
 8107956:	2b00      	cmp	r3, #0
 8107958:	d10b      	bne.n	8107972 <vTaskSwitchContext+0x42>
	__asm volatile
 810795a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 810795e:	f383 8811 	msr	BASEPRI, r3
 8107962:	f3bf 8f6f 	isb	sy
 8107966:	f3bf 8f4f 	dsb	sy
 810796a:	607b      	str	r3, [r7, #4]
}
 810796c:	bf00      	nop
 810796e:	bf00      	nop
 8107970:	e7fd      	b.n	810796e <vTaskSwitchContext+0x3e>
 8107972:	68fb      	ldr	r3, [r7, #12]
 8107974:	3b01      	subs	r3, #1
 8107976:	60fb      	str	r3, [r7, #12]
 8107978:	491a      	ldr	r1, [pc, #104]	@ (81079e4 <vTaskSwitchContext+0xb4>)
 810797a:	68fa      	ldr	r2, [r7, #12]
 810797c:	4613      	mov	r3, r2
 810797e:	009b      	lsls	r3, r3, #2
 8107980:	4413      	add	r3, r2
 8107982:	009b      	lsls	r3, r3, #2
 8107984:	440b      	add	r3, r1
 8107986:	681b      	ldr	r3, [r3, #0]
 8107988:	2b00      	cmp	r3, #0
 810798a:	d0e3      	beq.n	8107954 <vTaskSwitchContext+0x24>
 810798c:	68fa      	ldr	r2, [r7, #12]
 810798e:	4613      	mov	r3, r2
 8107990:	009b      	lsls	r3, r3, #2
 8107992:	4413      	add	r3, r2
 8107994:	009b      	lsls	r3, r3, #2
 8107996:	4a13      	ldr	r2, [pc, #76]	@ (81079e4 <vTaskSwitchContext+0xb4>)
 8107998:	4413      	add	r3, r2
 810799a:	60bb      	str	r3, [r7, #8]
 810799c:	68bb      	ldr	r3, [r7, #8]
 810799e:	685b      	ldr	r3, [r3, #4]
 81079a0:	685a      	ldr	r2, [r3, #4]
 81079a2:	68bb      	ldr	r3, [r7, #8]
 81079a4:	605a      	str	r2, [r3, #4]
 81079a6:	68bb      	ldr	r3, [r7, #8]
 81079a8:	685a      	ldr	r2, [r3, #4]
 81079aa:	68bb      	ldr	r3, [r7, #8]
 81079ac:	3308      	adds	r3, #8
 81079ae:	429a      	cmp	r2, r3
 81079b0:	d104      	bne.n	81079bc <vTaskSwitchContext+0x8c>
 81079b2:	68bb      	ldr	r3, [r7, #8]
 81079b4:	685b      	ldr	r3, [r3, #4]
 81079b6:	685a      	ldr	r2, [r3, #4]
 81079b8:	68bb      	ldr	r3, [r7, #8]
 81079ba:	605a      	str	r2, [r3, #4]
 81079bc:	68bb      	ldr	r3, [r7, #8]
 81079be:	685b      	ldr	r3, [r3, #4]
 81079c0:	68db      	ldr	r3, [r3, #12]
 81079c2:	4a09      	ldr	r2, [pc, #36]	@ (81079e8 <vTaskSwitchContext+0xb8>)
 81079c4:	6013      	str	r3, [r2, #0]
 81079c6:	4a06      	ldr	r2, [pc, #24]	@ (81079e0 <vTaskSwitchContext+0xb0>)
 81079c8:	68fb      	ldr	r3, [r7, #12]
 81079ca:	6013      	str	r3, [r2, #0]
}
 81079cc:	bf00      	nop
 81079ce:	3714      	adds	r7, #20
 81079d0:	46bd      	mov	sp, r7
 81079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81079d6:	4770      	bx	lr
 81079d8:	10000ce0 	.word	0x10000ce0
 81079dc:	10000cd4 	.word	0x10000cd4
 81079e0:	10000cc8 	.word	0x10000cc8
 81079e4:	1000085c 	.word	0x1000085c
 81079e8:	10000858 	.word	0x10000858

081079ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 81079ec:	b480      	push	{r7}
 81079ee:	b083      	sub	sp, #12
 81079f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81079f2:	4b0c      	ldr	r3, [pc, #48]	@ (8107a24 <prvResetNextTaskUnblockTime+0x38>)
 81079f4:	681b      	ldr	r3, [r3, #0]
 81079f6:	681b      	ldr	r3, [r3, #0]
 81079f8:	2b00      	cmp	r3, #0
 81079fa:	d104      	bne.n	8107a06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 81079fc:	4b0a      	ldr	r3, [pc, #40]	@ (8107a28 <prvResetNextTaskUnblockTime+0x3c>)
 81079fe:	f04f 32ff 	mov.w	r2, #4294967295
 8107a02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8107a04:	e008      	b.n	8107a18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8107a06:	4b07      	ldr	r3, [pc, #28]	@ (8107a24 <prvResetNextTaskUnblockTime+0x38>)
 8107a08:	681b      	ldr	r3, [r3, #0]
 8107a0a:	68db      	ldr	r3, [r3, #12]
 8107a0c:	68db      	ldr	r3, [r3, #12]
 8107a0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8107a10:	687b      	ldr	r3, [r7, #4]
 8107a12:	685b      	ldr	r3, [r3, #4]
 8107a14:	4a04      	ldr	r2, [pc, #16]	@ (8107a28 <prvResetNextTaskUnblockTime+0x3c>)
 8107a16:	6013      	str	r3, [r2, #0]
}
 8107a18:	bf00      	nop
 8107a1a:	370c      	adds	r7, #12
 8107a1c:	46bd      	mov	sp, r7
 8107a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a22:	4770      	bx	lr
 8107a24:	10000cbc 	.word	0x10000cbc
 8107a28:	10000cdc 	.word	0x10000cdc

08107a2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8107a2c:	b480      	push	{r7}
 8107a2e:	b083      	sub	sp, #12
 8107a30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8107a32:	4b0b      	ldr	r3, [pc, #44]	@ (8107a60 <xTaskGetSchedulerState+0x34>)
 8107a34:	681b      	ldr	r3, [r3, #0]
 8107a36:	2b00      	cmp	r3, #0
 8107a38:	d102      	bne.n	8107a40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8107a3a:	2301      	movs	r3, #1
 8107a3c:	607b      	str	r3, [r7, #4]
 8107a3e:	e008      	b.n	8107a52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8107a40:	4b08      	ldr	r3, [pc, #32]	@ (8107a64 <xTaskGetSchedulerState+0x38>)
 8107a42:	681b      	ldr	r3, [r3, #0]
 8107a44:	2b00      	cmp	r3, #0
 8107a46:	d102      	bne.n	8107a4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8107a48:	2302      	movs	r3, #2
 8107a4a:	607b      	str	r3, [r7, #4]
 8107a4c:	e001      	b.n	8107a52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8107a4e:	2300      	movs	r3, #0
 8107a50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8107a52:	687b      	ldr	r3, [r7, #4]
	}
 8107a54:	4618      	mov	r0, r3
 8107a56:	370c      	adds	r7, #12
 8107a58:	46bd      	mov	sp, r7
 8107a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a5e:	4770      	bx	lr
 8107a60:	10000ccc 	.word	0x10000ccc
 8107a64:	10000ce0 	.word	0x10000ce0

08107a68 <std>:
 8107a68:	2300      	movs	r3, #0
 8107a6a:	b510      	push	{r4, lr}
 8107a6c:	4604      	mov	r4, r0
 8107a6e:	e9c0 3300 	strd	r3, r3, [r0]
 8107a72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8107a76:	6083      	str	r3, [r0, #8]
 8107a78:	8181      	strh	r1, [r0, #12]
 8107a7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8107a7c:	81c2      	strh	r2, [r0, #14]
 8107a7e:	6183      	str	r3, [r0, #24]
 8107a80:	4619      	mov	r1, r3
 8107a82:	2208      	movs	r2, #8
 8107a84:	305c      	adds	r0, #92	@ 0x5c
 8107a86:	f000 f9f9 	bl	8107e7c <memset>
 8107a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8107ac0 <std+0x58>)
 8107a8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8107a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8107ac4 <std+0x5c>)
 8107a90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8107a92:	4b0d      	ldr	r3, [pc, #52]	@ (8107ac8 <std+0x60>)
 8107a94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8107a96:	4b0d      	ldr	r3, [pc, #52]	@ (8107acc <std+0x64>)
 8107a98:	6323      	str	r3, [r4, #48]	@ 0x30
 8107a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8107ad0 <std+0x68>)
 8107a9c:	6224      	str	r4, [r4, #32]
 8107a9e:	429c      	cmp	r4, r3
 8107aa0:	d006      	beq.n	8107ab0 <std+0x48>
 8107aa2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8107aa6:	4294      	cmp	r4, r2
 8107aa8:	d002      	beq.n	8107ab0 <std+0x48>
 8107aaa:	33d0      	adds	r3, #208	@ 0xd0
 8107aac:	429c      	cmp	r4, r3
 8107aae:	d105      	bne.n	8107abc <std+0x54>
 8107ab0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8107ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107ab8:	f000 ba58 	b.w	8107f6c <__retarget_lock_init_recursive>
 8107abc:	bd10      	pop	{r4, pc}
 8107abe:	bf00      	nop
 8107ac0:	08107ccd 	.word	0x08107ccd
 8107ac4:	08107cef 	.word	0x08107cef
 8107ac8:	08107d27 	.word	0x08107d27
 8107acc:	08107d4b 	.word	0x08107d4b
 8107ad0:	10000ce4 	.word	0x10000ce4

08107ad4 <stdio_exit_handler>:
 8107ad4:	4a02      	ldr	r2, [pc, #8]	@ (8107ae0 <stdio_exit_handler+0xc>)
 8107ad6:	4903      	ldr	r1, [pc, #12]	@ (8107ae4 <stdio_exit_handler+0x10>)
 8107ad8:	4803      	ldr	r0, [pc, #12]	@ (8107ae8 <stdio_exit_handler+0x14>)
 8107ada:	f000 b869 	b.w	8107bb0 <_fwalk_sglue>
 8107ade:	bf00      	nop
 8107ae0:	10000010 	.word	0x10000010
 8107ae4:	08108825 	.word	0x08108825
 8107ae8:	10000020 	.word	0x10000020

08107aec <cleanup_stdio>:
 8107aec:	6841      	ldr	r1, [r0, #4]
 8107aee:	4b0c      	ldr	r3, [pc, #48]	@ (8107b20 <cleanup_stdio+0x34>)
 8107af0:	4299      	cmp	r1, r3
 8107af2:	b510      	push	{r4, lr}
 8107af4:	4604      	mov	r4, r0
 8107af6:	d001      	beq.n	8107afc <cleanup_stdio+0x10>
 8107af8:	f000 fe94 	bl	8108824 <_fflush_r>
 8107afc:	68a1      	ldr	r1, [r4, #8]
 8107afe:	4b09      	ldr	r3, [pc, #36]	@ (8107b24 <cleanup_stdio+0x38>)
 8107b00:	4299      	cmp	r1, r3
 8107b02:	d002      	beq.n	8107b0a <cleanup_stdio+0x1e>
 8107b04:	4620      	mov	r0, r4
 8107b06:	f000 fe8d 	bl	8108824 <_fflush_r>
 8107b0a:	68e1      	ldr	r1, [r4, #12]
 8107b0c:	4b06      	ldr	r3, [pc, #24]	@ (8107b28 <cleanup_stdio+0x3c>)
 8107b0e:	4299      	cmp	r1, r3
 8107b10:	d004      	beq.n	8107b1c <cleanup_stdio+0x30>
 8107b12:	4620      	mov	r0, r4
 8107b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107b18:	f000 be84 	b.w	8108824 <_fflush_r>
 8107b1c:	bd10      	pop	{r4, pc}
 8107b1e:	bf00      	nop
 8107b20:	10000ce4 	.word	0x10000ce4
 8107b24:	10000d4c 	.word	0x10000d4c
 8107b28:	10000db4 	.word	0x10000db4

08107b2c <global_stdio_init.part.0>:
 8107b2c:	b510      	push	{r4, lr}
 8107b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8107b5c <global_stdio_init.part.0+0x30>)
 8107b30:	4c0b      	ldr	r4, [pc, #44]	@ (8107b60 <global_stdio_init.part.0+0x34>)
 8107b32:	4a0c      	ldr	r2, [pc, #48]	@ (8107b64 <global_stdio_init.part.0+0x38>)
 8107b34:	601a      	str	r2, [r3, #0]
 8107b36:	4620      	mov	r0, r4
 8107b38:	2200      	movs	r2, #0
 8107b3a:	2104      	movs	r1, #4
 8107b3c:	f7ff ff94 	bl	8107a68 <std>
 8107b40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8107b44:	2201      	movs	r2, #1
 8107b46:	2109      	movs	r1, #9
 8107b48:	f7ff ff8e 	bl	8107a68 <std>
 8107b4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8107b50:	2202      	movs	r2, #2
 8107b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107b56:	2112      	movs	r1, #18
 8107b58:	f7ff bf86 	b.w	8107a68 <std>
 8107b5c:	10000e1c 	.word	0x10000e1c
 8107b60:	10000ce4 	.word	0x10000ce4
 8107b64:	08107ad5 	.word	0x08107ad5

08107b68 <__sfp_lock_acquire>:
 8107b68:	4801      	ldr	r0, [pc, #4]	@ (8107b70 <__sfp_lock_acquire+0x8>)
 8107b6a:	f000 ba00 	b.w	8107f6e <__retarget_lock_acquire_recursive>
 8107b6e:	bf00      	nop
 8107b70:	10000e25 	.word	0x10000e25

08107b74 <__sfp_lock_release>:
 8107b74:	4801      	ldr	r0, [pc, #4]	@ (8107b7c <__sfp_lock_release+0x8>)
 8107b76:	f000 b9fb 	b.w	8107f70 <__retarget_lock_release_recursive>
 8107b7a:	bf00      	nop
 8107b7c:	10000e25 	.word	0x10000e25

08107b80 <__sinit>:
 8107b80:	b510      	push	{r4, lr}
 8107b82:	4604      	mov	r4, r0
 8107b84:	f7ff fff0 	bl	8107b68 <__sfp_lock_acquire>
 8107b88:	6a23      	ldr	r3, [r4, #32]
 8107b8a:	b11b      	cbz	r3, 8107b94 <__sinit+0x14>
 8107b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8107b90:	f7ff bff0 	b.w	8107b74 <__sfp_lock_release>
 8107b94:	4b04      	ldr	r3, [pc, #16]	@ (8107ba8 <__sinit+0x28>)
 8107b96:	6223      	str	r3, [r4, #32]
 8107b98:	4b04      	ldr	r3, [pc, #16]	@ (8107bac <__sinit+0x2c>)
 8107b9a:	681b      	ldr	r3, [r3, #0]
 8107b9c:	2b00      	cmp	r3, #0
 8107b9e:	d1f5      	bne.n	8107b8c <__sinit+0xc>
 8107ba0:	f7ff ffc4 	bl	8107b2c <global_stdio_init.part.0>
 8107ba4:	e7f2      	b.n	8107b8c <__sinit+0xc>
 8107ba6:	bf00      	nop
 8107ba8:	08107aed 	.word	0x08107aed
 8107bac:	10000e1c 	.word	0x10000e1c

08107bb0 <_fwalk_sglue>:
 8107bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8107bb4:	4607      	mov	r7, r0
 8107bb6:	4688      	mov	r8, r1
 8107bb8:	4614      	mov	r4, r2
 8107bba:	2600      	movs	r6, #0
 8107bbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8107bc0:	f1b9 0901 	subs.w	r9, r9, #1
 8107bc4:	d505      	bpl.n	8107bd2 <_fwalk_sglue+0x22>
 8107bc6:	6824      	ldr	r4, [r4, #0]
 8107bc8:	2c00      	cmp	r4, #0
 8107bca:	d1f7      	bne.n	8107bbc <_fwalk_sglue+0xc>
 8107bcc:	4630      	mov	r0, r6
 8107bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8107bd2:	89ab      	ldrh	r3, [r5, #12]
 8107bd4:	2b01      	cmp	r3, #1
 8107bd6:	d907      	bls.n	8107be8 <_fwalk_sglue+0x38>
 8107bd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8107bdc:	3301      	adds	r3, #1
 8107bde:	d003      	beq.n	8107be8 <_fwalk_sglue+0x38>
 8107be0:	4629      	mov	r1, r5
 8107be2:	4638      	mov	r0, r7
 8107be4:	47c0      	blx	r8
 8107be6:	4306      	orrs	r6, r0
 8107be8:	3568      	adds	r5, #104	@ 0x68
 8107bea:	e7e9      	b.n	8107bc0 <_fwalk_sglue+0x10>

08107bec <iprintf>:
 8107bec:	b40f      	push	{r0, r1, r2, r3}
 8107bee:	b507      	push	{r0, r1, r2, lr}
 8107bf0:	4906      	ldr	r1, [pc, #24]	@ (8107c0c <iprintf+0x20>)
 8107bf2:	ab04      	add	r3, sp, #16
 8107bf4:	6808      	ldr	r0, [r1, #0]
 8107bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8107bfa:	6881      	ldr	r1, [r0, #8]
 8107bfc:	9301      	str	r3, [sp, #4]
 8107bfe:	f000 fae9 	bl	81081d4 <_vfiprintf_r>
 8107c02:	b003      	add	sp, #12
 8107c04:	f85d eb04 	ldr.w	lr, [sp], #4
 8107c08:	b004      	add	sp, #16
 8107c0a:	4770      	bx	lr
 8107c0c:	1000001c 	.word	0x1000001c

08107c10 <_puts_r>:
 8107c10:	6a03      	ldr	r3, [r0, #32]
 8107c12:	b570      	push	{r4, r5, r6, lr}
 8107c14:	6884      	ldr	r4, [r0, #8]
 8107c16:	4605      	mov	r5, r0
 8107c18:	460e      	mov	r6, r1
 8107c1a:	b90b      	cbnz	r3, 8107c20 <_puts_r+0x10>
 8107c1c:	f7ff ffb0 	bl	8107b80 <__sinit>
 8107c20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8107c22:	07db      	lsls	r3, r3, #31
 8107c24:	d405      	bmi.n	8107c32 <_puts_r+0x22>
 8107c26:	89a3      	ldrh	r3, [r4, #12]
 8107c28:	0598      	lsls	r0, r3, #22
 8107c2a:	d402      	bmi.n	8107c32 <_puts_r+0x22>
 8107c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8107c2e:	f000 f99e 	bl	8107f6e <__retarget_lock_acquire_recursive>
 8107c32:	89a3      	ldrh	r3, [r4, #12]
 8107c34:	0719      	lsls	r1, r3, #28
 8107c36:	d502      	bpl.n	8107c3e <_puts_r+0x2e>
 8107c38:	6923      	ldr	r3, [r4, #16]
 8107c3a:	2b00      	cmp	r3, #0
 8107c3c:	d135      	bne.n	8107caa <_puts_r+0x9a>
 8107c3e:	4621      	mov	r1, r4
 8107c40:	4628      	mov	r0, r5
 8107c42:	f000 f8c5 	bl	8107dd0 <__swsetup_r>
 8107c46:	b380      	cbz	r0, 8107caa <_puts_r+0x9a>
 8107c48:	f04f 35ff 	mov.w	r5, #4294967295
 8107c4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8107c4e:	07da      	lsls	r2, r3, #31
 8107c50:	d405      	bmi.n	8107c5e <_puts_r+0x4e>
 8107c52:	89a3      	ldrh	r3, [r4, #12]
 8107c54:	059b      	lsls	r3, r3, #22
 8107c56:	d402      	bmi.n	8107c5e <_puts_r+0x4e>
 8107c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8107c5a:	f000 f989 	bl	8107f70 <__retarget_lock_release_recursive>
 8107c5e:	4628      	mov	r0, r5
 8107c60:	bd70      	pop	{r4, r5, r6, pc}
 8107c62:	2b00      	cmp	r3, #0
 8107c64:	da04      	bge.n	8107c70 <_puts_r+0x60>
 8107c66:	69a2      	ldr	r2, [r4, #24]
 8107c68:	429a      	cmp	r2, r3
 8107c6a:	dc17      	bgt.n	8107c9c <_puts_r+0x8c>
 8107c6c:	290a      	cmp	r1, #10
 8107c6e:	d015      	beq.n	8107c9c <_puts_r+0x8c>
 8107c70:	6823      	ldr	r3, [r4, #0]
 8107c72:	1c5a      	adds	r2, r3, #1
 8107c74:	6022      	str	r2, [r4, #0]
 8107c76:	7019      	strb	r1, [r3, #0]
 8107c78:	68a3      	ldr	r3, [r4, #8]
 8107c7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8107c7e:	3b01      	subs	r3, #1
 8107c80:	60a3      	str	r3, [r4, #8]
 8107c82:	2900      	cmp	r1, #0
 8107c84:	d1ed      	bne.n	8107c62 <_puts_r+0x52>
 8107c86:	2b00      	cmp	r3, #0
 8107c88:	da11      	bge.n	8107cae <_puts_r+0x9e>
 8107c8a:	4622      	mov	r2, r4
 8107c8c:	210a      	movs	r1, #10
 8107c8e:	4628      	mov	r0, r5
 8107c90:	f000 f85f 	bl	8107d52 <__swbuf_r>
 8107c94:	3001      	adds	r0, #1
 8107c96:	d0d7      	beq.n	8107c48 <_puts_r+0x38>
 8107c98:	250a      	movs	r5, #10
 8107c9a:	e7d7      	b.n	8107c4c <_puts_r+0x3c>
 8107c9c:	4622      	mov	r2, r4
 8107c9e:	4628      	mov	r0, r5
 8107ca0:	f000 f857 	bl	8107d52 <__swbuf_r>
 8107ca4:	3001      	adds	r0, #1
 8107ca6:	d1e7      	bne.n	8107c78 <_puts_r+0x68>
 8107ca8:	e7ce      	b.n	8107c48 <_puts_r+0x38>
 8107caa:	3e01      	subs	r6, #1
 8107cac:	e7e4      	b.n	8107c78 <_puts_r+0x68>
 8107cae:	6823      	ldr	r3, [r4, #0]
 8107cb0:	1c5a      	adds	r2, r3, #1
 8107cb2:	6022      	str	r2, [r4, #0]
 8107cb4:	220a      	movs	r2, #10
 8107cb6:	701a      	strb	r2, [r3, #0]
 8107cb8:	e7ee      	b.n	8107c98 <_puts_r+0x88>
	...

08107cbc <puts>:
 8107cbc:	4b02      	ldr	r3, [pc, #8]	@ (8107cc8 <puts+0xc>)
 8107cbe:	4601      	mov	r1, r0
 8107cc0:	6818      	ldr	r0, [r3, #0]
 8107cc2:	f7ff bfa5 	b.w	8107c10 <_puts_r>
 8107cc6:	bf00      	nop
 8107cc8:	1000001c 	.word	0x1000001c

08107ccc <__sread>:
 8107ccc:	b510      	push	{r4, lr}
 8107cce:	460c      	mov	r4, r1
 8107cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8107cd4:	f000 f8fc 	bl	8107ed0 <_read_r>
 8107cd8:	2800      	cmp	r0, #0
 8107cda:	bfab      	itete	ge
 8107cdc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8107cde:	89a3      	ldrhlt	r3, [r4, #12]
 8107ce0:	181b      	addge	r3, r3, r0
 8107ce2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8107ce6:	bfac      	ite	ge
 8107ce8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8107cea:	81a3      	strhlt	r3, [r4, #12]
 8107cec:	bd10      	pop	{r4, pc}

08107cee <__swrite>:
 8107cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8107cf2:	461f      	mov	r7, r3
 8107cf4:	898b      	ldrh	r3, [r1, #12]
 8107cf6:	05db      	lsls	r3, r3, #23
 8107cf8:	4605      	mov	r5, r0
 8107cfa:	460c      	mov	r4, r1
 8107cfc:	4616      	mov	r6, r2
 8107cfe:	d505      	bpl.n	8107d0c <__swrite+0x1e>
 8107d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8107d04:	2302      	movs	r3, #2
 8107d06:	2200      	movs	r2, #0
 8107d08:	f000 f8d0 	bl	8107eac <_lseek_r>
 8107d0c:	89a3      	ldrh	r3, [r4, #12]
 8107d0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8107d12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8107d16:	81a3      	strh	r3, [r4, #12]
 8107d18:	4632      	mov	r2, r6
 8107d1a:	463b      	mov	r3, r7
 8107d1c:	4628      	mov	r0, r5
 8107d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8107d22:	f000 b8e7 	b.w	8107ef4 <_write_r>

08107d26 <__sseek>:
 8107d26:	b510      	push	{r4, lr}
 8107d28:	460c      	mov	r4, r1
 8107d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8107d2e:	f000 f8bd 	bl	8107eac <_lseek_r>
 8107d32:	1c43      	adds	r3, r0, #1
 8107d34:	89a3      	ldrh	r3, [r4, #12]
 8107d36:	bf15      	itete	ne
 8107d38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8107d3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8107d3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8107d42:	81a3      	strheq	r3, [r4, #12]
 8107d44:	bf18      	it	ne
 8107d46:	81a3      	strhne	r3, [r4, #12]
 8107d48:	bd10      	pop	{r4, pc}

08107d4a <__sclose>:
 8107d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8107d4e:	f000 b89d 	b.w	8107e8c <_close_r>

08107d52 <__swbuf_r>:
 8107d52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8107d54:	460e      	mov	r6, r1
 8107d56:	4614      	mov	r4, r2
 8107d58:	4605      	mov	r5, r0
 8107d5a:	b118      	cbz	r0, 8107d64 <__swbuf_r+0x12>
 8107d5c:	6a03      	ldr	r3, [r0, #32]
 8107d5e:	b90b      	cbnz	r3, 8107d64 <__swbuf_r+0x12>
 8107d60:	f7ff ff0e 	bl	8107b80 <__sinit>
 8107d64:	69a3      	ldr	r3, [r4, #24]
 8107d66:	60a3      	str	r3, [r4, #8]
 8107d68:	89a3      	ldrh	r3, [r4, #12]
 8107d6a:	071a      	lsls	r2, r3, #28
 8107d6c:	d501      	bpl.n	8107d72 <__swbuf_r+0x20>
 8107d6e:	6923      	ldr	r3, [r4, #16]
 8107d70:	b943      	cbnz	r3, 8107d84 <__swbuf_r+0x32>
 8107d72:	4621      	mov	r1, r4
 8107d74:	4628      	mov	r0, r5
 8107d76:	f000 f82b 	bl	8107dd0 <__swsetup_r>
 8107d7a:	b118      	cbz	r0, 8107d84 <__swbuf_r+0x32>
 8107d7c:	f04f 37ff 	mov.w	r7, #4294967295
 8107d80:	4638      	mov	r0, r7
 8107d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8107d84:	6823      	ldr	r3, [r4, #0]
 8107d86:	6922      	ldr	r2, [r4, #16]
 8107d88:	1a98      	subs	r0, r3, r2
 8107d8a:	6963      	ldr	r3, [r4, #20]
 8107d8c:	b2f6      	uxtb	r6, r6
 8107d8e:	4283      	cmp	r3, r0
 8107d90:	4637      	mov	r7, r6
 8107d92:	dc05      	bgt.n	8107da0 <__swbuf_r+0x4e>
 8107d94:	4621      	mov	r1, r4
 8107d96:	4628      	mov	r0, r5
 8107d98:	f000 fd44 	bl	8108824 <_fflush_r>
 8107d9c:	2800      	cmp	r0, #0
 8107d9e:	d1ed      	bne.n	8107d7c <__swbuf_r+0x2a>
 8107da0:	68a3      	ldr	r3, [r4, #8]
 8107da2:	3b01      	subs	r3, #1
 8107da4:	60a3      	str	r3, [r4, #8]
 8107da6:	6823      	ldr	r3, [r4, #0]
 8107da8:	1c5a      	adds	r2, r3, #1
 8107daa:	6022      	str	r2, [r4, #0]
 8107dac:	701e      	strb	r6, [r3, #0]
 8107dae:	6962      	ldr	r2, [r4, #20]
 8107db0:	1c43      	adds	r3, r0, #1
 8107db2:	429a      	cmp	r2, r3
 8107db4:	d004      	beq.n	8107dc0 <__swbuf_r+0x6e>
 8107db6:	89a3      	ldrh	r3, [r4, #12]
 8107db8:	07db      	lsls	r3, r3, #31
 8107dba:	d5e1      	bpl.n	8107d80 <__swbuf_r+0x2e>
 8107dbc:	2e0a      	cmp	r6, #10
 8107dbe:	d1df      	bne.n	8107d80 <__swbuf_r+0x2e>
 8107dc0:	4621      	mov	r1, r4
 8107dc2:	4628      	mov	r0, r5
 8107dc4:	f000 fd2e 	bl	8108824 <_fflush_r>
 8107dc8:	2800      	cmp	r0, #0
 8107dca:	d0d9      	beq.n	8107d80 <__swbuf_r+0x2e>
 8107dcc:	e7d6      	b.n	8107d7c <__swbuf_r+0x2a>
	...

08107dd0 <__swsetup_r>:
 8107dd0:	b538      	push	{r3, r4, r5, lr}
 8107dd2:	4b29      	ldr	r3, [pc, #164]	@ (8107e78 <__swsetup_r+0xa8>)
 8107dd4:	4605      	mov	r5, r0
 8107dd6:	6818      	ldr	r0, [r3, #0]
 8107dd8:	460c      	mov	r4, r1
 8107dda:	b118      	cbz	r0, 8107de4 <__swsetup_r+0x14>
 8107ddc:	6a03      	ldr	r3, [r0, #32]
 8107dde:	b90b      	cbnz	r3, 8107de4 <__swsetup_r+0x14>
 8107de0:	f7ff fece 	bl	8107b80 <__sinit>
 8107de4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8107de8:	0719      	lsls	r1, r3, #28
 8107dea:	d422      	bmi.n	8107e32 <__swsetup_r+0x62>
 8107dec:	06da      	lsls	r2, r3, #27
 8107dee:	d407      	bmi.n	8107e00 <__swsetup_r+0x30>
 8107df0:	2209      	movs	r2, #9
 8107df2:	602a      	str	r2, [r5, #0]
 8107df4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8107df8:	81a3      	strh	r3, [r4, #12]
 8107dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8107dfe:	e033      	b.n	8107e68 <__swsetup_r+0x98>
 8107e00:	0758      	lsls	r0, r3, #29
 8107e02:	d512      	bpl.n	8107e2a <__swsetup_r+0x5a>
 8107e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8107e06:	b141      	cbz	r1, 8107e1a <__swsetup_r+0x4a>
 8107e08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8107e0c:	4299      	cmp	r1, r3
 8107e0e:	d002      	beq.n	8107e16 <__swsetup_r+0x46>
 8107e10:	4628      	mov	r0, r5
 8107e12:	f000 f8bd 	bl	8107f90 <_free_r>
 8107e16:	2300      	movs	r3, #0
 8107e18:	6363      	str	r3, [r4, #52]	@ 0x34
 8107e1a:	89a3      	ldrh	r3, [r4, #12]
 8107e1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8107e20:	81a3      	strh	r3, [r4, #12]
 8107e22:	2300      	movs	r3, #0
 8107e24:	6063      	str	r3, [r4, #4]
 8107e26:	6923      	ldr	r3, [r4, #16]
 8107e28:	6023      	str	r3, [r4, #0]
 8107e2a:	89a3      	ldrh	r3, [r4, #12]
 8107e2c:	f043 0308 	orr.w	r3, r3, #8
 8107e30:	81a3      	strh	r3, [r4, #12]
 8107e32:	6923      	ldr	r3, [r4, #16]
 8107e34:	b94b      	cbnz	r3, 8107e4a <__swsetup_r+0x7a>
 8107e36:	89a3      	ldrh	r3, [r4, #12]
 8107e38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8107e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8107e40:	d003      	beq.n	8107e4a <__swsetup_r+0x7a>
 8107e42:	4621      	mov	r1, r4
 8107e44:	4628      	mov	r0, r5
 8107e46:	f000 fd3b 	bl	81088c0 <__smakebuf_r>
 8107e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8107e4e:	f013 0201 	ands.w	r2, r3, #1
 8107e52:	d00a      	beq.n	8107e6a <__swsetup_r+0x9a>
 8107e54:	2200      	movs	r2, #0
 8107e56:	60a2      	str	r2, [r4, #8]
 8107e58:	6962      	ldr	r2, [r4, #20]
 8107e5a:	4252      	negs	r2, r2
 8107e5c:	61a2      	str	r2, [r4, #24]
 8107e5e:	6922      	ldr	r2, [r4, #16]
 8107e60:	b942      	cbnz	r2, 8107e74 <__swsetup_r+0xa4>
 8107e62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8107e66:	d1c5      	bne.n	8107df4 <__swsetup_r+0x24>
 8107e68:	bd38      	pop	{r3, r4, r5, pc}
 8107e6a:	0799      	lsls	r1, r3, #30
 8107e6c:	bf58      	it	pl
 8107e6e:	6962      	ldrpl	r2, [r4, #20]
 8107e70:	60a2      	str	r2, [r4, #8]
 8107e72:	e7f4      	b.n	8107e5e <__swsetup_r+0x8e>
 8107e74:	2000      	movs	r0, #0
 8107e76:	e7f7      	b.n	8107e68 <__swsetup_r+0x98>
 8107e78:	1000001c 	.word	0x1000001c

08107e7c <memset>:
 8107e7c:	4402      	add	r2, r0
 8107e7e:	4603      	mov	r3, r0
 8107e80:	4293      	cmp	r3, r2
 8107e82:	d100      	bne.n	8107e86 <memset+0xa>
 8107e84:	4770      	bx	lr
 8107e86:	f803 1b01 	strb.w	r1, [r3], #1
 8107e8a:	e7f9      	b.n	8107e80 <memset+0x4>

08107e8c <_close_r>:
 8107e8c:	b538      	push	{r3, r4, r5, lr}
 8107e8e:	4d06      	ldr	r5, [pc, #24]	@ (8107ea8 <_close_r+0x1c>)
 8107e90:	2300      	movs	r3, #0
 8107e92:	4604      	mov	r4, r0
 8107e94:	4608      	mov	r0, r1
 8107e96:	602b      	str	r3, [r5, #0]
 8107e98:	f7f9 ff93 	bl	8101dc2 <_close>
 8107e9c:	1c43      	adds	r3, r0, #1
 8107e9e:	d102      	bne.n	8107ea6 <_close_r+0x1a>
 8107ea0:	682b      	ldr	r3, [r5, #0]
 8107ea2:	b103      	cbz	r3, 8107ea6 <_close_r+0x1a>
 8107ea4:	6023      	str	r3, [r4, #0]
 8107ea6:	bd38      	pop	{r3, r4, r5, pc}
 8107ea8:	10000e20 	.word	0x10000e20

08107eac <_lseek_r>:
 8107eac:	b538      	push	{r3, r4, r5, lr}
 8107eae:	4d07      	ldr	r5, [pc, #28]	@ (8107ecc <_lseek_r+0x20>)
 8107eb0:	4604      	mov	r4, r0
 8107eb2:	4608      	mov	r0, r1
 8107eb4:	4611      	mov	r1, r2
 8107eb6:	2200      	movs	r2, #0
 8107eb8:	602a      	str	r2, [r5, #0]
 8107eba:	461a      	mov	r2, r3
 8107ebc:	f7f9 ffa8 	bl	8101e10 <_lseek>
 8107ec0:	1c43      	adds	r3, r0, #1
 8107ec2:	d102      	bne.n	8107eca <_lseek_r+0x1e>
 8107ec4:	682b      	ldr	r3, [r5, #0]
 8107ec6:	b103      	cbz	r3, 8107eca <_lseek_r+0x1e>
 8107ec8:	6023      	str	r3, [r4, #0]
 8107eca:	bd38      	pop	{r3, r4, r5, pc}
 8107ecc:	10000e20 	.word	0x10000e20

08107ed0 <_read_r>:
 8107ed0:	b538      	push	{r3, r4, r5, lr}
 8107ed2:	4d07      	ldr	r5, [pc, #28]	@ (8107ef0 <_read_r+0x20>)
 8107ed4:	4604      	mov	r4, r0
 8107ed6:	4608      	mov	r0, r1
 8107ed8:	4611      	mov	r1, r2
 8107eda:	2200      	movs	r2, #0
 8107edc:	602a      	str	r2, [r5, #0]
 8107ede:	461a      	mov	r2, r3
 8107ee0:	f7f9 ff36 	bl	8101d50 <_read>
 8107ee4:	1c43      	adds	r3, r0, #1
 8107ee6:	d102      	bne.n	8107eee <_read_r+0x1e>
 8107ee8:	682b      	ldr	r3, [r5, #0]
 8107eea:	b103      	cbz	r3, 8107eee <_read_r+0x1e>
 8107eec:	6023      	str	r3, [r4, #0]
 8107eee:	bd38      	pop	{r3, r4, r5, pc}
 8107ef0:	10000e20 	.word	0x10000e20

08107ef4 <_write_r>:
 8107ef4:	b538      	push	{r3, r4, r5, lr}
 8107ef6:	4d07      	ldr	r5, [pc, #28]	@ (8107f14 <_write_r+0x20>)
 8107ef8:	4604      	mov	r4, r0
 8107efa:	4608      	mov	r0, r1
 8107efc:	4611      	mov	r1, r2
 8107efe:	2200      	movs	r2, #0
 8107f00:	602a      	str	r2, [r5, #0]
 8107f02:	461a      	mov	r2, r3
 8107f04:	f7f9 ff41 	bl	8101d8a <_write>
 8107f08:	1c43      	adds	r3, r0, #1
 8107f0a:	d102      	bne.n	8107f12 <_write_r+0x1e>
 8107f0c:	682b      	ldr	r3, [r5, #0]
 8107f0e:	b103      	cbz	r3, 8107f12 <_write_r+0x1e>
 8107f10:	6023      	str	r3, [r4, #0]
 8107f12:	bd38      	pop	{r3, r4, r5, pc}
 8107f14:	10000e20 	.word	0x10000e20

08107f18 <__errno>:
 8107f18:	4b01      	ldr	r3, [pc, #4]	@ (8107f20 <__errno+0x8>)
 8107f1a:	6818      	ldr	r0, [r3, #0]
 8107f1c:	4770      	bx	lr
 8107f1e:	bf00      	nop
 8107f20:	1000001c 	.word	0x1000001c

08107f24 <__libc_init_array>:
 8107f24:	b570      	push	{r4, r5, r6, lr}
 8107f26:	4d0d      	ldr	r5, [pc, #52]	@ (8107f5c <__libc_init_array+0x38>)
 8107f28:	4c0d      	ldr	r4, [pc, #52]	@ (8107f60 <__libc_init_array+0x3c>)
 8107f2a:	1b64      	subs	r4, r4, r5
 8107f2c:	10a4      	asrs	r4, r4, #2
 8107f2e:	2600      	movs	r6, #0
 8107f30:	42a6      	cmp	r6, r4
 8107f32:	d109      	bne.n	8107f48 <__libc_init_array+0x24>
 8107f34:	4d0b      	ldr	r5, [pc, #44]	@ (8107f64 <__libc_init_array+0x40>)
 8107f36:	4c0c      	ldr	r4, [pc, #48]	@ (8107f68 <__libc_init_array+0x44>)
 8107f38:	f000 fd30 	bl	810899c <_init>
 8107f3c:	1b64      	subs	r4, r4, r5
 8107f3e:	10a4      	asrs	r4, r4, #2
 8107f40:	2600      	movs	r6, #0
 8107f42:	42a6      	cmp	r6, r4
 8107f44:	d105      	bne.n	8107f52 <__libc_init_array+0x2e>
 8107f46:	bd70      	pop	{r4, r5, r6, pc}
 8107f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8107f4c:	4798      	blx	r3
 8107f4e:	3601      	adds	r6, #1
 8107f50:	e7ee      	b.n	8107f30 <__libc_init_array+0xc>
 8107f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8107f56:	4798      	blx	r3
 8107f58:	3601      	adds	r6, #1
 8107f5a:	e7f2      	b.n	8107f42 <__libc_init_array+0x1e>
 8107f5c:	08108ac4 	.word	0x08108ac4
 8107f60:	08108ac4 	.word	0x08108ac4
 8107f64:	08108ac4 	.word	0x08108ac4
 8107f68:	08108ac8 	.word	0x08108ac8

08107f6c <__retarget_lock_init_recursive>:
 8107f6c:	4770      	bx	lr

08107f6e <__retarget_lock_acquire_recursive>:
 8107f6e:	4770      	bx	lr

08107f70 <__retarget_lock_release_recursive>:
 8107f70:	4770      	bx	lr

08107f72 <memcpy>:
 8107f72:	440a      	add	r2, r1
 8107f74:	4291      	cmp	r1, r2
 8107f76:	f100 33ff 	add.w	r3, r0, #4294967295
 8107f7a:	d100      	bne.n	8107f7e <memcpy+0xc>
 8107f7c:	4770      	bx	lr
 8107f7e:	b510      	push	{r4, lr}
 8107f80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8107f84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8107f88:	4291      	cmp	r1, r2
 8107f8a:	d1f9      	bne.n	8107f80 <memcpy+0xe>
 8107f8c:	bd10      	pop	{r4, pc}
	...

08107f90 <_free_r>:
 8107f90:	b538      	push	{r3, r4, r5, lr}
 8107f92:	4605      	mov	r5, r0
 8107f94:	2900      	cmp	r1, #0
 8107f96:	d041      	beq.n	810801c <_free_r+0x8c>
 8107f98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8107f9c:	1f0c      	subs	r4, r1, #4
 8107f9e:	2b00      	cmp	r3, #0
 8107fa0:	bfb8      	it	lt
 8107fa2:	18e4      	addlt	r4, r4, r3
 8107fa4:	f000 f8e0 	bl	8108168 <__malloc_lock>
 8107fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8108020 <_free_r+0x90>)
 8107faa:	6813      	ldr	r3, [r2, #0]
 8107fac:	b933      	cbnz	r3, 8107fbc <_free_r+0x2c>
 8107fae:	6063      	str	r3, [r4, #4]
 8107fb0:	6014      	str	r4, [r2, #0]
 8107fb2:	4628      	mov	r0, r5
 8107fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8107fb8:	f000 b8dc 	b.w	8108174 <__malloc_unlock>
 8107fbc:	42a3      	cmp	r3, r4
 8107fbe:	d908      	bls.n	8107fd2 <_free_r+0x42>
 8107fc0:	6820      	ldr	r0, [r4, #0]
 8107fc2:	1821      	adds	r1, r4, r0
 8107fc4:	428b      	cmp	r3, r1
 8107fc6:	bf01      	itttt	eq
 8107fc8:	6819      	ldreq	r1, [r3, #0]
 8107fca:	685b      	ldreq	r3, [r3, #4]
 8107fcc:	1809      	addeq	r1, r1, r0
 8107fce:	6021      	streq	r1, [r4, #0]
 8107fd0:	e7ed      	b.n	8107fae <_free_r+0x1e>
 8107fd2:	461a      	mov	r2, r3
 8107fd4:	685b      	ldr	r3, [r3, #4]
 8107fd6:	b10b      	cbz	r3, 8107fdc <_free_r+0x4c>
 8107fd8:	42a3      	cmp	r3, r4
 8107fda:	d9fa      	bls.n	8107fd2 <_free_r+0x42>
 8107fdc:	6811      	ldr	r1, [r2, #0]
 8107fde:	1850      	adds	r0, r2, r1
 8107fe0:	42a0      	cmp	r0, r4
 8107fe2:	d10b      	bne.n	8107ffc <_free_r+0x6c>
 8107fe4:	6820      	ldr	r0, [r4, #0]
 8107fe6:	4401      	add	r1, r0
 8107fe8:	1850      	adds	r0, r2, r1
 8107fea:	4283      	cmp	r3, r0
 8107fec:	6011      	str	r1, [r2, #0]
 8107fee:	d1e0      	bne.n	8107fb2 <_free_r+0x22>
 8107ff0:	6818      	ldr	r0, [r3, #0]
 8107ff2:	685b      	ldr	r3, [r3, #4]
 8107ff4:	6053      	str	r3, [r2, #4]
 8107ff6:	4408      	add	r0, r1
 8107ff8:	6010      	str	r0, [r2, #0]
 8107ffa:	e7da      	b.n	8107fb2 <_free_r+0x22>
 8107ffc:	d902      	bls.n	8108004 <_free_r+0x74>
 8107ffe:	230c      	movs	r3, #12
 8108000:	602b      	str	r3, [r5, #0]
 8108002:	e7d6      	b.n	8107fb2 <_free_r+0x22>
 8108004:	6820      	ldr	r0, [r4, #0]
 8108006:	1821      	adds	r1, r4, r0
 8108008:	428b      	cmp	r3, r1
 810800a:	bf04      	itt	eq
 810800c:	6819      	ldreq	r1, [r3, #0]
 810800e:	685b      	ldreq	r3, [r3, #4]
 8108010:	6063      	str	r3, [r4, #4]
 8108012:	bf04      	itt	eq
 8108014:	1809      	addeq	r1, r1, r0
 8108016:	6021      	streq	r1, [r4, #0]
 8108018:	6054      	str	r4, [r2, #4]
 810801a:	e7ca      	b.n	8107fb2 <_free_r+0x22>
 810801c:	bd38      	pop	{r3, r4, r5, pc}
 810801e:	bf00      	nop
 8108020:	10000e2c 	.word	0x10000e2c

08108024 <sbrk_aligned>:
 8108024:	b570      	push	{r4, r5, r6, lr}
 8108026:	4e0f      	ldr	r6, [pc, #60]	@ (8108064 <sbrk_aligned+0x40>)
 8108028:	460c      	mov	r4, r1
 810802a:	6831      	ldr	r1, [r6, #0]
 810802c:	4605      	mov	r5, r0
 810802e:	b911      	cbnz	r1, 8108036 <sbrk_aligned+0x12>
 8108030:	f000 fca4 	bl	810897c <_sbrk_r>
 8108034:	6030      	str	r0, [r6, #0]
 8108036:	4621      	mov	r1, r4
 8108038:	4628      	mov	r0, r5
 810803a:	f000 fc9f 	bl	810897c <_sbrk_r>
 810803e:	1c43      	adds	r3, r0, #1
 8108040:	d103      	bne.n	810804a <sbrk_aligned+0x26>
 8108042:	f04f 34ff 	mov.w	r4, #4294967295
 8108046:	4620      	mov	r0, r4
 8108048:	bd70      	pop	{r4, r5, r6, pc}
 810804a:	1cc4      	adds	r4, r0, #3
 810804c:	f024 0403 	bic.w	r4, r4, #3
 8108050:	42a0      	cmp	r0, r4
 8108052:	d0f8      	beq.n	8108046 <sbrk_aligned+0x22>
 8108054:	1a21      	subs	r1, r4, r0
 8108056:	4628      	mov	r0, r5
 8108058:	f000 fc90 	bl	810897c <_sbrk_r>
 810805c:	3001      	adds	r0, #1
 810805e:	d1f2      	bne.n	8108046 <sbrk_aligned+0x22>
 8108060:	e7ef      	b.n	8108042 <sbrk_aligned+0x1e>
 8108062:	bf00      	nop
 8108064:	10000e28 	.word	0x10000e28

08108068 <_malloc_r>:
 8108068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810806c:	1ccd      	adds	r5, r1, #3
 810806e:	f025 0503 	bic.w	r5, r5, #3
 8108072:	3508      	adds	r5, #8
 8108074:	2d0c      	cmp	r5, #12
 8108076:	bf38      	it	cc
 8108078:	250c      	movcc	r5, #12
 810807a:	2d00      	cmp	r5, #0
 810807c:	4606      	mov	r6, r0
 810807e:	db01      	blt.n	8108084 <_malloc_r+0x1c>
 8108080:	42a9      	cmp	r1, r5
 8108082:	d904      	bls.n	810808e <_malloc_r+0x26>
 8108084:	230c      	movs	r3, #12
 8108086:	6033      	str	r3, [r6, #0]
 8108088:	2000      	movs	r0, #0
 810808a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810808e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8108164 <_malloc_r+0xfc>
 8108092:	f000 f869 	bl	8108168 <__malloc_lock>
 8108096:	f8d8 3000 	ldr.w	r3, [r8]
 810809a:	461c      	mov	r4, r3
 810809c:	bb44      	cbnz	r4, 81080f0 <_malloc_r+0x88>
 810809e:	4629      	mov	r1, r5
 81080a0:	4630      	mov	r0, r6
 81080a2:	f7ff ffbf 	bl	8108024 <sbrk_aligned>
 81080a6:	1c43      	adds	r3, r0, #1
 81080a8:	4604      	mov	r4, r0
 81080aa:	d158      	bne.n	810815e <_malloc_r+0xf6>
 81080ac:	f8d8 4000 	ldr.w	r4, [r8]
 81080b0:	4627      	mov	r7, r4
 81080b2:	2f00      	cmp	r7, #0
 81080b4:	d143      	bne.n	810813e <_malloc_r+0xd6>
 81080b6:	2c00      	cmp	r4, #0
 81080b8:	d04b      	beq.n	8108152 <_malloc_r+0xea>
 81080ba:	6823      	ldr	r3, [r4, #0]
 81080bc:	4639      	mov	r1, r7
 81080be:	4630      	mov	r0, r6
 81080c0:	eb04 0903 	add.w	r9, r4, r3
 81080c4:	f000 fc5a 	bl	810897c <_sbrk_r>
 81080c8:	4581      	cmp	r9, r0
 81080ca:	d142      	bne.n	8108152 <_malloc_r+0xea>
 81080cc:	6821      	ldr	r1, [r4, #0]
 81080ce:	1a6d      	subs	r5, r5, r1
 81080d0:	4629      	mov	r1, r5
 81080d2:	4630      	mov	r0, r6
 81080d4:	f7ff ffa6 	bl	8108024 <sbrk_aligned>
 81080d8:	3001      	adds	r0, #1
 81080da:	d03a      	beq.n	8108152 <_malloc_r+0xea>
 81080dc:	6823      	ldr	r3, [r4, #0]
 81080de:	442b      	add	r3, r5
 81080e0:	6023      	str	r3, [r4, #0]
 81080e2:	f8d8 3000 	ldr.w	r3, [r8]
 81080e6:	685a      	ldr	r2, [r3, #4]
 81080e8:	bb62      	cbnz	r2, 8108144 <_malloc_r+0xdc>
 81080ea:	f8c8 7000 	str.w	r7, [r8]
 81080ee:	e00f      	b.n	8108110 <_malloc_r+0xa8>
 81080f0:	6822      	ldr	r2, [r4, #0]
 81080f2:	1b52      	subs	r2, r2, r5
 81080f4:	d420      	bmi.n	8108138 <_malloc_r+0xd0>
 81080f6:	2a0b      	cmp	r2, #11
 81080f8:	d917      	bls.n	810812a <_malloc_r+0xc2>
 81080fa:	1961      	adds	r1, r4, r5
 81080fc:	42a3      	cmp	r3, r4
 81080fe:	6025      	str	r5, [r4, #0]
 8108100:	bf18      	it	ne
 8108102:	6059      	strne	r1, [r3, #4]
 8108104:	6863      	ldr	r3, [r4, #4]
 8108106:	bf08      	it	eq
 8108108:	f8c8 1000 	streq.w	r1, [r8]
 810810c:	5162      	str	r2, [r4, r5]
 810810e:	604b      	str	r3, [r1, #4]
 8108110:	4630      	mov	r0, r6
 8108112:	f000 f82f 	bl	8108174 <__malloc_unlock>
 8108116:	f104 000b 	add.w	r0, r4, #11
 810811a:	1d23      	adds	r3, r4, #4
 810811c:	f020 0007 	bic.w	r0, r0, #7
 8108120:	1ac2      	subs	r2, r0, r3
 8108122:	bf1c      	itt	ne
 8108124:	1a1b      	subne	r3, r3, r0
 8108126:	50a3      	strne	r3, [r4, r2]
 8108128:	e7af      	b.n	810808a <_malloc_r+0x22>
 810812a:	6862      	ldr	r2, [r4, #4]
 810812c:	42a3      	cmp	r3, r4
 810812e:	bf0c      	ite	eq
 8108130:	f8c8 2000 	streq.w	r2, [r8]
 8108134:	605a      	strne	r2, [r3, #4]
 8108136:	e7eb      	b.n	8108110 <_malloc_r+0xa8>
 8108138:	4623      	mov	r3, r4
 810813a:	6864      	ldr	r4, [r4, #4]
 810813c:	e7ae      	b.n	810809c <_malloc_r+0x34>
 810813e:	463c      	mov	r4, r7
 8108140:	687f      	ldr	r7, [r7, #4]
 8108142:	e7b6      	b.n	81080b2 <_malloc_r+0x4a>
 8108144:	461a      	mov	r2, r3
 8108146:	685b      	ldr	r3, [r3, #4]
 8108148:	42a3      	cmp	r3, r4
 810814a:	d1fb      	bne.n	8108144 <_malloc_r+0xdc>
 810814c:	2300      	movs	r3, #0
 810814e:	6053      	str	r3, [r2, #4]
 8108150:	e7de      	b.n	8108110 <_malloc_r+0xa8>
 8108152:	230c      	movs	r3, #12
 8108154:	6033      	str	r3, [r6, #0]
 8108156:	4630      	mov	r0, r6
 8108158:	f000 f80c 	bl	8108174 <__malloc_unlock>
 810815c:	e794      	b.n	8108088 <_malloc_r+0x20>
 810815e:	6005      	str	r5, [r0, #0]
 8108160:	e7d6      	b.n	8108110 <_malloc_r+0xa8>
 8108162:	bf00      	nop
 8108164:	10000e2c 	.word	0x10000e2c

08108168 <__malloc_lock>:
 8108168:	4801      	ldr	r0, [pc, #4]	@ (8108170 <__malloc_lock+0x8>)
 810816a:	f7ff bf00 	b.w	8107f6e <__retarget_lock_acquire_recursive>
 810816e:	bf00      	nop
 8108170:	10000e24 	.word	0x10000e24

08108174 <__malloc_unlock>:
 8108174:	4801      	ldr	r0, [pc, #4]	@ (810817c <__malloc_unlock+0x8>)
 8108176:	f7ff befb 	b.w	8107f70 <__retarget_lock_release_recursive>
 810817a:	bf00      	nop
 810817c:	10000e24 	.word	0x10000e24

08108180 <__sfputc_r>:
 8108180:	6893      	ldr	r3, [r2, #8]
 8108182:	3b01      	subs	r3, #1
 8108184:	2b00      	cmp	r3, #0
 8108186:	b410      	push	{r4}
 8108188:	6093      	str	r3, [r2, #8]
 810818a:	da08      	bge.n	810819e <__sfputc_r+0x1e>
 810818c:	6994      	ldr	r4, [r2, #24]
 810818e:	42a3      	cmp	r3, r4
 8108190:	db01      	blt.n	8108196 <__sfputc_r+0x16>
 8108192:	290a      	cmp	r1, #10
 8108194:	d103      	bne.n	810819e <__sfputc_r+0x1e>
 8108196:	f85d 4b04 	ldr.w	r4, [sp], #4
 810819a:	f7ff bdda 	b.w	8107d52 <__swbuf_r>
 810819e:	6813      	ldr	r3, [r2, #0]
 81081a0:	1c58      	adds	r0, r3, #1
 81081a2:	6010      	str	r0, [r2, #0]
 81081a4:	7019      	strb	r1, [r3, #0]
 81081a6:	4608      	mov	r0, r1
 81081a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 81081ac:	4770      	bx	lr

081081ae <__sfputs_r>:
 81081ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81081b0:	4606      	mov	r6, r0
 81081b2:	460f      	mov	r7, r1
 81081b4:	4614      	mov	r4, r2
 81081b6:	18d5      	adds	r5, r2, r3
 81081b8:	42ac      	cmp	r4, r5
 81081ba:	d101      	bne.n	81081c0 <__sfputs_r+0x12>
 81081bc:	2000      	movs	r0, #0
 81081be:	e007      	b.n	81081d0 <__sfputs_r+0x22>
 81081c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 81081c4:	463a      	mov	r2, r7
 81081c6:	4630      	mov	r0, r6
 81081c8:	f7ff ffda 	bl	8108180 <__sfputc_r>
 81081cc:	1c43      	adds	r3, r0, #1
 81081ce:	d1f3      	bne.n	81081b8 <__sfputs_r+0xa>
 81081d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

081081d4 <_vfiprintf_r>:
 81081d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81081d8:	460d      	mov	r5, r1
 81081da:	b09d      	sub	sp, #116	@ 0x74
 81081dc:	4614      	mov	r4, r2
 81081de:	4698      	mov	r8, r3
 81081e0:	4606      	mov	r6, r0
 81081e2:	b118      	cbz	r0, 81081ec <_vfiprintf_r+0x18>
 81081e4:	6a03      	ldr	r3, [r0, #32]
 81081e6:	b90b      	cbnz	r3, 81081ec <_vfiprintf_r+0x18>
 81081e8:	f7ff fcca 	bl	8107b80 <__sinit>
 81081ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 81081ee:	07d9      	lsls	r1, r3, #31
 81081f0:	d405      	bmi.n	81081fe <_vfiprintf_r+0x2a>
 81081f2:	89ab      	ldrh	r3, [r5, #12]
 81081f4:	059a      	lsls	r2, r3, #22
 81081f6:	d402      	bmi.n	81081fe <_vfiprintf_r+0x2a>
 81081f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 81081fa:	f7ff feb8 	bl	8107f6e <__retarget_lock_acquire_recursive>
 81081fe:	89ab      	ldrh	r3, [r5, #12]
 8108200:	071b      	lsls	r3, r3, #28
 8108202:	d501      	bpl.n	8108208 <_vfiprintf_r+0x34>
 8108204:	692b      	ldr	r3, [r5, #16]
 8108206:	b99b      	cbnz	r3, 8108230 <_vfiprintf_r+0x5c>
 8108208:	4629      	mov	r1, r5
 810820a:	4630      	mov	r0, r6
 810820c:	f7ff fde0 	bl	8107dd0 <__swsetup_r>
 8108210:	b170      	cbz	r0, 8108230 <_vfiprintf_r+0x5c>
 8108212:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8108214:	07dc      	lsls	r4, r3, #31
 8108216:	d504      	bpl.n	8108222 <_vfiprintf_r+0x4e>
 8108218:	f04f 30ff 	mov.w	r0, #4294967295
 810821c:	b01d      	add	sp, #116	@ 0x74
 810821e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108222:	89ab      	ldrh	r3, [r5, #12]
 8108224:	0598      	lsls	r0, r3, #22
 8108226:	d4f7      	bmi.n	8108218 <_vfiprintf_r+0x44>
 8108228:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810822a:	f7ff fea1 	bl	8107f70 <__retarget_lock_release_recursive>
 810822e:	e7f3      	b.n	8108218 <_vfiprintf_r+0x44>
 8108230:	2300      	movs	r3, #0
 8108232:	9309      	str	r3, [sp, #36]	@ 0x24
 8108234:	2320      	movs	r3, #32
 8108236:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810823a:	f8cd 800c 	str.w	r8, [sp, #12]
 810823e:	2330      	movs	r3, #48	@ 0x30
 8108240:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 81083f0 <_vfiprintf_r+0x21c>
 8108244:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8108248:	f04f 0901 	mov.w	r9, #1
 810824c:	4623      	mov	r3, r4
 810824e:	469a      	mov	sl, r3
 8108250:	f813 2b01 	ldrb.w	r2, [r3], #1
 8108254:	b10a      	cbz	r2, 810825a <_vfiprintf_r+0x86>
 8108256:	2a25      	cmp	r2, #37	@ 0x25
 8108258:	d1f9      	bne.n	810824e <_vfiprintf_r+0x7a>
 810825a:	ebba 0b04 	subs.w	fp, sl, r4
 810825e:	d00b      	beq.n	8108278 <_vfiprintf_r+0xa4>
 8108260:	465b      	mov	r3, fp
 8108262:	4622      	mov	r2, r4
 8108264:	4629      	mov	r1, r5
 8108266:	4630      	mov	r0, r6
 8108268:	f7ff ffa1 	bl	81081ae <__sfputs_r>
 810826c:	3001      	adds	r0, #1
 810826e:	f000 80a7 	beq.w	81083c0 <_vfiprintf_r+0x1ec>
 8108272:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8108274:	445a      	add	r2, fp
 8108276:	9209      	str	r2, [sp, #36]	@ 0x24
 8108278:	f89a 3000 	ldrb.w	r3, [sl]
 810827c:	2b00      	cmp	r3, #0
 810827e:	f000 809f 	beq.w	81083c0 <_vfiprintf_r+0x1ec>
 8108282:	2300      	movs	r3, #0
 8108284:	f04f 32ff 	mov.w	r2, #4294967295
 8108288:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810828c:	f10a 0a01 	add.w	sl, sl, #1
 8108290:	9304      	str	r3, [sp, #16]
 8108292:	9307      	str	r3, [sp, #28]
 8108294:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8108298:	931a      	str	r3, [sp, #104]	@ 0x68
 810829a:	4654      	mov	r4, sl
 810829c:	2205      	movs	r2, #5
 810829e:	f814 1b01 	ldrb.w	r1, [r4], #1
 81082a2:	4853      	ldr	r0, [pc, #332]	@ (81083f0 <_vfiprintf_r+0x21c>)
 81082a4:	f7f8 f81c 	bl	81002e0 <memchr>
 81082a8:	9a04      	ldr	r2, [sp, #16]
 81082aa:	b9d8      	cbnz	r0, 81082e4 <_vfiprintf_r+0x110>
 81082ac:	06d1      	lsls	r1, r2, #27
 81082ae:	bf44      	itt	mi
 81082b0:	2320      	movmi	r3, #32
 81082b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 81082b6:	0713      	lsls	r3, r2, #28
 81082b8:	bf44      	itt	mi
 81082ba:	232b      	movmi	r3, #43	@ 0x2b
 81082bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 81082c0:	f89a 3000 	ldrb.w	r3, [sl]
 81082c4:	2b2a      	cmp	r3, #42	@ 0x2a
 81082c6:	d015      	beq.n	81082f4 <_vfiprintf_r+0x120>
 81082c8:	9a07      	ldr	r2, [sp, #28]
 81082ca:	4654      	mov	r4, sl
 81082cc:	2000      	movs	r0, #0
 81082ce:	f04f 0c0a 	mov.w	ip, #10
 81082d2:	4621      	mov	r1, r4
 81082d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 81082d8:	3b30      	subs	r3, #48	@ 0x30
 81082da:	2b09      	cmp	r3, #9
 81082dc:	d94b      	bls.n	8108376 <_vfiprintf_r+0x1a2>
 81082de:	b1b0      	cbz	r0, 810830e <_vfiprintf_r+0x13a>
 81082e0:	9207      	str	r2, [sp, #28]
 81082e2:	e014      	b.n	810830e <_vfiprintf_r+0x13a>
 81082e4:	eba0 0308 	sub.w	r3, r0, r8
 81082e8:	fa09 f303 	lsl.w	r3, r9, r3
 81082ec:	4313      	orrs	r3, r2
 81082ee:	9304      	str	r3, [sp, #16]
 81082f0:	46a2      	mov	sl, r4
 81082f2:	e7d2      	b.n	810829a <_vfiprintf_r+0xc6>
 81082f4:	9b03      	ldr	r3, [sp, #12]
 81082f6:	1d19      	adds	r1, r3, #4
 81082f8:	681b      	ldr	r3, [r3, #0]
 81082fa:	9103      	str	r1, [sp, #12]
 81082fc:	2b00      	cmp	r3, #0
 81082fe:	bfbb      	ittet	lt
 8108300:	425b      	neglt	r3, r3
 8108302:	f042 0202 	orrlt.w	r2, r2, #2
 8108306:	9307      	strge	r3, [sp, #28]
 8108308:	9307      	strlt	r3, [sp, #28]
 810830a:	bfb8      	it	lt
 810830c:	9204      	strlt	r2, [sp, #16]
 810830e:	7823      	ldrb	r3, [r4, #0]
 8108310:	2b2e      	cmp	r3, #46	@ 0x2e
 8108312:	d10a      	bne.n	810832a <_vfiprintf_r+0x156>
 8108314:	7863      	ldrb	r3, [r4, #1]
 8108316:	2b2a      	cmp	r3, #42	@ 0x2a
 8108318:	d132      	bne.n	8108380 <_vfiprintf_r+0x1ac>
 810831a:	9b03      	ldr	r3, [sp, #12]
 810831c:	1d1a      	adds	r2, r3, #4
 810831e:	681b      	ldr	r3, [r3, #0]
 8108320:	9203      	str	r2, [sp, #12]
 8108322:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8108326:	3402      	adds	r4, #2
 8108328:	9305      	str	r3, [sp, #20]
 810832a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8108400 <_vfiprintf_r+0x22c>
 810832e:	7821      	ldrb	r1, [r4, #0]
 8108330:	2203      	movs	r2, #3
 8108332:	4650      	mov	r0, sl
 8108334:	f7f7 ffd4 	bl	81002e0 <memchr>
 8108338:	b138      	cbz	r0, 810834a <_vfiprintf_r+0x176>
 810833a:	9b04      	ldr	r3, [sp, #16]
 810833c:	eba0 000a 	sub.w	r0, r0, sl
 8108340:	2240      	movs	r2, #64	@ 0x40
 8108342:	4082      	lsls	r2, r0
 8108344:	4313      	orrs	r3, r2
 8108346:	3401      	adds	r4, #1
 8108348:	9304      	str	r3, [sp, #16]
 810834a:	f814 1b01 	ldrb.w	r1, [r4], #1
 810834e:	4829      	ldr	r0, [pc, #164]	@ (81083f4 <_vfiprintf_r+0x220>)
 8108350:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8108354:	2206      	movs	r2, #6
 8108356:	f7f7 ffc3 	bl	81002e0 <memchr>
 810835a:	2800      	cmp	r0, #0
 810835c:	d03f      	beq.n	81083de <_vfiprintf_r+0x20a>
 810835e:	4b26      	ldr	r3, [pc, #152]	@ (81083f8 <_vfiprintf_r+0x224>)
 8108360:	bb1b      	cbnz	r3, 81083aa <_vfiprintf_r+0x1d6>
 8108362:	9b03      	ldr	r3, [sp, #12]
 8108364:	3307      	adds	r3, #7
 8108366:	f023 0307 	bic.w	r3, r3, #7
 810836a:	3308      	adds	r3, #8
 810836c:	9303      	str	r3, [sp, #12]
 810836e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8108370:	443b      	add	r3, r7
 8108372:	9309      	str	r3, [sp, #36]	@ 0x24
 8108374:	e76a      	b.n	810824c <_vfiprintf_r+0x78>
 8108376:	fb0c 3202 	mla	r2, ip, r2, r3
 810837a:	460c      	mov	r4, r1
 810837c:	2001      	movs	r0, #1
 810837e:	e7a8      	b.n	81082d2 <_vfiprintf_r+0xfe>
 8108380:	2300      	movs	r3, #0
 8108382:	3401      	adds	r4, #1
 8108384:	9305      	str	r3, [sp, #20]
 8108386:	4619      	mov	r1, r3
 8108388:	f04f 0c0a 	mov.w	ip, #10
 810838c:	4620      	mov	r0, r4
 810838e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8108392:	3a30      	subs	r2, #48	@ 0x30
 8108394:	2a09      	cmp	r2, #9
 8108396:	d903      	bls.n	81083a0 <_vfiprintf_r+0x1cc>
 8108398:	2b00      	cmp	r3, #0
 810839a:	d0c6      	beq.n	810832a <_vfiprintf_r+0x156>
 810839c:	9105      	str	r1, [sp, #20]
 810839e:	e7c4      	b.n	810832a <_vfiprintf_r+0x156>
 81083a0:	fb0c 2101 	mla	r1, ip, r1, r2
 81083a4:	4604      	mov	r4, r0
 81083a6:	2301      	movs	r3, #1
 81083a8:	e7f0      	b.n	810838c <_vfiprintf_r+0x1b8>
 81083aa:	ab03      	add	r3, sp, #12
 81083ac:	9300      	str	r3, [sp, #0]
 81083ae:	462a      	mov	r2, r5
 81083b0:	4b12      	ldr	r3, [pc, #72]	@ (81083fc <_vfiprintf_r+0x228>)
 81083b2:	a904      	add	r1, sp, #16
 81083b4:	4630      	mov	r0, r6
 81083b6:	f3af 8000 	nop.w
 81083ba:	4607      	mov	r7, r0
 81083bc:	1c78      	adds	r0, r7, #1
 81083be:	d1d6      	bne.n	810836e <_vfiprintf_r+0x19a>
 81083c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 81083c2:	07d9      	lsls	r1, r3, #31
 81083c4:	d405      	bmi.n	81083d2 <_vfiprintf_r+0x1fe>
 81083c6:	89ab      	ldrh	r3, [r5, #12]
 81083c8:	059a      	lsls	r2, r3, #22
 81083ca:	d402      	bmi.n	81083d2 <_vfiprintf_r+0x1fe>
 81083cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 81083ce:	f7ff fdcf 	bl	8107f70 <__retarget_lock_release_recursive>
 81083d2:	89ab      	ldrh	r3, [r5, #12]
 81083d4:	065b      	lsls	r3, r3, #25
 81083d6:	f53f af1f 	bmi.w	8108218 <_vfiprintf_r+0x44>
 81083da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 81083dc:	e71e      	b.n	810821c <_vfiprintf_r+0x48>
 81083de:	ab03      	add	r3, sp, #12
 81083e0:	9300      	str	r3, [sp, #0]
 81083e2:	462a      	mov	r2, r5
 81083e4:	4b05      	ldr	r3, [pc, #20]	@ (81083fc <_vfiprintf_r+0x228>)
 81083e6:	a904      	add	r1, sp, #16
 81083e8:	4630      	mov	r0, r6
 81083ea:	f000 f879 	bl	81084e0 <_printf_i>
 81083ee:	e7e4      	b.n	81083ba <_vfiprintf_r+0x1e6>
 81083f0:	08108a88 	.word	0x08108a88
 81083f4:	08108a92 	.word	0x08108a92
 81083f8:	00000000 	.word	0x00000000
 81083fc:	081081af 	.word	0x081081af
 8108400:	08108a8e 	.word	0x08108a8e

08108404 <_printf_common>:
 8108404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108408:	4616      	mov	r6, r2
 810840a:	4698      	mov	r8, r3
 810840c:	688a      	ldr	r2, [r1, #8]
 810840e:	690b      	ldr	r3, [r1, #16]
 8108410:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8108414:	4293      	cmp	r3, r2
 8108416:	bfb8      	it	lt
 8108418:	4613      	movlt	r3, r2
 810841a:	6033      	str	r3, [r6, #0]
 810841c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8108420:	4607      	mov	r7, r0
 8108422:	460c      	mov	r4, r1
 8108424:	b10a      	cbz	r2, 810842a <_printf_common+0x26>
 8108426:	3301      	adds	r3, #1
 8108428:	6033      	str	r3, [r6, #0]
 810842a:	6823      	ldr	r3, [r4, #0]
 810842c:	0699      	lsls	r1, r3, #26
 810842e:	bf42      	ittt	mi
 8108430:	6833      	ldrmi	r3, [r6, #0]
 8108432:	3302      	addmi	r3, #2
 8108434:	6033      	strmi	r3, [r6, #0]
 8108436:	6825      	ldr	r5, [r4, #0]
 8108438:	f015 0506 	ands.w	r5, r5, #6
 810843c:	d106      	bne.n	810844c <_printf_common+0x48>
 810843e:	f104 0a19 	add.w	sl, r4, #25
 8108442:	68e3      	ldr	r3, [r4, #12]
 8108444:	6832      	ldr	r2, [r6, #0]
 8108446:	1a9b      	subs	r3, r3, r2
 8108448:	42ab      	cmp	r3, r5
 810844a:	dc26      	bgt.n	810849a <_printf_common+0x96>
 810844c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8108450:	6822      	ldr	r2, [r4, #0]
 8108452:	3b00      	subs	r3, #0
 8108454:	bf18      	it	ne
 8108456:	2301      	movne	r3, #1
 8108458:	0692      	lsls	r2, r2, #26
 810845a:	d42b      	bmi.n	81084b4 <_printf_common+0xb0>
 810845c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8108460:	4641      	mov	r1, r8
 8108462:	4638      	mov	r0, r7
 8108464:	47c8      	blx	r9
 8108466:	3001      	adds	r0, #1
 8108468:	d01e      	beq.n	81084a8 <_printf_common+0xa4>
 810846a:	6823      	ldr	r3, [r4, #0]
 810846c:	6922      	ldr	r2, [r4, #16]
 810846e:	f003 0306 	and.w	r3, r3, #6
 8108472:	2b04      	cmp	r3, #4
 8108474:	bf02      	ittt	eq
 8108476:	68e5      	ldreq	r5, [r4, #12]
 8108478:	6833      	ldreq	r3, [r6, #0]
 810847a:	1aed      	subeq	r5, r5, r3
 810847c:	68a3      	ldr	r3, [r4, #8]
 810847e:	bf0c      	ite	eq
 8108480:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8108484:	2500      	movne	r5, #0
 8108486:	4293      	cmp	r3, r2
 8108488:	bfc4      	itt	gt
 810848a:	1a9b      	subgt	r3, r3, r2
 810848c:	18ed      	addgt	r5, r5, r3
 810848e:	2600      	movs	r6, #0
 8108490:	341a      	adds	r4, #26
 8108492:	42b5      	cmp	r5, r6
 8108494:	d11a      	bne.n	81084cc <_printf_common+0xc8>
 8108496:	2000      	movs	r0, #0
 8108498:	e008      	b.n	81084ac <_printf_common+0xa8>
 810849a:	2301      	movs	r3, #1
 810849c:	4652      	mov	r2, sl
 810849e:	4641      	mov	r1, r8
 81084a0:	4638      	mov	r0, r7
 81084a2:	47c8      	blx	r9
 81084a4:	3001      	adds	r0, #1
 81084a6:	d103      	bne.n	81084b0 <_printf_common+0xac>
 81084a8:	f04f 30ff 	mov.w	r0, #4294967295
 81084ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81084b0:	3501      	adds	r5, #1
 81084b2:	e7c6      	b.n	8108442 <_printf_common+0x3e>
 81084b4:	18e1      	adds	r1, r4, r3
 81084b6:	1c5a      	adds	r2, r3, #1
 81084b8:	2030      	movs	r0, #48	@ 0x30
 81084ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 81084be:	4422      	add	r2, r4
 81084c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 81084c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 81084c8:	3302      	adds	r3, #2
 81084ca:	e7c7      	b.n	810845c <_printf_common+0x58>
 81084cc:	2301      	movs	r3, #1
 81084ce:	4622      	mov	r2, r4
 81084d0:	4641      	mov	r1, r8
 81084d2:	4638      	mov	r0, r7
 81084d4:	47c8      	blx	r9
 81084d6:	3001      	adds	r0, #1
 81084d8:	d0e6      	beq.n	81084a8 <_printf_common+0xa4>
 81084da:	3601      	adds	r6, #1
 81084dc:	e7d9      	b.n	8108492 <_printf_common+0x8e>
	...

081084e0 <_printf_i>:
 81084e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81084e4:	7e0f      	ldrb	r7, [r1, #24]
 81084e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 81084e8:	2f78      	cmp	r7, #120	@ 0x78
 81084ea:	4691      	mov	r9, r2
 81084ec:	4680      	mov	r8, r0
 81084ee:	460c      	mov	r4, r1
 81084f0:	469a      	mov	sl, r3
 81084f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 81084f6:	d807      	bhi.n	8108508 <_printf_i+0x28>
 81084f8:	2f62      	cmp	r7, #98	@ 0x62
 81084fa:	d80a      	bhi.n	8108512 <_printf_i+0x32>
 81084fc:	2f00      	cmp	r7, #0
 81084fe:	f000 80d1 	beq.w	81086a4 <_printf_i+0x1c4>
 8108502:	2f58      	cmp	r7, #88	@ 0x58
 8108504:	f000 80b8 	beq.w	8108678 <_printf_i+0x198>
 8108508:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810850c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8108510:	e03a      	b.n	8108588 <_printf_i+0xa8>
 8108512:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8108516:	2b15      	cmp	r3, #21
 8108518:	d8f6      	bhi.n	8108508 <_printf_i+0x28>
 810851a:	a101      	add	r1, pc, #4	@ (adr r1, 8108520 <_printf_i+0x40>)
 810851c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8108520:	08108579 	.word	0x08108579
 8108524:	0810858d 	.word	0x0810858d
 8108528:	08108509 	.word	0x08108509
 810852c:	08108509 	.word	0x08108509
 8108530:	08108509 	.word	0x08108509
 8108534:	08108509 	.word	0x08108509
 8108538:	0810858d 	.word	0x0810858d
 810853c:	08108509 	.word	0x08108509
 8108540:	08108509 	.word	0x08108509
 8108544:	08108509 	.word	0x08108509
 8108548:	08108509 	.word	0x08108509
 810854c:	0810868b 	.word	0x0810868b
 8108550:	081085b7 	.word	0x081085b7
 8108554:	08108645 	.word	0x08108645
 8108558:	08108509 	.word	0x08108509
 810855c:	08108509 	.word	0x08108509
 8108560:	081086ad 	.word	0x081086ad
 8108564:	08108509 	.word	0x08108509
 8108568:	081085b7 	.word	0x081085b7
 810856c:	08108509 	.word	0x08108509
 8108570:	08108509 	.word	0x08108509
 8108574:	0810864d 	.word	0x0810864d
 8108578:	6833      	ldr	r3, [r6, #0]
 810857a:	1d1a      	adds	r2, r3, #4
 810857c:	681b      	ldr	r3, [r3, #0]
 810857e:	6032      	str	r2, [r6, #0]
 8108580:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8108584:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8108588:	2301      	movs	r3, #1
 810858a:	e09c      	b.n	81086c6 <_printf_i+0x1e6>
 810858c:	6833      	ldr	r3, [r6, #0]
 810858e:	6820      	ldr	r0, [r4, #0]
 8108590:	1d19      	adds	r1, r3, #4
 8108592:	6031      	str	r1, [r6, #0]
 8108594:	0606      	lsls	r6, r0, #24
 8108596:	d501      	bpl.n	810859c <_printf_i+0xbc>
 8108598:	681d      	ldr	r5, [r3, #0]
 810859a:	e003      	b.n	81085a4 <_printf_i+0xc4>
 810859c:	0645      	lsls	r5, r0, #25
 810859e:	d5fb      	bpl.n	8108598 <_printf_i+0xb8>
 81085a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 81085a4:	2d00      	cmp	r5, #0
 81085a6:	da03      	bge.n	81085b0 <_printf_i+0xd0>
 81085a8:	232d      	movs	r3, #45	@ 0x2d
 81085aa:	426d      	negs	r5, r5
 81085ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 81085b0:	4858      	ldr	r0, [pc, #352]	@ (8108714 <_printf_i+0x234>)
 81085b2:	230a      	movs	r3, #10
 81085b4:	e011      	b.n	81085da <_printf_i+0xfa>
 81085b6:	6821      	ldr	r1, [r4, #0]
 81085b8:	6833      	ldr	r3, [r6, #0]
 81085ba:	0608      	lsls	r0, r1, #24
 81085bc:	f853 5b04 	ldr.w	r5, [r3], #4
 81085c0:	d402      	bmi.n	81085c8 <_printf_i+0xe8>
 81085c2:	0649      	lsls	r1, r1, #25
 81085c4:	bf48      	it	mi
 81085c6:	b2ad      	uxthmi	r5, r5
 81085c8:	2f6f      	cmp	r7, #111	@ 0x6f
 81085ca:	4852      	ldr	r0, [pc, #328]	@ (8108714 <_printf_i+0x234>)
 81085cc:	6033      	str	r3, [r6, #0]
 81085ce:	bf14      	ite	ne
 81085d0:	230a      	movne	r3, #10
 81085d2:	2308      	moveq	r3, #8
 81085d4:	2100      	movs	r1, #0
 81085d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 81085da:	6866      	ldr	r6, [r4, #4]
 81085dc:	60a6      	str	r6, [r4, #8]
 81085de:	2e00      	cmp	r6, #0
 81085e0:	db05      	blt.n	81085ee <_printf_i+0x10e>
 81085e2:	6821      	ldr	r1, [r4, #0]
 81085e4:	432e      	orrs	r6, r5
 81085e6:	f021 0104 	bic.w	r1, r1, #4
 81085ea:	6021      	str	r1, [r4, #0]
 81085ec:	d04b      	beq.n	8108686 <_printf_i+0x1a6>
 81085ee:	4616      	mov	r6, r2
 81085f0:	fbb5 f1f3 	udiv	r1, r5, r3
 81085f4:	fb03 5711 	mls	r7, r3, r1, r5
 81085f8:	5dc7      	ldrb	r7, [r0, r7]
 81085fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 81085fe:	462f      	mov	r7, r5
 8108600:	42bb      	cmp	r3, r7
 8108602:	460d      	mov	r5, r1
 8108604:	d9f4      	bls.n	81085f0 <_printf_i+0x110>
 8108606:	2b08      	cmp	r3, #8
 8108608:	d10b      	bne.n	8108622 <_printf_i+0x142>
 810860a:	6823      	ldr	r3, [r4, #0]
 810860c:	07df      	lsls	r7, r3, #31
 810860e:	d508      	bpl.n	8108622 <_printf_i+0x142>
 8108610:	6923      	ldr	r3, [r4, #16]
 8108612:	6861      	ldr	r1, [r4, #4]
 8108614:	4299      	cmp	r1, r3
 8108616:	bfde      	ittt	le
 8108618:	2330      	movle	r3, #48	@ 0x30
 810861a:	f806 3c01 	strble.w	r3, [r6, #-1]
 810861e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8108622:	1b92      	subs	r2, r2, r6
 8108624:	6122      	str	r2, [r4, #16]
 8108626:	f8cd a000 	str.w	sl, [sp]
 810862a:	464b      	mov	r3, r9
 810862c:	aa03      	add	r2, sp, #12
 810862e:	4621      	mov	r1, r4
 8108630:	4640      	mov	r0, r8
 8108632:	f7ff fee7 	bl	8108404 <_printf_common>
 8108636:	3001      	adds	r0, #1
 8108638:	d14a      	bne.n	81086d0 <_printf_i+0x1f0>
 810863a:	f04f 30ff 	mov.w	r0, #4294967295
 810863e:	b004      	add	sp, #16
 8108640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108644:	6823      	ldr	r3, [r4, #0]
 8108646:	f043 0320 	orr.w	r3, r3, #32
 810864a:	6023      	str	r3, [r4, #0]
 810864c:	4832      	ldr	r0, [pc, #200]	@ (8108718 <_printf_i+0x238>)
 810864e:	2778      	movs	r7, #120	@ 0x78
 8108650:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8108654:	6823      	ldr	r3, [r4, #0]
 8108656:	6831      	ldr	r1, [r6, #0]
 8108658:	061f      	lsls	r7, r3, #24
 810865a:	f851 5b04 	ldr.w	r5, [r1], #4
 810865e:	d402      	bmi.n	8108666 <_printf_i+0x186>
 8108660:	065f      	lsls	r7, r3, #25
 8108662:	bf48      	it	mi
 8108664:	b2ad      	uxthmi	r5, r5
 8108666:	6031      	str	r1, [r6, #0]
 8108668:	07d9      	lsls	r1, r3, #31
 810866a:	bf44      	itt	mi
 810866c:	f043 0320 	orrmi.w	r3, r3, #32
 8108670:	6023      	strmi	r3, [r4, #0]
 8108672:	b11d      	cbz	r5, 810867c <_printf_i+0x19c>
 8108674:	2310      	movs	r3, #16
 8108676:	e7ad      	b.n	81085d4 <_printf_i+0xf4>
 8108678:	4826      	ldr	r0, [pc, #152]	@ (8108714 <_printf_i+0x234>)
 810867a:	e7e9      	b.n	8108650 <_printf_i+0x170>
 810867c:	6823      	ldr	r3, [r4, #0]
 810867e:	f023 0320 	bic.w	r3, r3, #32
 8108682:	6023      	str	r3, [r4, #0]
 8108684:	e7f6      	b.n	8108674 <_printf_i+0x194>
 8108686:	4616      	mov	r6, r2
 8108688:	e7bd      	b.n	8108606 <_printf_i+0x126>
 810868a:	6833      	ldr	r3, [r6, #0]
 810868c:	6825      	ldr	r5, [r4, #0]
 810868e:	6961      	ldr	r1, [r4, #20]
 8108690:	1d18      	adds	r0, r3, #4
 8108692:	6030      	str	r0, [r6, #0]
 8108694:	062e      	lsls	r6, r5, #24
 8108696:	681b      	ldr	r3, [r3, #0]
 8108698:	d501      	bpl.n	810869e <_printf_i+0x1be>
 810869a:	6019      	str	r1, [r3, #0]
 810869c:	e002      	b.n	81086a4 <_printf_i+0x1c4>
 810869e:	0668      	lsls	r0, r5, #25
 81086a0:	d5fb      	bpl.n	810869a <_printf_i+0x1ba>
 81086a2:	8019      	strh	r1, [r3, #0]
 81086a4:	2300      	movs	r3, #0
 81086a6:	6123      	str	r3, [r4, #16]
 81086a8:	4616      	mov	r6, r2
 81086aa:	e7bc      	b.n	8108626 <_printf_i+0x146>
 81086ac:	6833      	ldr	r3, [r6, #0]
 81086ae:	1d1a      	adds	r2, r3, #4
 81086b0:	6032      	str	r2, [r6, #0]
 81086b2:	681e      	ldr	r6, [r3, #0]
 81086b4:	6862      	ldr	r2, [r4, #4]
 81086b6:	2100      	movs	r1, #0
 81086b8:	4630      	mov	r0, r6
 81086ba:	f7f7 fe11 	bl	81002e0 <memchr>
 81086be:	b108      	cbz	r0, 81086c4 <_printf_i+0x1e4>
 81086c0:	1b80      	subs	r0, r0, r6
 81086c2:	6060      	str	r0, [r4, #4]
 81086c4:	6863      	ldr	r3, [r4, #4]
 81086c6:	6123      	str	r3, [r4, #16]
 81086c8:	2300      	movs	r3, #0
 81086ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 81086ce:	e7aa      	b.n	8108626 <_printf_i+0x146>
 81086d0:	6923      	ldr	r3, [r4, #16]
 81086d2:	4632      	mov	r2, r6
 81086d4:	4649      	mov	r1, r9
 81086d6:	4640      	mov	r0, r8
 81086d8:	47d0      	blx	sl
 81086da:	3001      	adds	r0, #1
 81086dc:	d0ad      	beq.n	810863a <_printf_i+0x15a>
 81086de:	6823      	ldr	r3, [r4, #0]
 81086e0:	079b      	lsls	r3, r3, #30
 81086e2:	d413      	bmi.n	810870c <_printf_i+0x22c>
 81086e4:	68e0      	ldr	r0, [r4, #12]
 81086e6:	9b03      	ldr	r3, [sp, #12]
 81086e8:	4298      	cmp	r0, r3
 81086ea:	bfb8      	it	lt
 81086ec:	4618      	movlt	r0, r3
 81086ee:	e7a6      	b.n	810863e <_printf_i+0x15e>
 81086f0:	2301      	movs	r3, #1
 81086f2:	4632      	mov	r2, r6
 81086f4:	4649      	mov	r1, r9
 81086f6:	4640      	mov	r0, r8
 81086f8:	47d0      	blx	sl
 81086fa:	3001      	adds	r0, #1
 81086fc:	d09d      	beq.n	810863a <_printf_i+0x15a>
 81086fe:	3501      	adds	r5, #1
 8108700:	68e3      	ldr	r3, [r4, #12]
 8108702:	9903      	ldr	r1, [sp, #12]
 8108704:	1a5b      	subs	r3, r3, r1
 8108706:	42ab      	cmp	r3, r5
 8108708:	dcf2      	bgt.n	81086f0 <_printf_i+0x210>
 810870a:	e7eb      	b.n	81086e4 <_printf_i+0x204>
 810870c:	2500      	movs	r5, #0
 810870e:	f104 0619 	add.w	r6, r4, #25
 8108712:	e7f5      	b.n	8108700 <_printf_i+0x220>
 8108714:	08108a99 	.word	0x08108a99
 8108718:	08108aaa 	.word	0x08108aaa

0810871c <__sflush_r>:
 810871c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8108720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8108724:	0716      	lsls	r6, r2, #28
 8108726:	4605      	mov	r5, r0
 8108728:	460c      	mov	r4, r1
 810872a:	d454      	bmi.n	81087d6 <__sflush_r+0xba>
 810872c:	684b      	ldr	r3, [r1, #4]
 810872e:	2b00      	cmp	r3, #0
 8108730:	dc02      	bgt.n	8108738 <__sflush_r+0x1c>
 8108732:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8108734:	2b00      	cmp	r3, #0
 8108736:	dd48      	ble.n	81087ca <__sflush_r+0xae>
 8108738:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810873a:	2e00      	cmp	r6, #0
 810873c:	d045      	beq.n	81087ca <__sflush_r+0xae>
 810873e:	2300      	movs	r3, #0
 8108740:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8108744:	682f      	ldr	r7, [r5, #0]
 8108746:	6a21      	ldr	r1, [r4, #32]
 8108748:	602b      	str	r3, [r5, #0]
 810874a:	d030      	beq.n	81087ae <__sflush_r+0x92>
 810874c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 810874e:	89a3      	ldrh	r3, [r4, #12]
 8108750:	0759      	lsls	r1, r3, #29
 8108752:	d505      	bpl.n	8108760 <__sflush_r+0x44>
 8108754:	6863      	ldr	r3, [r4, #4]
 8108756:	1ad2      	subs	r2, r2, r3
 8108758:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 810875a:	b10b      	cbz	r3, 8108760 <__sflush_r+0x44>
 810875c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810875e:	1ad2      	subs	r2, r2, r3
 8108760:	2300      	movs	r3, #0
 8108762:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8108764:	6a21      	ldr	r1, [r4, #32]
 8108766:	4628      	mov	r0, r5
 8108768:	47b0      	blx	r6
 810876a:	1c43      	adds	r3, r0, #1
 810876c:	89a3      	ldrh	r3, [r4, #12]
 810876e:	d106      	bne.n	810877e <__sflush_r+0x62>
 8108770:	6829      	ldr	r1, [r5, #0]
 8108772:	291d      	cmp	r1, #29
 8108774:	d82b      	bhi.n	81087ce <__sflush_r+0xb2>
 8108776:	4a2a      	ldr	r2, [pc, #168]	@ (8108820 <__sflush_r+0x104>)
 8108778:	40ca      	lsrs	r2, r1
 810877a:	07d6      	lsls	r6, r2, #31
 810877c:	d527      	bpl.n	81087ce <__sflush_r+0xb2>
 810877e:	2200      	movs	r2, #0
 8108780:	6062      	str	r2, [r4, #4]
 8108782:	04d9      	lsls	r1, r3, #19
 8108784:	6922      	ldr	r2, [r4, #16]
 8108786:	6022      	str	r2, [r4, #0]
 8108788:	d504      	bpl.n	8108794 <__sflush_r+0x78>
 810878a:	1c42      	adds	r2, r0, #1
 810878c:	d101      	bne.n	8108792 <__sflush_r+0x76>
 810878e:	682b      	ldr	r3, [r5, #0]
 8108790:	b903      	cbnz	r3, 8108794 <__sflush_r+0x78>
 8108792:	6560      	str	r0, [r4, #84]	@ 0x54
 8108794:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8108796:	602f      	str	r7, [r5, #0]
 8108798:	b1b9      	cbz	r1, 81087ca <__sflush_r+0xae>
 810879a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810879e:	4299      	cmp	r1, r3
 81087a0:	d002      	beq.n	81087a8 <__sflush_r+0x8c>
 81087a2:	4628      	mov	r0, r5
 81087a4:	f7ff fbf4 	bl	8107f90 <_free_r>
 81087a8:	2300      	movs	r3, #0
 81087aa:	6363      	str	r3, [r4, #52]	@ 0x34
 81087ac:	e00d      	b.n	81087ca <__sflush_r+0xae>
 81087ae:	2301      	movs	r3, #1
 81087b0:	4628      	mov	r0, r5
 81087b2:	47b0      	blx	r6
 81087b4:	4602      	mov	r2, r0
 81087b6:	1c50      	adds	r0, r2, #1
 81087b8:	d1c9      	bne.n	810874e <__sflush_r+0x32>
 81087ba:	682b      	ldr	r3, [r5, #0]
 81087bc:	2b00      	cmp	r3, #0
 81087be:	d0c6      	beq.n	810874e <__sflush_r+0x32>
 81087c0:	2b1d      	cmp	r3, #29
 81087c2:	d001      	beq.n	81087c8 <__sflush_r+0xac>
 81087c4:	2b16      	cmp	r3, #22
 81087c6:	d11e      	bne.n	8108806 <__sflush_r+0xea>
 81087c8:	602f      	str	r7, [r5, #0]
 81087ca:	2000      	movs	r0, #0
 81087cc:	e022      	b.n	8108814 <__sflush_r+0xf8>
 81087ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 81087d2:	b21b      	sxth	r3, r3
 81087d4:	e01b      	b.n	810880e <__sflush_r+0xf2>
 81087d6:	690f      	ldr	r7, [r1, #16]
 81087d8:	2f00      	cmp	r7, #0
 81087da:	d0f6      	beq.n	81087ca <__sflush_r+0xae>
 81087dc:	0793      	lsls	r3, r2, #30
 81087de:	680e      	ldr	r6, [r1, #0]
 81087e0:	bf08      	it	eq
 81087e2:	694b      	ldreq	r3, [r1, #20]
 81087e4:	600f      	str	r7, [r1, #0]
 81087e6:	bf18      	it	ne
 81087e8:	2300      	movne	r3, #0
 81087ea:	eba6 0807 	sub.w	r8, r6, r7
 81087ee:	608b      	str	r3, [r1, #8]
 81087f0:	f1b8 0f00 	cmp.w	r8, #0
 81087f4:	dde9      	ble.n	81087ca <__sflush_r+0xae>
 81087f6:	6a21      	ldr	r1, [r4, #32]
 81087f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 81087fa:	4643      	mov	r3, r8
 81087fc:	463a      	mov	r2, r7
 81087fe:	4628      	mov	r0, r5
 8108800:	47b0      	blx	r6
 8108802:	2800      	cmp	r0, #0
 8108804:	dc08      	bgt.n	8108818 <__sflush_r+0xfc>
 8108806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810880a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810880e:	81a3      	strh	r3, [r4, #12]
 8108810:	f04f 30ff 	mov.w	r0, #4294967295
 8108814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8108818:	4407      	add	r7, r0
 810881a:	eba8 0800 	sub.w	r8, r8, r0
 810881e:	e7e7      	b.n	81087f0 <__sflush_r+0xd4>
 8108820:	20400001 	.word	0x20400001

08108824 <_fflush_r>:
 8108824:	b538      	push	{r3, r4, r5, lr}
 8108826:	690b      	ldr	r3, [r1, #16]
 8108828:	4605      	mov	r5, r0
 810882a:	460c      	mov	r4, r1
 810882c:	b913      	cbnz	r3, 8108834 <_fflush_r+0x10>
 810882e:	2500      	movs	r5, #0
 8108830:	4628      	mov	r0, r5
 8108832:	bd38      	pop	{r3, r4, r5, pc}
 8108834:	b118      	cbz	r0, 810883e <_fflush_r+0x1a>
 8108836:	6a03      	ldr	r3, [r0, #32]
 8108838:	b90b      	cbnz	r3, 810883e <_fflush_r+0x1a>
 810883a:	f7ff f9a1 	bl	8107b80 <__sinit>
 810883e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8108842:	2b00      	cmp	r3, #0
 8108844:	d0f3      	beq.n	810882e <_fflush_r+0xa>
 8108846:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8108848:	07d0      	lsls	r0, r2, #31
 810884a:	d404      	bmi.n	8108856 <_fflush_r+0x32>
 810884c:	0599      	lsls	r1, r3, #22
 810884e:	d402      	bmi.n	8108856 <_fflush_r+0x32>
 8108850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8108852:	f7ff fb8c 	bl	8107f6e <__retarget_lock_acquire_recursive>
 8108856:	4628      	mov	r0, r5
 8108858:	4621      	mov	r1, r4
 810885a:	f7ff ff5f 	bl	810871c <__sflush_r>
 810885e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8108860:	07da      	lsls	r2, r3, #31
 8108862:	4605      	mov	r5, r0
 8108864:	d4e4      	bmi.n	8108830 <_fflush_r+0xc>
 8108866:	89a3      	ldrh	r3, [r4, #12]
 8108868:	059b      	lsls	r3, r3, #22
 810886a:	d4e1      	bmi.n	8108830 <_fflush_r+0xc>
 810886c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810886e:	f7ff fb7f 	bl	8107f70 <__retarget_lock_release_recursive>
 8108872:	e7dd      	b.n	8108830 <_fflush_r+0xc>

08108874 <__swhatbuf_r>:
 8108874:	b570      	push	{r4, r5, r6, lr}
 8108876:	460c      	mov	r4, r1
 8108878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810887c:	2900      	cmp	r1, #0
 810887e:	b096      	sub	sp, #88	@ 0x58
 8108880:	4615      	mov	r5, r2
 8108882:	461e      	mov	r6, r3
 8108884:	da0d      	bge.n	81088a2 <__swhatbuf_r+0x2e>
 8108886:	89a3      	ldrh	r3, [r4, #12]
 8108888:	f013 0f80 	tst.w	r3, #128	@ 0x80
 810888c:	f04f 0100 	mov.w	r1, #0
 8108890:	bf14      	ite	ne
 8108892:	2340      	movne	r3, #64	@ 0x40
 8108894:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8108898:	2000      	movs	r0, #0
 810889a:	6031      	str	r1, [r6, #0]
 810889c:	602b      	str	r3, [r5, #0]
 810889e:	b016      	add	sp, #88	@ 0x58
 81088a0:	bd70      	pop	{r4, r5, r6, pc}
 81088a2:	466a      	mov	r2, sp
 81088a4:	f000 f848 	bl	8108938 <_fstat_r>
 81088a8:	2800      	cmp	r0, #0
 81088aa:	dbec      	blt.n	8108886 <__swhatbuf_r+0x12>
 81088ac:	9901      	ldr	r1, [sp, #4]
 81088ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 81088b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 81088b6:	4259      	negs	r1, r3
 81088b8:	4159      	adcs	r1, r3
 81088ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 81088be:	e7eb      	b.n	8108898 <__swhatbuf_r+0x24>

081088c0 <__smakebuf_r>:
 81088c0:	898b      	ldrh	r3, [r1, #12]
 81088c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 81088c4:	079d      	lsls	r5, r3, #30
 81088c6:	4606      	mov	r6, r0
 81088c8:	460c      	mov	r4, r1
 81088ca:	d507      	bpl.n	81088dc <__smakebuf_r+0x1c>
 81088cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 81088d0:	6023      	str	r3, [r4, #0]
 81088d2:	6123      	str	r3, [r4, #16]
 81088d4:	2301      	movs	r3, #1
 81088d6:	6163      	str	r3, [r4, #20]
 81088d8:	b003      	add	sp, #12
 81088da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81088dc:	ab01      	add	r3, sp, #4
 81088de:	466a      	mov	r2, sp
 81088e0:	f7ff ffc8 	bl	8108874 <__swhatbuf_r>
 81088e4:	9f00      	ldr	r7, [sp, #0]
 81088e6:	4605      	mov	r5, r0
 81088e8:	4639      	mov	r1, r7
 81088ea:	4630      	mov	r0, r6
 81088ec:	f7ff fbbc 	bl	8108068 <_malloc_r>
 81088f0:	b948      	cbnz	r0, 8108906 <__smakebuf_r+0x46>
 81088f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 81088f6:	059a      	lsls	r2, r3, #22
 81088f8:	d4ee      	bmi.n	81088d8 <__smakebuf_r+0x18>
 81088fa:	f023 0303 	bic.w	r3, r3, #3
 81088fe:	f043 0302 	orr.w	r3, r3, #2
 8108902:	81a3      	strh	r3, [r4, #12]
 8108904:	e7e2      	b.n	81088cc <__smakebuf_r+0xc>
 8108906:	89a3      	ldrh	r3, [r4, #12]
 8108908:	6020      	str	r0, [r4, #0]
 810890a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810890e:	81a3      	strh	r3, [r4, #12]
 8108910:	9b01      	ldr	r3, [sp, #4]
 8108912:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8108916:	b15b      	cbz	r3, 8108930 <__smakebuf_r+0x70>
 8108918:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810891c:	4630      	mov	r0, r6
 810891e:	f000 f81d 	bl	810895c <_isatty_r>
 8108922:	b128      	cbz	r0, 8108930 <__smakebuf_r+0x70>
 8108924:	89a3      	ldrh	r3, [r4, #12]
 8108926:	f023 0303 	bic.w	r3, r3, #3
 810892a:	f043 0301 	orr.w	r3, r3, #1
 810892e:	81a3      	strh	r3, [r4, #12]
 8108930:	89a3      	ldrh	r3, [r4, #12]
 8108932:	431d      	orrs	r5, r3
 8108934:	81a5      	strh	r5, [r4, #12]
 8108936:	e7cf      	b.n	81088d8 <__smakebuf_r+0x18>

08108938 <_fstat_r>:
 8108938:	b538      	push	{r3, r4, r5, lr}
 810893a:	4d07      	ldr	r5, [pc, #28]	@ (8108958 <_fstat_r+0x20>)
 810893c:	2300      	movs	r3, #0
 810893e:	4604      	mov	r4, r0
 8108940:	4608      	mov	r0, r1
 8108942:	4611      	mov	r1, r2
 8108944:	602b      	str	r3, [r5, #0]
 8108946:	f7f9 fa48 	bl	8101dda <_fstat>
 810894a:	1c43      	adds	r3, r0, #1
 810894c:	d102      	bne.n	8108954 <_fstat_r+0x1c>
 810894e:	682b      	ldr	r3, [r5, #0]
 8108950:	b103      	cbz	r3, 8108954 <_fstat_r+0x1c>
 8108952:	6023      	str	r3, [r4, #0]
 8108954:	bd38      	pop	{r3, r4, r5, pc}
 8108956:	bf00      	nop
 8108958:	10000e20 	.word	0x10000e20

0810895c <_isatty_r>:
 810895c:	b538      	push	{r3, r4, r5, lr}
 810895e:	4d06      	ldr	r5, [pc, #24]	@ (8108978 <_isatty_r+0x1c>)
 8108960:	2300      	movs	r3, #0
 8108962:	4604      	mov	r4, r0
 8108964:	4608      	mov	r0, r1
 8108966:	602b      	str	r3, [r5, #0]
 8108968:	f7f9 fa47 	bl	8101dfa <_isatty>
 810896c:	1c43      	adds	r3, r0, #1
 810896e:	d102      	bne.n	8108976 <_isatty_r+0x1a>
 8108970:	682b      	ldr	r3, [r5, #0]
 8108972:	b103      	cbz	r3, 8108976 <_isatty_r+0x1a>
 8108974:	6023      	str	r3, [r4, #0]
 8108976:	bd38      	pop	{r3, r4, r5, pc}
 8108978:	10000e20 	.word	0x10000e20

0810897c <_sbrk_r>:
 810897c:	b538      	push	{r3, r4, r5, lr}
 810897e:	4d06      	ldr	r5, [pc, #24]	@ (8108998 <_sbrk_r+0x1c>)
 8108980:	2300      	movs	r3, #0
 8108982:	4604      	mov	r4, r0
 8108984:	4608      	mov	r0, r1
 8108986:	602b      	str	r3, [r5, #0]
 8108988:	f7f9 fa50 	bl	8101e2c <_sbrk>
 810898c:	1c43      	adds	r3, r0, #1
 810898e:	d102      	bne.n	8108996 <_sbrk_r+0x1a>
 8108990:	682b      	ldr	r3, [r5, #0]
 8108992:	b103      	cbz	r3, 8108996 <_sbrk_r+0x1a>
 8108994:	6023      	str	r3, [r4, #0]
 8108996:	bd38      	pop	{r3, r4, r5, pc}
 8108998:	10000e20 	.word	0x10000e20

0810899c <_init>:
 810899c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810899e:	bf00      	nop
 81089a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81089a2:	bc08      	pop	{r3}
 81089a4:	469e      	mov	lr, r3
 81089a6:	4770      	bx	lr

081089a8 <_fini>:
 81089a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81089aa:	bf00      	nop
 81089ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81089ae:	bc08      	pop	{r3}
 81089b0:	469e      	mov	lr, r3
 81089b2:	4770      	bx	lr
