// Seed: 2413854291
module module_0 (
    output tri1 id_0
    , id_13,
    input tri0 id_1,
    output wor id_2
    , id_14,
    input uwire id_3,
    input tri id_4
    , id_15,
    output supply0 id_5,
    output tri0 id_6,
    input tri id_7,
    output tri id_8,
    input wire id_9,
    output wor id_10,
    input tri0 id_11
);
  wire id_16;
  ;
  wire id_17;
  assign module_1.id_5 = 0;
  assign id_15#(
      .id_13(-1 == 1),
      .id_16(1),
      .id_1 (-1)
  ) = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd88,
    parameter id_5  = 32'd61,
    parameter id_9  = 32'd35
) (
    input wire id_0,
    input tri id_1
    , id_12,
    input wire id_2,
    output logic id_3,
    output supply0 id_4,
    input wand _id_5,
    input wire id_6,
    output logic id_7,
    input uwire id_8,
    input wor _id_9,
    input supply1 _id_10
);
  logic [7:0][id_5 : id_10] id_13;
  assign id_12 = 1;
  assign id_3  = 1 - 1;
  always @(id_5) id_12 = -1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_8,
      id_8,
      id_4,
      id_4,
      id_1,
      id_4,
      id_1,
      id_4,
      id_0
  );
  always @(id_10) begin : LABEL_0
    if (1)
      for (id_7 = -1'b0; -1 == 1; id_7 = -1 !=? -1) begin : LABEL_1
        id_12 <= 1;
      end
  end
  assign id_4  = -1;
  assign id_12 = 1;
  logic [7:0] id_14;
  for (id_15 = id_2; id_13.id_14 & 1 & id_9 & -1'b0; id_3 = id_6) begin : LABEL_2
    assign id_3 = -1;
  end
  assign id_12 = id_2;
  wire  [1 : 1  -  1] id_16;
  logic [  -1 : id_5] id_17 = !id_13[id_9 : id_9] + id_8;
endmodule
