Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 19 19:14:08 2020
| Host         : DENG-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file VGA_TEST_control_sets_placed.rpt
| Design       : VGA_TEST
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              29 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------+----------------------------+------------------+----------------+
|    Clock Signal   |              Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------------+----------------------------+------------------+----------------+
|  u1/inst/clk_out1 | u2/u0/V_Cont[0]_i_1_n_0                | u2/u0/oVGA_BLANK_reg_0     |                3 |             11 |
|  u1/inst/clk_out1 | u0/processing_system7_0/inst/GPIO_O[0] | u2/LED_CLK_DIV[23]_i_1_n_0 |                7 |             24 |
|  u1/inst/clk_out1 |                                        | u2/u0/oVGA_BLANK_reg_0     |               16 |             29 |
+-------------------+----------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 11     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


