============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 15 2025  06:12:15 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (85 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_9_s_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2100          100     
                                              
             Setup:-     174                  
       Uncertainty:-      50                  
     Required Time:=    1876                  
      Launch Clock:-     100                  
         Data Path:-    1691                  
             Slack:=      85                  

#----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_9_s_reg[3]/CK                    -       -     R     (arrival)    333    -     0     0     100    (-,-) 
  DATA_PATH_SF_9_s_reg[3]/Q                     -       CK->Q R     DFFRHQX2       3  7.8   106   300     400    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g817/Y       -       A->Y  F     CLKINVX4       2  6.5    66    85     485    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g804__5526/Y -       B->Y  F     AND2X6         2  8.1    55   110     595    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g790/Y       -       A->Y  R     CLKINVX6       1  4.5    32    42     636    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g763__2398/Y -       B0->Y F     OAI2BB1X4      1  4.3   100    91     728    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g729__7410/Y -       B0->Y R     AOI21X4        1  4.5    87    99     827    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g716__7098/Y -       A1->Y F     OAI21X4        1  4.4   119   118     946    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g712__2802/Y -       A1->Y R     AOI21X4        1  4.5    87   117    1062    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g710__3680/Y -       B->Y  F     NOR2X4         1  5.1    63    73    1136    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g709__6783/Y -       B->Y  R     NOR2X6         1  5.3    67    69    1204    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g708__5526/Y -       B->Y  F     NOR2X6         1  5.1    54    57    1261    (-,-) 
  g3331__4319/Y                                 -       B->Y  R     NOR2X6         1  9.3    96    81    1342    (-,-) 
  g3311/Y                                       -       A->Y  F     CLKINVX16     34 71.5   151   124    1467    (-,-) 
  g3313/Y                                       -       A->Y  R     CLKINVX20     31 58.2    99   113    1580    (-,-) 
  g3254__2346/Y                                 -       S1->Y R     MX3XL          1  3.2   133   212    1791    (-,-) 
  DATA_PATH_SF_0_s_reg[31]/D                    <<<     -     R     DFFRHQX1       1    -     -     0    1791    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

