Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec  7 14:56:19 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file testUARTLoopBack_control_sets_placed.rpt
| Design       : testUARTLoopBack
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            1 |
| Yes          | No                    | Yes                    |              84 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart/tx_i_1_n_0                     | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart/FSM_onehot_rx_state[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | char_index[0]_i_1_n_0               | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart/tx_shift_reg                   | rst_IBUF         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | data_in                             |                  |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | uart/rx_shift_reg                   | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                     | rst_IBUF         |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | uart/rx_bit_counter_1               | rst_IBUF         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | uart/tx_bit_counter_0               | rst_IBUF         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | counter[27]_i_1_n_0                 | rst_IBUF         |                9 |             28 |         3.11 |
+----------------+-------------------------------------+------------------+------------------+----------------+--------------+


