Analysis & Elaboration report for ram
Sat Dec 19 23:38:30 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log
  9. Analysis & Elaboration Summary
 10. Source assignments for LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated
 11. Parameter Settings for User Entity Instance: LPM_RAM_IO:inst
 12. Analysis & Elaboration Settings
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+-------------------------------+----------------------------------------------+
; Flow Status                   ; Successful - Sat Dec 19 23:38:30 2020        ;
; Quartus II Version            ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                 ; ram                                          ;
; Top-level Entity Name         ; ram                                          ;
; Family                        ; Stratix II                                   ;
; Met timing requirements       ; N/A                                          ;
; Logic utilization             ; N/A until Partition Merge                    ;
;     Combinational ALUTs       ; N/A until Partition Merge                    ;
;     Dedicated logic registers ; N/A until Partition Merge                    ;
; Total registers               ; N/A until Partition Merge                    ;
; Total pins                    ; N/A until Partition Merge                    ;
; Total virtual pins            ; N/A until Partition Merge                    ;
; Total block memory bits       ; N/A until Partition Merge                    ;
; DSP block 9-bit elements      ; N/A until Partition Merge                    ;
; Total PLLs                    ; N/A until Partition Merge                    ;
; Total DLLs                    ; N/A until Partition Merge                    ;
+-------------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/19/2020 23:38:30 ;
; Main task         ; Compilation         ;
; Revision Name     ; ram                 ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                    ;
+------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 176269943757556.160839231011176 ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                          ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                             ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+---------------------------------+---------------+-------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                          ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name            ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Elaboration ; 00:00:00     ; 1.0                     ; 236 MB              ; 00:00:00                           ;
; Total                  ; 00:00:00     ; --                      ; --                  ; 00:00:00                           ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+------------------------+------------------+---------------+------------+----------------+
; Module Name            ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+------------------------+------------------+---------------+------------+----------------+
; Analysis & Elaboration ; DESKTOP-0MBLR01  ; Windows Vista ; 6.2        ; x86_64         ;
+------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ram -c ram --analysis_and_elaboration



+------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                               ;
+-------------------------------+----------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Dec 19 23:38:30 2020        ;
; Quartus II Version            ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                 ; ram                                          ;
; Top-level Entity Name         ; ram                                          ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A until Partition Merge                    ;
;     Combinational ALUTs       ; N/A until Partition Merge                    ;
;     Dedicated logic registers ; N/A until Partition Merge                    ;
; Total registers               ; N/A until Partition Merge                    ;
; Total pins                    ; N/A until Partition Merge                    ;
; Total virtual pins            ; N/A until Partition Merge                    ;
; Total block memory bits       ; N/A until Partition Merge                    ;
; DSP block 9-bit elements      ; N/A until Partition Merge                    ;
; Total PLLs                    ; N/A until Partition Merge                    ;
; Total DLLs                    ; N/A until Partition Merge                    ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_RAM_IO:inst ;
+------------------------+--------------+----------------------+
; Parameter Name         ; Value        ; Type                 ;
+------------------------+--------------+----------------------+
; LPM_WIDTH              ; 8            ; Signed Integer       ;
; LPM_WIDTHAD            ; 8            ; Signed Integer       ;
; LPM_NUMWORDS           ; 256          ; Signed Integer       ;
; LPM_INDATA             ; REGISTERED   ; Untyped              ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped              ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped              ;
; LPM_FILE               ; ram.mif      ; Untyped              ;
; USE_EAB                ; ON           ; Untyped              ;
; DEVICE_FAMILY          ; Stratix II   ; Untyped              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE       ;
+------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                        ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                        ; ram                ; ram                ;
; Family name                                                  ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 19 23:38:30 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram -c ram --analysis_and_elaboration
Info: Found 1 design units, including 1 entities, in source file ram.bdf
    Info: Found entity 1: ram
Info: Elaborating entity "ram" for the top level hierarchy
Info: Elaborating entity "LPM_RAM_IO" for hierarchy "LPM_RAM_IO:inst"
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst"
Info: Instantiated megafunction "LPM_RAM_IO:inst" with the following parameter:
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "ram.mif"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
Info: Elaborating entity "altram" for hierarchy "LPM_RAM_IO:inst|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst|altram:sram", which is child of megafunction instantiation "LPM_RAM_IO:inst"
Info: Elaborating entity "altsyncram" for hierarchy "LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "LPM_RAM_IO:inst"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_od91.tdf
    Info: Found entity 1: altsyncram_od91
Info: Elaborating entity "altsyncram_od91" for hierarchy "LPM_RAM_IO:inst|altram:sram|altsyncram:ram_block|altsyncram_od91:auto_generated"
Info: Quartus II Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Sat Dec 19 23:38:30 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


