#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 15 17:12:21 2019
# Process ID: 72952
# Current directory: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls
# Command line: vivado
# Log file: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/vivado.log
# Journal file: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 6678.836 ; gain = 116.805 ; free physical = 9013 ; free virtual = 42424
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Oct 15 17:13:33 2019] Launched impl_1...
Run output will be captured here: /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/impl_1/runme.log
file copy -force /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.runs/impl_1/design_1.sysdef /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf

launch_sdk -workspace /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk -hwspec /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk -hwspec /home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.sdk/design_1.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:hls:batch_align2D:1.0 - batch_align2D_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Excluding </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> from </batch_align2D_0/Data_m_axi_gmem>
Successfully read diagram <design_1> from BD file </home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 7048.012 ; gain = 0.000 ; free physical = 8721 ; free virtual = 42219
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_intf_nets batch_align2D_0_m_axi_gmem] [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_nets zynq_ultra_ps_e_0_pl_clk0] [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_cells batch_align2D_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1'.
report_ip_status -name ip_status
WARNING: [IP_Flow 19-4317] There are no IP instances in the project, so no report is generated.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0
unexpected "," outside function argument list
in expression "96,000000 * 1000000"
ERROR: [BD 41-1273] Error running post_config_ip TCL procedure: unexpected "," outside function argument list
    ::xilinx.com_ip_zynq_ultra_ps_e_3.2::post_config_ip Line 47
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:batch_align2D:1.0 batch_align2D_0
endgroup
save_bd_design
Wrote  : </home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/dmalvezzi/batch_align2d/design/batch_align2d_design/batch_align2d_design.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 17:44:55 2019...
