_svd: "../esp32c6.base.svd"

ASSIST_DEBUG:
  _modify:
    C0RE_0_INTR_ENA:
      name: CORE_0_MONTR_ENA
    CORE_0_INTR_RLS:
      name: CORE_0_INTR_ENA
  CORE_0_INTR_ENA:
    _modify:
      CORE_0_AREA_DRAM0_0_RD_RLS:
        name: CORE_0_AREA_DRAM0_0_RD_INTR_ENA
      CORE_0_AREA_DRAM0_0_WR_RLS:
        name: CORE_0_AREA_DRAM0_0_WR_INTR_ENA
      CORE_0_AREA_DRAM0_1_RD_RLS:
        name: CORE_0_AREA_DRAM0_1_RD_INTR_ENA
      CORE_0_AREA_DRAM0_1_WR_RLS:
        name: CORE_0_AREA_DRAM0_1_WR_INTR_ENA
      CORE_0_AREA_PIF_0_RD_RLS:
        name: CORE_0_AREA_PIF_0_RD_INTR_ENA
      CORE_0_AREA_PIF_0_WR_RLS:
        name: CORE_0_AREA_PIF_0_WR_INTR_ENA
      CORE_0_AREA_PIF_1_RD_RLS:
        name: CORE_0_AREA_PIF_1_RD_INTR_ENA
      CORE_0_AREA_PIF_1_WR_RLS:
        name: CORE_0_AREA_PIF_1_WR_INTR_ENA
      CORE_0_SP_SPILL_MIN_RLS:
        name: CORE_0_SP_SPILL_MIN_INTR_ENA
      CORE_0_SP_SPILL_MAX_RLS:
        name: CORE_0_SP_SPILL_MAX_INTR_ENA
      CORE_0_IRAM0_EXCEPTION_MONITOR_RLS:
        name: CORE_0_IRAM0_EXCEPTION_MONITOR_INTR_ENA
      CORE_0_DRAM0_EXCEPTION_MONITOR_RLS:
        name: CORE_0_DRAM0_EXCEPTION_MONITOR_INTR_ENA

PCR:
  _modify:
    I2C_CONF:
      name: I2C0_CONF
  I2C0_CONF:
    _modify:
      I2C_CLK_EN:
        name: I2C0_CLK_EN
      I2C_RST_EN:
        name: I2C0_RST_EN

RMT:
  INT_CLR:
    _modify:
      CH0_RX_ERR_INT_CLR:
        name: CH2_RX_ERR_INT_CLR
      CH1_RX_ERR_INT_CLR:
        name: CH3_RX_ERR_INT_CLR
  INT_RAW:
    _add:   
      CH2_RX_ERR_INT_RAW:
        bitOffset: 6
        bitWidth: 1
        access: "read-write"
      CH3_RX_ERR_INT_RAW:
        bitOffset: 7
        bitWidth: 1
        access: "read-write"        
  "CH%sCARRIER_DUTY":
    _strip_end:
      - "_CH0"
  "CH%s_RX_CARRIER_RM":
    _strip_end:
      - "_CH2"
  "RX_CH%sCONF0":
    _strip_end:
      - "_CH2"    
  "RX_CH%sCONF1":
    _strip_end:
      - "_CH2"

  