[N
29
25
8 iInstExt
17
8 onescomp
5
10 ADDR_WIDTH
6
11 mux2t1_5bit
8
1 N
14
6 andg2n
11
5 mixed
16
8 mux2t1_n
20
10 nbitaddsub
23
6 i_sign
3
3 rtl
19
9 nbitadder
9
8 nbit_reg
18
9 structure
24
14 mips_processor
1
69 /home/mdd1/Desktop/Project1/cpr-e-381/containers/sim_container_0/work
29
12 OUTPUT_TRACE
27
2 tb
4
10 DATA_WIDTH
21
14 barrel_shifter
13
5 i_RST
15
12 mipsregister
12
4 i_WE
7
10 structural
2
3 mem
28
9 gCLK_HPER
26
9 iInstAddr
10
4 dffg
22
11 i_leftShift
]
[G
1
27
11
1
29
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
15
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
17
18
1
8
1
0
32
0
0 0
0
0
]
[G
1
20
18
1
8
1
0
32
0
0 0
0
0
]
[G
1
27
11
1
28
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
27
11
1
8
1
0
32
0
0 0
0
0
]
[G
1
19
18
1
8
1
0
32
0
0 0
0
0
]
[G
1
24
18
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
5
0
0 0
0
0
]
[G
1
14
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
16
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
2
8
1
0
32
0
0 0
0
0
]
[P
1
24
18
25
26
1
0
0
]
[P
1
9
7
12
13
1
0
0
]
[P
1
10
11
12
13
1
0
0
]
[P
1
21
7
22
23
2
0
0
]
