// MIT License
//
// Copyright (c) 2017-2025 Advanced Micro Devices, Inc.
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"), to deal
// in the Software without restriction, including without limitation the rights
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
// copies of the Software, and to permit persons to whom the Software is
// furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in
// all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
// THE SOFTWARE.

#ifndef _GFX11_PRIMITIVES_H_
#define _GFX11_PRIMITIVES_H_

#include <stdint.h>
#include <cstdint>

// Taken from gfx11_mask.h
//  GCR_CNTL
#define GCR_CNTL__SEQ_FORWARD 0x00010000L
#define GCR_CNTL__SEQ_MASK    0x00030000L
#define GCR_CNTL__GL2_WB_MASK 0x00008000L

// Taken from gfx11_pm4defs.h
#define COPY_DATA_SEL_REG                  0  ///< Mem-mapped register
#define COPY_DATA_SEL_SRC_SYS_PERF_COUNTER 4  ///< Privileged memory performance counter
#define COPY_DATA_SEL_COUNT_1DW            0  ///< Copy 1 word (32 bits)

// Counter Select Register value lambdas
#define select_value(reg_name)                                                                     \
    [](const counter_des_t& counter_des) {                                                         \
        uint32_t select = SET_REG_FIELD_BITS(reg_name, PERF_SEL, counter_des.id);                  \
        return select;                                                                             \
    }
#define mc_select_value(reg_name)                                                                  \
    [](const counter_des_t& counter_des) {                                                         \
        uint32_t select = SET_REG_FIELD_BITS(reg_name, PERF_SEL, counter_des.id) |                 \
                          SET_REG_FIELD_BITS(reg_name, PERF_MODE, PERFMON_COUNTER_MODE_ACCUM) |    \
                          SET_REG_FIELD_BITS(reg_name, ENABLE, 1);                                 \
        return select;                                                                             \
    }

#define SQTT_PRIM_ENABLED 1

namespace gfxip
{
namespace gfx11
{
class gfx11_cntx_prim
{
public:
    static const uint32_t     GFXIP_LEVEL          = 11;
    static const uint32_t     NUMBER_OF_BLOCKS     = LastCounterBlockId + 1;
    static constexpr Register GRBM_GFX_INDEX_ADDR  = REG_32B_ADDR(GC, 0, regGRBM_GFX_INDEX);
    static constexpr Register GRBMA_GFX_INDEX_ADDR = REG_32B_NULL;
    static constexpr Register COMPUTE_PERFCOUNT_ENABLE_ADDR =
        REG_32B_ADDR(GC, 0, regCOMPUTE_PERFCOUNT_ENABLE);
    static constexpr Register RLC_PERFMON_CLK_CNTL_ADDR =
        REG_32B_ADDR(GC, 0, regRLC_PERFMON_CNTL);  // REG_32B_ADDR(GC, 0, regRLC_PERFMON_CLK_CNTL);
    static constexpr Register CP_PERFMON_CNTL_ADDR  = REG_32B_ADDR(GC, 0, regCP_PERFMON_CNTL);
    static constexpr Register AID_PERFMON_CNTL_ADDR = REG_32B_NULL;

    static constexpr Register COMPUTE_THREAD_TRACE_ENABLE_ADDR =
        REG_32B_ADDR(GC, 0, regCOMPUTE_THREAD_TRACE_ENABLE);

    static const uint32_t MC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK_PRM = 0x01000000L;
    static const uint32_t MC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK_PRM  = 0x02000000L;

    static constexpr Register SPI_SQG_EVENT_CTL_ADDR{};
    static constexpr Register SQ_PERFCOUNTER_CTRL_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_PERFCOUNTER_CTRL);
    static constexpr Register SQ_PERFCOUNTER_CTRL2_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_PERFCOUNTER_CTRL2);
    static constexpr Register SQ_PERFCOUNTER_MASK_ADDR = Register(0xD9E1);
    static constexpr Register SQ_THREAD_TRACE_MASK_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_MASK);
    static constexpr Register SQ_THREAD_TRACE_PERF_MASK_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_TOKEN_MASK_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_TOKEN_MASK);
    static constexpr Register SQ_THREAD_TRACE_TOKEN_MASK2_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_MODE_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_BUF0_BASE_LO_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_BUF0_BASE_HI_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_BUF0_SIZE_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_BUF1_BASE_LO_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_BUF1_BASE_HI_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_BUF1_SIZE_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_BASE_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_BUF0_BASE);
    static constexpr Register SQ_THREAD_TRACE_BASE2_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_SIZE_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_BUF0_SIZE);
    static constexpr Register SQ_THREAD_TRACE_CTRL_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_CTRL);
    static constexpr Register SQ_THREAD_TRACE_HIWATER_ADDR{};
    static const uint32_t     SQ_THREAD_TRACE_HIWATER_VAL = 0x6;
    static constexpr Register SQ_THREAD_TRACE_STATUS_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_STATUS);
    static constexpr Register SQ_THREAD_TRACE_STATUS2_ADDR{};
    static constexpr Register SQ_THREAD_TRACE_CNTR_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_DROPPED_CNTR);
    static constexpr Register SQ_THREAD_TRACE_WPTR_ADDR =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_WPTR);
    static constexpr Register SQ_THREAD_TRACE_STATUS_OFFSET = []() {
        Register reg = REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_STATUS);
        reg.offset -= UCONFIG_SPACE_START;
        return reg;
    }();
    static const uint32_t     TT_BUFF_ALIGN_SHIFT = 12;
    static constexpr Register GUS_PERFCOUNTER_RSLT_CNTL_ADDR =
        REG_32B_ADDR(GC, 0, regGUS_PERFCOUNTER_RSLT_CNTL);

    static const uint32_t SDMA_COUNTER_BLOCK_NUM_INSTANCES = SdmaCounterBlockMaxInstances;
    static const uint32_t UMC_COUNTER_BLOCK_NUM_INSTANCES  = UmcCounterBlockMaxInstances;

    static constexpr Register RLC_SPM_PERFMON_CNTL__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_PERFMON_CNTL);
    static constexpr Register RLC_SPM_MC_CNTL__ADDR = REG_32B_ADDR(GC, 0, regRLC_SPM_MC_CNTL);
    static constexpr Register RLC_SPM_PERFMON_RING_BASE_LO__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_PERFMON_RING_BASE_LO);
    static constexpr Register RLC_SPM_PERFMON_RING_BASE_HI__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_PERFMON_RING_BASE_HI);
    static constexpr Register RLC_SPM_PERFMON_RING_SIZE__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_PERFMON_RING_SIZE);
    static constexpr Register RLC_SPM_PERFMON_SEGMENT_SIZE__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_PERFMON_SEGMENT_SIZE);
    static constexpr Register RLC_SPM_PERFMON_SEGMENT_SIZE_CORE1__ADDR{};
    static constexpr Register RLC_SPM_GLOBAL_MUXSEL_ADDR__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_GLOBAL_MUXSEL_ADDR);
    static constexpr Register RLC_SPM_GLOBAL_MUXSEL_DATA__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_GLOBAL_MUXSEL_DATA);
    static constexpr Register RLC_SPM_SE_MUXSEL_ADDR__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_SE_MUXSEL_ADDR);
    static constexpr Register RLC_SPM_SE_MUXSEL_DATA__ADDR =
        REG_32B_ADDR(GC, 0, regRLC_SPM_SE_MUXSEL_DATA);
    static constexpr Register RLC_SPM_PERFMON_SAMPLE_DELAY_MAX__ADDR = REG_32B_NULL;
    static const uint32_t     RLC_SPM_COUNTERS_PER_LINE              = 16;
    static const uint32_t     RLC_SPM_TIMESTAMP_SIZE16               = 4;

    static constexpr Register SQ_THREAD_TRACE_USERDATA_0 =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_USERDATA_0);
    static constexpr Register SQ_THREAD_TRACE_USERDATA_1 =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_USERDATA_1);
    static constexpr Register SQ_THREAD_TRACE_USERDATA_2 =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_USERDATA_2);
    static constexpr Register SQ_THREAD_TRACE_USERDATA_3 =
        REG_32B_ADDR(GC, 0, regSQ_THREAD_TRACE_USERDATA_3);

    static Register sqtt_perfcounter_addr(uint32_t index) { return REG_32B_NULL; }

    union mux_info_t
    {
        uint16_t data;
        struct
        {
            uint16_t counter  : 6;
            uint16_t block    : 5;
            uint16_t instance : 5;
        } gfx;
    };

    static const uint32_t SQ_BLOCK_ID     = SqCounterBlockId;
    static const uint32_t SQ_BLOCK_SPM_ID = 9;

    static const uint32_t COPY_DATA_SEL_REG_PRM = COPY_DATA_SEL_REG;
    static const uint32_t COPY_DATA_SEL_SRC_SYS_PERF_COUNTER_PRM =
        COPY_DATA_SEL_SRC_SYS_PERF_COUNTER;
    static const uint32_t COPY_DATA_SEL_COUNT_1DW_PRM = COPY_DATA_SEL_COUNT_1DW;

    static uint32_t Low32(const uint64_t& v) { return (uint32_t) v; }
    static uint32_t High32(const uint64_t& v) { return (uint32_t)(v >> 32); }

    // SPM delay functions for global instance
    static uint32_t get_spm_global_delay(const counter_des_t& counter_des,
                                         const uint32_t&      instance_index)
    {
        const auto* block_info = counter_des.block_info;
        return block_info->delay_info.val[instance_index];
    }

    // SPM delay functions for se instance
    static uint32_t get_spm_se_delay(const counter_des_t& counter_des,
                                     const uint32_t&      se_index,
                                     const uint32_t&      instance_index)
    {
        const auto* block_info  = counter_des.block_info;
        int         delay_index = se_index * block_info->instance_count + instance_index;
        return block_info->delay_info.val[delay_index];
    }

    // GRBM broadcasting mode
    static uint32_t grbm_broadcast_value()
    {
        uint32_t grbm_gfx_index = SET_REG_FIELD_BITS(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1) |
                                  SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SE_BROADCAST_WRITES, 1) |
                                  SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SA_BROADCAST_WRITES, 1);
        return grbm_gfx_index;
    }

    // GRBM SE indexing
    static uint32_t grbm_inst_index_value(const uint32_t& instance_index)
    {
        uint32_t grbm_gfx_index =
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, INSTANCE_INDEX, instance_index) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SE_BROADCAST_WRITES, 1) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SA_BROADCAST_WRITES, 1);
        return grbm_gfx_index;
    }

    // GRBM SE indexing
    static uint32_t grbm_se_index_value(const uint32_t& se_index)
    {
        uint32_t grbm_gfx_index = SET_REG_FIELD_BITS(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1) |
                                  SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SE_INDEX, se_index) |
                                  SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SA_BROADCAST_WRITES, 1);
        return grbm_gfx_index;
    }

    // GRBM SE/BlockInstance indexing
    static uint32_t grbm_inst_se_index_value(const uint32_t& instance_index,
                                             const uint32_t& se_index)
    {
        uint32_t grbm_gfx_index =
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, INSTANCE_INDEX, instance_index) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SE_INDEX, se_index) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SA_BROADCAST_WRITES, 1);
        return grbm_gfx_index;
    }

    // GRBM SE/SH indexing
    static uint32_t grbm_se_sh_index_value(const uint32_t& se_index, const uint32_t& sa_index)
    {
        uint32_t grbm_gfx_index = SET_REG_FIELD_BITS(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1) |
                                  SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SE_INDEX, se_index) |
                                  SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SA_INDEX, sa_index);
        return grbm_gfx_index;
    }

    // GRBM SH/SE/BlockInstance indexing
    static uint32_t grbm_inst_se_sh_index_value(const uint32_t& instance_index,
                                                const uint32_t& se_index,
                                                const uint32_t& sa_index)
    {
        uint32_t grbm_gfx_index =
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, INSTANCE_INDEX, instance_index) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SE_INDEX, se_index) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SA_INDEX, sa_index);
        return grbm_gfx_index;
    }

    // GRBM SE/SH/WGP indexing
    static uint32_t grbm_se_sh_wgp_index_value(const uint32_t& se_index,
                                               const uint32_t& sa_index,
                                               const uint32_t& wgp_index)
    {
        uint32_t grbm_gfx_index =
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SE_INDEX, se_index) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SA_INDEX, sa_index) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, INSTANCE_INDEX, wgp_index << 2);
        return grbm_gfx_index;
    }

    // GRBM SE/SH/WGP/BlockInstance indexing
    static uint32_t grbm_inst_se_sh_wgp_index_value(const uint32_t& instance_index,
                                                    const uint32_t& se_index,
                                                    const uint32_t& sa_index,
                                                    const uint32_t& wgp_index)
    {
        uint32_t grbm_gfx_index =
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SE_INDEX, se_index) |
            SET_REG_FIELD_BITS(GRBM_GFX_INDEX, SA_INDEX, sa_index) |
            SET_REG_FIELD_BITS(
                GRBM_GFX_INDEX, INSTANCE_INDEX, ((wgp_index << 2) | (instance_index << 1)));
        return grbm_gfx_index;
    }

    // CP_PERFMON_CNTL value to reset counters
    static uint32_t cp_perfmon_cntl_reset_value()
    {
        uint32_t cp_perfmon_cntl{0};
        return cp_perfmon_cntl;
    }

    // CP_PERFMON_CNTL value to start counters
    static uint32_t cp_perfmon_cntl_start_value()
    {
        uint32_t cp_perfmon_cntl = SET_REG_FIELD_BITS(CP_PERFMON_CNTL, PERFMON_STATE, 1);
        return cp_perfmon_cntl;
    }

    // CP_PERFMON_CNTL value to stop/freeze counters
    static uint32_t cp_perfmon_cntl_stop_value()
    {
        uint32_t cp_perfmon_cntl = SET_REG_FIELD_BITS(CP_PERFMON_CNTL, PERFMON_STATE, 2);
        return cp_perfmon_cntl;
    }

    // CP_PERFMON_CNTL value to stop/freeze counters
    static uint32_t cp_perfmon_cntl_read_value()
    {
        uint32_t cp_perfmon_cntl = SET_REG_FIELD_BITS(CP_PERFMON_CNTL, PERFMON_STATE, 1) |
                                   SET_REG_FIELD_BITS(CP_PERFMON_CNTL, PERFMON_SAMPLE_ENABLE, 1);
        return cp_perfmon_cntl;
    }

    // Compute Perfcount Enable register value to enable counting
    static uint32_t cp_perfcount_enable_value()
    {
        uint32_t cp_perfcount_enable =
            SET_REG_FIELD_BITS(COMPUTE_PERFCOUNT_ENABLE, PERFCOUNT_ENABLE, 1);
        return cp_perfcount_enable;
    }

    // Compute Perfcount Disable register value to enable counting
    static uint32_t cp_perfcount_disable_value()
    {
        uint32_t cp_perfcount_enable =
            SET_REG_FIELD_BITS(COMPUTE_PERFCOUNT_ENABLE, PERFCOUNT_ENABLE, 0);
        return cp_perfcount_enable;
    }

    // SQ Block primitives

    // SQ Counter Select Register value
    static uint32_t sq_select_value(const counter_des_t& counter_des)
    {
        uint32_t sq_cntr_sel =
            // SET_REG_FIELD_BITS(SQ_PERFCOUNTER0_SELECT, SQC_BANK_MASK, 0xF) |
            SET_REG_FIELD_BITS(SQ_PERFCOUNTER0_SELECT, PERF_SEL, counter_des.id);
        return sq_cntr_sel;
    }

    // SQG Counter Select Register value
    static uint32_t sqg_select_value(const counter_des_t& counter_des)
    {
        uint32_t sqg_cntr_sel =
            SET_REG_FIELD_BITS(SQG_PERFCOUNTER0_SELECT, PERF_SEL, counter_des.id);
        return sqg_cntr_sel;
    }

    static uint32_t sq_spm_select_value(const counter_des_t& counter_des)
    {
        uint32_t sq_cntr_sel =
            // SET_REG_FIELD_BITS(SQ_PERFCOUNTER0_SELECT, SQC_BANK_MASK, 0xF) |
            SET_REG_FIELD_BITS(SQ_PERFCOUNTER0_SELECT, PERF_SEL, counter_des.id) |
            SET_REG_FIELD_BITS(
                SQ_PERFCOUNTER0_SELECT, SPM_MODE, 3);  // PERFMON_SPM_MODE_32BIT_CLAMP
        return sq_cntr_sel;
    }

    // SQ Counter Mask Register value - not used in gfx11
    static uint32_t sq_mask_value(const counter_des_t&) { return 0xFFFFFFFF; }

    // SQ Counter Control Register value
    static uint32_t sq_control_value(const counter_des_t& counter_des)
    {
        const uint32_t block_id = counter_des.block_des.id;
        uint32_t       sq_cntr_ctrl{0};

        if(block_id == SqCounterBlockId)
        {
            sq_cntr_ctrl = SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, GS_EN, 0x1) |
                           // SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, VS_EN, 0x1) |
                           SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, PS_EN, 0x1) |
                           SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, HS_EN, 0x1) |
                           SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, CS_EN, 0x1);
        }
        else if(block_id == SqGsCounterBlockId)
        {
            sq_cntr_ctrl = SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, GS_EN, 0x1);
        } /* else if (block_id == SqVsCounterBlockId) {
            sq_cntr_ctrl =
            SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, VS_EN, 0x1);
        } */
        else if(block_id == SqPsCounterBlockId)
        {
            sq_cntr_ctrl = SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, PS_EN, 0x1);
        }
        else if(block_id == SqHsCounterBlockId)
        {
            sq_cntr_ctrl = SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, HS_EN, 0x1);
        }
        else if(block_id == SqCsCounterBlockId)
        {
            sq_cntr_ctrl = SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, CS_EN, 0x1);
        }
        else if(block_id == SqgCounterBlockId)
        {
            sq_cntr_ctrl = SET_REG_FIELD_BITS(SQG_PERFCOUNTER_CTRL, GS_EN, 0x1) |
                           SET_REG_FIELD_BITS(SQG_PERFCOUNTER_CTRL, PS_EN, 0x1) |
                           SET_REG_FIELD_BITS(SQG_PERFCOUNTER_CTRL, HS_EN, 0x1) |
                           SET_REG_FIELD_BITS(SQG_PERFCOUNTER_CTRL, CS_EN, 0x1);
        }

        return sq_cntr_ctrl;
    }

    // SQ validate counter attributes
    static void validate_counters(uint32_t counters_vec_attr)
    {
#if SQ_CONFLICT_CHECK == 1
        const uint32_t mask     = CounterBlockSqAttr | CounterBlockTcAttr;
        const bool     conflict = ((counters_vec_attr & mask) == mask);
        if(conflict) abort();
#endif
    }

    // SQ Counter Control enable performance counter in graphics pipeline stages
    static uint32_t sq_control_enable_value()
    {
        uint32_t sq_cntr_ctrl = SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, PS_EN, 0x1) |
                                // SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, VS_EN, 0x1) |
                                SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, GS_EN, 0x1) |
                                // SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, ES_EN, 0x1) |
                                SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, HS_EN, 0x1) |
                                // SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, LS_EN, 0x1) |
                                SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL, CS_EN, 0x1);
        return sq_cntr_ctrl;
    }

    static uint32_t sq_control2_enable_value()
    {
        uint32_t sq_cntr_ctrl = SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL2, FORCE_EN, true) |
                                SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL2, VMID_EN, 0xFFFF);
        return sq_cntr_ctrl;
    }

    static uint32_t sq_control2_disable_value()
    {
        uint32_t sq_cntr_ctrl = SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL2, FORCE_EN, false) |
                                SET_REG_FIELD_BITS(SQ_PERFCOUNTER_CTRL2, VMID_EN, 0xFFFF);
        return sq_cntr_ctrl;
    }

    // MC Block primitives

    // MC Channel value
    static uint32_t mc_config_value(const counter_des_t& counter_des) { return counter_des.index; }

    // MC registers values
    static auto constexpr mc_select_value_GCEA_PERFCOUNTER0_CFG =
        mc_select_value(GCEA_PERFCOUNTER0_CFG);
    static auto constexpr mc_select_value_RPB_PERFCOUNTER0_CFG =
        mc_select_value(RPB_PERFCOUNTER0_CFG);

    static uint32_t mc_reset_value() { return MC_PERFCOUNTER_RSLT_CNTL__CLEAR_ALL_MASK_PRM; }
    static uint32_t mc_start_value() { return MC_PERFCOUNTER_RSLT_CNTL__ENABLE_ANY_MASK_PRM; }

    // Counter Select Register value templates

    static auto constexpr select_value_GRBM_PERFCOUNTER0_SELECT =
        select_value(GRBM_PERFCOUNTER0_SELECT);
    static auto constexpr select_value_GRBM_SE0_PERFCOUNTER_SELECT =
        select_value(GRBM_SE0_PERFCOUNTER_SELECT);
    static auto constexpr select_value_SPI_PERFCOUNTER0_SELECT =
        select_value(SPI_PERFCOUNTER0_SELECT);
    static auto constexpr select_value_TA_PERFCOUNTER0_SELECT =
        select_value(TA_PERFCOUNTER0_SELECT);
    static auto constexpr select_value_TD_PERFCOUNTER0_SELECT =
        select_value(TD_PERFCOUNTER0_SELECT);
    static auto constexpr select_value_TCP_PERFCOUNTER0_SELECT =
        select_value(TCP_PERFCOUNTER0_SELECT);
    static auto constexpr select_value_SX_PERFCOUNTER0_SELECT =
        select_value(SX_PERFCOUNTER0_SELECT);
    static auto constexpr select_value_GDS_PERFCOUNTER0_SELECT =
        select_value(GDS_PERFCOUNTER0_SELECT);
    static auto constexpr select_value_CPC_PERFCOUNTER0_SELECT =
        select_value(CPC_PERFCOUNTER0_SELECT);
    static auto constexpr select_value_CPF_PERFCOUNTER0_SELECT =
        select_value(CPF_PERFCOUNTER0_SELECT);

    static uint32_t spm_select_value(const counter_des_t& counter_des)
    {
        uint32_t select =
            SET_REG_FIELD_BITS(TCP_PERFCOUNTER0_SELECT, PERF_SEL, counter_des.id) |
            SET_REG_FIELD_BITS(
                TCP_PERFCOUNTER0_SELECT, CNTR_MODE, 3);  // PERFMON_SPM_MODE_32BIT_CLAMP
        return select;
    }

    static uint32_t spm_even_select_value(const counter_des_t& counter_des)
    {
        uint32_t select =
            SET_REG_FIELD_BITS(TCP_PERFCOUNTER0_SELECT, PERF_SEL, counter_des.id) |
            SET_REG_FIELD_BITS(
                TCP_PERFCOUNTER0_SELECT, CNTR_MODE, 3);  // PERFMON_SPM_MODE_32BIT_CLAMP
        return select;
    }

    static uint32_t spm_odd_select_value(const counter_des_t& counter_des)
    {
        uint32_t select =
            SET_REG_FIELD_BITS(TCP_PERFCOUNTER0_SELECT, PERF_SEL1, counter_des.id) |
            SET_REG_FIELD_BITS(
                TCP_PERFCOUNTER0_SELECT, CNTR_MODE, 3);  // PERFMON_SPM_MODE_32BIT_CLAMP
        return select;
    }

    static mux_info_t spm_mux_ram_value(const counter_des_t& counter_des)
    {
        mux_info_t mxinfo{0};
        mxinfo.gfx.counter  = counter_des.index;
        mxinfo.gfx.block    = counter_des.block_info->spm_block_id;
        mxinfo.gfx.instance = counter_des.block_des.index;
        return mxinfo;
    }
    static mux_info_t spm_mux_ram_value(uint16_t counter, uint16_t block, uint16_t instance)
    {
        mux_info_t mxinfo{0};
        mxinfo.gfx.counter  = counter;
        mxinfo.gfx.block    = block;
        mxinfo.gfx.instance = instance;
        return mxinfo;
    }
    static uint32_t spm_mux_ram_idx_incr(uint32_t idx)
    {
        uint32_t incr_idx = ++idx;
        if(!(incr_idx % RLC_SPM_COUNTERS_PER_LINE)) incr_idx += RLC_SPM_COUNTERS_PER_LINE;
        return incr_idx;
    }

    // GUS primitives
    static uint32_t gus_disable_clear_value()
    {
        uint32_t gus_perfcounter_rslt_cntl =
            SET_REG_FIELD_BITS(GUS_PERFCOUNTER_RSLT_CNTL, CLEAR_ALL, 0x1);
        return gus_perfcounter_rslt_cntl;
    }

    static uint32_t gus_start_value()
    {
        uint32_t gus_perfcounter_rslt_cntl =
            SET_REG_FIELD_BITS(GUS_PERFCOUNTER_RSLT_CNTL, ENABLE_ANY, 0x1);
        return gus_perfcounter_rslt_cntl;
    }

    static uint32_t gus_select_value(const counter_des_t& counter_des)
    {
        uint32_t gus0_perfcounter_cfg =
            SET_REG_FIELD_BITS(GUS_PERFCOUNTER0_CFG, PERF_SEL, counter_des.id) |
            SET_REG_FIELD_BITS(GUS_PERFCOUNTER0_CFG, ENABLE, 0x1);
        return gus0_perfcounter_cfg;
    }

    static uint32_t gus_stop_value()
    {
        uint32_t gus_perfcounter_rslt_cntl{0};
        return gus_perfcounter_rslt_cntl;
    }

    // SDMA primitives
    static uint32_t sdma_disable_clear_value() { return 0; }

    static uint32_t sdma_enable_value() { return 0; }

    static uint32_t sdma_select_value(const counter_des_t& counter_des) { return 0; }

    static uint32_t sdma_stop_value(const counter_des_t& counter_des) { return 0; }

    // SPM trace routines
    static uint32_t rlc_spm_mc_cntl_value()
    {
        uint32_t rlc_spm_mc_cntl = SET_REG_FIELD_BITS(RLC_SPM_MC_CNTL, RLC_SPM_VMID, 15);
        return rlc_spm_mc_cntl;
    }

    static uint32_t cp_perfmon_cntl_spm_start_value()
    {
        uint32_t cp_perfmon_cntl = SET_REG_FIELD_BITS(CP_PERFMON_CNTL, SPM_PERFMON_STATE, 1);
        return cp_perfmon_cntl;
    }

    static uint32_t cp_perfmon_cntl_spm_stop_value()
    {
        uint32_t cp_perfmon_cntl = SET_REG_FIELD_BITS(CP_PERFMON_CNTL, SPM_PERFMON_STATE, 2);
        return cp_perfmon_cntl;
    }

    static uint32_t rlc_spm_muxsel_data(const uint32_t&      value,
                                        const counter_des_t& counter_des,
                                        const uint32_t&      block,
                                        const uint32_t&      hi)
    {
        return 0;
    }
    static uint32_t rlc_spm_perfmon_cntl_value(const uint32_t& sampling_rate)
    {
        uint32_t value =
            SET_REG_FIELD_BITS(RLC_SPM_PERFMON_CNTL, PERFMON_SAMPLE_INTERVAL, sampling_rate);
        return value;
    }

    static uint32_t rlc_spm_perfmon_segment_size_value(const uint32_t& global_count,
                                                       const uint32_t& se_count)
    {
        const uint32_t global_nlines = global_count;
        const uint32_t se_nlines     = se_count;
        const uint32_t segment_size  = (global_nlines + (4 * se_nlines));
        uint32_t       value =
            SET_REG_FIELD_BITS(RLC_SPM_PERFMON_SEGMENT_SIZE, TOTAL_NUM_SEGMENT, segment_size) |
            SET_REG_FIELD_BITS(RLC_SPM_PERFMON_SEGMENT_SIZE, GLOBAL_NUM_SEGMENT, global_nlines);
        // SET_REG_FIELD_BITS(RLC_SPM_PERFMON_SEGMENT_SIZE, SE0_NUM_LINE, se_nlines) |
        // SET_REG_FIELD_BITS(RLC_SPM_PERFMON_SEGMENT_SIZE, SE1_NUM_LINE, se_nlines) |
        // SET_REG_FIELD_BITS(RLC_SPM_PERFMON_SEGMENT_SIZE, SE2_NUM_LINE, se_nlines) |
        // SET_REG_FIELD_BITS(RLC_SPM_PERFMON_SEGMENT_SIZE, PERFMON_SEGMENT_SIZE, segment_size);
        return value;
    }

    static uint32_t rlc_spm_perfmon_segment_size_core1_value(const uint32_t& se_count) { return 0; }

    // Enable all of the WTYPEs
    // Enable Shader Array (SH) at index Zero to be used for fine-grained data
    static uint32_t sqtt_mask_value(uint32_t wgp, uint32_t simd, uint32_t vmid)
    {
#if SQTT_PRIM_ENABLED
        uint32_t sq_thread_trace_mask =
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_MASK, SIMD_SEL, simd) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_MASK, WGP_SEL, wgp) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_MASK, SA_SEL, 0x0) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_MASK, WTYPE_INCLUDE, 1 << 6);
        return sq_thread_trace_mask;
#else
        return 0;
#endif
    }

    static const uint32_t SQTT_TOKEN_REG_USERDATA = 1 << 3;
    static const uint32_t SQTT_TOKEN_VALU         = 1 << 2;
    static const uint32_t SQTT_TOKEN_WVRDY        = 1 << 3;
    static const uint32_t SQTT_TOKEN_WAVE         = 1 << 4;
    static const uint32_t SQTT_TOKEN_REG          = 1 << 5;
    static const uint32_t SQTT_TOKEN_IMMED        = 1 << 6;
    static const uint32_t SQTT_TOKEN_INST         = 1 << 8;

    // not supported in gfx11
    static uint32_t sqtt_perf_mask_value() { return 0; }

    // Indicate the different TT messages/tokens that should be enabled/logged
    // Indicate the different TT tokens that specify register operations to be logged
    static uint32_t sqtt_token_mask_on_value(bool)
    {
#if SQTT_PRIM_ENABLED
        uint32_t sq_thread_trace_token_mask =
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK, REG_EXCLUDE, 0x3) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK, REG_INCLUDE, SQTT_TOKEN_REG_USERDATA) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK,
                               TOKEN_EXCLUDE,
                               (SQTT_TOKEN_VALU | SQTT_TOKEN_WVRDY | SQTT_TOKEN_WAVE |
                                SQTT_TOKEN_REG | SQTT_TOKEN_IMMED | SQTT_TOKEN_INST) ^
                                   0x7FF);
        return sq_thread_trace_token_mask;
#else
        return 0;
#endif
    }

    static uint32_t sqtt_token_mask_off_value()
    {
#if SQTT_PRIM_ENABLED
        uint32_t sq_thread_trace_token_mask =
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK, REG_EXCLUDE, 0x3) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK, INST_EXCLUDE, 0x3) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK, TOKEN_EXCLUDE, 0x7FF);
        return sq_thread_trace_token_mask;
#else
        return 0;
#endif
    }

    static uint32_t sqtt_token_mask_occupancy_value()
    {
#if SQTT_PRIM_ENABLED
        uint32_t sq_thread_trace_token_mask =
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK, REG_INCLUDE, SQTT_TOKEN_REG_USERDATA) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK, INST_EXCLUDE, 0x3) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_TOKEN_MASK,
                               TOKEN_EXCLUDE,
                               (SQTT_TOKEN_WAVE | SQTT_TOKEN_REG) ^ 0x7FF);
        return sq_thread_trace_token_mask;
#else
        return 0;
#endif
    }

    // not supported in gfx11
    static uint32_t sqtt_token_mask2_value() { return 0; }

    // Check if stalling is supported
    static bool sqtt_stalling_enabled(const uint32_t& mask_val, const uint32_t& token_mask_val)
    {
        return 0;
    }

    // Indicates various attributes of a thread trace session.
    //
    // MASK_CS: Which shader types should be enabled for data collection
    //      Enable CS Shader types.
    //
    // WRAP: How trace buffer should be used as a ring buffer or as a linear
    //      buffer - Disable WRAP mode i.e use it as a linear buffer
    //
    // MODE: Enables a thread trace session
    //
    // CAPTURE_MODE: When thread trace data is collected immediately after MODE
    //      is enabled or wait until a Thread Trace Start event is received
    //
    // AUTOFLUSH_EN: Flush thread trace data to buffer often automatically
    //
    // Thread trace mode OFF value
    static uint32_t sqtt_mode_off_value() { return 0; }
    // Thread trace mode ON value
    static uint32_t sqtt_mode_on_value(bool) { return 0; }

    // Base address of buffer to use for thread trace
    static uint32_t sqtt_base_value_lo(const uint64_t& base_addr)
    {
#if SQTT_PRIM_ENABLED
        uint32_t sq_thread_trace_buf0_base = SET_REG_FIELD_BITS(
            SQ_THREAD_TRACE_BUF0_BASE, BASE_LO, Low32(base_addr >> TT_BUFF_ALIGN_SHIFT));
        return sq_thread_trace_buf0_base;
#else
        return 0;
#endif
    }

    static uint32_t sqtt_base_value_hi(const uint64_t& base_addr) { return 0; }

    // Indicates the size of buffer to use per Shader Engine instance.
    // The size is specified in terms of 4KB blocks
    static uint32_t sqtt_buffer_size_value(uint64_t size_val, uint32_t base_hi)
    {
#if SQTT_PRIM_ENABLED
        uint32_t sq_thread_trace_buf0_size =
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_BUF0_SIZE, SIZE, size_val >> TT_BUFF_ALIGN_SHIFT) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_BUF0_SIZE, BASE_HI, base_hi);
        return sq_thread_trace_buf0_size;
#else
        return 0;
#endif
    }

    static uint32_t sqtt_buffer0_size_value(uint32_t size_val) { return 0; }

    static uint32_t spi_sqg_event_ctl(bool enableSqgEvents) { return 0; }

    static uint32_t sqtt_zero_size_value() { return 0; }

    // Thread trace ctrl register value
    static uint32_t sqtt_ctrl_value(bool on, bool)
    {
        uint32_t sq_thread_trace_ctrl =
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, MODE, on ? SQ_TT_MODE_ON : SQ_TT_MODE_OFF) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, HIWATER, 5) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, UTIL_TIMER, 1) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, RT_FREQ, 2) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, DRAW_EVENT_EN, 1) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, SPI_STALL_EN, 1) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, SQ_STALL_EN, 1) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, LOWATER_OFFSET, 4) |
            SET_REG_FIELD_BITS(SQ_THREAD_TRACE_CTRL, AUTO_FLUSH_MODE, 1);
        return sq_thread_trace_ctrl;
    }

    // SPM primitives
    static uint16_t spm_timestamp_muxsel() { return 0xF0F0; }

    enum ESQTT_STATUS_MASK
    {
        // Mask to check if memory error was received
        TT_CONTROL_UTC_ERR_MASK = SQ_THREAD_TRACE_STATUS__WRITE_ERROR_MASK,
        // TODO: Navi has 2 full bits on status2, one for each buffer
        TT_CONTROL_FULL_MASK = 0x0,
        TT_WRITE_PTR_MASK    = SQ_THREAD_TRACE_WPTR__OFFSET_MASK,
        TT_LOCKDOWN_FAIL     = SQ_THREAD_TRACE_STATUS2__PACKET_LOST_BUF_NO_LOCKDOWN_MASK
    };

    static uint32_t sqtt_busy_mask()
    {
        const uint32_t BUSY_BIT = 25;
        return 1u << BUSY_BIT;
    }

    static uint32_t sqtt_pending_mask()
    {
        const uint32_t PIPE_START = 2;
        const uint32_t NUM_PIPES  = 8;
        return (1u << (NUM_PIPES + PIPE_START)) - (1u << PIPE_START);
    }
};

}  // namespace gfx11
}  // namespace gfxip

#endif  // _GFX11_PRIMITIVES_H_
