<profile>

<section name = "Vivado HLS Report for 'dct_dct_1d'" level="0">
<item name = "Date">Mon Aug 10 13:49:00 2015
</item>
<item name = "Version">2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution4</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 8.93, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">13, 13, 13, 13, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">11, 11, 5, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 3, 0, 72</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, -, -</column>
<column name="Memory">0, -, 119, 16</column>
<column name="Multiplexer">-, -, -, 6</column>
<column name="Register">-, -, 472, 9</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dct_mac_muladd_16s_14ns_29s_29_1_U13">dct_mac_muladd_16s_14ns_29s_29_1, 0, 1, 0, 0</column>
<column name="dct_mac_muladd_16s_15s_14ns_29_1_U10">dct_mac_muladd_16s_15s_14ns_29_1, 0, 1, 0, 0</column>
<column name="dct_mac_muladd_16s_15s_29s_29_1_U9">dct_mac_muladd_16s_15s_29s_29_1, 0, 1, 0, 0</column>
<column name="dct_mac_muladd_16s_15s_29s_29_1_U11">dct_mac_muladd_16s_15s_29s_29_1, 0, 1, 0, 0</column>
<column name="dct_mac_muladd_16s_15s_29s_29_1_U12">dct_mac_muladd_16s_15s_29s_29_1, 0, 1, 0, 0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">dct_dct_1d_dct_coeff_table_0, 0, 14, 2, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">dct_dct_1d_dct_coeff_table_1, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">dct_dct_1d_dct_coeff_table_2, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">dct_dct_1d_dct_coeff_table_3, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">dct_dct_1d_dct_coeff_table_4, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">dct_dct_1d_dct_coeff_table_5, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">dct_dct_1d_dct_coeff_table_6, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">dct_dct_1d_dct_coeff_table_7, 0, 15, 2, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_8_1_fu_362_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_3_fu_374_p2">*, 1, 0, 0, 16, 15</column>
<column name="tmp_8_5_fu_386_p2">*, 1, 0, 0, 16, 15</column>
<column name="k_1_fu_329_p2">+, 0, 0, 4, 4, 1</column>
<column name="p_addr1_fu_351_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp1_fu_422_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp4_fu_426_p2">+, 0, 0, 14, 29, 29</column>
<column name="tmp_2_fu_430_p2">+, 0, 0, 14, 29, 29</column>
<column name="exitcond1_fu_323_p2">icmp, 0, 0, 2, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it4">1, 2, 1, 2</column>
<column name="k_reg_288">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_0_load_reg_589_pp0_it2">14, 0, 14, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_2_load_reg_604_pp0_it2">15, 0, 15, 0</column>
<column name="ap_reg_ppstg_dct_coeff_table_4_load_reg_619_pp0_it2">15, 0, 15, 0</column>
<column name="dct_coeff_table_0_load_reg_589">14, 0, 14, 0</column>
<column name="dct_coeff_table_1_load_reg_594">15, 0, 15, 0</column>
<column name="dct_coeff_table_2_load_reg_604">15, 0, 15, 0</column>
<column name="dct_coeff_table_3_load_reg_609">15, 0, 15, 0</column>
<column name="dct_coeff_table_4_load_reg_619">15, 0, 15, 0</column>
<column name="dct_coeff_table_5_load_reg_624">15, 0, 15, 0</column>
<column name="dct_coeff_table_6_load_reg_634">15, 0, 15, 0</column>
<column name="dct_coeff_table_7_load_reg_644">15, 0, 15, 0</column>
<column name="exitcond1_reg_535">1, 0, 1, 0</column>
<column name="k_reg_288">4, 0, 4, 0</column>
<column name="p_addr1_reg_584">8, 0, 8, 0</column>
<column name="p_addr_cast_reg_530">4, 0, 8, 4</column>
<column name="src1_addr_reg_495">3, 0, 3, 0</column>
<column name="src1_load_reg_599">16, 0, 16, 0</column>
<column name="src2_addr_reg_500">3, 0, 3, 0</column>
<column name="src2_load_reg_664">16, 0, 16, 0</column>
<column name="src3_addr_reg_505">3, 0, 3, 0</column>
<column name="src3_load_reg_614">16, 0, 16, 0</column>
<column name="src4_addr_reg_510">3, 0, 3, 0</column>
<column name="src4_load_reg_674">16, 0, 16, 0</column>
<column name="src5_addr_reg_515">3, 0, 3, 0</column>
<column name="src5_load_reg_629">16, 0, 16, 0</column>
<column name="src6_addr_reg_520">3, 0, 3, 0</column>
<column name="src6_load_reg_639">16, 0, 16, 0</column>
<column name="src7_addr_reg_525">3, 0, 3, 0</column>
<column name="src7_load_reg_649">16, 0, 16, 0</column>
<column name="src_addr_reg_490">3, 0, 3, 0</column>
<column name="src_load_reg_654">16, 0, 16, 0</column>
<column name="tmp6_reg_684">29, 0, 29, 0</column>
<column name="tmp_4_reg_689">16, 0, 16, 0</column>
<column name="tmp_8_1_reg_659">29, 0, 29, 0</column>
<column name="tmp_8_3_reg_669">29, 0, 29, 0</column>
<column name="tmp_8_5_reg_679">29, 0, 29, 0</column>
<column name="exitcond1_reg_535">0, 1, 1, 0</column>
<column name="p_addr1_reg_584">0, 8, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_dct_1d, return value</column>
<column name="src_address0">out, 3, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="src1_address0">out, 3, ap_memory, src1, array</column>
<column name="src1_ce0">out, 1, ap_memory, src1, array</column>
<column name="src1_q0">in, 16, ap_memory, src1, array</column>
<column name="src2_address0">out, 3, ap_memory, src2, array</column>
<column name="src2_ce0">out, 1, ap_memory, src2, array</column>
<column name="src2_q0">in, 16, ap_memory, src2, array</column>
<column name="src3_address0">out, 3, ap_memory, src3, array</column>
<column name="src3_ce0">out, 1, ap_memory, src3, array</column>
<column name="src3_q0">in, 16, ap_memory, src3, array</column>
<column name="src4_address0">out, 3, ap_memory, src4, array</column>
<column name="src4_ce0">out, 1, ap_memory, src4, array</column>
<column name="src4_q0">in, 16, ap_memory, src4, array</column>
<column name="src5_address0">out, 3, ap_memory, src5, array</column>
<column name="src5_ce0">out, 1, ap_memory, src5, array</column>
<column name="src5_q0">in, 16, ap_memory, src5, array</column>
<column name="src6_address0">out, 3, ap_memory, src6, array</column>
<column name="src6_ce0">out, 1, ap_memory, src6, array</column>
<column name="src6_q0">in, 16, ap_memory, src6, array</column>
<column name="src7_address0">out, 3, ap_memory, src7, array</column>
<column name="src7_ce0">out, 1, ap_memory, src7, array</column>
<column name="src7_q0">in, 16, ap_memory, src7, array</column>
<column name="tmp_1">in, 4, ap_none, tmp_1, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="tmp_11">in, 4, ap_none, tmp_11, scalar</column>
</table>
</item>
</section>
</profile>
